

================================================================
== Vivado HLS Report for 'data_HNN_SPP'
================================================================
* Date:           Mon Jul 19 19:34:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        data_HNN_SPP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.684 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       91|       91| 0.910 us | 0.910 us |   91|   91|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 92
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%U_1_addr = getelementptr [64 x float]* %U_1, i64 0, i64 1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 93 'getelementptr' 'U_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%U_1_load = load float* %U_1_addr, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 94 'load' 'U_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%U_1_load = load float* %U_1_addr, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 95 'load' 'U_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%U_1_addr_1 = getelementptr [64 x float]* %U_1, i64 0, i64 2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 96 'getelementptr' 'U_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [2/2] (3.25ns)   --->   "%U_1_load_1 = load float* %U_1_addr_1, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 97 'load' 'U_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast float %U_1_load to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 98 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.99ns)   --->   "%xor_ln27 = xor i32 %bitcast_ln27, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 99 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %xor_ln27 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 100 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.00ns)   --->   "%l_read = call float @_ssdm_op_Read.s_axilite.floatP(float* %l) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 101 'read' 'l_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 102 [4/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 102 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%U_1_load_1 = load float* %U_1_addr_1, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 103 'load' 'U_1_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%U_1_addr_2 = getelementptr [64 x float]* %U_1, i64 0, i64 3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 104 'getelementptr' 'U_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (3.25ns)   --->   "%U_1_load_2 = load float* %U_1_addr_2, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 105 'load' 'U_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 6.69>
ST_4 : Operation 106 [3/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 106 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln27_2 = bitcast float %U_1_load_1 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 107 'bitcast' 'bitcast_ln27_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.99ns)   --->   "%xor_ln27_1 = xor i32 %bitcast_ln27_2, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 108 'xor' 'xor_ln27_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%bitcast_ln27_3 = bitcast i32 %xor_ln27_1 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 109 'bitcast' 'bitcast_ln27_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [4/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 110 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/2] (3.25ns)   --->   "%U_1_load_2 = load float* %U_1_addr_2, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 111 'load' 'U_1_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%U_1_addr_3 = getelementptr [64 x float]* %U_1, i64 0, i64 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 112 'getelementptr' 'U_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [2/2] (3.25ns)   --->   "%U_1_load_3 = load float* %U_1_addr_3, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 113 'load' 'U_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 6.69>
ST_5 : Operation 114 [2/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 114 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [3/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 115 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln27_4 = bitcast float %U_1_load_2 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 116 'bitcast' 'bitcast_ln27_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.99ns)   --->   "%xor_ln27_2 = xor i32 %bitcast_ln27_4, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 117 'xor' 'xor_ln27_2' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln27_5 = bitcast i32 %xor_ln27_2 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 118 'bitcast' 'bitcast_ln27_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [4/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 119 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/2] (3.25ns)   --->   "%U_1_load_3 = load float* %U_1_addr_3, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 120 'load' 'U_1_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%U_1_addr_4 = getelementptr [64 x float]* %U_1, i64 0, i64 5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 121 'getelementptr' 'U_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [2/2] (3.25ns)   --->   "%U_1_load_4 = load float* %U_1_addr_4, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 122 'load' 'U_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 6.69>
ST_6 : Operation 123 [1/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln27_1, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 123 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [2/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 124 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [3/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 125 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln27_6 = bitcast float %U_1_load_3 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 126 'bitcast' 'bitcast_ln27_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.99ns)   --->   "%xor_ln27_3 = xor i32 %bitcast_ln27_6, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 127 'xor' 'xor_ln27_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln27_7 = bitcast i32 %xor_ln27_3 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 128 'bitcast' 'bitcast_ln27_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [4/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 129 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/2] (3.25ns)   --->   "%U_1_load_4 = load float* %U_1_addr_4, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 130 'load' 'U_1_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%U_1_addr_5 = getelementptr [64 x float]* %U_1, i64 0, i64 6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 131 'getelementptr' 'U_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [2/2] (3.25ns)   --->   "%U_1_load_5 = load float* %U_1_addr_5, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 132 'load' 'U_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 6> <Delay = 7.68>
ST_7 : Operation 133 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 133 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 134 [1/4] (5.70ns)   --->   "%x_assign_1 = fmul float %bitcast_ln27_3, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 134 'fmul' 'x_assign_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [2/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 135 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [3/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 136 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "%bitcast_ln27_8 = bitcast float %U_1_load_4 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 137 'bitcast' 'bitcast_ln27_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 138 [1/1] (0.99ns)   --->   "%xor_ln27_4 = xor i32 %bitcast_ln27_8, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 138 'xor' 'xor_ln27_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln27_9 = bitcast i32 %xor_ln27_4 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 139 'bitcast' 'bitcast_ln27_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 140 [4/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 140 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (3.25ns)   --->   "%U_1_load_5 = load float* %U_1_addr_5, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 141 'load' 'U_1_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%U_1_addr_6 = getelementptr [64 x float]* %U_1, i64 0, i64 7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 142 'getelementptr' 'U_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [2/2] (3.25ns)   --->   "%U_1_load_6 = load float* %U_1_addr_6, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 143 'load' 'U_1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 7.68>
ST_8 : Operation 144 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 144 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 145 [9/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 145 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 146 [1/4] (5.70ns)   --->   "%x_assign_2 = fmul float %bitcast_ln27_5, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 146 'fmul' 'x_assign_2' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 147 [2/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 147 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 148 [3/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 148 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%bitcast_ln27_10 = bitcast float %U_1_load_5 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 149 'bitcast' 'bitcast_ln27_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.99ns)   --->   "%xor_ln27_5 = xor i32 %bitcast_ln27_10, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 150 'xor' 'xor_ln27_5' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln27_11 = bitcast i32 %xor_ln27_5 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 151 'bitcast' 'bitcast_ln27_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 152 [4/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 152 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/2] (3.25ns)   --->   "%U_1_load_6 = load float* %U_1_addr_6, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 153 'load' 'U_1_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%U_1_addr_7 = getelementptr [64 x float]* %U_1, i64 0, i64 8" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 154 'getelementptr' 'U_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 155 [2/2] (3.25ns)   --->   "%U_1_load_7 = load float* %U_1_addr_7, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 155 'load' 'U_1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 8> <Delay = 7.68>
ST_9 : Operation 156 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 156 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 157 [8/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 157 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 158 [9/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 158 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 159 [1/4] (5.70ns)   --->   "%x_assign_3 = fmul float %bitcast_ln27_7, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 159 'fmul' 'x_assign_3' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [2/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 160 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 161 [3/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 161 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%bitcast_ln27_12 = bitcast float %U_1_load_6 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 162 'bitcast' 'bitcast_ln27_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.99ns)   --->   "%xor_ln27_6 = xor i32 %bitcast_ln27_12, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 163 'xor' 'xor_ln27_6' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%bitcast_ln27_13 = bitcast i32 %xor_ln27_6 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 164 'bitcast' 'bitcast_ln27_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [4/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 165 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/2] (3.25ns)   --->   "%U_1_load_7 = load float* %U_1_addr_7, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 166 'load' 'U_1_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%U_1_addr_8 = getelementptr [64 x float]* %U_1, i64 0, i64 10" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 167 'getelementptr' 'U_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [2/2] (3.25ns)   --->   "%U_1_load_8 = load float* %U_1_addr_8, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 168 'load' 'U_1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 10 <SV = 9> <Delay = 7.68>
ST_10 : Operation 169 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 169 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 170 [7/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 170 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 171 [8/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 171 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 172 [9/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 172 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 173 [1/4] (5.70ns)   --->   "%x_assign_4 = fmul float %bitcast_ln27_9, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 173 'fmul' 'x_assign_4' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 174 [2/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 174 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [3/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 175 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln27_14 = bitcast float %U_1_load_7 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 176 'bitcast' 'bitcast_ln27_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.99ns)   --->   "%xor_ln27_7 = xor i32 %bitcast_ln27_14, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 177 'xor' 'xor_ln27_7' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%bitcast_ln27_15 = bitcast i32 %xor_ln27_7 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 178 'bitcast' 'bitcast_ln27_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [4/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 179 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/2] (3.25ns)   --->   "%U_1_load_8 = load float* %U_1_addr_8, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 180 'load' 'U_1_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%U_1_addr_9 = getelementptr [64 x float]* %U_1, i64 0, i64 11" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 181 'getelementptr' 'U_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (3.25ns)   --->   "%U_1_load_9 = load float* %U_1_addr_9, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 182 'load' 'U_1_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 11 <SV = 10> <Delay = 7.68>
ST_11 : Operation 183 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 183 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 184 [6/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 184 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 185 [7/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 185 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 186 [8/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 186 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 187 [9/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 187 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 188 [1/4] (5.70ns)   --->   "%x_assign_5 = fmul float %bitcast_ln27_11, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 188 'fmul' 'x_assign_5' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [2/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 189 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 190 [3/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 190 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%bitcast_ln27_16 = bitcast float %U_1_load_8 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 191 'bitcast' 'bitcast_ln27_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.99ns)   --->   "%xor_ln27_8 = xor i32 %bitcast_ln27_16, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 192 'xor' 'xor_ln27_8' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%bitcast_ln27_17 = bitcast i32 %xor_ln27_8 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 193 'bitcast' 'bitcast_ln27_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [4/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 194 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 195 [1/2] (3.25ns)   --->   "%U_1_load_9 = load float* %U_1_addr_9, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 195 'load' 'U_1_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%U_1_addr_10 = getelementptr [64 x float]* %U_1, i64 0, i64 12" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 196 'getelementptr' 'U_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [2/2] (3.25ns)   --->   "%U_1_load_10 = load float* %U_1_addr_10, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 197 'load' 'U_1_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 11> <Delay = 7.68>
ST_12 : Operation 198 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 198 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 199 [5/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 199 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 200 [6/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 200 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 201 [7/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 201 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 202 [8/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 202 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 203 [9/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 203 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 204 [1/4] (5.70ns)   --->   "%x_assign_6 = fmul float %bitcast_ln27_13, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 204 'fmul' 'x_assign_6' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 205 [2/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 205 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [3/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 206 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln27_18 = bitcast float %U_1_load_9 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 207 'bitcast' 'bitcast_ln27_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.99ns)   --->   "%xor_ln27_9 = xor i32 %bitcast_ln27_18, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 208 'xor' 'xor_ln27_9' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%bitcast_ln27_19 = bitcast i32 %xor_ln27_9 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 209 'bitcast' 'bitcast_ln27_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [4/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 210 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 211 [1/2] (3.25ns)   --->   "%U_1_load_10 = load float* %U_1_addr_10, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 211 'load' 'U_1_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%U_1_addr_11 = getelementptr [64 x float]* %U_1, i64 0, i64 13" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 212 'getelementptr' 'U_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [2/2] (3.25ns)   --->   "%U_1_load_11 = load float* %U_1_addr_11, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 213 'load' 'U_1_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 214 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 214 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 215 [4/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 215 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 216 [5/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 216 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 217 [6/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 217 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 218 [7/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 218 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 219 [8/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 219 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 220 [9/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 220 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 221 [1/4] (5.70ns)   --->   "%x_assign_7 = fmul float %bitcast_ln27_15, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 221 'fmul' 'x_assign_7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 222 [2/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 222 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 223 [3/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 223 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 224 [1/1] (0.00ns)   --->   "%bitcast_ln27_20 = bitcast float %U_1_load_10 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 224 'bitcast' 'bitcast_ln27_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 225 [1/1] (0.99ns)   --->   "%xor_ln27_10 = xor i32 %bitcast_ln27_20, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 225 'xor' 'xor_ln27_10' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 226 [1/1] (0.00ns)   --->   "%bitcast_ln27_21 = bitcast i32 %xor_ln27_10 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 226 'bitcast' 'bitcast_ln27_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 227 [4/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 227 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 228 [1/2] (3.25ns)   --->   "%U_1_load_11 = load float* %U_1_addr_11, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 228 'load' 'U_1_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%U_1_addr_12 = getelementptr [64 x float]* %U_1, i64 0, i64 14" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 229 'getelementptr' 'U_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [2/2] (3.25ns)   --->   "%U_1_load_12 = load float* %U_1_addr_12, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 230 'load' 'U_1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 231 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 231 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 232 [3/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 232 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 233 [4/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 233 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 234 [5/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 234 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 235 [6/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 235 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 236 [7/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 236 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 237 [8/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 237 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 238 [9/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 238 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 239 [1/4] (5.70ns)   --->   "%x_assign_8 = fmul float %bitcast_ln27_17, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 239 'fmul' 'x_assign_8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 240 [2/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 240 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [3/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 241 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln27_22 = bitcast float %U_1_load_11 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 242 'bitcast' 'bitcast_ln27_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [1/1] (0.99ns)   --->   "%xor_ln27_11 = xor i32 %bitcast_ln27_22, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 243 'xor' 'xor_ln27_11' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln27_23 = bitcast i32 %xor_ln27_11 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 244 'bitcast' 'bitcast_ln27_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [4/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 245 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 246 [1/2] (3.25ns)   --->   "%U_1_load_12 = load float* %U_1_addr_12, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 246 'load' 'U_1_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%U_1_addr_13 = getelementptr [64 x float]* %U_1, i64 0, i64 15" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 247 'getelementptr' 'U_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [2/2] (3.25ns)   --->   "%U_1_load_13 = load float* %U_1_addr_13, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 248 'load' 'U_1_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 15 <SV = 14> <Delay = 7.68>
ST_15 : Operation 249 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 249 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 250 [2/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 250 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 251 [3/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 251 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 252 [4/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 252 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 253 [5/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 253 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 254 [6/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 254 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 255 [7/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 255 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 256 [8/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 256 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 257 [9/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 257 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 258 [1/4] (5.70ns)   --->   "%x_assign_9 = fmul float %bitcast_ln27_19, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 258 'fmul' 'x_assign_9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 259 [2/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 259 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 260 [3/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 260 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln27_24 = bitcast float %U_1_load_12 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 261 'bitcast' 'bitcast_ln27_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 262 [1/1] (0.99ns)   --->   "%xor_ln27_12 = xor i32 %bitcast_ln27_24, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 262 'xor' 'xor_ln27_12' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 263 [1/1] (0.00ns)   --->   "%bitcast_ln27_25 = bitcast i32 %xor_ln27_12 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 263 'bitcast' 'bitcast_ln27_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 264 [4/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 264 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 265 [1/2] (3.25ns)   --->   "%U_1_load_13 = load float* %U_1_addr_13, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 265 'load' 'U_1_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 266 [1/1] (0.00ns)   --->   "%U_1_addr_14 = getelementptr [64 x float]* %U_1, i64 0, i64 16" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 266 'getelementptr' 'U_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 267 [2/2] (3.25ns)   --->   "%U_1_load_14 = load float* %U_1_addr_14, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 267 'load' 'U_1_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 16 <SV = 15> <Delay = 7.68>
ST_16 : Operation 268 [5/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 268 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/9] (7.68ns)   --->   "%tmp_i_i9 = call float @llvm.exp.f32(float %x_assign_1) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 269 'fexp' 'tmp_i_i9' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 270 [2/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 270 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 271 [3/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 271 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 272 [4/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 272 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 273 [5/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 273 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 274 [6/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 274 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 275 [7/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 275 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 276 [8/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 276 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 277 [9/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 277 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_16 : Operation 278 [1/4] (5.70ns)   --->   "%x_assign_s = fmul float %bitcast_ln27_21, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 278 'fmul' 'x_assign_s' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 279 [2/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 279 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 280 [3/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 280 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln27_26 = bitcast float %U_1_load_13 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 281 'bitcast' 'bitcast_ln27_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 282 [1/1] (0.99ns)   --->   "%xor_ln27_13 = xor i32 %bitcast_ln27_26, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 282 'xor' 'xor_ln27_13' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns)   --->   "%bitcast_ln27_27 = bitcast i32 %xor_ln27_13 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 283 'bitcast' 'bitcast_ln27_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 284 [4/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 284 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/2] (3.25ns)   --->   "%U_1_load_14 = load float* %U_1_addr_14, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 285 'load' 'U_1_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 286 [1/1] (0.00ns)   --->   "%U_1_addr_15 = getelementptr [64 x float]* %U_1, i64 0, i64 17" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 286 'getelementptr' 'U_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 287 [2/2] (3.25ns)   --->   "%U_1_load_15 = load float* %U_1_addr_15, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 287 'load' 'U_1_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 16> <Delay = 7.68>
ST_17 : Operation 288 [4/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 288 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 289 [5/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 289 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 290 [1/9] (7.68ns)   --->   "%tmp_i_i1 = call float @llvm.exp.f32(float %x_assign_2) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 290 'fexp' 'tmp_i_i1' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 291 [2/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 291 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 292 [3/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 292 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 293 [4/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 293 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 294 [5/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 294 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 295 [6/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 295 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 296 [7/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 296 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 297 [8/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 297 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 298 [9/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 298 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_17 : Operation 299 [1/4] (5.70ns)   --->   "%x_assign_10 = fmul float %bitcast_ln27_23, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 299 'fmul' 'x_assign_10' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 300 [2/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 300 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 301 [3/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 301 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 302 [1/1] (0.00ns)   --->   "%bitcast_ln27_28 = bitcast float %U_1_load_14 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 302 'bitcast' 'bitcast_ln27_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 303 [1/1] (0.99ns)   --->   "%xor_ln27_14 = xor i32 %bitcast_ln27_28, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 303 'xor' 'xor_ln27_14' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln27_29 = bitcast i32 %xor_ln27_14 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 304 'bitcast' 'bitcast_ln27_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 305 [4/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 305 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/2] (3.25ns)   --->   "%U_1_load_15 = load float* %U_1_addr_15, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 306 'load' 'U_1_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 307 [1/1] (0.00ns)   --->   "%U_1_addr_16 = getelementptr [64 x float]* %U_1, i64 0, i64 19" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 307 'getelementptr' 'U_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 308 [2/2] (3.25ns)   --->   "%U_1_load_16 = load float* %U_1_addr_16, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 308 'load' 'U_1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 17> <Delay = 7.68>
ST_18 : Operation 309 [3/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 309 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 310 [4/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 310 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 311 [5/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 311 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 312 [1/9] (7.68ns)   --->   "%tmp_i_i2 = call float @llvm.exp.f32(float %x_assign_3) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 312 'fexp' 'tmp_i_i2' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 313 [2/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 313 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 314 [3/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 314 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 315 [4/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 315 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 316 [5/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 316 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 317 [6/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 317 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 318 [7/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 318 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 319 [8/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 319 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 320 [9/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 320 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 321 [1/4] (5.70ns)   --->   "%x_assign_11 = fmul float %bitcast_ln27_25, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 321 'fmul' 'x_assign_11' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 322 [2/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 322 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [3/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 323 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 324 [1/1] (0.00ns)   --->   "%bitcast_ln27_30 = bitcast float %U_1_load_15 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 324 'bitcast' 'bitcast_ln27_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 325 [1/1] (0.99ns)   --->   "%xor_ln27_15 = xor i32 %bitcast_ln27_30, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 325 'xor' 'xor_ln27_15' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln27_31 = bitcast i32 %xor_ln27_15 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 326 'bitcast' 'bitcast_ln27_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 327 [4/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 327 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 328 [1/2] (3.25ns)   --->   "%U_1_load_16 = load float* %U_1_addr_16, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 328 'load' 'U_1_load_16' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 329 [1/1] (0.00ns)   --->   "%U_1_addr_17 = getelementptr [64 x float]* %U_1, i64 0, i64 20" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 329 'getelementptr' 'U_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 330 [2/2] (3.25ns)   --->   "%U_1_load_17 = load float* %U_1_addr_17, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 330 'load' 'U_1_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 18> <Delay = 7.68>
ST_19 : Operation 331 [2/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 331 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 332 [3/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 332 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 333 [4/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 333 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 334 [5/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 334 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 335 [1/9] (7.68ns)   --->   "%tmp_i_i3 = call float @llvm.exp.f32(float %x_assign_4) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 335 'fexp' 'tmp_i_i3' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 336 [2/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 336 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 337 [3/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 337 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 338 [4/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 338 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 339 [5/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 339 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 340 [6/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 340 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 341 [7/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 341 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 342 [8/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 342 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 343 [9/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 343 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_19 : Operation 344 [1/4] (5.70ns)   --->   "%x_assign_12 = fmul float %bitcast_ln27_27, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 344 'fmul' 'x_assign_12' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 345 [2/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 345 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 346 [3/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 346 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [1/1] (0.00ns)   --->   "%bitcast_ln27_32 = bitcast float %U_1_load_16 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 347 'bitcast' 'bitcast_ln27_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 348 [1/1] (0.99ns)   --->   "%xor_ln27_16 = xor i32 %bitcast_ln27_32, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 348 'xor' 'xor_ln27_16' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [1/1] (0.00ns)   --->   "%bitcast_ln27_33 = bitcast i32 %xor_ln27_16 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 349 'bitcast' 'bitcast_ln27_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 350 [4/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 350 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [1/2] (3.25ns)   --->   "%U_1_load_17 = load float* %U_1_addr_17, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 351 'load' 'U_1_load_17' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 352 [1/1] (0.00ns)   --->   "%U_1_addr_18 = getelementptr [64 x float]* %U_1, i64 0, i64 21" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 352 'getelementptr' 'U_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 353 [2/2] (3.25ns)   --->   "%U_1_load_18 = load float* %U_1_addr_18, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 353 'load' 'U_1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 19> <Delay = 7.68>
ST_20 : Operation 354 [1/5] (7.25ns)   --->   "%tmp_4_0_1 = fadd float %tmp_i_i, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 354 'fadd' 'tmp_4_0_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 355 [2/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 355 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 356 [3/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 356 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [4/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 357 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [5/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 358 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [1/9] (7.68ns)   --->   "%tmp_i_i4 = call float @llvm.exp.f32(float %x_assign_5) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 359 'fexp' 'tmp_i_i4' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 360 [2/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 360 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 361 [3/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 361 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 362 [4/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 362 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 363 [5/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 363 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 364 [6/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 364 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 365 [7/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 365 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 366 [8/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 366 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 367 [9/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 367 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_20 : Operation 368 [1/4] (5.70ns)   --->   "%x_assign_13 = fmul float %bitcast_ln27_29, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 368 'fmul' 'x_assign_13' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 369 [2/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 369 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 370 [3/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 370 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 371 [1/1] (0.00ns)   --->   "%bitcast_ln27_34 = bitcast float %U_1_load_17 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 371 'bitcast' 'bitcast_ln27_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 372 [1/1] (0.99ns)   --->   "%xor_ln27_17 = xor i32 %bitcast_ln27_34, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 372 'xor' 'xor_ln27_17' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 373 [1/1] (0.00ns)   --->   "%bitcast_ln27_35 = bitcast i32 %xor_ln27_17 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 373 'bitcast' 'bitcast_ln27_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 374 [4/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 374 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 375 [1/2] (3.25ns)   --->   "%U_1_load_18 = load float* %U_1_addr_18, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 375 'load' 'U_1_load_18' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 376 [1/1] (0.00ns)   --->   "%U_1_addr_19 = getelementptr [64 x float]* %U_1, i64 0, i64 22" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 376 'getelementptr' 'U_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 377 [2/2] (3.25ns)   --->   "%U_1_load_19 = load float* %U_1_addr_19, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 377 'load' 'U_1_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 20> <Delay = 7.68>
ST_21 : Operation 378 [16/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 378 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/5] (7.25ns)   --->   "%tmp_4_0_2 = fadd float %tmp_i_i9, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 379 'fadd' 'tmp_4_0_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [2/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 380 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 381 [3/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 381 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 382 [4/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 382 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 383 [5/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 383 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 384 [1/9] (7.68ns)   --->   "%tmp_i_i5 = call float @llvm.exp.f32(float %x_assign_6) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 384 'fexp' 'tmp_i_i5' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 385 [2/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 385 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 386 [3/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 386 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 387 [4/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 387 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 388 [5/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 388 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 389 [6/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 389 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 390 [7/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 390 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 391 [8/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 391 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 392 [9/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 392 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_21 : Operation 393 [1/4] (5.70ns)   --->   "%x_assign_14 = fmul float %bitcast_ln27_31, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 393 'fmul' 'x_assign_14' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 394 [2/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 394 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 395 [3/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 395 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 396 [1/1] (0.00ns)   --->   "%bitcast_ln27_36 = bitcast float %U_1_load_18 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 396 'bitcast' 'bitcast_ln27_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 397 [1/1] (0.99ns)   --->   "%xor_ln27_18 = xor i32 %bitcast_ln27_36, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 397 'xor' 'xor_ln27_18' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln27_37 = bitcast i32 %xor_ln27_18 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 398 'bitcast' 'bitcast_ln27_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 399 [4/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 399 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 400 [1/2] (3.25ns)   --->   "%U_1_load_19 = load float* %U_1_addr_19, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 400 'load' 'U_1_load_19' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 401 [1/1] (0.00ns)   --->   "%U_1_addr_20 = getelementptr [64 x float]* %U_1, i64 0, i64 23" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 401 'getelementptr' 'U_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 402 [2/2] (3.25ns)   --->   "%U_1_load_20 = load float* %U_1_addr_20, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 402 'load' 'U_1_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 7.68>
ST_22 : Operation 403 [15/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 403 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 404 [16/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 404 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 405 [1/5] (7.25ns)   --->   "%tmp_4_0_3 = fadd float %tmp_i_i1, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 405 'fadd' 'tmp_4_0_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 406 [2/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 406 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 407 [3/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 407 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 408 [4/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 408 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 409 [5/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 409 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 410 [1/9] (7.68ns)   --->   "%tmp_i_i6 = call float @llvm.exp.f32(float %x_assign_7) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 410 'fexp' 'tmp_i_i6' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 411 [2/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 411 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 412 [3/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 412 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 413 [4/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 413 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 414 [5/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 414 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 415 [6/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 415 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 416 [7/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 416 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 417 [8/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 417 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 418 [9/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 418 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_22 : Operation 419 [1/4] (5.70ns)   --->   "%x_assign_15 = fmul float %bitcast_ln27_33, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 419 'fmul' 'x_assign_15' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 420 [2/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 420 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 421 [3/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 421 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 422 [1/1] (0.00ns)   --->   "%bitcast_ln27_38 = bitcast float %U_1_load_19 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 422 'bitcast' 'bitcast_ln27_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 423 [1/1] (0.99ns)   --->   "%xor_ln27_19 = xor i32 %bitcast_ln27_38, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 423 'xor' 'xor_ln27_19' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 424 [1/1] (0.00ns)   --->   "%bitcast_ln27_39 = bitcast i32 %xor_ln27_19 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 424 'bitcast' 'bitcast_ln27_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 425 [4/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 425 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 426 [1/2] (3.25ns)   --->   "%U_1_load_20 = load float* %U_1_addr_20, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 426 'load' 'U_1_load_20' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 427 [1/1] (0.00ns)   --->   "%U_1_addr_21 = getelementptr [64 x float]* %U_1, i64 0, i64 24" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 427 'getelementptr' 'U_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 428 [2/2] (3.25ns)   --->   "%U_1_load_21 = load float* %U_1_addr_21, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 428 'load' 'U_1_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 7.68>
ST_23 : Operation 429 [14/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 429 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 430 [15/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 430 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 431 [16/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 431 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 432 [1/5] (7.25ns)   --->   "%tmp_4_0_4 = fadd float %tmp_i_i2, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 432 'fadd' 'tmp_4_0_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 433 [2/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 433 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 434 [3/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 434 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 435 [4/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 435 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 436 [5/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 436 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 437 [1/9] (7.68ns)   --->   "%tmp_i_i7 = call float @llvm.exp.f32(float %x_assign_8) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 437 'fexp' 'tmp_i_i7' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 438 [2/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 438 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 439 [3/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 439 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 440 [4/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 440 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 441 [5/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 441 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 442 [6/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 442 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 443 [7/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 443 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 444 [8/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 444 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 445 [9/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 445 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_23 : Operation 446 [1/4] (5.70ns)   --->   "%x_assign_16 = fmul float %bitcast_ln27_35, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 446 'fmul' 'x_assign_16' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 447 [2/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 447 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 448 [3/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 448 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 449 [1/1] (0.00ns)   --->   "%bitcast_ln27_40 = bitcast float %U_1_load_20 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 449 'bitcast' 'bitcast_ln27_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 450 [1/1] (0.99ns)   --->   "%xor_ln27_20 = xor i32 %bitcast_ln27_40, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 450 'xor' 'xor_ln27_20' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln27_41 = bitcast i32 %xor_ln27_20 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 451 'bitcast' 'bitcast_ln27_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 452 [4/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 452 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 453 [1/2] (3.25ns)   --->   "%U_1_load_21 = load float* %U_1_addr_21, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 453 'load' 'U_1_load_21' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 454 [1/1] (0.00ns)   --->   "%U_1_addr_22 = getelementptr [64 x float]* %U_1, i64 0, i64 25" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 454 'getelementptr' 'U_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 455 [2/2] (3.25ns)   --->   "%U_1_load_22 = load float* %U_1_addr_22, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 455 'load' 'U_1_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 23> <Delay = 7.68>
ST_24 : Operation 456 [13/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 456 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 457 [14/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 457 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 458 [15/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 458 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 459 [16/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 459 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 460 [1/5] (7.25ns)   --->   "%tmp_4_0_5 = fadd float %tmp_i_i3, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 460 'fadd' 'tmp_4_0_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 461 [2/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 461 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 462 [3/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 462 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 463 [4/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 463 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 464 [5/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 464 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 465 [1/9] (7.68ns)   --->   "%tmp_i_i8 = call float @llvm.exp.f32(float %x_assign_9) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 465 'fexp' 'tmp_i_i8' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 466 [2/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 466 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 467 [3/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 467 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 468 [4/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 468 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 469 [5/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 469 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 470 [6/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 470 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 471 [7/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 471 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 472 [8/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 472 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 473 [9/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 473 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_24 : Operation 474 [1/4] (5.70ns)   --->   "%x_assign_17 = fmul float %bitcast_ln27_37, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 474 'fmul' 'x_assign_17' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 475 [2/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 475 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 476 [3/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 476 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 477 [1/1] (0.00ns)   --->   "%bitcast_ln27_42 = bitcast float %U_1_load_21 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 477 'bitcast' 'bitcast_ln27_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 478 [1/1] (0.99ns)   --->   "%xor_ln27_21 = xor i32 %bitcast_ln27_42, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 478 'xor' 'xor_ln27_21' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 479 [1/1] (0.00ns)   --->   "%bitcast_ln27_43 = bitcast i32 %xor_ln27_21 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 479 'bitcast' 'bitcast_ln27_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 480 [4/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 480 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 481 [1/2] (3.25ns)   --->   "%U_1_load_22 = load float* %U_1_addr_22, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 481 'load' 'U_1_load_22' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 482 [1/1] (0.00ns)   --->   "%U_1_addr_23 = getelementptr [64 x float]* %U_1, i64 0, i64 26" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 482 'getelementptr' 'U_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 483 [2/2] (3.25ns)   --->   "%U_1_load_23 = load float* %U_1_addr_23, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 483 'load' 'U_1_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 24> <Delay = 7.68>
ST_25 : Operation 484 [12/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 484 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 485 [13/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 485 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 486 [14/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 486 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 487 [15/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 487 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 488 [16/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 488 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 489 [1/5] (7.25ns)   --->   "%tmp_4_0_6 = fadd float %tmp_i_i4, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 489 'fadd' 'tmp_4_0_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 490 [2/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 490 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 491 [3/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 491 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 492 [4/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 492 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 493 [5/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 493 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 494 [1/9] (7.68ns)   --->   "%tmp_i_i10 = call float @llvm.exp.f32(float %x_assign_s) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 494 'fexp' 'tmp_i_i10' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 495 [2/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 495 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 496 [3/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 496 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 497 [4/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 497 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 498 [5/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 498 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 499 [6/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 499 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 500 [7/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 500 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 501 [8/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 501 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 502 [9/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 502 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_25 : Operation 503 [1/4] (5.70ns)   --->   "%x_assign_18 = fmul float %bitcast_ln27_39, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 503 'fmul' 'x_assign_18' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 504 [2/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 504 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 505 [3/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 505 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 506 [1/1] (0.00ns)   --->   "%bitcast_ln27_44 = bitcast float %U_1_load_22 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 506 'bitcast' 'bitcast_ln27_44' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 507 [1/1] (0.99ns)   --->   "%xor_ln27_22 = xor i32 %bitcast_ln27_44, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 507 'xor' 'xor_ln27_22' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 508 [1/1] (0.00ns)   --->   "%bitcast_ln27_45 = bitcast i32 %xor_ln27_22 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 508 'bitcast' 'bitcast_ln27_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 509 [4/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 509 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 510 [1/2] (3.25ns)   --->   "%U_1_load_23 = load float* %U_1_addr_23, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 510 'load' 'U_1_load_23' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 511 [1/1] (0.00ns)   --->   "%U_1_addr_24 = getelementptr [64 x float]* %U_1, i64 0, i64 28" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 511 'getelementptr' 'U_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 512 [2/2] (3.25ns)   --->   "%U_1_load_24 = load float* %U_1_addr_24, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 512 'load' 'U_1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 25> <Delay = 7.68>
ST_26 : Operation 513 [11/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 513 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 514 [12/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 514 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 515 [13/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 515 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 516 [14/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 516 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 517 [15/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 517 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 518 [16/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 518 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 519 [1/5] (7.25ns)   --->   "%tmp_4_0_7 = fadd float %tmp_i_i5, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 519 'fadd' 'tmp_4_0_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 520 [2/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 520 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 521 [3/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 521 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 522 [4/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 522 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 523 [5/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 523 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 524 [1/9] (7.68ns)   --->   "%tmp_i_i11 = call float @llvm.exp.f32(float %x_assign_10) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 524 'fexp' 'tmp_i_i11' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 525 [2/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 525 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 526 [3/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 526 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 527 [4/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 527 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 528 [5/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 528 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 529 [6/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 529 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 530 [7/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 530 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 531 [8/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 531 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 532 [9/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 532 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_26 : Operation 533 [1/4] (5.70ns)   --->   "%x_assign_19 = fmul float %bitcast_ln27_41, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 533 'fmul' 'x_assign_19' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 534 [2/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 534 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 535 [3/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 535 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 536 [1/1] (0.00ns)   --->   "%bitcast_ln27_46 = bitcast float %U_1_load_23 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 536 'bitcast' 'bitcast_ln27_46' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 537 [1/1] (0.99ns)   --->   "%xor_ln27_23 = xor i32 %bitcast_ln27_46, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 537 'xor' 'xor_ln27_23' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 538 [1/1] (0.00ns)   --->   "%bitcast_ln27_47 = bitcast i32 %xor_ln27_23 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 538 'bitcast' 'bitcast_ln27_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 539 [4/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 539 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 540 [1/2] (3.25ns)   --->   "%U_1_load_24 = load float* %U_1_addr_24, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 540 'load' 'U_1_load_24' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 541 [1/1] (0.00ns)   --->   "%U_1_addr_25 = getelementptr [64 x float]* %U_1, i64 0, i64 29" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 541 'getelementptr' 'U_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 542 [2/2] (3.25ns)   --->   "%U_1_load_25 = load float* %U_1_addr_25, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 542 'load' 'U_1_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 26> <Delay = 7.68>
ST_27 : Operation 543 [10/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 543 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 544 [11/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 544 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 545 [12/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 545 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 546 [13/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 546 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 547 [14/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 547 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 548 [15/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 548 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 549 [16/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 549 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 550 [1/5] (7.25ns)   --->   "%tmp_4_1 = fadd float %tmp_i_i6, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 550 'fadd' 'tmp_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 551 [2/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 551 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 552 [3/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 552 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 553 [4/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 553 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 554 [5/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 554 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 555 [1/9] (7.68ns)   --->   "%tmp_i_i12 = call float @llvm.exp.f32(float %x_assign_11) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 555 'fexp' 'tmp_i_i12' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 556 [2/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 556 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 557 [3/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 557 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 558 [4/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 558 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 559 [5/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 559 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 560 [6/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 560 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 561 [7/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 561 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 562 [8/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 562 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 563 [9/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 563 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 564 [1/4] (5.70ns)   --->   "%x_assign_20 = fmul float %bitcast_ln27_43, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 564 'fmul' 'x_assign_20' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 565 [2/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 565 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 566 [3/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 566 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%bitcast_ln27_48 = bitcast float %U_1_load_24 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 567 'bitcast' 'bitcast_ln27_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (0.99ns)   --->   "%xor_ln27_24 = xor i32 %bitcast_ln27_48, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 568 'xor' 'xor_ln27_24' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%bitcast_ln27_49 = bitcast i32 %xor_ln27_24 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 569 'bitcast' 'bitcast_ln27_49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 570 [4/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 570 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 571 [1/2] (3.25ns)   --->   "%U_1_load_25 = load float* %U_1_addr_25, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 571 'load' 'U_1_load_25' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%U_1_addr_26 = getelementptr [64 x float]* %U_1, i64 0, i64 30" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 572 'getelementptr' 'U_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 573 [2/2] (3.25ns)   --->   "%U_1_load_26 = load float* %U_1_addr_26, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 573 'load' 'U_1_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 27> <Delay = 7.68>
ST_28 : Operation 574 [9/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 574 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 575 [10/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 575 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 576 [11/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 576 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 577 [12/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 577 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 578 [13/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 578 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 579 [14/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 579 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 580 [15/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 580 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 581 [16/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 581 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 582 [1/5] (7.25ns)   --->   "%tmp_4_1_2 = fadd float %tmp_i_i7, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 582 'fadd' 'tmp_4_1_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 583 [2/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 583 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 584 [3/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 584 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 585 [4/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 585 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 586 [5/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 586 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 587 [1/9] (7.68ns)   --->   "%tmp_i_i13 = call float @llvm.exp.f32(float %x_assign_12) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 587 'fexp' 'tmp_i_i13' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 588 [2/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 588 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 589 [3/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 589 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 590 [4/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 590 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 591 [5/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 591 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 592 [6/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 592 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 593 [7/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 593 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 594 [8/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 594 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 595 [9/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 595 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 596 [1/4] (5.70ns)   --->   "%x_assign_21 = fmul float %bitcast_ln27_45, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 596 'fmul' 'x_assign_21' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 597 [2/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 597 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 598 [3/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 598 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 599 [1/1] (0.00ns)   --->   "%bitcast_ln27_50 = bitcast float %U_1_load_25 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 599 'bitcast' 'bitcast_ln27_50' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 600 [1/1] (0.99ns)   --->   "%xor_ln27_25 = xor i32 %bitcast_ln27_50, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 600 'xor' 'xor_ln27_25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 601 [1/1] (0.00ns)   --->   "%bitcast_ln27_51 = bitcast i32 %xor_ln27_25 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 601 'bitcast' 'bitcast_ln27_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 602 [4/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 602 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 603 [1/2] (3.25ns)   --->   "%U_1_load_26 = load float* %U_1_addr_26, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 603 'load' 'U_1_load_26' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 604 [1/1] (0.00ns)   --->   "%U_1_addr_27 = getelementptr [64 x float]* %U_1, i64 0, i64 31" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 604 'getelementptr' 'U_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 605 [2/2] (3.25ns)   --->   "%U_1_load_27 = load float* %U_1_addr_27, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 605 'load' 'U_1_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 28> <Delay = 7.68>
ST_29 : Operation 606 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [64 x float]* %V, i64 0, i64 0" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 606 'getelementptr' 'V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 607 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 607 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 608 [8/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 608 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 609 [9/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 609 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 610 [10/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 610 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 611 [11/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 611 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 612 [12/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 612 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 613 [13/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 613 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 614 [14/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 614 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 615 [15/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 615 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 616 [16/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 616 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 617 [1/5] (7.25ns)   --->   "%tmp_4_1_3 = fadd float %tmp_i_i8, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 617 'fadd' 'tmp_4_1_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 618 [2/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 618 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 619 [3/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 619 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 620 [4/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 620 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 621 [5/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 621 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 622 [1/9] (7.68ns)   --->   "%tmp_i_i14 = call float @llvm.exp.f32(float %x_assign_13) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 622 'fexp' 'tmp_i_i14' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 623 [2/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 623 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 624 [3/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 624 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 625 [4/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 625 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 626 [5/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 626 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 627 [6/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 627 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 628 [7/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 628 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 629 [8/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 629 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 630 [9/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 630 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 631 [1/4] (5.70ns)   --->   "%x_assign_22 = fmul float %bitcast_ln27_47, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 631 'fmul' 'x_assign_22' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 632 [2/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 632 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 633 [3/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 633 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 634 [1/1] (0.00ns)   --->   "%bitcast_ln27_52 = bitcast float %U_1_load_26 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 634 'bitcast' 'bitcast_ln27_52' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 635 [1/1] (0.99ns)   --->   "%xor_ln27_26 = xor i32 %bitcast_ln27_52, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 635 'xor' 'xor_ln27_26' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 636 [1/1] (0.00ns)   --->   "%bitcast_ln27_53 = bitcast i32 %xor_ln27_26 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 636 'bitcast' 'bitcast_ln27_53' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 637 [4/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 637 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 638 [1/2] (3.25ns)   --->   "%U_1_load_27 = load float* %U_1_addr_27, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 638 'load' 'U_1_load_27' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 639 [1/1] (0.00ns)   --->   "%U_1_addr_28 = getelementptr [64 x float]* %U_1, i64 0, i64 32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 639 'getelementptr' 'U_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 640 [2/2] (3.25ns)   --->   "%U_1_load_28 = load float* %U_1_addr_28, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 640 'load' 'U_1_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 29> <Delay = 7.68>
ST_30 : Operation 641 [7/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 641 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 642 [8/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 642 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 643 [9/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 643 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 644 [10/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 644 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 645 [11/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 645 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 646 [12/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 646 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 647 [13/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 647 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 648 [14/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 648 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 649 [1/1] (0.00ns)   --->   "%V_addr_9 = getelementptr [64 x float]* %V, i64 0, i64 9" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 649 'getelementptr' 'V_addr_9' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 650 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_9, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 650 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 651 [15/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 651 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 652 [16/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 652 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 653 [1/5] (7.25ns)   --->   "%tmp_4_1_4 = fadd float %tmp_i_i10, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 653 'fadd' 'tmp_4_1_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 654 [2/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 654 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 655 [3/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 655 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 656 [4/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 656 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 657 [5/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 657 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 658 [1/9] (7.68ns)   --->   "%tmp_i_i15 = call float @llvm.exp.f32(float %x_assign_14) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 658 'fexp' 'tmp_i_i15' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 659 [2/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 659 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 660 [3/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 660 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 661 [4/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 661 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 662 [5/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 662 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 663 [6/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 663 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 664 [7/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 664 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 665 [8/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 665 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 666 [9/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 666 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 667 [1/4] (5.70ns)   --->   "%x_assign_23 = fmul float %bitcast_ln27_49, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 667 'fmul' 'x_assign_23' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 668 [2/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 668 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 669 [3/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 669 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln27_54 = bitcast float %U_1_load_27 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 670 'bitcast' 'bitcast_ln27_54' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 671 [1/1] (0.99ns)   --->   "%xor_ln27_27 = xor i32 %bitcast_ln27_54, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 671 'xor' 'xor_ln27_27' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 672 [1/1] (0.00ns)   --->   "%bitcast_ln27_55 = bitcast i32 %xor_ln27_27 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 672 'bitcast' 'bitcast_ln27_55' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 673 [4/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 673 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 674 [1/2] (3.25ns)   --->   "%U_1_load_28 = load float* %U_1_addr_28, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 674 'load' 'U_1_load_28' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 675 [1/1] (0.00ns)   --->   "%U_1_addr_29 = getelementptr [64 x float]* %U_1, i64 0, i64 33" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 675 'getelementptr' 'U_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 676 [2/2] (3.25ns)   --->   "%U_1_load_29 = load float* %U_1_addr_29, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 676 'load' 'U_1_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 30> <Delay = 7.68>
ST_31 : Operation 677 [6/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 677 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 678 [7/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 678 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 679 [8/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 679 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 680 [9/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 680 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 681 [10/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 681 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 682 [11/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 682 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 683 [12/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 683 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 684 [13/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 684 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 685 [14/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 685 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 686 [15/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 686 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 687 [16/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 687 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 688 [1/5] (7.25ns)   --->   "%tmp_4_1_5 = fadd float %tmp_i_i11, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 688 'fadd' 'tmp_4_1_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 689 [2/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 689 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 690 [3/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 690 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 691 [4/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 691 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 692 [5/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 692 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 693 [1/1] (0.00ns)   --->   "%V_addr_18 = getelementptr [64 x float]* %V, i64 0, i64 18" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 693 'getelementptr' 'V_addr_18' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 694 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_18, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 694 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 695 [1/9] (7.68ns)   --->   "%tmp_i_i16 = call float @llvm.exp.f32(float %x_assign_15) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 695 'fexp' 'tmp_i_i16' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 696 [2/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 696 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 697 [3/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 697 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 698 [4/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 698 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 699 [5/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 699 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 700 [6/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 700 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 701 [7/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 701 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 702 [8/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 702 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 703 [9/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 703 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_31 : Operation 704 [1/4] (5.70ns)   --->   "%x_assign_24 = fmul float %bitcast_ln27_51, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 704 'fmul' 'x_assign_24' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 705 [2/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 705 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 706 [3/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 706 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 707 [1/1] (0.00ns)   --->   "%bitcast_ln27_56 = bitcast float %U_1_load_28 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 707 'bitcast' 'bitcast_ln27_56' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 708 [1/1] (0.99ns)   --->   "%xor_ln27_28 = xor i32 %bitcast_ln27_56, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 708 'xor' 'xor_ln27_28' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 709 [1/1] (0.00ns)   --->   "%bitcast_ln27_57 = bitcast i32 %xor_ln27_28 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 709 'bitcast' 'bitcast_ln27_57' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 710 [4/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 710 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 711 [1/2] (3.25ns)   --->   "%U_1_load_29 = load float* %U_1_addr_29, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 711 'load' 'U_1_load_29' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 712 [1/1] (0.00ns)   --->   "%U_1_addr_30 = getelementptr [64 x float]* %U_1, i64 0, i64 34" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 712 'getelementptr' 'U_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 713 [2/2] (3.25ns)   --->   "%U_1_load_30 = load float* %U_1_addr_30, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 713 'load' 'U_1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 31> <Delay = 7.68>
ST_32 : Operation 714 [5/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 714 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 715 [6/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 715 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 716 [7/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 716 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 717 [8/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 717 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 718 [9/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 718 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 719 [10/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 719 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 720 [11/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 720 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 721 [12/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 721 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 722 [13/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 722 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 723 [14/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 723 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 724 [15/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 724 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 725 [16/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 725 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 726 [1/5] (7.25ns)   --->   "%tmp_4_1_6 = fadd float %tmp_i_i12, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 726 'fadd' 'tmp_4_1_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 727 [2/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 727 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 728 [3/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 728 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 729 [4/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 729 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 730 [5/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 730 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 731 [1/9] (7.68ns)   --->   "%tmp_i_i17 = call float @llvm.exp.f32(float %x_assign_16) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 731 'fexp' 'tmp_i_i17' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 732 [2/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 732 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 733 [3/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 733 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 734 [4/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 734 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 735 [5/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 735 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 736 [6/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 736 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 737 [7/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 737 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 738 [1/1] (0.00ns)   --->   "%V_addr_27 = getelementptr [64 x float]* %V, i64 0, i64 27" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 738 'getelementptr' 'V_addr_27' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 739 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_27, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 739 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 740 [8/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 740 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 741 [9/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 741 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_32 : Operation 742 [1/4] (5.70ns)   --->   "%x_assign_25 = fmul float %bitcast_ln27_53, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 742 'fmul' 'x_assign_25' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 743 [2/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 743 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 744 [3/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 744 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 745 [1/1] (0.00ns)   --->   "%bitcast_ln27_58 = bitcast float %U_1_load_29 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 745 'bitcast' 'bitcast_ln27_58' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 746 [1/1] (0.99ns)   --->   "%xor_ln27_29 = xor i32 %bitcast_ln27_58, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 746 'xor' 'xor_ln27_29' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 747 [1/1] (0.00ns)   --->   "%bitcast_ln27_59 = bitcast i32 %xor_ln27_29 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 747 'bitcast' 'bitcast_ln27_59' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 748 [4/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 748 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 749 [1/2] (3.25ns)   --->   "%U_1_load_30 = load float* %U_1_addr_30, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 749 'load' 'U_1_load_30' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 750 [1/1] (0.00ns)   --->   "%U_1_addr_31 = getelementptr [64 x float]* %U_1, i64 0, i64 35" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 750 'getelementptr' 'U_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 751 [2/2] (3.25ns)   --->   "%U_1_load_31 = load float* %U_1_addr_31, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 751 'load' 'U_1_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 32> <Delay = 7.68>
ST_33 : Operation 752 [4/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 752 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 753 [5/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 753 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 754 [6/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 754 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 755 [7/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 755 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 756 [8/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 756 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 757 [9/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 757 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 758 [10/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 758 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 759 [11/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 759 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 760 [12/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 760 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 761 [13/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 761 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 762 [14/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 762 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 763 [15/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 763 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 764 [16/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 764 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 765 [1/5] (7.25ns)   --->   "%tmp_4_1_7 = fadd float %tmp_i_i13, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 765 'fadd' 'tmp_4_1_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 766 [2/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 766 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 767 [3/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 767 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 768 [4/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 768 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 769 [5/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 769 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 770 [1/9] (7.68ns)   --->   "%tmp_i_i18 = call float @llvm.exp.f32(float %x_assign_17) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 770 'fexp' 'tmp_i_i18' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 771 [2/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 771 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 772 [3/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 772 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 773 [4/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 773 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 774 [5/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 774 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 775 [6/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 775 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 776 [7/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 776 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 777 [8/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 777 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 778 [9/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 778 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_33 : Operation 779 [1/4] (5.70ns)   --->   "%x_assign_26 = fmul float %bitcast_ln27_55, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 779 'fmul' 'x_assign_26' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 780 [2/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 780 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 781 [3/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 781 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 782 [1/1] (0.00ns)   --->   "%bitcast_ln27_60 = bitcast float %U_1_load_30 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 782 'bitcast' 'bitcast_ln27_60' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 783 [1/1] (0.99ns)   --->   "%xor_ln27_30 = xor i32 %bitcast_ln27_60, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 783 'xor' 'xor_ln27_30' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 784 [1/1] (0.00ns)   --->   "%bitcast_ln27_61 = bitcast i32 %xor_ln27_30 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 784 'bitcast' 'bitcast_ln27_61' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 785 [4/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 785 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 786 [1/2] (3.25ns)   --->   "%U_1_load_31 = load float* %U_1_addr_31, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 786 'load' 'U_1_load_31' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 787 [1/1] (0.00ns)   --->   "%V_addr_36 = getelementptr [64 x float]* %V, i64 0, i64 36" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 787 'getelementptr' 'V_addr_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 788 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_36, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 788 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 789 [1/1] (0.00ns)   --->   "%U_1_addr_32 = getelementptr [64 x float]* %U_1, i64 0, i64 37" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 789 'getelementptr' 'U_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 790 [2/2] (3.25ns)   --->   "%U_1_load_32 = load float* %U_1_addr_32, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 790 'load' 'U_1_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 33> <Delay = 7.68>
ST_34 : Operation 791 [3/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 791 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 792 [4/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 792 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 793 [5/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 793 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 794 [6/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 794 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 795 [7/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 795 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 796 [8/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 796 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 797 [9/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 797 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 798 [10/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 798 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 799 [11/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 799 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 800 [12/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 800 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 801 [13/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 801 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 802 [14/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 802 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 803 [15/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 803 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 804 [16/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 804 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 805 [1/5] (7.25ns)   --->   "%tmp_4_2 = fadd float %tmp_i_i14, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 805 'fadd' 'tmp_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 806 [2/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 806 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 807 [3/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 807 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 808 [4/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 808 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 809 [5/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 809 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 810 [1/9] (7.68ns)   --->   "%tmp_i_i19 = call float @llvm.exp.f32(float %x_assign_18) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 810 'fexp' 'tmp_i_i19' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 811 [2/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 811 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 812 [3/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 812 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 813 [4/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 813 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 814 [5/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 814 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 815 [6/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 815 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 816 [7/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 816 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 817 [8/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 817 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 818 [9/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 818 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 819 [1/4] (5.70ns)   --->   "%x_assign_27 = fmul float %bitcast_ln27_57, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 819 'fmul' 'x_assign_27' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 820 [2/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 820 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 821 [3/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 821 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 822 [1/1] (0.00ns)   --->   "%bitcast_ln27_62 = bitcast float %U_1_load_31 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 822 'bitcast' 'bitcast_ln27_62' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 823 [1/1] (0.99ns)   --->   "%xor_ln27_31 = xor i32 %bitcast_ln27_62, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 823 'xor' 'xor_ln27_31' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 824 [1/1] (0.00ns)   --->   "%bitcast_ln27_63 = bitcast i32 %xor_ln27_31 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 824 'bitcast' 'bitcast_ln27_63' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 825 [4/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 825 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 826 [1/2] (3.25ns)   --->   "%U_1_load_32 = load float* %U_1_addr_32, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 826 'load' 'U_1_load_32' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 827 [1/1] (0.00ns)   --->   "%U_1_addr_33 = getelementptr [64 x float]* %U_1, i64 0, i64 38" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 827 'getelementptr' 'U_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 828 [2/2] (3.25ns)   --->   "%U_1_load_33 = load float* %U_1_addr_33, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 828 'load' 'U_1_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 829 [1/1] (0.00ns)   --->   "%V_addr_45 = getelementptr [64 x float]* %V, i64 0, i64 45" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 829 'getelementptr' 'V_addr_45' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 830 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_45, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 830 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 34> <Delay = 7.68>
ST_35 : Operation 831 [2/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 831 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 832 [3/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 832 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 833 [4/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 833 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 834 [5/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 834 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 835 [6/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 835 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 836 [7/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 836 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 837 [8/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 837 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 838 [9/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 838 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 839 [10/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 839 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 840 [11/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 840 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 841 [12/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 841 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 842 [13/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 842 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 843 [14/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 843 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 844 [15/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 844 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 845 [16/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 845 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 846 [1/5] (7.25ns)   --->   "%tmp_4_2_1 = fadd float %tmp_i_i15, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 846 'fadd' 'tmp_4_2_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 847 [2/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 847 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 848 [3/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 848 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 849 [4/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 849 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 850 [5/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 850 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 851 [1/9] (7.68ns)   --->   "%tmp_i_i20 = call float @llvm.exp.f32(float %x_assign_19) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 851 'fexp' 'tmp_i_i20' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 852 [2/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 852 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 853 [3/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 853 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 854 [4/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 854 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 855 [5/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 855 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 856 [6/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 856 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 857 [7/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 857 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 858 [8/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 858 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 859 [9/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 859 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 860 [1/4] (5.70ns)   --->   "%x_assign_28 = fmul float %bitcast_ln27_59, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 860 'fmul' 'x_assign_28' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 861 [2/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 861 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 862 [3/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 862 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 863 [1/1] (0.00ns)   --->   "%bitcast_ln27_64 = bitcast float %U_1_load_32 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 863 'bitcast' 'bitcast_ln27_64' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 864 [1/1] (0.99ns)   --->   "%xor_ln27_32 = xor i32 %bitcast_ln27_64, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 864 'xor' 'xor_ln27_32' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 865 [1/1] (0.00ns)   --->   "%bitcast_ln27_65 = bitcast i32 %xor_ln27_32 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 865 'bitcast' 'bitcast_ln27_65' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 866 [4/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 866 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 867 [1/2] (3.25ns)   --->   "%U_1_load_33 = load float* %U_1_addr_33, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 867 'load' 'U_1_load_33' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 868 [1/1] (0.00ns)   --->   "%U_1_addr_34 = getelementptr [64 x float]* %U_1, i64 0, i64 39" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 868 'getelementptr' 'U_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 869 [2/2] (3.25ns)   --->   "%U_1_load_34 = load float* %U_1_addr_34, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 869 'load' 'U_1_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 870 [1/1] (0.00ns)   --->   "%V_addr_54 = getelementptr [64 x float]* %V, i64 0, i64 54" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 870 'getelementptr' 'V_addr_54' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 871 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_54, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 871 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 35> <Delay = 7.68>
ST_36 : Operation 872 [1/16] (6.07ns)   --->   "%tmp_5_0_1 = fdiv float 1.000000e+00, %tmp_4_0_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 872 'fdiv' 'tmp_5_0_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 873 [2/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 873 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 874 [3/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 874 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 875 [4/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 875 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 876 [5/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 876 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 877 [6/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 877 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 878 [7/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 878 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 879 [8/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 879 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 880 [9/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 880 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 881 [10/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 881 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 882 [11/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 882 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 883 [12/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 883 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 884 [13/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 884 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 885 [14/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 885 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 886 [15/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 886 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 887 [16/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 887 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 888 [1/5] (7.25ns)   --->   "%tmp_4_2_3 = fadd float %tmp_i_i16, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 888 'fadd' 'tmp_4_2_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 889 [2/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 889 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 890 [3/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 890 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 891 [4/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 891 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 892 [5/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 892 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 893 [1/9] (7.68ns)   --->   "%tmp_i_i21 = call float @llvm.exp.f32(float %x_assign_20) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 893 'fexp' 'tmp_i_i21' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 894 [2/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 894 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 895 [3/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 895 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 896 [4/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 896 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 897 [5/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 897 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 898 [6/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 898 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 899 [7/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 899 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 900 [8/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 900 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 901 [9/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 901 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 902 [1/4] (5.70ns)   --->   "%x_assign_29 = fmul float %bitcast_ln27_61, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 902 'fmul' 'x_assign_29' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 903 [2/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 903 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 904 [3/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 904 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 905 [1/1] (0.00ns)   --->   "%bitcast_ln27_66 = bitcast float %U_1_load_33 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 905 'bitcast' 'bitcast_ln27_66' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 906 [1/1] (0.99ns)   --->   "%xor_ln27_33 = xor i32 %bitcast_ln27_66, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 906 'xor' 'xor_ln27_33' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 907 [1/1] (0.00ns)   --->   "%bitcast_ln27_67 = bitcast i32 %xor_ln27_33 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 907 'bitcast' 'bitcast_ln27_67' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 908 [4/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 908 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 909 [1/2] (3.25ns)   --->   "%U_1_load_34 = load float* %U_1_addr_34, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 909 'load' 'U_1_load_34' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 910 [1/1] (0.00ns)   --->   "%U_1_addr_35 = getelementptr [64 x float]* %U_1, i64 0, i64 40" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 910 'getelementptr' 'U_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 911 [2/2] (3.25ns)   --->   "%U_1_load_35 = load float* %U_1_addr_35, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 911 'load' 'U_1_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 912 [1/1] (0.00ns)   --->   "%V_addr_63 = getelementptr [64 x float]* %V, i64 0, i64 63" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 912 'getelementptr' 'V_addr_63' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 913 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr_63, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:25]   --->   Operation 913 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 36> <Delay = 7.68>
ST_37 : Operation 914 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 914 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 915 [1/1] (3.25ns)   --->   "store float %tmp_5_0_1, float* %V_addr_1, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 915 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 916 [1/16] (6.07ns)   --->   "%tmp_5_0_2 = fdiv float 1.000000e+00, %tmp_4_0_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 916 'fdiv' 'tmp_5_0_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 917 [2/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 917 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 918 [3/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 918 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 919 [4/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 919 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 920 [5/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 920 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 921 [6/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 921 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 922 [7/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 922 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 923 [8/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 923 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 924 [9/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 924 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 925 [10/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 925 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 926 [11/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 926 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 927 [12/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 927 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 928 [13/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 928 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 929 [14/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 929 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 930 [15/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 930 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 931 [16/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 931 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 932 [1/5] (7.25ns)   --->   "%tmp_4_2_4 = fadd float %tmp_i_i17, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 932 'fadd' 'tmp_4_2_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 933 [2/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 933 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 934 [3/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 934 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 935 [4/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 935 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 936 [5/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 936 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 937 [1/9] (7.68ns)   --->   "%tmp_i_i22 = call float @llvm.exp.f32(float %x_assign_21) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 937 'fexp' 'tmp_i_i22' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 938 [2/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 938 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 939 [3/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 939 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 940 [4/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 940 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 941 [5/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 941 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 942 [6/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 942 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 943 [7/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 943 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 944 [8/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 944 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 945 [9/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 945 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 946 [1/4] (5.70ns)   --->   "%x_assign_30 = fmul float %bitcast_ln27_63, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 946 'fmul' 'x_assign_30' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 947 [2/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 947 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 948 [3/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 948 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 949 [1/1] (0.00ns)   --->   "%bitcast_ln27_68 = bitcast float %U_1_load_34 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 949 'bitcast' 'bitcast_ln27_68' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 950 [1/1] (0.99ns)   --->   "%xor_ln27_34 = xor i32 %bitcast_ln27_68, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 950 'xor' 'xor_ln27_34' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln27_69 = bitcast i32 %xor_ln27_34 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 951 'bitcast' 'bitcast_ln27_69' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 952 [4/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 952 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 953 [1/2] (3.25ns)   --->   "%U_1_load_35 = load float* %U_1_addr_35, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 953 'load' 'U_1_load_35' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 954 [1/1] (0.00ns)   --->   "%U_1_addr_36 = getelementptr [64 x float]* %U_1, i64 0, i64 41" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 954 'getelementptr' 'U_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 955 [2/2] (3.25ns)   --->   "%U_1_load_36 = load float* %U_1_addr_36, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 955 'load' 'U_1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 37> <Delay = 7.68>
ST_38 : Operation 956 [1/1] (0.00ns)   --->   "%V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 956 'getelementptr' 'V_addr_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 957 [1/1] (3.25ns)   --->   "store float %tmp_5_0_2, float* %V_addr_2, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 957 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 958 [1/16] (6.07ns)   --->   "%tmp_5_0_3 = fdiv float 1.000000e+00, %tmp_4_0_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 958 'fdiv' 'tmp_5_0_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 959 [2/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 959 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 960 [3/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 960 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 961 [4/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 961 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 962 [5/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 962 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 963 [6/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 963 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 964 [7/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 964 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 965 [8/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 965 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 966 [9/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 966 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 967 [10/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 967 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 968 [11/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 968 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 969 [12/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 969 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 970 [13/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 970 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 971 [14/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 971 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 972 [15/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 972 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 973 [16/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 973 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 974 [1/5] (7.25ns)   --->   "%tmp_4_2_5 = fadd float %tmp_i_i18, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 974 'fadd' 'tmp_4_2_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 975 [2/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 975 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 976 [3/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 976 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 977 [4/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 977 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 978 [5/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 978 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 979 [1/9] (7.68ns)   --->   "%tmp_i_i23 = call float @llvm.exp.f32(float %x_assign_22) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 979 'fexp' 'tmp_i_i23' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 980 [2/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 980 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 981 [3/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 981 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 982 [4/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 982 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 983 [5/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 983 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 984 [6/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 984 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 985 [7/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 985 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 986 [8/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 986 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 987 [9/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 987 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 988 [1/4] (5.70ns)   --->   "%x_assign_31 = fmul float %bitcast_ln27_65, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 988 'fmul' 'x_assign_31' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 989 [2/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 989 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 990 [3/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 990 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 991 [1/1] (0.00ns)   --->   "%bitcast_ln27_70 = bitcast float %U_1_load_35 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 991 'bitcast' 'bitcast_ln27_70' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 992 [1/1] (0.99ns)   --->   "%xor_ln27_35 = xor i32 %bitcast_ln27_70, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 992 'xor' 'xor_ln27_35' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 993 [1/1] (0.00ns)   --->   "%bitcast_ln27_71 = bitcast i32 %xor_ln27_35 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 993 'bitcast' 'bitcast_ln27_71' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 994 [4/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 994 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 995 [1/2] (3.25ns)   --->   "%U_1_load_36 = load float* %U_1_addr_36, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 995 'load' 'U_1_load_36' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 996 [1/1] (0.00ns)   --->   "%U_1_addr_37 = getelementptr [64 x float]* %U_1, i64 0, i64 42" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 996 'getelementptr' 'U_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 997 [2/2] (3.25ns)   --->   "%U_1_load_37 = load float* %U_1_addr_37, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 997 'load' 'U_1_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 38> <Delay = 7.68>
ST_39 : Operation 998 [1/1] (0.00ns)   --->   "%V_addr_3 = getelementptr [64 x float]* %V, i64 0, i64 3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 998 'getelementptr' 'V_addr_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 999 [1/1] (3.25ns)   --->   "store float %tmp_5_0_3, float* %V_addr_3, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1000 [1/16] (6.07ns)   --->   "%tmp_5_0_4 = fdiv float 1.000000e+00, %tmp_4_0_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1000 'fdiv' 'tmp_5_0_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1001 [2/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1001 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1002 [3/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1002 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1003 [4/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1003 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1004 [5/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1004 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1005 [6/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1005 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1006 [7/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1006 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1007 [8/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1007 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1008 [9/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1008 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1009 [10/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1009 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1010 [11/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1010 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1011 [12/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1011 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1012 [13/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1012 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1013 [14/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1013 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1014 [15/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1014 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1015 [16/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1015 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1016 [1/5] (7.25ns)   --->   "%tmp_4_2_6 = fadd float %tmp_i_i19, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1016 'fadd' 'tmp_4_2_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1017 [2/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1017 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1018 [3/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1018 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1019 [4/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1019 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1020 [5/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1020 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1021 [1/9] (7.68ns)   --->   "%tmp_i_i24 = call float @llvm.exp.f32(float %x_assign_23) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1021 'fexp' 'tmp_i_i24' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1022 [2/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1022 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1023 [3/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1023 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1024 [4/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1024 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1025 [5/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1025 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1026 [6/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1026 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1027 [7/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1027 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1028 [8/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1028 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1029 [9/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1029 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 1030 [1/4] (5.70ns)   --->   "%x_assign_32 = fmul float %bitcast_ln27_67, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1030 'fmul' 'x_assign_32' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1031 [2/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1031 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1032 [3/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1032 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1033 [1/1] (0.00ns)   --->   "%bitcast_ln27_72 = bitcast float %U_1_load_36 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1033 'bitcast' 'bitcast_ln27_72' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1034 [1/1] (0.99ns)   --->   "%xor_ln27_36 = xor i32 %bitcast_ln27_72, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1034 'xor' 'xor_ln27_36' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1035 [1/1] (0.00ns)   --->   "%bitcast_ln27_73 = bitcast i32 %xor_ln27_36 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1035 'bitcast' 'bitcast_ln27_73' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1036 [4/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1036 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 1037 [1/2] (3.25ns)   --->   "%U_1_load_37 = load float* %U_1_addr_37, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1037 'load' 'U_1_load_37' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 1038 [1/1] (0.00ns)   --->   "%U_1_addr_38 = getelementptr [64 x float]* %U_1, i64 0, i64 43" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1038 'getelementptr' 'U_1_addr_38' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 1039 [2/2] (3.25ns)   --->   "%U_1_load_38 = load float* %U_1_addr_38, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1039 'load' 'U_1_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 39> <Delay = 7.68>
ST_40 : Operation 1040 [1/1] (0.00ns)   --->   "%V_addr_4 = getelementptr [64 x float]* %V, i64 0, i64 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1040 'getelementptr' 'V_addr_4' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1041 [1/1] (3.25ns)   --->   "store float %tmp_5_0_4, float* %V_addr_4, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1041 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1042 [1/16] (6.07ns)   --->   "%tmp_5_0_5 = fdiv float 1.000000e+00, %tmp_4_0_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1042 'fdiv' 'tmp_5_0_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1043 [2/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1043 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1044 [3/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1044 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1045 [4/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1045 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1046 [5/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1046 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1047 [6/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1047 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1048 [7/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1048 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1049 [8/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1049 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1050 [9/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1050 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1051 [10/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1051 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1052 [11/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1052 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1053 [12/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1053 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1054 [13/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1054 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1055 [14/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1055 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1056 [15/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1056 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1057 [16/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1057 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1058 [1/5] (7.25ns)   --->   "%tmp_4_2_7 = fadd float %tmp_i_i20, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1058 'fadd' 'tmp_4_2_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1059 [2/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1059 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1060 [3/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1060 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1061 [4/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1061 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1062 [5/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1062 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1063 [1/9] (7.68ns)   --->   "%tmp_i_i25 = call float @llvm.exp.f32(float %x_assign_24) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1063 'fexp' 'tmp_i_i25' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1064 [2/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1064 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1065 [3/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1065 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1066 [4/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1066 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1067 [5/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1067 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1068 [6/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1068 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1069 [7/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1069 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1070 [8/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1070 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1071 [9/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1071 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_40 : Operation 1072 [1/4] (5.70ns)   --->   "%x_assign_33 = fmul float %bitcast_ln27_69, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1072 'fmul' 'x_assign_33' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1073 [2/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1073 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1074 [3/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1074 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1075 [1/1] (0.00ns)   --->   "%bitcast_ln27_74 = bitcast float %U_1_load_37 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1075 'bitcast' 'bitcast_ln27_74' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1076 [1/1] (0.99ns)   --->   "%xor_ln27_37 = xor i32 %bitcast_ln27_74, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1076 'xor' 'xor_ln27_37' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1077 [1/1] (0.00ns)   --->   "%bitcast_ln27_75 = bitcast i32 %xor_ln27_37 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1077 'bitcast' 'bitcast_ln27_75' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1078 [4/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1078 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 1079 [1/2] (3.25ns)   --->   "%U_1_load_38 = load float* %U_1_addr_38, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1079 'load' 'U_1_load_38' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 1080 [1/1] (0.00ns)   --->   "%U_1_addr_39 = getelementptr [64 x float]* %U_1, i64 0, i64 44" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1080 'getelementptr' 'U_1_addr_39' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 1081 [2/2] (3.25ns)   --->   "%U_1_load_39 = load float* %U_1_addr_39, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1081 'load' 'U_1_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 40> <Delay = 7.68>
ST_41 : Operation 1082 [1/1] (0.00ns)   --->   "%V_addr_5 = getelementptr [64 x float]* %V, i64 0, i64 5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1082 'getelementptr' 'V_addr_5' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1083 [1/1] (3.25ns)   --->   "store float %tmp_5_0_5, float* %V_addr_5, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1083 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1084 [1/16] (6.07ns)   --->   "%tmp_5_0_6 = fdiv float 1.000000e+00, %tmp_4_0_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1084 'fdiv' 'tmp_5_0_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1085 [2/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1085 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1086 [3/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1086 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1087 [4/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1087 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1088 [5/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1088 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1089 [6/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1089 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1090 [7/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1090 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1091 [8/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1091 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1092 [9/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1092 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1093 [10/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1093 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1094 [11/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1094 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1095 [12/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1095 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1096 [13/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1096 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1097 [14/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1097 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1098 [15/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1098 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1099 [16/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1099 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1100 [1/5] (7.25ns)   --->   "%tmp_4_3 = fadd float %tmp_i_i21, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1100 'fadd' 'tmp_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1101 [2/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1101 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1102 [3/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1102 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1103 [4/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1103 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1104 [5/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1104 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1105 [1/9] (7.68ns)   --->   "%tmp_i_i26 = call float @llvm.exp.f32(float %x_assign_25) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1105 'fexp' 'tmp_i_i26' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1106 [2/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1106 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1107 [3/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1107 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1108 [4/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1108 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1109 [5/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1109 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1110 [6/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1110 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1111 [7/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1111 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1112 [8/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1112 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1113 [9/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1113 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_41 : Operation 1114 [1/4] (5.70ns)   --->   "%x_assign_34 = fmul float %bitcast_ln27_71, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1114 'fmul' 'x_assign_34' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1115 [2/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1115 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1116 [3/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1116 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1117 [1/1] (0.00ns)   --->   "%bitcast_ln27_76 = bitcast float %U_1_load_38 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1117 'bitcast' 'bitcast_ln27_76' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1118 [1/1] (0.99ns)   --->   "%xor_ln27_38 = xor i32 %bitcast_ln27_76, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1118 'xor' 'xor_ln27_38' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln27_77 = bitcast i32 %xor_ln27_38 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1119 'bitcast' 'bitcast_ln27_77' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1120 [4/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1120 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 1121 [1/2] (3.25ns)   --->   "%U_1_load_39 = load float* %U_1_addr_39, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1121 'load' 'U_1_load_39' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 1122 [1/1] (0.00ns)   --->   "%U_1_addr_40 = getelementptr [64 x float]* %U_1, i64 0, i64 46" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1122 'getelementptr' 'U_1_addr_40' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 1123 [2/2] (3.25ns)   --->   "%U_1_load_40 = load float* %U_1_addr_40, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1123 'load' 'U_1_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 41> <Delay = 7.68>
ST_42 : Operation 1124 [1/1] (0.00ns)   --->   "%V_addr_6 = getelementptr [64 x float]* %V, i64 0, i64 6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1124 'getelementptr' 'V_addr_6' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1125 [1/1] (3.25ns)   --->   "store float %tmp_5_0_6, float* %V_addr_6, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1125 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1126 [1/16] (6.07ns)   --->   "%tmp_5_0_7 = fdiv float 1.000000e+00, %tmp_4_0_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1126 'fdiv' 'tmp_5_0_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1127 [2/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1127 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1128 [3/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1128 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1129 [4/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1129 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1130 [5/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1130 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1131 [6/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1131 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1132 [7/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1132 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1133 [8/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1133 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1134 [9/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1134 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1135 [10/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1135 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1136 [11/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1136 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1137 [12/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1137 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1138 [13/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1138 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1139 [14/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1139 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1140 [15/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1140 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1141 [16/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1141 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1142 [1/5] (7.25ns)   --->   "%tmp_4_3_1 = fadd float %tmp_i_i22, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1142 'fadd' 'tmp_4_3_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1143 [2/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1143 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1144 [3/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1144 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1145 [4/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1145 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1146 [5/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1146 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1147 [1/9] (7.68ns)   --->   "%tmp_i_i27 = call float @llvm.exp.f32(float %x_assign_26) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1147 'fexp' 'tmp_i_i27' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1148 [2/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1148 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1149 [3/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1149 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1150 [4/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1150 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1151 [5/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1151 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1152 [6/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1152 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1153 [7/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1153 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1154 [8/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1154 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1155 [9/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1155 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_42 : Operation 1156 [1/4] (5.70ns)   --->   "%x_assign_35 = fmul float %bitcast_ln27_73, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1156 'fmul' 'x_assign_35' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1157 [2/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1157 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1158 [3/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1158 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1159 [1/1] (0.00ns)   --->   "%bitcast_ln27_78 = bitcast float %U_1_load_39 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1159 'bitcast' 'bitcast_ln27_78' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1160 [1/1] (0.99ns)   --->   "%xor_ln27_39 = xor i32 %bitcast_ln27_78, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1160 'xor' 'xor_ln27_39' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1161 [1/1] (0.00ns)   --->   "%bitcast_ln27_79 = bitcast i32 %xor_ln27_39 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1161 'bitcast' 'bitcast_ln27_79' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1162 [4/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1162 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 1163 [1/2] (3.25ns)   --->   "%U_1_load_40 = load float* %U_1_addr_40, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1163 'load' 'U_1_load_40' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 1164 [1/1] (0.00ns)   --->   "%U_1_addr_41 = getelementptr [64 x float]* %U_1, i64 0, i64 47" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1164 'getelementptr' 'U_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 1165 [2/2] (3.25ns)   --->   "%U_1_load_41 = load float* %U_1_addr_41, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1165 'load' 'U_1_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 42> <Delay = 7.68>
ST_43 : Operation 1166 [1/1] (0.00ns)   --->   "%V_addr_7 = getelementptr [64 x float]* %V, i64 0, i64 7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1166 'getelementptr' 'V_addr_7' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1167 [1/1] (3.25ns)   --->   "store float %tmp_5_0_7, float* %V_addr_7, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1168 [1/16] (6.07ns)   --->   "%tmp_5_1 = fdiv float 1.000000e+00, %tmp_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1168 'fdiv' 'tmp_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1169 [2/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1169 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1170 [3/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1170 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1171 [4/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1171 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1172 [5/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1172 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1173 [6/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1173 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1174 [7/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1174 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1175 [8/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1175 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1176 [9/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1176 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1177 [10/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1177 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1178 [11/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1178 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1179 [12/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1179 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1180 [13/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1180 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1181 [14/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1181 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1182 [15/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1182 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1183 [16/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1183 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1184 [1/5] (7.25ns)   --->   "%tmp_4_3_2 = fadd float %tmp_i_i23, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1184 'fadd' 'tmp_4_3_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1185 [2/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1185 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1186 [3/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1186 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1187 [4/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1187 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1188 [5/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1188 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1189 [1/9] (7.68ns)   --->   "%tmp_i_i28 = call float @llvm.exp.f32(float %x_assign_27) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1189 'fexp' 'tmp_i_i28' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1190 [2/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1190 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1191 [3/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1191 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1192 [4/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1192 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1193 [5/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1193 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1194 [6/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1194 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1195 [7/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1195 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1196 [8/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1196 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1197 [9/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1197 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_43 : Operation 1198 [1/4] (5.70ns)   --->   "%x_assign_36 = fmul float %bitcast_ln27_75, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1198 'fmul' 'x_assign_36' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1199 [2/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1199 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1200 [3/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1200 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1201 [1/1] (0.00ns)   --->   "%bitcast_ln27_80 = bitcast float %U_1_load_40 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1201 'bitcast' 'bitcast_ln27_80' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1202 [1/1] (0.99ns)   --->   "%xor_ln27_40 = xor i32 %bitcast_ln27_80, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1202 'xor' 'xor_ln27_40' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1203 [1/1] (0.00ns)   --->   "%bitcast_ln27_81 = bitcast i32 %xor_ln27_40 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1203 'bitcast' 'bitcast_ln27_81' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1204 [4/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1204 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 1205 [1/2] (3.25ns)   --->   "%U_1_load_41 = load float* %U_1_addr_41, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1205 'load' 'U_1_load_41' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 1206 [1/1] (0.00ns)   --->   "%U_1_addr_42 = getelementptr [64 x float]* %U_1, i64 0, i64 48" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1206 'getelementptr' 'U_1_addr_42' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 1207 [2/2] (3.25ns)   --->   "%U_1_load_42 = load float* %U_1_addr_42, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1207 'load' 'U_1_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 43> <Delay = 7.68>
ST_44 : Operation 1208 [1/1] (0.00ns)   --->   "%V_addr_8 = getelementptr [64 x float]* %V, i64 0, i64 8" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1208 'getelementptr' 'V_addr_8' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1209 [1/1] (3.25ns)   --->   "store float %tmp_5_1, float* %V_addr_8, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1209 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1210 [1/16] (6.07ns)   --->   "%tmp_5_1_2 = fdiv float 1.000000e+00, %tmp_4_1_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1210 'fdiv' 'tmp_5_1_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1211 [2/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1211 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1212 [3/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1212 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1213 [4/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1213 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1214 [5/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1214 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1215 [6/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1215 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1216 [7/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1216 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1217 [8/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1217 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1218 [9/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1218 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1219 [10/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1219 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1220 [11/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1220 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1221 [12/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1221 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1222 [13/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1222 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1223 [14/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1223 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1224 [15/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1224 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1225 [16/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1225 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1226 [1/5] (7.25ns)   --->   "%tmp_4_3_4 = fadd float %tmp_i_i24, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1226 'fadd' 'tmp_4_3_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1227 [2/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1227 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1228 [3/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1228 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1229 [4/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1229 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1230 [5/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1230 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1231 [1/9] (7.68ns)   --->   "%tmp_i_i29 = call float @llvm.exp.f32(float %x_assign_28) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1231 'fexp' 'tmp_i_i29' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1232 [2/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1232 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1233 [3/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1233 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1234 [4/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1234 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1235 [5/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1235 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1236 [6/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1236 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1237 [7/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1237 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1238 [8/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1238 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1239 [9/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1239 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_44 : Operation 1240 [1/4] (5.70ns)   --->   "%x_assign_37 = fmul float %bitcast_ln27_77, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1240 'fmul' 'x_assign_37' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1241 [2/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1241 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1242 [3/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1242 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1243 [1/1] (0.00ns)   --->   "%bitcast_ln27_82 = bitcast float %U_1_load_41 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1243 'bitcast' 'bitcast_ln27_82' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1244 [1/1] (0.99ns)   --->   "%xor_ln27_41 = xor i32 %bitcast_ln27_82, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1244 'xor' 'xor_ln27_41' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1245 [1/1] (0.00ns)   --->   "%bitcast_ln27_83 = bitcast i32 %xor_ln27_41 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1245 'bitcast' 'bitcast_ln27_83' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1246 [4/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1246 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 1247 [1/2] (3.25ns)   --->   "%U_1_load_42 = load float* %U_1_addr_42, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1247 'load' 'U_1_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 1248 [1/1] (0.00ns)   --->   "%U_1_addr_43 = getelementptr [64 x float]* %U_1, i64 0, i64 49" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1248 'getelementptr' 'U_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 1249 [2/2] (3.25ns)   --->   "%U_1_load_43 = load float* %U_1_addr_43, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1249 'load' 'U_1_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 44> <Delay = 7.68>
ST_45 : Operation 1250 [1/1] (0.00ns)   --->   "%V_addr_10 = getelementptr [64 x float]* %V, i64 0, i64 10" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1250 'getelementptr' 'V_addr_10' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1251 [1/1] (3.25ns)   --->   "store float %tmp_5_1_2, float* %V_addr_10, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1251 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1252 [1/16] (6.07ns)   --->   "%tmp_5_1_3 = fdiv float 1.000000e+00, %tmp_4_1_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1252 'fdiv' 'tmp_5_1_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1253 [2/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1253 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1254 [3/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1254 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1255 [4/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1255 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1256 [5/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1256 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1257 [6/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1257 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1258 [7/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1258 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1259 [8/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1259 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1260 [9/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1260 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1261 [10/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1261 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1262 [11/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1262 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1263 [12/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1263 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1264 [13/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1264 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1265 [14/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1265 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1266 [15/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1266 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1267 [16/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1267 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1268 [1/5] (7.25ns)   --->   "%tmp_4_3_5 = fadd float %tmp_i_i25, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1268 'fadd' 'tmp_4_3_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1269 [2/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1269 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1270 [3/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1270 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1271 [4/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1271 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1272 [5/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1272 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1273 [1/9] (7.68ns)   --->   "%tmp_i_i30 = call float @llvm.exp.f32(float %x_assign_29) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1273 'fexp' 'tmp_i_i30' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1274 [2/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1274 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1275 [3/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1275 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1276 [4/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1276 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1277 [5/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1277 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1278 [6/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1278 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1279 [7/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1279 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1280 [8/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1280 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1281 [9/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1281 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_45 : Operation 1282 [1/4] (5.70ns)   --->   "%x_assign_38 = fmul float %bitcast_ln27_79, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1282 'fmul' 'x_assign_38' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1283 [2/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1283 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1284 [3/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1284 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1285 [1/1] (0.00ns)   --->   "%bitcast_ln27_84 = bitcast float %U_1_load_42 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1285 'bitcast' 'bitcast_ln27_84' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1286 [1/1] (0.99ns)   --->   "%xor_ln27_42 = xor i32 %bitcast_ln27_84, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1286 'xor' 'xor_ln27_42' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1287 [1/1] (0.00ns)   --->   "%bitcast_ln27_85 = bitcast i32 %xor_ln27_42 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1287 'bitcast' 'bitcast_ln27_85' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1288 [4/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1288 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 1289 [1/2] (3.25ns)   --->   "%U_1_load_43 = load float* %U_1_addr_43, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1289 'load' 'U_1_load_43' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 1290 [1/1] (0.00ns)   --->   "%U_1_addr_44 = getelementptr [64 x float]* %U_1, i64 0, i64 50" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1290 'getelementptr' 'U_1_addr_44' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 1291 [2/2] (3.25ns)   --->   "%U_1_load_44 = load float* %U_1_addr_44, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1291 'load' 'U_1_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 45> <Delay = 7.68>
ST_46 : Operation 1292 [1/1] (0.00ns)   --->   "%V_addr_11 = getelementptr [64 x float]* %V, i64 0, i64 11" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1292 'getelementptr' 'V_addr_11' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1293 [1/1] (3.25ns)   --->   "store float %tmp_5_1_3, float* %V_addr_11, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1294 [1/16] (6.07ns)   --->   "%tmp_5_1_4 = fdiv float 1.000000e+00, %tmp_4_1_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1294 'fdiv' 'tmp_5_1_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1295 [2/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1295 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1296 [3/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1296 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1297 [4/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1297 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1298 [5/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1298 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1299 [6/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1299 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1300 [7/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1300 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1301 [8/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1301 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1302 [9/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1302 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1303 [10/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1303 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1304 [11/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1304 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1305 [12/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1305 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1306 [13/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1306 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1307 [14/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1307 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1308 [15/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1308 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1309 [16/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1309 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1310 [1/5] (7.25ns)   --->   "%tmp_4_3_6 = fadd float %tmp_i_i26, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1310 'fadd' 'tmp_4_3_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1311 [2/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1311 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1312 [3/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1312 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1313 [4/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1313 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1314 [5/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1314 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1315 [1/9] (7.68ns)   --->   "%tmp_i_i31 = call float @llvm.exp.f32(float %x_assign_30) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1315 'fexp' 'tmp_i_i31' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1316 [2/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1316 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1317 [3/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1317 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1318 [4/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1318 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1319 [5/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1319 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1320 [6/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1320 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1321 [7/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1321 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1322 [8/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1322 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1323 [9/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1323 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_46 : Operation 1324 [1/4] (5.70ns)   --->   "%x_assign_39 = fmul float %bitcast_ln27_81, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1324 'fmul' 'x_assign_39' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1325 [2/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1325 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1326 [3/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1326 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1327 [1/1] (0.00ns)   --->   "%bitcast_ln27_86 = bitcast float %U_1_load_43 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1327 'bitcast' 'bitcast_ln27_86' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1328 [1/1] (0.99ns)   --->   "%xor_ln27_43 = xor i32 %bitcast_ln27_86, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1328 'xor' 'xor_ln27_43' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1329 [1/1] (0.00ns)   --->   "%bitcast_ln27_87 = bitcast i32 %xor_ln27_43 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1329 'bitcast' 'bitcast_ln27_87' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1330 [4/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1330 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 1331 [1/2] (3.25ns)   --->   "%U_1_load_44 = load float* %U_1_addr_44, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1331 'load' 'U_1_load_44' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 1332 [1/1] (0.00ns)   --->   "%U_1_addr_45 = getelementptr [64 x float]* %U_1, i64 0, i64 51" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1332 'getelementptr' 'U_1_addr_45' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 1333 [2/2] (3.25ns)   --->   "%U_1_load_45 = load float* %U_1_addr_45, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1333 'load' 'U_1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 46> <Delay = 7.68>
ST_47 : Operation 1334 [1/1] (0.00ns)   --->   "%V_addr_12 = getelementptr [64 x float]* %V, i64 0, i64 12" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1334 'getelementptr' 'V_addr_12' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1335 [1/1] (3.25ns)   --->   "store float %tmp_5_1_4, float* %V_addr_12, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1335 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1336 [1/16] (6.07ns)   --->   "%tmp_5_1_5 = fdiv float 1.000000e+00, %tmp_4_1_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1336 'fdiv' 'tmp_5_1_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1337 [2/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1337 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1338 [3/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1338 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1339 [4/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1339 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1340 [5/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1340 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1341 [6/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1341 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1342 [7/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1342 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1343 [8/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1343 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1344 [9/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1344 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1345 [10/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1345 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1346 [11/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1346 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1347 [12/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1347 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1348 [13/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1348 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1349 [14/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1349 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1350 [15/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1350 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1351 [16/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1351 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1352 [1/5] (7.25ns)   --->   "%tmp_4_3_7 = fadd float %tmp_i_i27, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1352 'fadd' 'tmp_4_3_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1353 [2/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1353 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1354 [3/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1354 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1355 [4/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1355 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1356 [5/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1356 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1357 [1/9] (7.68ns)   --->   "%tmp_i_i32 = call float @llvm.exp.f32(float %x_assign_31) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1357 'fexp' 'tmp_i_i32' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1358 [2/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1358 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1359 [3/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1359 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1360 [4/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1360 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1361 [5/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1361 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1362 [6/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1362 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1363 [7/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1363 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1364 [8/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1364 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1365 [9/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1365 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_47 : Operation 1366 [1/4] (5.70ns)   --->   "%x_assign_40 = fmul float %bitcast_ln27_83, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1366 'fmul' 'x_assign_40' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1367 [2/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1367 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1368 [3/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1368 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1369 [1/1] (0.00ns)   --->   "%bitcast_ln27_88 = bitcast float %U_1_load_44 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1369 'bitcast' 'bitcast_ln27_88' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1370 [1/1] (0.99ns)   --->   "%xor_ln27_44 = xor i32 %bitcast_ln27_88, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1370 'xor' 'xor_ln27_44' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1371 [1/1] (0.00ns)   --->   "%bitcast_ln27_89 = bitcast i32 %xor_ln27_44 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1371 'bitcast' 'bitcast_ln27_89' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1372 [4/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1372 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 1373 [1/2] (3.25ns)   --->   "%U_1_load_45 = load float* %U_1_addr_45, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1373 'load' 'U_1_load_45' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 1374 [1/1] (0.00ns)   --->   "%U_1_addr_46 = getelementptr [64 x float]* %U_1, i64 0, i64 52" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1374 'getelementptr' 'U_1_addr_46' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 1375 [2/2] (3.25ns)   --->   "%U_1_load_46 = load float* %U_1_addr_46, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1375 'load' 'U_1_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 47> <Delay = 7.68>
ST_48 : Operation 1376 [1/1] (0.00ns)   --->   "%V_addr_13 = getelementptr [64 x float]* %V, i64 0, i64 13" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1376 'getelementptr' 'V_addr_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1377 [1/1] (3.25ns)   --->   "store float %tmp_5_1_5, float* %V_addr_13, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1377 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1378 [1/16] (6.07ns)   --->   "%tmp_5_1_6 = fdiv float 1.000000e+00, %tmp_4_1_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1378 'fdiv' 'tmp_5_1_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1379 [2/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1379 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1380 [3/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1380 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1381 [4/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1381 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1382 [5/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1382 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1383 [6/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1383 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1384 [7/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1384 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1385 [8/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1385 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1386 [9/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1386 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1387 [10/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1387 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1388 [11/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1388 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1389 [12/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1389 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1390 [13/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1390 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1391 [14/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1391 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1392 [15/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1392 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1393 [16/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1393 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1394 [1/5] (7.25ns)   --->   "%tmp_4_4 = fadd float %tmp_i_i28, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1394 'fadd' 'tmp_4_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1395 [2/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1395 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1396 [3/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1396 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1397 [4/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1397 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1398 [5/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1398 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1399 [1/9] (7.68ns)   --->   "%tmp_i_i33 = call float @llvm.exp.f32(float %x_assign_32) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1399 'fexp' 'tmp_i_i33' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1400 [2/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1400 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1401 [3/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1401 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1402 [4/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1402 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1403 [5/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1403 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1404 [6/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1404 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1405 [7/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1405 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1406 [8/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1406 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1407 [9/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1407 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_48 : Operation 1408 [1/4] (5.70ns)   --->   "%x_assign_41 = fmul float %bitcast_ln27_85, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1408 'fmul' 'x_assign_41' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1409 [2/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1409 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1410 [3/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1410 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1411 [1/1] (0.00ns)   --->   "%bitcast_ln27_90 = bitcast float %U_1_load_45 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1411 'bitcast' 'bitcast_ln27_90' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1412 [1/1] (0.99ns)   --->   "%xor_ln27_45 = xor i32 %bitcast_ln27_90, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1412 'xor' 'xor_ln27_45' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1413 [1/1] (0.00ns)   --->   "%bitcast_ln27_91 = bitcast i32 %xor_ln27_45 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1413 'bitcast' 'bitcast_ln27_91' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1414 [4/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1414 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 1415 [1/2] (3.25ns)   --->   "%U_1_load_46 = load float* %U_1_addr_46, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1415 'load' 'U_1_load_46' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 1416 [1/1] (0.00ns)   --->   "%U_1_addr_47 = getelementptr [64 x float]* %U_1, i64 0, i64 53" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1416 'getelementptr' 'U_1_addr_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 1417 [2/2] (3.25ns)   --->   "%U_1_load_47 = load float* %U_1_addr_47, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1417 'load' 'U_1_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 49 <SV = 48> <Delay = 7.68>
ST_49 : Operation 1418 [1/1] (0.00ns)   --->   "%V_addr_14 = getelementptr [64 x float]* %V, i64 0, i64 14" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1418 'getelementptr' 'V_addr_14' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1419 [1/1] (3.25ns)   --->   "store float %tmp_5_1_6, float* %V_addr_14, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1420 [1/16] (6.07ns)   --->   "%tmp_5_1_7 = fdiv float 1.000000e+00, %tmp_4_1_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1420 'fdiv' 'tmp_5_1_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1421 [2/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1421 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1422 [3/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1422 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1423 [4/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1423 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1424 [5/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1424 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1425 [6/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1425 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1426 [7/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1426 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1427 [8/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1427 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1428 [9/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1428 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1429 [10/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1429 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1430 [11/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1430 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1431 [12/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1431 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1432 [13/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1432 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1433 [14/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1433 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1434 [15/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1434 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1435 [16/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1435 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1436 [1/5] (7.25ns)   --->   "%tmp_4_4_1 = fadd float %tmp_i_i29, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1436 'fadd' 'tmp_4_4_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1437 [2/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1437 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1438 [3/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1438 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1439 [4/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1439 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1440 [5/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1440 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1441 [1/9] (7.68ns)   --->   "%tmp_i_i34 = call float @llvm.exp.f32(float %x_assign_33) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1441 'fexp' 'tmp_i_i34' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1442 [2/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1442 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1443 [3/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1443 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1444 [4/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1444 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1445 [5/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1445 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1446 [6/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1446 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1447 [7/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1447 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1448 [8/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1448 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1449 [9/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1449 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_49 : Operation 1450 [1/4] (5.70ns)   --->   "%x_assign_42 = fmul float %bitcast_ln27_87, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1450 'fmul' 'x_assign_42' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1451 [2/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1451 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1452 [3/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1452 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1453 [1/1] (0.00ns)   --->   "%bitcast_ln27_92 = bitcast float %U_1_load_46 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1453 'bitcast' 'bitcast_ln27_92' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1454 [1/1] (0.99ns)   --->   "%xor_ln27_46 = xor i32 %bitcast_ln27_92, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1454 'xor' 'xor_ln27_46' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1455 [1/1] (0.00ns)   --->   "%bitcast_ln27_93 = bitcast i32 %xor_ln27_46 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1455 'bitcast' 'bitcast_ln27_93' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1456 [4/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1456 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 1457 [1/2] (3.25ns)   --->   "%U_1_load_47 = load float* %U_1_addr_47, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1457 'load' 'U_1_load_47' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_49 : Operation 1458 [1/1] (0.00ns)   --->   "%U_1_addr_48 = getelementptr [64 x float]* %U_1, i64 0, i64 55" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1458 'getelementptr' 'U_1_addr_48' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 1459 [2/2] (3.25ns)   --->   "%U_1_load_48 = load float* %U_1_addr_48, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1459 'load' 'U_1_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 50 <SV = 49> <Delay = 7.68>
ST_50 : Operation 1460 [1/1] (0.00ns)   --->   "%V_addr_15 = getelementptr [64 x float]* %V, i64 0, i64 15" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1460 'getelementptr' 'V_addr_15' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1461 [1/1] (3.25ns)   --->   "store float %tmp_5_1_7, float* %V_addr_15, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1461 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1462 [1/16] (6.07ns)   --->   "%tmp_5_2 = fdiv float 1.000000e+00, %tmp_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1462 'fdiv' 'tmp_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1463 [2/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1463 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1464 [3/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1464 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1465 [4/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1465 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1466 [5/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1466 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1467 [6/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1467 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1468 [7/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1468 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1469 [8/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1469 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1470 [9/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1470 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1471 [10/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1471 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1472 [11/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1472 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1473 [12/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1473 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1474 [13/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1474 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1475 [14/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1475 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1476 [15/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1476 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1477 [16/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1477 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1478 [1/5] (7.25ns)   --->   "%tmp_4_4_2 = fadd float %tmp_i_i30, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1478 'fadd' 'tmp_4_4_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1479 [2/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1479 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1480 [3/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1480 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1481 [4/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1481 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1482 [5/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1482 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1483 [1/9] (7.68ns)   --->   "%tmp_i_i35 = call float @llvm.exp.f32(float %x_assign_34) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1483 'fexp' 'tmp_i_i35' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1484 [2/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1484 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1485 [3/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1485 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1486 [4/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1486 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1487 [5/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1487 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1488 [6/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1488 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1489 [7/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1489 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1490 [8/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1490 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1491 [9/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1491 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_50 : Operation 1492 [1/4] (5.70ns)   --->   "%x_assign_43 = fmul float %bitcast_ln27_89, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1492 'fmul' 'x_assign_43' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1493 [2/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1493 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1494 [3/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1494 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1495 [1/1] (0.00ns)   --->   "%bitcast_ln27_94 = bitcast float %U_1_load_47 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1495 'bitcast' 'bitcast_ln27_94' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1496 [1/1] (0.99ns)   --->   "%xor_ln27_47 = xor i32 %bitcast_ln27_94, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1496 'xor' 'xor_ln27_47' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1497 [1/1] (0.00ns)   --->   "%bitcast_ln27_95 = bitcast i32 %xor_ln27_47 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1497 'bitcast' 'bitcast_ln27_95' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1498 [4/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1498 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 1499 [1/2] (3.25ns)   --->   "%U_1_load_48 = load float* %U_1_addr_48, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1499 'load' 'U_1_load_48' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_50 : Operation 1500 [1/1] (0.00ns)   --->   "%U_1_addr_49 = getelementptr [64 x float]* %U_1, i64 0, i64 56" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1500 'getelementptr' 'U_1_addr_49' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 1501 [2/2] (3.25ns)   --->   "%U_1_load_49 = load float* %U_1_addr_49, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1501 'load' 'U_1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 51 <SV = 50> <Delay = 7.68>
ST_51 : Operation 1502 [1/1] (0.00ns)   --->   "%V_addr_16 = getelementptr [64 x float]* %V, i64 0, i64 16" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1502 'getelementptr' 'V_addr_16' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1503 [1/1] (3.25ns)   --->   "store float %tmp_5_2, float* %V_addr_16, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1503 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1504 [1/16] (6.07ns)   --->   "%tmp_5_2_1 = fdiv float 1.000000e+00, %tmp_4_2_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1504 'fdiv' 'tmp_5_2_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1505 [2/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1505 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1506 [3/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1506 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1507 [4/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1507 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1508 [5/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1508 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1509 [6/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1509 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1510 [7/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1510 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1511 [8/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1511 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1512 [9/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1512 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1513 [10/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1513 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1514 [11/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1514 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1515 [12/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1515 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1516 [13/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1516 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1517 [14/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1517 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1518 [15/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1518 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1519 [16/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1519 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1520 [1/5] (7.25ns)   --->   "%tmp_4_4_3 = fadd float %tmp_i_i31, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1520 'fadd' 'tmp_4_4_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1521 [2/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1521 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1522 [3/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1522 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1523 [4/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1523 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1524 [5/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1524 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1525 [1/9] (7.68ns)   --->   "%tmp_i_i36 = call float @llvm.exp.f32(float %x_assign_35) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1525 'fexp' 'tmp_i_i36' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1526 [2/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1526 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1527 [3/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1527 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1528 [4/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1528 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1529 [5/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1529 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1530 [6/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1530 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1531 [7/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1531 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1532 [8/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1532 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1533 [9/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1533 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_51 : Operation 1534 [1/4] (5.70ns)   --->   "%x_assign_44 = fmul float %bitcast_ln27_91, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1534 'fmul' 'x_assign_44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1535 [2/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1535 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1536 [3/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1536 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1537 [1/1] (0.00ns)   --->   "%bitcast_ln27_96 = bitcast float %U_1_load_48 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1537 'bitcast' 'bitcast_ln27_96' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1538 [1/1] (0.99ns)   --->   "%xor_ln27_48 = xor i32 %bitcast_ln27_96, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1538 'xor' 'xor_ln27_48' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1539 [1/1] (0.00ns)   --->   "%bitcast_ln27_97 = bitcast i32 %xor_ln27_48 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1539 'bitcast' 'bitcast_ln27_97' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1540 [4/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1540 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 1541 [1/2] (3.25ns)   --->   "%U_1_load_49 = load float* %U_1_addr_49, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1541 'load' 'U_1_load_49' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_51 : Operation 1542 [1/1] (0.00ns)   --->   "%U_1_addr_50 = getelementptr [64 x float]* %U_1, i64 0, i64 57" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1542 'getelementptr' 'U_1_addr_50' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 1543 [2/2] (3.25ns)   --->   "%U_1_load_50 = load float* %U_1_addr_50, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1543 'load' 'U_1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 52 <SV = 51> <Delay = 7.68>
ST_52 : Operation 1544 [1/1] (0.00ns)   --->   "%V_addr_17 = getelementptr [64 x float]* %V, i64 0, i64 17" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1544 'getelementptr' 'V_addr_17' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1545 [1/1] (3.25ns)   --->   "store float %tmp_5_2_1, float* %V_addr_17, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1545 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1546 [1/16] (6.07ns)   --->   "%tmp_5_2_3 = fdiv float 1.000000e+00, %tmp_4_2_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1546 'fdiv' 'tmp_5_2_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1547 [2/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1547 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1548 [3/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1548 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1549 [4/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1549 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1550 [5/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1550 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1551 [6/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1551 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1552 [7/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1552 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1553 [8/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1553 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1554 [9/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1554 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1555 [10/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1555 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1556 [11/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1556 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1557 [12/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1557 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1558 [13/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1558 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1559 [14/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1559 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1560 [15/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1560 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1561 [16/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1561 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1562 [1/5] (7.25ns)   --->   "%tmp_4_4_5 = fadd float %tmp_i_i32, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1562 'fadd' 'tmp_4_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1563 [2/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1563 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1564 [3/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1564 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1565 [4/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1565 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1566 [5/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1566 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1567 [1/9] (7.68ns)   --->   "%tmp_i_i37 = call float @llvm.exp.f32(float %x_assign_36) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1567 'fexp' 'tmp_i_i37' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1568 [2/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1568 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1569 [3/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1569 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1570 [4/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1570 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1571 [5/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1571 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1572 [6/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1572 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1573 [7/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1573 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1574 [8/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1574 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1575 [9/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1575 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_52 : Operation 1576 [1/4] (5.70ns)   --->   "%x_assign_45 = fmul float %bitcast_ln27_93, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1576 'fmul' 'x_assign_45' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1577 [2/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1577 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1578 [3/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1578 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1579 [1/1] (0.00ns)   --->   "%bitcast_ln27_98 = bitcast float %U_1_load_49 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1579 'bitcast' 'bitcast_ln27_98' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1580 [1/1] (0.99ns)   --->   "%xor_ln27_49 = xor i32 %bitcast_ln27_98, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1580 'xor' 'xor_ln27_49' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1581 [1/1] (0.00ns)   --->   "%bitcast_ln27_99 = bitcast i32 %xor_ln27_49 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1581 'bitcast' 'bitcast_ln27_99' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1582 [4/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1582 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 1583 [1/2] (3.25ns)   --->   "%U_1_load_50 = load float* %U_1_addr_50, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1583 'load' 'U_1_load_50' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_52 : Operation 1584 [1/1] (0.00ns)   --->   "%U_1_addr_51 = getelementptr [64 x float]* %U_1, i64 0, i64 58" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1584 'getelementptr' 'U_1_addr_51' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 1585 [2/2] (3.25ns)   --->   "%U_1_load_51 = load float* %U_1_addr_51, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1585 'load' 'U_1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 53 <SV = 52> <Delay = 7.68>
ST_53 : Operation 1586 [1/1] (0.00ns)   --->   "%V_addr_19 = getelementptr [64 x float]* %V, i64 0, i64 19" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1586 'getelementptr' 'V_addr_19' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1587 [1/1] (3.25ns)   --->   "store float %tmp_5_2_3, float* %V_addr_19, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1587 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1588 [1/16] (6.07ns)   --->   "%tmp_5_2_4 = fdiv float 1.000000e+00, %tmp_4_2_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1588 'fdiv' 'tmp_5_2_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1589 [2/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1589 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1590 [3/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1590 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1591 [4/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1591 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1592 [5/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1592 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1593 [6/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1593 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1594 [7/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1594 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1595 [8/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1595 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1596 [9/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1596 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1597 [10/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1597 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1598 [11/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1598 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1599 [12/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1599 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1600 [13/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1600 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1601 [14/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1601 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1602 [15/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1602 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1603 [16/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1603 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1604 [1/5] (7.25ns)   --->   "%tmp_4_4_6 = fadd float %tmp_i_i33, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1604 'fadd' 'tmp_4_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1605 [2/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1605 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1606 [3/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1606 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1607 [4/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1607 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1608 [5/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1608 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1609 [1/9] (7.68ns)   --->   "%tmp_i_i38 = call float @llvm.exp.f32(float %x_assign_37) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1609 'fexp' 'tmp_i_i38' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1610 [2/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1610 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1611 [3/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1611 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1612 [4/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1612 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1613 [5/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1613 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1614 [6/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1614 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1615 [7/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1615 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1616 [8/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1616 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1617 [9/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1617 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_53 : Operation 1618 [1/4] (5.70ns)   --->   "%x_assign_46 = fmul float %bitcast_ln27_95, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1618 'fmul' 'x_assign_46' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1619 [2/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1619 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1620 [3/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1620 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1621 [1/1] (0.00ns)   --->   "%bitcast_ln27_100 = bitcast float %U_1_load_50 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1621 'bitcast' 'bitcast_ln27_100' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1622 [1/1] (0.99ns)   --->   "%xor_ln27_50 = xor i32 %bitcast_ln27_100, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1622 'xor' 'xor_ln27_50' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1623 [1/1] (0.00ns)   --->   "%bitcast_ln27_101 = bitcast i32 %xor_ln27_50 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1623 'bitcast' 'bitcast_ln27_101' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1624 [4/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1624 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 1625 [1/2] (3.25ns)   --->   "%U_1_load_51 = load float* %U_1_addr_51, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1625 'load' 'U_1_load_51' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_53 : Operation 1626 [1/1] (0.00ns)   --->   "%U_1_addr_52 = getelementptr [64 x float]* %U_1, i64 0, i64 59" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1626 'getelementptr' 'U_1_addr_52' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 1627 [2/2] (3.25ns)   --->   "%U_1_load_52 = load float* %U_1_addr_52, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1627 'load' 'U_1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 54 <SV = 53> <Delay = 7.68>
ST_54 : Operation 1628 [1/1] (0.00ns)   --->   "%V_addr_20 = getelementptr [64 x float]* %V, i64 0, i64 20" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1628 'getelementptr' 'V_addr_20' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1629 [1/1] (3.25ns)   --->   "store float %tmp_5_2_4, float* %V_addr_20, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1629 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1630 [1/16] (6.07ns)   --->   "%tmp_5_2_5 = fdiv float 1.000000e+00, %tmp_4_2_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1630 'fdiv' 'tmp_5_2_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1631 [2/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1631 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1632 [3/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1632 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1633 [4/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1633 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1634 [5/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1634 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1635 [6/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1635 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1636 [7/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1636 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1637 [8/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1637 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1638 [9/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1638 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1639 [10/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1639 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1640 [11/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1640 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1641 [12/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1641 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1642 [13/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1642 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1643 [14/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1643 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1644 [15/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1644 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1645 [16/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1645 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1646 [1/5] (7.25ns)   --->   "%tmp_4_4_7 = fadd float %tmp_i_i34, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1646 'fadd' 'tmp_4_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1647 [2/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1647 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1648 [3/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1648 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1649 [4/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1649 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1650 [5/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1650 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1651 [1/9] (7.68ns)   --->   "%tmp_i_i39 = call float @llvm.exp.f32(float %x_assign_38) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1651 'fexp' 'tmp_i_i39' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1652 [2/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1652 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1653 [3/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1653 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1654 [4/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1654 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1655 [5/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1655 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1656 [6/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1656 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1657 [7/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1657 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1658 [8/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1658 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1659 [9/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1659 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_54 : Operation 1660 [1/4] (5.70ns)   --->   "%x_assign_47 = fmul float %bitcast_ln27_97, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1660 'fmul' 'x_assign_47' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1661 [2/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1661 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1662 [3/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1662 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1663 [1/1] (0.00ns)   --->   "%bitcast_ln27_102 = bitcast float %U_1_load_51 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1663 'bitcast' 'bitcast_ln27_102' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1664 [1/1] (0.99ns)   --->   "%xor_ln27_51 = xor i32 %bitcast_ln27_102, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1664 'xor' 'xor_ln27_51' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1665 [1/1] (0.00ns)   --->   "%bitcast_ln27_103 = bitcast i32 %xor_ln27_51 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1665 'bitcast' 'bitcast_ln27_103' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1666 [4/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1666 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 1667 [1/2] (3.25ns)   --->   "%U_1_load_52 = load float* %U_1_addr_52, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1667 'load' 'U_1_load_52' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_54 : Operation 1668 [1/1] (0.00ns)   --->   "%U_1_addr_53 = getelementptr [64 x float]* %U_1, i64 0, i64 60" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1668 'getelementptr' 'U_1_addr_53' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 1669 [2/2] (3.25ns)   --->   "%U_1_load_53 = load float* %U_1_addr_53, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1669 'load' 'U_1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 55 <SV = 54> <Delay = 7.68>
ST_55 : Operation 1670 [1/1] (0.00ns)   --->   "%V_addr_21 = getelementptr [64 x float]* %V, i64 0, i64 21" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1670 'getelementptr' 'V_addr_21' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1671 [1/1] (3.25ns)   --->   "store float %tmp_5_2_5, float* %V_addr_21, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1671 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1672 [1/16] (6.07ns)   --->   "%tmp_5_2_6 = fdiv float 1.000000e+00, %tmp_4_2_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1672 'fdiv' 'tmp_5_2_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1673 [2/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1673 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1674 [3/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1674 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1675 [4/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1675 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1676 [5/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1676 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1677 [6/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1677 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1678 [7/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1678 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1679 [8/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1679 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1680 [9/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1680 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1681 [10/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1681 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1682 [11/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1682 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1683 [12/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1683 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1684 [13/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1684 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1685 [14/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1685 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1686 [15/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1686 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1687 [16/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1687 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1688 [1/5] (7.25ns)   --->   "%tmp_4_5 = fadd float %tmp_i_i35, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1688 'fadd' 'tmp_4_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1689 [2/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1689 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1690 [3/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1690 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1691 [4/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1691 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1692 [5/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1692 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1693 [1/9] (7.68ns)   --->   "%tmp_i_i40 = call float @llvm.exp.f32(float %x_assign_39) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1693 'fexp' 'tmp_i_i40' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1694 [2/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1694 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1695 [3/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1695 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1696 [4/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1696 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1697 [5/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1697 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1698 [6/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1698 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1699 [7/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1699 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1700 [8/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1700 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1701 [9/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1701 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_55 : Operation 1702 [1/4] (5.70ns)   --->   "%x_assign_48 = fmul float %bitcast_ln27_99, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1702 'fmul' 'x_assign_48' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1703 [2/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1703 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1704 [3/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1704 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1705 [1/1] (0.00ns)   --->   "%bitcast_ln27_104 = bitcast float %U_1_load_52 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1705 'bitcast' 'bitcast_ln27_104' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1706 [1/1] (0.99ns)   --->   "%xor_ln27_52 = xor i32 %bitcast_ln27_104, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1706 'xor' 'xor_ln27_52' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1707 [1/1] (0.00ns)   --->   "%bitcast_ln27_105 = bitcast i32 %xor_ln27_52 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1707 'bitcast' 'bitcast_ln27_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1708 [4/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1708 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 1709 [1/2] (3.25ns)   --->   "%U_1_load_53 = load float* %U_1_addr_53, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1709 'load' 'U_1_load_53' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_55 : Operation 1710 [1/1] (0.00ns)   --->   "%U_1_addr_54 = getelementptr [64 x float]* %U_1, i64 0, i64 61" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1710 'getelementptr' 'U_1_addr_54' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 1711 [2/2] (3.25ns)   --->   "%U_1_load_54 = load float* %U_1_addr_54, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1711 'load' 'U_1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 56 <SV = 55> <Delay = 7.68>
ST_56 : Operation 1712 [1/1] (0.00ns)   --->   "%V_addr_22 = getelementptr [64 x float]* %V, i64 0, i64 22" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1712 'getelementptr' 'V_addr_22' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1713 [1/1] (3.25ns)   --->   "store float %tmp_5_2_6, float* %V_addr_22, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1713 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1714 [1/16] (6.07ns)   --->   "%tmp_5_2_7 = fdiv float 1.000000e+00, %tmp_4_2_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1714 'fdiv' 'tmp_5_2_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1715 [2/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1715 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1716 [3/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1716 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1717 [4/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1717 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1718 [5/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1718 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1719 [6/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1719 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1720 [7/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1720 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1721 [8/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1721 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1722 [9/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1722 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1723 [10/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1723 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1724 [11/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1724 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1725 [12/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1725 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1726 [13/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1726 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1727 [14/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1727 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1728 [15/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1728 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1729 [16/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1729 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1730 [1/5] (7.25ns)   --->   "%tmp_4_5_1 = fadd float %tmp_i_i36, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1730 'fadd' 'tmp_4_5_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1731 [2/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1731 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1732 [3/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1732 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1733 [4/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1733 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1734 [5/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1734 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1735 [1/9] (7.68ns)   --->   "%tmp_i_i41 = call float @llvm.exp.f32(float %x_assign_40) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1735 'fexp' 'tmp_i_i41' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1736 [2/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1736 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1737 [3/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1737 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1738 [4/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1738 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1739 [5/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1739 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1740 [6/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1740 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1741 [7/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1741 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1742 [8/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1742 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1743 [9/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1743 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_56 : Operation 1744 [1/4] (5.70ns)   --->   "%x_assign_49 = fmul float %bitcast_ln27_101, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1744 'fmul' 'x_assign_49' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1745 [2/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1745 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1746 [3/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1746 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1747 [1/1] (0.00ns)   --->   "%bitcast_ln27_106 = bitcast float %U_1_load_53 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1747 'bitcast' 'bitcast_ln27_106' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1748 [1/1] (0.99ns)   --->   "%xor_ln27_53 = xor i32 %bitcast_ln27_106, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1748 'xor' 'xor_ln27_53' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1749 [1/1] (0.00ns)   --->   "%bitcast_ln27_107 = bitcast i32 %xor_ln27_53 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1749 'bitcast' 'bitcast_ln27_107' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1750 [4/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1750 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 1751 [1/2] (3.25ns)   --->   "%U_1_load_54 = load float* %U_1_addr_54, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1751 'load' 'U_1_load_54' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_56 : Operation 1752 [1/1] (0.00ns)   --->   "%U_1_addr_55 = getelementptr [64 x float]* %U_1, i64 0, i64 62" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1752 'getelementptr' 'U_1_addr_55' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 1753 [2/2] (3.25ns)   --->   "%U_1_load_55 = load float* %U_1_addr_55, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1753 'load' 'U_1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 57 <SV = 56> <Delay = 7.68>
ST_57 : Operation 1754 [1/1] (0.00ns)   --->   "%V_addr_23 = getelementptr [64 x float]* %V, i64 0, i64 23" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1754 'getelementptr' 'V_addr_23' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1755 [1/1] (3.25ns)   --->   "store float %tmp_5_2_7, float* %V_addr_23, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1755 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_57 : Operation 1756 [1/16] (6.07ns)   --->   "%tmp_5_3 = fdiv float 1.000000e+00, %tmp_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1756 'fdiv' 'tmp_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1757 [2/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1757 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1758 [3/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1758 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1759 [4/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1759 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1760 [5/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1760 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1761 [6/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1761 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1762 [7/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1762 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1763 [8/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1763 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1764 [9/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1764 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1765 [10/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1765 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1766 [11/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1766 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1767 [12/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1767 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1768 [13/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1768 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1769 [14/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1769 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1770 [15/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1770 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1771 [16/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1771 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1772 [1/5] (7.25ns)   --->   "%tmp_4_5_2 = fadd float %tmp_i_i37, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1772 'fadd' 'tmp_4_5_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1773 [2/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1773 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1774 [3/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1774 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1775 [4/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1775 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1776 [5/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1776 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1777 [1/9] (7.68ns)   --->   "%tmp_i_i42 = call float @llvm.exp.f32(float %x_assign_41) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1777 'fexp' 'tmp_i_i42' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1778 [2/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1778 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1779 [3/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1779 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1780 [4/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1780 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1781 [5/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1781 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1782 [6/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1782 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1783 [7/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1783 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1784 [8/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1784 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1785 [9/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1785 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_57 : Operation 1786 [1/4] (5.70ns)   --->   "%x_assign_50 = fmul float %bitcast_ln27_103, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1786 'fmul' 'x_assign_50' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1787 [2/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1787 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1788 [3/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1788 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1789 [1/1] (0.00ns)   --->   "%bitcast_ln27_108 = bitcast float %U_1_load_54 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1789 'bitcast' 'bitcast_ln27_108' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1790 [1/1] (0.99ns)   --->   "%xor_ln27_54 = xor i32 %bitcast_ln27_108, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1790 'xor' 'xor_ln27_54' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1791 [1/1] (0.00ns)   --->   "%bitcast_ln27_109 = bitcast i32 %xor_ln27_54 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1791 'bitcast' 'bitcast_ln27_109' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 1792 [4/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1792 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 1793 [1/2] (3.25ns)   --->   "%U_1_load_55 = load float* %U_1_addr_55, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1793 'load' 'U_1_load_55' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 58 <SV = 57> <Delay = 7.68>
ST_58 : Operation 1794 [1/1] (0.00ns)   --->   "%V_addr_24 = getelementptr [64 x float]* %V, i64 0, i64 24" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1794 'getelementptr' 'V_addr_24' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1795 [1/1] (3.25ns)   --->   "store float %tmp_5_3, float* %V_addr_24, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1795 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_58 : Operation 1796 [1/16] (6.07ns)   --->   "%tmp_5_3_1 = fdiv float 1.000000e+00, %tmp_4_3_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1796 'fdiv' 'tmp_5_3_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1797 [2/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1797 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1798 [3/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1798 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1799 [4/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1799 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1800 [5/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1800 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1801 [6/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1801 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1802 [7/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1802 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1803 [8/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1803 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1804 [9/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1804 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1805 [10/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1805 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1806 [11/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1806 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1807 [12/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1807 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1808 [13/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1808 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1809 [14/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1809 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1810 [15/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1810 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1811 [16/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1811 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1812 [1/5] (7.25ns)   --->   "%tmp_4_5_3 = fadd float %tmp_i_i38, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1812 'fadd' 'tmp_4_5_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1813 [2/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1813 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1814 [3/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1814 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1815 [4/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1815 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1816 [5/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1816 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1817 [1/9] (7.68ns)   --->   "%tmp_i_i43 = call float @llvm.exp.f32(float %x_assign_42) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1817 'fexp' 'tmp_i_i43' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1818 [2/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1818 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1819 [3/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1819 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1820 [4/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1820 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1821 [5/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1821 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1822 [6/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1822 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1823 [7/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1823 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1824 [8/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1824 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1825 [9/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1825 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_58 : Operation 1826 [1/4] (5.70ns)   --->   "%x_assign_51 = fmul float %bitcast_ln27_105, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1826 'fmul' 'x_assign_51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1827 [2/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1827 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1828 [3/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1828 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1829 [1/1] (0.00ns)   --->   "%bitcast_ln27_110 = bitcast float %U_1_load_55 to i32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1829 'bitcast' 'bitcast_ln27_110' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1830 [1/1] (0.99ns)   --->   "%xor_ln27_55 = xor i32 %bitcast_ln27_110, -2147483648" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1830 'xor' 'xor_ln27_55' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 1831 [1/1] (0.00ns)   --->   "%bitcast_ln27_111 = bitcast i32 %xor_ln27_55 to float" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1831 'bitcast' 'bitcast_ln27_111' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 1832 [4/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1832 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.68>
ST_59 : Operation 1833 [1/1] (0.00ns)   --->   "%V_addr_25 = getelementptr [64 x float]* %V, i64 0, i64 25" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1833 'getelementptr' 'V_addr_25' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 1834 [1/1] (3.25ns)   --->   "store float %tmp_5_3_1, float* %V_addr_25, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1834 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_59 : Operation 1835 [1/16] (6.07ns)   --->   "%tmp_5_3_2 = fdiv float 1.000000e+00, %tmp_4_3_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1835 'fdiv' 'tmp_5_3_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1836 [2/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1836 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1837 [3/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1837 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1838 [4/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1838 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1839 [5/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1839 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1840 [6/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1840 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1841 [7/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1841 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1842 [8/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1842 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1843 [9/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1843 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1844 [10/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1844 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1845 [11/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1845 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1846 [12/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1846 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1847 [13/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1847 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1848 [14/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1848 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1849 [15/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1849 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1850 [16/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1850 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1851 [1/5] (7.25ns)   --->   "%tmp_4_5_4 = fadd float %tmp_i_i39, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1851 'fadd' 'tmp_4_5_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1852 [2/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1852 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1853 [3/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1853 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1854 [4/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1854 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1855 [5/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1855 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1856 [1/9] (7.68ns)   --->   "%tmp_i_i44 = call float @llvm.exp.f32(float %x_assign_43) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1856 'fexp' 'tmp_i_i44' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1857 [2/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1857 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1858 [3/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1858 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1859 [4/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1859 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1860 [5/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1860 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1861 [6/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1861 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1862 [7/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1862 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1863 [8/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1863 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1864 [9/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1864 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_59 : Operation 1865 [1/4] (5.70ns)   --->   "%x_assign_52 = fmul float %bitcast_ln27_107, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1865 'fmul' 'x_assign_52' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1866 [2/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1866 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 1867 [3/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1867 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.68>
ST_60 : Operation 1868 [1/1] (0.00ns)   --->   "%V_addr_26 = getelementptr [64 x float]* %V, i64 0, i64 26" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1868 'getelementptr' 'V_addr_26' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 1869 [1/1] (3.25ns)   --->   "store float %tmp_5_3_2, float* %V_addr_26, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1869 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_60 : Operation 1870 [1/16] (6.07ns)   --->   "%tmp_5_3_4 = fdiv float 1.000000e+00, %tmp_4_3_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1870 'fdiv' 'tmp_5_3_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1871 [2/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1871 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1872 [3/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1872 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1873 [4/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1873 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1874 [5/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1874 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1875 [6/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1875 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1876 [7/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1876 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1877 [8/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1877 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1878 [9/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1878 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1879 [10/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1879 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1880 [11/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1880 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1881 [12/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1881 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1882 [13/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1882 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1883 [14/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1883 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1884 [15/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1884 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1885 [16/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1885 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1886 [1/5] (7.25ns)   --->   "%tmp_4_5_6 = fadd float %tmp_i_i40, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1886 'fadd' 'tmp_4_5_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1887 [2/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1887 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1888 [3/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1888 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1889 [4/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1889 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1890 [5/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1890 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1891 [1/9] (7.68ns)   --->   "%tmp_i_i45 = call float @llvm.exp.f32(float %x_assign_44) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1891 'fexp' 'tmp_i_i45' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1892 [2/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1892 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1893 [3/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1893 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1894 [4/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1894 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1895 [5/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1895 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1896 [6/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1896 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1897 [7/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1897 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1898 [8/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1898 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1899 [9/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1899 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_60 : Operation 1900 [1/4] (5.70ns)   --->   "%x_assign_53 = fmul float %bitcast_ln27_109, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1900 'fmul' 'x_assign_53' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 1901 [2/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1901 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.68>
ST_61 : Operation 1902 [1/1] (0.00ns)   --->   "%V_addr_28 = getelementptr [64 x float]* %V, i64 0, i64 28" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1902 'getelementptr' 'V_addr_28' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 1903 [1/1] (3.25ns)   --->   "store float %tmp_5_3_4, float* %V_addr_28, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1903 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_61 : Operation 1904 [1/16] (6.07ns)   --->   "%tmp_5_3_5 = fdiv float 1.000000e+00, %tmp_4_3_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1904 'fdiv' 'tmp_5_3_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1905 [2/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1905 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1906 [3/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1906 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1907 [4/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1907 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1908 [5/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1908 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1909 [6/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1909 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1910 [7/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1910 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1911 [8/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1911 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1912 [9/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1912 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1913 [10/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1913 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1914 [11/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1914 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1915 [12/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1915 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1916 [13/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1916 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1917 [14/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1917 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1918 [15/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1918 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1919 [16/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1919 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1920 [1/5] (7.25ns)   --->   "%tmp_4_5_7 = fadd float %tmp_i_i41, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1920 'fadd' 'tmp_4_5_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1921 [2/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1921 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1922 [3/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1922 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1923 [4/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1923 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1924 [5/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1924 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1925 [1/9] (7.68ns)   --->   "%tmp_i_i46 = call float @llvm.exp.f32(float %x_assign_45) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1925 'fexp' 'tmp_i_i46' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1926 [2/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1926 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1927 [3/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1927 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1928 [4/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1928 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1929 [5/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1929 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1930 [6/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1930 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1931 [7/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1931 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1932 [8/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1932 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1933 [9/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1933 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_61 : Operation 1934 [1/4] (5.70ns)   --->   "%x_assign_54 = fmul float %bitcast_ln27_111, %l_read" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1934 'fmul' 'x_assign_54' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.68>
ST_62 : Operation 1935 [1/1] (0.00ns)   --->   "%V_addr_29 = getelementptr [64 x float]* %V, i64 0, i64 29" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1935 'getelementptr' 'V_addr_29' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 1936 [1/1] (3.25ns)   --->   "store float %tmp_5_3_5, float* %V_addr_29, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1936 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_62 : Operation 1937 [1/16] (6.07ns)   --->   "%tmp_5_3_6 = fdiv float 1.000000e+00, %tmp_4_3_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1937 'fdiv' 'tmp_5_3_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1938 [2/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1938 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1939 [3/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1939 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1940 [4/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1940 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1941 [5/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1941 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1942 [6/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1942 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1943 [7/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1943 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1944 [8/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1944 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1945 [9/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1945 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1946 [10/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1946 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1947 [11/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1947 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1948 [12/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1948 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1949 [13/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1949 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1950 [14/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1950 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1951 [15/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1951 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1952 [16/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1952 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1953 [1/5] (7.25ns)   --->   "%tmp_4_6 = fadd float %tmp_i_i42, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1953 'fadd' 'tmp_4_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1954 [2/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1954 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1955 [3/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1955 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1956 [4/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1956 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1957 [5/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1957 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1958 [1/9] (7.68ns)   --->   "%tmp_i_i47 = call float @llvm.exp.f32(float %x_assign_46) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1958 'fexp' 'tmp_i_i47' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1959 [2/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1959 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1960 [3/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1960 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1961 [4/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1961 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1962 [5/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1962 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1963 [6/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1963 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1964 [7/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1964 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1965 [8/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1965 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_62 : Operation 1966 [9/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1966 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.68>
ST_63 : Operation 1967 [1/1] (0.00ns)   --->   "%V_addr_30 = getelementptr [64 x float]* %V, i64 0, i64 30" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1967 'getelementptr' 'V_addr_30' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 1968 [1/1] (3.25ns)   --->   "store float %tmp_5_3_6, float* %V_addr_30, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1968 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_63 : Operation 1969 [1/16] (6.07ns)   --->   "%tmp_5_3_7 = fdiv float 1.000000e+00, %tmp_4_3_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1969 'fdiv' 'tmp_5_3_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1970 [2/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1970 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1971 [3/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1971 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1972 [4/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1972 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1973 [5/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1973 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1974 [6/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1974 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1975 [7/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1975 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1976 [8/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1976 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1977 [9/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1977 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1978 [10/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1978 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1979 [11/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1979 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1980 [12/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1980 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1981 [13/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1981 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1982 [14/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1982 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1983 [15/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1983 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1984 [16/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1984 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1985 [1/5] (7.25ns)   --->   "%tmp_4_6_1 = fadd float %tmp_i_i43, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1985 'fadd' 'tmp_4_6_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1986 [2/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1986 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1987 [3/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1987 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1988 [4/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1988 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1989 [5/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1989 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1990 [1/9] (7.68ns)   --->   "%tmp_i_i48 = call float @llvm.exp.f32(float %x_assign_47) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1990 'fexp' 'tmp_i_i48' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1991 [2/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1991 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1992 [3/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1992 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1993 [4/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1993 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1994 [5/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1994 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1995 [6/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1995 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1996 [7/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1996 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_63 : Operation 1997 [8/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1997 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.68>
ST_64 : Operation 1998 [1/1] (0.00ns)   --->   "%V_addr_31 = getelementptr [64 x float]* %V, i64 0, i64 31" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1998 'getelementptr' 'V_addr_31' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 1999 [1/1] (3.25ns)   --->   "store float %tmp_5_3_7, float* %V_addr_31, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 1999 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_64 : Operation 2000 [1/16] (6.07ns)   --->   "%tmp_5_4 = fdiv float 1.000000e+00, %tmp_4_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2000 'fdiv' 'tmp_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2001 [2/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2001 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2002 [3/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2002 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2003 [4/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2003 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2004 [5/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2004 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2005 [6/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2005 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2006 [7/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2006 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2007 [8/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2007 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2008 [9/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2008 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2009 [10/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2009 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2010 [11/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2010 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2011 [12/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2011 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2012 [13/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2012 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2013 [14/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2013 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2014 [15/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2014 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2015 [16/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2015 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2016 [1/5] (7.25ns)   --->   "%tmp_4_6_2 = fadd float %tmp_i_i44, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2016 'fadd' 'tmp_4_6_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2017 [2/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2017 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2018 [3/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2018 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2019 [4/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2019 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2020 [5/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2020 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 2021 [1/9] (7.68ns)   --->   "%tmp_i_i49 = call float @llvm.exp.f32(float %x_assign_48) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2021 'fexp' 'tmp_i_i49' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2022 [2/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2022 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2023 [3/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2023 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2024 [4/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2024 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2025 [5/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2025 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2026 [6/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2026 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_64 : Operation 2027 [7/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2027 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.68>
ST_65 : Operation 2028 [1/1] (0.00ns)   --->   "%V_addr_32 = getelementptr [64 x float]* %V, i64 0, i64 32" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2028 'getelementptr' 'V_addr_32' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 2029 [1/1] (3.25ns)   --->   "store float %tmp_5_4, float* %V_addr_32, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2029 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_65 : Operation 2030 [1/16] (6.07ns)   --->   "%tmp_5_4_1 = fdiv float 1.000000e+00, %tmp_4_4_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2030 'fdiv' 'tmp_5_4_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2031 [2/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2031 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2032 [3/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2032 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2033 [4/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2033 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2034 [5/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2034 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2035 [6/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2035 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2036 [7/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2036 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2037 [8/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2037 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2038 [9/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2038 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2039 [10/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2039 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2040 [11/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2040 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2041 [12/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2041 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2042 [13/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2042 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2043 [14/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2043 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2044 [15/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2044 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2045 [16/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2045 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2046 [1/5] (7.25ns)   --->   "%tmp_4_6_3 = fadd float %tmp_i_i45, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2046 'fadd' 'tmp_4_6_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2047 [2/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2047 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2048 [3/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2048 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2049 [4/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2049 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2050 [5/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2050 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 2051 [1/9] (7.68ns)   --->   "%tmp_i_i50 = call float @llvm.exp.f32(float %x_assign_49) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2051 'fexp' 'tmp_i_i50' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2052 [2/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2052 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2053 [3/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2053 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2054 [4/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2054 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2055 [5/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2055 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_65 : Operation 2056 [6/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2056 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.68>
ST_66 : Operation 2057 [1/1] (0.00ns)   --->   "%V_addr_33 = getelementptr [64 x float]* %V, i64 0, i64 33" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2057 'getelementptr' 'V_addr_33' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 2058 [1/1] (3.25ns)   --->   "store float %tmp_5_4_1, float* %V_addr_33, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2058 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_66 : Operation 2059 [1/16] (6.07ns)   --->   "%tmp_5_4_2 = fdiv float 1.000000e+00, %tmp_4_4_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2059 'fdiv' 'tmp_5_4_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2060 [2/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2060 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2061 [3/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2061 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2062 [4/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2062 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2063 [5/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2063 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2064 [6/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2064 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2065 [7/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2065 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2066 [8/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2066 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2067 [9/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2067 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2068 [10/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2068 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2069 [11/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2069 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2070 [12/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2070 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2071 [13/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2071 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2072 [14/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2072 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2073 [15/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2073 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2074 [16/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2074 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2075 [1/5] (7.25ns)   --->   "%tmp_4_6_4 = fadd float %tmp_i_i46, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2075 'fadd' 'tmp_4_6_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2076 [2/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2076 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2077 [3/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2077 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2078 [4/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2078 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2079 [5/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2079 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 2080 [1/9] (7.68ns)   --->   "%tmp_i_i51 = call float @llvm.exp.f32(float %x_assign_50) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2080 'fexp' 'tmp_i_i51' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2081 [2/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2081 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2082 [3/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2082 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2083 [4/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2083 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_66 : Operation 2084 [5/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2084 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.68>
ST_67 : Operation 2085 [1/1] (0.00ns)   --->   "%V_addr_34 = getelementptr [64 x float]* %V, i64 0, i64 34" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2085 'getelementptr' 'V_addr_34' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 2086 [1/1] (3.25ns)   --->   "store float %tmp_5_4_2, float* %V_addr_34, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2086 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_67 : Operation 2087 [1/16] (6.07ns)   --->   "%tmp_5_4_3 = fdiv float 1.000000e+00, %tmp_4_4_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2087 'fdiv' 'tmp_5_4_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2088 [2/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2088 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2089 [3/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2089 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2090 [4/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2090 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2091 [5/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2091 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2092 [6/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2092 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2093 [7/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2093 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2094 [8/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2094 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2095 [9/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2095 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2096 [10/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2096 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2097 [11/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2097 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2098 [12/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2098 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2099 [13/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2099 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2100 [14/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2100 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2101 [15/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2101 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2102 [16/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2102 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2103 [1/5] (7.25ns)   --->   "%tmp_4_6_5 = fadd float %tmp_i_i47, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2103 'fadd' 'tmp_4_6_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2104 [2/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2104 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2105 [3/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2105 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2106 [4/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2106 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2107 [5/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2107 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 2108 [1/9] (7.68ns)   --->   "%tmp_i_i52 = call float @llvm.exp.f32(float %x_assign_51) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2108 'fexp' 'tmp_i_i52' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2109 [2/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2109 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2110 [3/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2110 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_67 : Operation 2111 [4/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2111 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.68>
ST_68 : Operation 2112 [1/1] (0.00ns)   --->   "%V_addr_35 = getelementptr [64 x float]* %V, i64 0, i64 35" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2112 'getelementptr' 'V_addr_35' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 2113 [1/1] (3.25ns)   --->   "store float %tmp_5_4_3, float* %V_addr_35, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2113 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_68 : Operation 2114 [1/16] (6.07ns)   --->   "%tmp_5_4_5 = fdiv float 1.000000e+00, %tmp_4_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2114 'fdiv' 'tmp_5_4_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2115 [2/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2115 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2116 [3/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2116 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2117 [4/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2117 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2118 [5/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2118 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2119 [6/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2119 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2120 [7/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2120 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2121 [8/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2121 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2122 [9/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2122 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2123 [10/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2123 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2124 [11/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2124 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2125 [12/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2125 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2126 [13/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2126 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2127 [14/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2127 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2128 [15/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2128 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2129 [16/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2129 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2130 [1/5] (7.25ns)   --->   "%tmp_4_6_7 = fadd float %tmp_i_i48, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2130 'fadd' 'tmp_4_6_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2131 [2/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2131 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2132 [3/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2132 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2133 [4/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2133 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2134 [5/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2134 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 2135 [1/9] (7.68ns)   --->   "%tmp_i_i53 = call float @llvm.exp.f32(float %x_assign_52) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2135 'fexp' 'tmp_i_i53' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2136 [2/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2136 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_68 : Operation 2137 [3/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2137 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.68>
ST_69 : Operation 2138 [1/1] (0.00ns)   --->   "%V_addr_37 = getelementptr [64 x float]* %V, i64 0, i64 37" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2138 'getelementptr' 'V_addr_37' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 2139 [1/1] (3.25ns)   --->   "store float %tmp_5_4_5, float* %V_addr_37, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2139 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_69 : Operation 2140 [1/16] (6.07ns)   --->   "%tmp_5_4_6 = fdiv float 1.000000e+00, %tmp_4_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2140 'fdiv' 'tmp_5_4_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2141 [2/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2141 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2142 [3/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2142 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2143 [4/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2143 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2144 [5/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2144 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2145 [6/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2145 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2146 [7/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2146 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2147 [8/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2147 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2148 [9/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2148 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2149 [10/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2149 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2150 [11/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2150 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2151 [12/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2151 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2152 [13/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2152 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2153 [14/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2153 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2154 [15/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2154 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2155 [16/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2155 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2156 [1/5] (7.25ns)   --->   "%tmp_4_7 = fadd float %tmp_i_i49, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2156 'fadd' 'tmp_4_7' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2157 [2/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2157 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2158 [3/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2158 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2159 [4/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2159 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2160 [5/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2160 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 2161 [1/9] (7.68ns)   --->   "%tmp_i_i54 = call float @llvm.exp.f32(float %x_assign_53) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2161 'fexp' 'tmp_i_i54' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_69 : Operation 2162 [2/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2162 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.68>
ST_70 : Operation 2163 [1/1] (0.00ns)   --->   "%V_addr_38 = getelementptr [64 x float]* %V, i64 0, i64 38" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2163 'getelementptr' 'V_addr_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 2164 [1/1] (3.25ns)   --->   "store float %tmp_5_4_6, float* %V_addr_38, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2164 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_70 : Operation 2165 [1/16] (6.07ns)   --->   "%tmp_5_4_7 = fdiv float 1.000000e+00, %tmp_4_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2165 'fdiv' 'tmp_5_4_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2166 [2/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2166 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2167 [3/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2167 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2168 [4/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2168 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2169 [5/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2169 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2170 [6/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2170 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2171 [7/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2171 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2172 [8/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2172 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2173 [9/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2173 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2174 [10/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2174 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2175 [11/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2175 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2176 [12/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2176 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2177 [13/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2177 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2178 [14/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2178 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2179 [15/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2179 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2180 [16/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2180 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2181 [1/5] (7.25ns)   --->   "%tmp_4_7_1 = fadd float %tmp_i_i50, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2181 'fadd' 'tmp_4_7_1' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2182 [2/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2182 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2183 [3/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2183 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2184 [4/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2184 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2185 [5/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2185 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 2186 [1/9] (7.68ns)   --->   "%tmp_i_i55 = call float @llvm.exp.f32(float %x_assign_54) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2186 'fexp' 'tmp_i_i55' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.25>
ST_71 : Operation 2187 [1/1] (0.00ns)   --->   "%V_addr_39 = getelementptr [64 x float]* %V, i64 0, i64 39" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2187 'getelementptr' 'V_addr_39' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 2188 [1/1] (3.25ns)   --->   "store float %tmp_5_4_7, float* %V_addr_39, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_71 : Operation 2189 [1/16] (6.07ns)   --->   "%tmp_5_5 = fdiv float 1.000000e+00, %tmp_4_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2189 'fdiv' 'tmp_5_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2190 [2/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2190 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2191 [3/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2191 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2192 [4/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2192 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2193 [5/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2193 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2194 [6/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2194 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2195 [7/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2195 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2196 [8/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2196 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2197 [9/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2197 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2198 [10/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2198 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2199 [11/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2199 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2200 [12/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2200 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2201 [13/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2201 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2202 [14/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2202 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2203 [15/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2203 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2204 [16/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2204 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2205 [1/5] (7.25ns)   --->   "%tmp_4_7_2 = fadd float %tmp_i_i51, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2205 'fadd' 'tmp_4_7_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2206 [2/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2206 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2207 [3/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2207 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2208 [4/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2208 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 2209 [5/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2209 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.25>
ST_72 : Operation 2210 [1/1] (0.00ns)   --->   "%V_addr_40 = getelementptr [64 x float]* %V, i64 0, i64 40" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2210 'getelementptr' 'V_addr_40' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 2211 [1/1] (3.25ns)   --->   "store float %tmp_5_5, float* %V_addr_40, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2211 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_72 : Operation 2212 [1/16] (6.07ns)   --->   "%tmp_5_5_1 = fdiv float 1.000000e+00, %tmp_4_5_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2212 'fdiv' 'tmp_5_5_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2213 [2/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2213 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2214 [3/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2214 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2215 [4/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2215 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2216 [5/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2216 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2217 [6/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2217 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2218 [7/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2218 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2219 [8/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2219 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2220 [9/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2220 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2221 [10/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2221 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2222 [11/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2222 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2223 [12/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2223 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2224 [13/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2224 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2225 [14/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2225 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2226 [15/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2226 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2227 [16/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2227 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2228 [1/5] (7.25ns)   --->   "%tmp_4_7_3 = fadd float %tmp_i_i52, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2228 'fadd' 'tmp_4_7_3' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2229 [2/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2229 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2230 [3/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2230 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 2231 [4/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2231 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.25>
ST_73 : Operation 2232 [1/1] (0.00ns)   --->   "%V_addr_41 = getelementptr [64 x float]* %V, i64 0, i64 41" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2232 'getelementptr' 'V_addr_41' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 2233 [1/1] (3.25ns)   --->   "store float %tmp_5_5_1, float* %V_addr_41, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2233 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_73 : Operation 2234 [1/16] (6.07ns)   --->   "%tmp_5_5_2 = fdiv float 1.000000e+00, %tmp_4_5_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2234 'fdiv' 'tmp_5_5_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2235 [2/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2235 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2236 [3/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2236 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2237 [4/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2237 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2238 [5/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2238 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2239 [6/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2239 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2240 [7/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2240 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2241 [8/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2241 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2242 [9/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2242 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2243 [10/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2243 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2244 [11/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2244 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2245 [12/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2245 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2246 [13/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2246 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2247 [14/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2247 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2248 [15/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2248 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2249 [16/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2249 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2250 [1/5] (7.25ns)   --->   "%tmp_4_7_4 = fadd float %tmp_i_i53, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2250 'fadd' 'tmp_4_7_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2251 [2/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2251 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 2252 [3/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2252 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.25>
ST_74 : Operation 2253 [1/1] (0.00ns)   --->   "%V_addr_42 = getelementptr [64 x float]* %V, i64 0, i64 42" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2253 'getelementptr' 'V_addr_42' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 2254 [1/1] (3.25ns)   --->   "store float %tmp_5_5_2, float* %V_addr_42, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2254 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_74 : Operation 2255 [1/16] (6.07ns)   --->   "%tmp_5_5_3 = fdiv float 1.000000e+00, %tmp_4_5_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2255 'fdiv' 'tmp_5_5_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2256 [2/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2256 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2257 [3/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2257 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2258 [4/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2258 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2259 [5/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2259 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2260 [6/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2260 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2261 [7/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2261 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2262 [8/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2262 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2263 [9/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2263 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2264 [10/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2264 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2265 [11/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2265 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2266 [12/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2266 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2267 [13/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2267 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2268 [14/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2268 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2269 [15/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2269 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2270 [16/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2270 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2271 [1/5] (7.25ns)   --->   "%tmp_4_7_5 = fadd float %tmp_i_i54, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2271 'fadd' 'tmp_4_7_5' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 2272 [2/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2272 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.25>
ST_75 : Operation 2273 [1/1] (0.00ns)   --->   "%V_addr_43 = getelementptr [64 x float]* %V, i64 0, i64 43" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2273 'getelementptr' 'V_addr_43' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 2274 [1/1] (3.25ns)   --->   "store float %tmp_5_5_3, float* %V_addr_43, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2274 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_75 : Operation 2275 [1/16] (6.07ns)   --->   "%tmp_5_5_4 = fdiv float 1.000000e+00, %tmp_4_5_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2275 'fdiv' 'tmp_5_5_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2276 [2/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2276 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2277 [3/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2277 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2278 [4/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2278 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2279 [5/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2279 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2280 [6/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2280 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2281 [7/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2281 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2282 [8/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2282 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2283 [9/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2283 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2284 [10/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2284 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2285 [11/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2285 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2286 [12/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2286 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2287 [13/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2287 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2288 [14/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2288 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2289 [15/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2289 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2290 [16/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2290 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 2291 [1/5] (7.25ns)   --->   "%tmp_4_7_6 = fadd float %tmp_i_i55, 1.000000e+00" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2291 'fadd' 'tmp_4_7_6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.07>
ST_76 : Operation 2292 [1/1] (0.00ns)   --->   "%V_addr_44 = getelementptr [64 x float]* %V, i64 0, i64 44" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2292 'getelementptr' 'V_addr_44' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 2293 [1/1] (3.25ns)   --->   "store float %tmp_5_5_4, float* %V_addr_44, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2293 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_76 : Operation 2294 [1/16] (6.07ns)   --->   "%tmp_5_5_6 = fdiv float 1.000000e+00, %tmp_4_5_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2294 'fdiv' 'tmp_5_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2295 [2/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2295 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2296 [3/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2296 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2297 [4/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2297 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2298 [5/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2298 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2299 [6/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2299 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2300 [7/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2300 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2301 [8/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2301 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2302 [9/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2302 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2303 [10/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2303 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2304 [11/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2304 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2305 [12/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2305 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2306 [13/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2306 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2307 [14/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2307 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2308 [15/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2308 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 2309 [16/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2309 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.07>
ST_77 : Operation 2310 [1/1] (0.00ns)   --->   "%V_addr_46 = getelementptr [64 x float]* %V, i64 0, i64 46" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2310 'getelementptr' 'V_addr_46' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 2311 [1/1] (3.25ns)   --->   "store float %tmp_5_5_6, float* %V_addr_46, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2311 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_77 : Operation 2312 [1/16] (6.07ns)   --->   "%tmp_5_5_7 = fdiv float 1.000000e+00, %tmp_4_5_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2312 'fdiv' 'tmp_5_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2313 [2/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2313 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2314 [3/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2314 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2315 [4/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2315 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2316 [5/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2316 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2317 [6/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2317 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2318 [7/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2318 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2319 [8/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2319 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2320 [9/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2320 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2321 [10/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2321 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2322 [11/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2322 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2323 [12/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2323 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2324 [13/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2324 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2325 [14/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2325 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 2326 [15/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2326 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.07>
ST_78 : Operation 2327 [1/1] (0.00ns)   --->   "%V_addr_47 = getelementptr [64 x float]* %V, i64 0, i64 47" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2327 'getelementptr' 'V_addr_47' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 2328 [1/1] (3.25ns)   --->   "store float %tmp_5_5_7, float* %V_addr_47, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2328 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_78 : Operation 2329 [1/16] (6.07ns)   --->   "%tmp_5_6 = fdiv float 1.000000e+00, %tmp_4_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2329 'fdiv' 'tmp_5_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2330 [2/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2330 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2331 [3/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2331 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2332 [4/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2332 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2333 [5/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2333 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2334 [6/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2334 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2335 [7/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2335 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2336 [8/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2336 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2337 [9/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2337 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2338 [10/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2338 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2339 [11/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2339 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2340 [12/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2340 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2341 [13/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2341 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 2342 [14/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2342 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.07>
ST_79 : Operation 2343 [1/1] (0.00ns)   --->   "%V_addr_48 = getelementptr [64 x float]* %V, i64 0, i64 48" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2343 'getelementptr' 'V_addr_48' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 2344 [1/1] (3.25ns)   --->   "store float %tmp_5_6, float* %V_addr_48, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2344 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_79 : Operation 2345 [1/16] (6.07ns)   --->   "%tmp_5_6_1 = fdiv float 1.000000e+00, %tmp_4_6_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2345 'fdiv' 'tmp_5_6_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2346 [2/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2346 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2347 [3/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2347 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2348 [4/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2348 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2349 [5/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2349 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2350 [6/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2350 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2351 [7/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2351 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2352 [8/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2352 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2353 [9/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2353 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2354 [10/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2354 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2355 [11/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2355 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2356 [12/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2356 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 2357 [13/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2357 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.07>
ST_80 : Operation 2358 [1/1] (0.00ns)   --->   "%V_addr_49 = getelementptr [64 x float]* %V, i64 0, i64 49" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2358 'getelementptr' 'V_addr_49' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 2359 [1/1] (3.25ns)   --->   "store float %tmp_5_6_1, float* %V_addr_49, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2359 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_80 : Operation 2360 [1/16] (6.07ns)   --->   "%tmp_5_6_2 = fdiv float 1.000000e+00, %tmp_4_6_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2360 'fdiv' 'tmp_5_6_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2361 [2/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2361 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2362 [3/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2362 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2363 [4/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2363 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2364 [5/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2364 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2365 [6/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2365 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2366 [7/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2366 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2367 [8/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2367 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2368 [9/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2368 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2369 [10/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2369 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2370 [11/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2370 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 2371 [12/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2371 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.07>
ST_81 : Operation 2372 [1/1] (0.00ns)   --->   "%V_addr_50 = getelementptr [64 x float]* %V, i64 0, i64 50" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2372 'getelementptr' 'V_addr_50' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 2373 [1/1] (3.25ns)   --->   "store float %tmp_5_6_2, float* %V_addr_50, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2373 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_81 : Operation 2374 [1/16] (6.07ns)   --->   "%tmp_5_6_3 = fdiv float 1.000000e+00, %tmp_4_6_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2374 'fdiv' 'tmp_5_6_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2375 [2/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2375 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2376 [3/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2376 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2377 [4/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2377 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2378 [5/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2378 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2379 [6/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2379 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2380 [7/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2380 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2381 [8/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2381 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2382 [9/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2382 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2383 [10/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2383 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 2384 [11/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2384 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.07>
ST_82 : Operation 2385 [1/1] (0.00ns)   --->   "%V_addr_51 = getelementptr [64 x float]* %V, i64 0, i64 51" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2385 'getelementptr' 'V_addr_51' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 2386 [1/1] (3.25ns)   --->   "store float %tmp_5_6_3, float* %V_addr_51, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2386 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_82 : Operation 2387 [1/16] (6.07ns)   --->   "%tmp_5_6_4 = fdiv float 1.000000e+00, %tmp_4_6_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2387 'fdiv' 'tmp_5_6_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2388 [2/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2388 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2389 [3/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2389 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2390 [4/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2390 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2391 [5/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2391 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2392 [6/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2392 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2393 [7/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2393 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2394 [8/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2394 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2395 [9/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2395 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 2396 [10/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2396 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.07>
ST_83 : Operation 2397 [1/1] (0.00ns)   --->   "%V_addr_52 = getelementptr [64 x float]* %V, i64 0, i64 52" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2397 'getelementptr' 'V_addr_52' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 2398 [1/1] (3.25ns)   --->   "store float %tmp_5_6_4, float* %V_addr_52, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2398 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_83 : Operation 2399 [1/16] (6.07ns)   --->   "%tmp_5_6_5 = fdiv float 1.000000e+00, %tmp_4_6_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2399 'fdiv' 'tmp_5_6_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2400 [2/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2400 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2401 [3/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2401 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2402 [4/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2402 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2403 [5/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2403 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2404 [6/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2404 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2405 [7/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2405 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2406 [8/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2406 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 2407 [9/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2407 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.07>
ST_84 : Operation 2408 [1/1] (0.00ns)   --->   "%V_addr_53 = getelementptr [64 x float]* %V, i64 0, i64 53" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2408 'getelementptr' 'V_addr_53' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 2409 [1/1] (3.25ns)   --->   "store float %tmp_5_6_5, float* %V_addr_53, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2409 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_84 : Operation 2410 [1/16] (6.07ns)   --->   "%tmp_5_6_7 = fdiv float 1.000000e+00, %tmp_4_6_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2410 'fdiv' 'tmp_5_6_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2411 [2/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2411 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2412 [3/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2412 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2413 [4/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2413 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2414 [5/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2414 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2415 [6/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2415 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2416 [7/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2416 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 2417 [8/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2417 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.07>
ST_85 : Operation 2418 [1/1] (0.00ns)   --->   "%V_addr_55 = getelementptr [64 x float]* %V, i64 0, i64 55" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2418 'getelementptr' 'V_addr_55' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 2419 [1/1] (3.25ns)   --->   "store float %tmp_5_6_7, float* %V_addr_55, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2419 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_85 : Operation 2420 [1/16] (6.07ns)   --->   "%tmp_5_7 = fdiv float 1.000000e+00, %tmp_4_7" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2420 'fdiv' 'tmp_5_7' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2421 [2/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2421 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2422 [3/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2422 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2423 [4/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2423 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2424 [5/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2424 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2425 [6/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2425 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 2426 [7/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2426 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.07>
ST_86 : Operation 2427 [1/1] (0.00ns)   --->   "%V_addr_56 = getelementptr [64 x float]* %V, i64 0, i64 56" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2427 'getelementptr' 'V_addr_56' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 2428 [1/1] (3.25ns)   --->   "store float %tmp_5_7, float* %V_addr_56, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_86 : Operation 2429 [1/16] (6.07ns)   --->   "%tmp_5_7_1 = fdiv float 1.000000e+00, %tmp_4_7_1" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2429 'fdiv' 'tmp_5_7_1' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2430 [2/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2430 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2431 [3/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2431 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2432 [4/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2432 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2433 [5/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2433 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 2434 [6/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2434 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.07>
ST_87 : Operation 2435 [1/1] (0.00ns)   --->   "%V_addr_57 = getelementptr [64 x float]* %V, i64 0, i64 57" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2435 'getelementptr' 'V_addr_57' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 2436 [1/1] (3.25ns)   --->   "store float %tmp_5_7_1, float* %V_addr_57, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_87 : Operation 2437 [1/16] (6.07ns)   --->   "%tmp_5_7_2 = fdiv float 1.000000e+00, %tmp_4_7_2" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2437 'fdiv' 'tmp_5_7_2' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2438 [2/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2438 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2439 [3/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2439 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2440 [4/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2440 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 2441 [5/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2441 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.07>
ST_88 : Operation 2442 [1/1] (0.00ns)   --->   "%V_addr_58 = getelementptr [64 x float]* %V, i64 0, i64 58" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2442 'getelementptr' 'V_addr_58' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 2443 [1/1] (3.25ns)   --->   "store float %tmp_5_7_2, float* %V_addr_58, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2443 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_88 : Operation 2444 [1/16] (6.07ns)   --->   "%tmp_5_7_3 = fdiv float 1.000000e+00, %tmp_4_7_3" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2444 'fdiv' 'tmp_5_7_3' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2445 [2/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2445 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2446 [3/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2446 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 2447 [4/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2447 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.07>
ST_89 : Operation 2448 [1/1] (0.00ns)   --->   "%V_addr_59 = getelementptr [64 x float]* %V, i64 0, i64 59" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2448 'getelementptr' 'V_addr_59' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 2449 [1/1] (3.25ns)   --->   "store float %tmp_5_7_3, float* %V_addr_59, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2449 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_89 : Operation 2450 [1/16] (6.07ns)   --->   "%tmp_5_7_4 = fdiv float 1.000000e+00, %tmp_4_7_4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2450 'fdiv' 'tmp_5_7_4' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2451 [2/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2451 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 2452 [3/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2452 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.07>
ST_90 : Operation 2453 [1/1] (0.00ns)   --->   "%V_addr_60 = getelementptr [64 x float]* %V, i64 0, i64 60" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2453 'getelementptr' 'V_addr_60' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 2454 [1/1] (3.25ns)   --->   "store float %tmp_5_7_4, float* %V_addr_60, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2454 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_90 : Operation 2455 [1/16] (6.07ns)   --->   "%tmp_5_7_5 = fdiv float 1.000000e+00, %tmp_4_7_5" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2455 'fdiv' 'tmp_5_7_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 2456 [2/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2456 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.07>
ST_91 : Operation 2457 [1/1] (0.00ns)   --->   "%V_addr_61 = getelementptr [64 x float]* %V, i64 0, i64 61" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2457 'getelementptr' 'V_addr_61' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 2458 [1/1] (3.25ns)   --->   "store float %tmp_5_7_5, float* %V_addr_61, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2458 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_91 : Operation 2459 [1/16] (6.07ns)   --->   "%tmp_5_7_6 = fdiv float 1.000000e+00, %tmp_4_7_6" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2459 'fdiv' 'tmp_5_7_6' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 3.25>
ST_92 : Operation 2460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !84"   --->   Operation 2460 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2461 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_1) nounwind, !map !88"   --->   Operation 2461 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2462 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %l) nounwind, !map !92"   --->   Operation 2462 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2463 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @data_HNN_SPP_str) nounwind"   --->   Operation 2463 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2464 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:10]   --->   Operation 2464 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2465 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:11]   --->   Operation 2465 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:12]   --->   Operation 2466 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2467 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:13]   --->   Operation 2467 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2468 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %U_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:14]   --->   Operation 2468 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2469 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [data_HNN_SPP/data_HNN_SPP.cpp:15]   --->   Operation 2469 'specinterface' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2470 [1/1] (0.00ns)   --->   "%V_addr_62 = getelementptr [64 x float]* %V, i64 0, i64 62" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2470 'getelementptr' 'V_addr_62' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 2471 [1/1] (3.25ns)   --->   "store float %tmp_5_7_6, float* %V_addr_62, align 4" [data_HNN_SPP/data_HNN_SPP.cpp:27]   --->   Operation 2471 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_92 : Operation 2472 [1/1] (0.00ns)   --->   "ret void" [data_HNN_SPP/data_HNN_SPP.cpp:31]   --->   Operation 2472 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('U_1_addr', data_HNN_SPP/data_HNN_SPP.cpp:27) [16]  (0 ns)
	'load' operation ('U_1_load', data_HNN_SPP/data_HNN_SPP.cpp:27) on array 'U_1' [17]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('U_1_load', data_HNN_SPP/data_HNN_SPP.cpp:27) on array 'U_1' [17]  (3.25 ns)

 <State 3>: 6.7ns
The critical path consists of the following:
	s_axi read on port 'l' (data_HNN_SPP/data_HNN_SPP.cpp:27) [21]  (1 ns)
	'fmul' operation ('x', data_HNN_SPP/data_HNN_SPP.cpp:27) [22]  (5.7 ns)

 <State 4>: 6.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln27_1', data_HNN_SPP/data_HNN_SPP.cpp:27) [31]  (0.993 ns)
	'fmul' operation ('x', data_HNN_SPP/data_HNN_SPP.cpp:27) [33]  (5.7 ns)

 <State 5>: 6.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln27_2', data_HNN_SPP/data_HNN_SPP.cpp:27) [42]  (0.993 ns)
	'fmul' operation ('x', data_HNN_SPP/data_HNN_SPP.cpp:27) [44]  (5.7 ns)

 <State 6>: 6.7ns
The critical path consists of the following:
	'xor' operation ('xor_ln27_3', data_HNN_SPP/data_HNN_SPP.cpp:27) [53]  (0.993 ns)
	'fmul' operation ('x', data_HNN_SPP/data_HNN_SPP.cpp:27) [55]  (5.7 ns)

 <State 7>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 8>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 9>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 10>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 11>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 12>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 13>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 14>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 15>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [23]  (7.68 ns)

 <State 16>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i9', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [34]  (7.68 ns)

 <State 17>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i1', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [45]  (7.68 ns)

 <State 18>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i2', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [56]  (7.68 ns)

 <State 19>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i3', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [67]  (7.68 ns)

 <State 20>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i4', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [78]  (7.68 ns)

 <State 21>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i5', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [89]  (7.68 ns)

 <State 22>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i6', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [100]  (7.68 ns)

 <State 23>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i7', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [113]  (7.68 ns)

 <State 24>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i8', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [124]  (7.68 ns)

 <State 25>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i10', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [135]  (7.68 ns)

 <State 26>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i11', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [146]  (7.68 ns)

 <State 27>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i12', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [157]  (7.68 ns)

 <State 28>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i13', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [168]  (7.68 ns)

 <State 29>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i14', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [179]  (7.68 ns)

 <State 30>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i15', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [190]  (7.68 ns)

 <State 31>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i16', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [203]  (7.68 ns)

 <State 32>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i17', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [214]  (7.68 ns)

 <State 33>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i18', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [225]  (7.68 ns)

 <State 34>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i19', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [236]  (7.68 ns)

 <State 35>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i20', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [247]  (7.68 ns)

 <State 36>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i21', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [258]  (7.68 ns)

 <State 37>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i22', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [269]  (7.68 ns)

 <State 38>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i23', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [280]  (7.68 ns)

 <State 39>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i24', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [293]  (7.68 ns)

 <State 40>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i25', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [304]  (7.68 ns)

 <State 41>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i26', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [315]  (7.68 ns)

 <State 42>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i27', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [326]  (7.68 ns)

 <State 43>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i28', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [337]  (7.68 ns)

 <State 44>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i29', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [348]  (7.68 ns)

 <State 45>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i30', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [359]  (7.68 ns)

 <State 46>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i31', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [370]  (7.68 ns)

 <State 47>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i32', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [383]  (7.68 ns)

 <State 48>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i33', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [394]  (7.68 ns)

 <State 49>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i34', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [405]  (7.68 ns)

 <State 50>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i35', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [416]  (7.68 ns)

 <State 51>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i36', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [427]  (7.68 ns)

 <State 52>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i37', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [438]  (7.68 ns)

 <State 53>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i38', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [449]  (7.68 ns)

 <State 54>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i39', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [460]  (7.68 ns)

 <State 55>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i40', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [473]  (7.68 ns)

 <State 56>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i41', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [484]  (7.68 ns)

 <State 57>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i42', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [495]  (7.68 ns)

 <State 58>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i43', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [506]  (7.68 ns)

 <State 59>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i44', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [517]  (7.68 ns)

 <State 60>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i45', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [528]  (7.68 ns)

 <State 61>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i46', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [539]  (7.68 ns)

 <State 62>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i47', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [550]  (7.68 ns)

 <State 63>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i48', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [563]  (7.68 ns)

 <State 64>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i49', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [574]  (7.68 ns)

 <State 65>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i50', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [585]  (7.68 ns)

 <State 66>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i51', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [596]  (7.68 ns)

 <State 67>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i52', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [607]  (7.68 ns)

 <State 68>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i53', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [618]  (7.68 ns)

 <State 69>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i54', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [629]  (7.68 ns)

 <State 70>: 7.68ns
The critical path consists of the following:
	'fexp' operation ('tmp_i_i55', r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->data_HNN_SPP/data_HNN_SPP.cpp:27) [640]  (7.68 ns)

 <State 71>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_7_2', data_HNN_SPP/data_HNN_SPP.cpp:27) [597]  (7.26 ns)

 <State 72>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_7_3', data_HNN_SPP/data_HNN_SPP.cpp:27) [608]  (7.26 ns)

 <State 73>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_7_4', data_HNN_SPP/data_HNN_SPP.cpp:27) [619]  (7.26 ns)

 <State 74>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_7_5', data_HNN_SPP/data_HNN_SPP.cpp:27) [630]  (7.26 ns)

 <State 75>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('tmp_4_7_6', data_HNN_SPP/data_HNN_SPP.cpp:27) [641]  (7.26 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_5_6', data_HNN_SPP/data_HNN_SPP.cpp:27) [475]  (6.08 ns)

 <State 77>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_5_7', data_HNN_SPP/data_HNN_SPP.cpp:27) [486]  (6.08 ns)

 <State 78>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6', data_HNN_SPP/data_HNN_SPP.cpp:27) [497]  (6.08 ns)

 <State 79>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6_1', data_HNN_SPP/data_HNN_SPP.cpp:27) [508]  (6.08 ns)

 <State 80>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6_2', data_HNN_SPP/data_HNN_SPP.cpp:27) [519]  (6.08 ns)

 <State 81>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6_3', data_HNN_SPP/data_HNN_SPP.cpp:27) [530]  (6.08 ns)

 <State 82>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6_4', data_HNN_SPP/data_HNN_SPP.cpp:27) [541]  (6.08 ns)

 <State 83>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6_5', data_HNN_SPP/data_HNN_SPP.cpp:27) [552]  (6.08 ns)

 <State 84>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_6_7', data_HNN_SPP/data_HNN_SPP.cpp:27) [565]  (6.08 ns)

 <State 85>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7', data_HNN_SPP/data_HNN_SPP.cpp:27) [576]  (6.08 ns)

 <State 86>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7_1', data_HNN_SPP/data_HNN_SPP.cpp:27) [587]  (6.08 ns)

 <State 87>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7_2', data_HNN_SPP/data_HNN_SPP.cpp:27) [598]  (6.08 ns)

 <State 88>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7_3', data_HNN_SPP/data_HNN_SPP.cpp:27) [609]  (6.08 ns)

 <State 89>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7_4', data_HNN_SPP/data_HNN_SPP.cpp:27) [620]  (6.08 ns)

 <State 90>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7_5', data_HNN_SPP/data_HNN_SPP.cpp:27) [631]  (6.08 ns)

 <State 91>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5_7_6', data_HNN_SPP/data_HNN_SPP.cpp:27) [642]  (6.08 ns)

 <State 92>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('V_addr_62', data_HNN_SPP/data_HNN_SPP.cpp:27) [643]  (0 ns)
	'store' operation ('store_ln27', data_HNN_SPP/data_HNN_SPP.cpp:27) of variable 'tmp_5_7_6', data_HNN_SPP/data_HNN_SPP.cpp:27 on array 'V' [644]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
