Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_8bit_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:40:40 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              27.00
  Critical Path Length:          1.20
  Critical Path Slack:          -1.10
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -10.80
  No. of Violating Paths:       16.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                557
  Buf/Inv Cell Count:             148
  Buf Cell Count:                  22
  Inv Cell Count:                 126
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       557
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      535.458000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             86.982000
  Total Buffer Area:            18.09
  Total Inverter Area:          68.89
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               535.458000
  Design Area:             535.458000


  Design Rules
  -----------------------------------
  Total Number of Nets:           569
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.97
  Logic Optimization:                 26.31
  Mapping Optimization:                3.01
  -----------------------------------------
  Overall Compile Time:               30.77
  Overall Compile Wall Clock Time:    31.07

  --------------------------------------------------------------------

  Design  WNS: 1.10  TNS: 10.80  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
