Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Mar 16 10:28:48 2023
| Host         : DESKTOP-55K0DUP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-20  Warning   Non-clocked latch                                                 3           
LATCH-1    Advisory  Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (3)

1. checking no_clock (6)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: B_0 (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: G_0 (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: R_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (3)
----------------------------
 There are 3 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.725        0.000                      0                  315        0.196        0.000                      0                  315        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_in1_0                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 10.000}     20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        5.725        0.000                      0                  315        0.196        0.000                      0                  315        9.500        0.000                       0                   135  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.725ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.606ns (17.454%)  route 2.866ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.762     2.608    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.067    
                         clock uncertainty           -0.084     8.983    
    SLICE_X109Y77        FDRE (Setup_fdre_C_R)       -0.650     8.333    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[11]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.606ns (17.454%)  route 2.866ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.762     2.608    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.067    
                         clock uncertainty           -0.084     8.983    
    SLICE_X109Y77        FDRE (Setup_fdre_C_R)       -0.650     8.333    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.606ns (17.454%)  route 2.866ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.762     2.608    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.067    
                         clock uncertainty           -0.084     8.983    
    SLICE_X109Y77        FDRE (Setup_fdre_C_R)       -0.650     8.333    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             5.725ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.606ns (17.454%)  route 2.866ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 8.500 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.762     2.608    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.067    
                         clock uncertainty           -0.084     8.983    
    SLICE_X109Y77        FDRE (Setup_fdre_C_R)       -0.650     8.333    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.333    
                         arrival time                          -2.608    
  -------------------------------------------------------------------
                         slack                                  5.725    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.606ns (19.048%)  route 2.575ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.471     2.317    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y76        FDSE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y76        FDSE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.066    
                         clock uncertainty           -0.084     8.982    
    SLICE_X109Y76        FDSE (Setup_fdse_C_S)       -0.650     8.332    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.606ns (19.048%)  route 2.575ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.471     2.317    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.066    
                         clock uncertainty           -0.084     8.982    
    SLICE_X109Y76        FDRE (Setup_fdre_C_R)       -0.650     8.332    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.606ns (19.048%)  route 2.575ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.471     2.317    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.066    
                         clock uncertainty           -0.084     8.982    
    SLICE_X109Y76        FDRE (Setup_fdre_C_R)       -0.650     8.332    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.606ns (19.048%)  route 2.575ns (80.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 8.499 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.471     2.317    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.066    
                         clock uncertainty           -0.084     8.982    
    SLICE_X109Y76        FDRE (Setup_fdre_C_R)       -0.650     8.332    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -2.317    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/index_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.129ns  (logic 0.737ns (23.555%)  route 2.392ns (76.445%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 f  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.030     0.622    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X113Y81        LUT6 (Prop_lut6_I0_O)        0.124     0.746 r  design_1_i/Neopixel_0/U0/index[5]_i_2/O
                         net (fo=7, routed)           0.693     1.439    design_1_i/Neopixel_0/U0/index[5]_i_2_n_0
    SLICE_X112Y81        LUT2 (Prop_lut2_I1_O)        0.157     1.596 r  design_1_i/Neopixel_0/U0/index[5]_i_1/O
                         net (fo=1, routed)           0.669     2.264    design_1_i/Neopixel_0/U0/index[5]_i_1_n_0
    SLICE_X113Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.676     8.507    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.607     9.114    
                         clock uncertainty           -0.084     9.030    
    SLICE_X113Y81        FDRE (Setup_fdre_C_R)       -0.657     8.373    design_1_i/Neopixel_0/U0/index_reg[5]
  -------------------------------------------------------------------
                         required time                          8.373    
                         arrival time                          -2.264    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 design_1_i/Neopixel_0/U0/PS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.606ns (19.732%)  route 2.465ns (80.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.852    -0.864    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y79        FDRE                                         r  design_1_i/Neopixel_0/U0/PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.456    -0.408 r  design_1_i/Neopixel_0/U0/PS_reg[0]/Q
                         net (fo=24, routed)          1.104     0.696    design_1_i/Neopixel_0/U0/PS[0]
    SLICE_X108Y81        LUT3 (Prop_lut3_I1_O)        0.150     0.846 r  design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1/O
                         net (fo=56, routed)          1.361     2.207    design_1_i/Neopixel_0/U0/comb_proc.GRB[23]_i_1_n_0
    SLICE_X109Y75        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.666     8.497    design_1_i/Neopixel_0/U0/clk
    SLICE_X109Y75        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.567     9.064    
                         clock uncertainty           -0.084     8.980    
    SLICE_X109Y75        FDRE (Setup_fdre_C_R)       -0.650     8.330    design_1_i/Neopixel_0/U0/comb_proc.bit_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -2.207    
  -------------------------------------------------------------------
                         slack                                  6.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/index_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/index_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.334ns  (logic 0.212ns (63.415%)  route 0.122ns (36.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 9.399 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.630     9.399    design_1_i/Neopixel_0/U0/clk
    SLICE_X112Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.167     9.566 r  design_1_i/Neopixel_0/U0/index_reg[0]/Q
                         net (fo=7, routed)           0.122     9.688    design_1_i/Neopixel_0/U0/index_reg_n_0_[0]
    SLICE_X112Y81        LUT6 (Prop_lut6_I3_O)        0.045     9.733 r  design_1_i/Neopixel_0/U0/index[4]_i_1/O
                         net (fo=1, routed)           0.000     9.733    design_1_i/Neopixel_0/U0/index[4]_i_1_n_0
    SLICE_X112Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899     9.159    design_1_i/Neopixel_0/U0/clk
    SLICE_X112Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/index_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.252     9.412    
    SLICE_X112Y81        FDRE (Hold_fdre_C_D)         0.125     9.537    design_1_i/Neopixel_0/U0/index_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                           9.733    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.348ns  (logic 0.270ns (77.562%)  route 0.078ns (22.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 9.156 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.628     9.397    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.146     9.543 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078     9.621    design_1_i/Neopixel_0/U0/delay_high_cntr[13]
    SLICE_X107Y81        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.745 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.745    design_1_i/Neopixel_0/U0/delay_high_cntr0[14]
    SLICE_X107Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.896     9.156    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.397    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.112     9.509    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                         -9.509    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[17]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.348ns  (logic 0.270ns (77.562%)  route 0.078ns (22.437%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 9.157 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 9.398 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.629     9.398    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[17]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.146     9.544 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[17]/Q
                         net (fo=4, routed)           0.078     9.622    design_1_i/Neopixel_0/U0/delay_high_cntr[17]
    SLICE_X107Y82        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.746 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.746    design_1_i/Neopixel_0/U0/delay_high_cntr0[18]
    SLICE_X107Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.897     9.157    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.398    
    SLICE_X107Y82        FDRE (Hold_fdre_C_D)         0.112     9.510    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -9.510    
                         arrival time                           9.746    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.334%)  route 0.079ns (22.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627     9.396    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y80        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.146     9.542 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[9]/Q
                         net (fo=4, routed)           0.079     9.621    design_1_i/Neopixel_0/U0/delay_high_cntr[9]
    SLICE_X107Y80        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.745 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.745    design_1_i/Neopixel_0/U0/delay_high_cntr0[10]
    SLICE_X107Y80        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.895     9.155    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y80        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.396    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.112     9.508    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.508    
                         arrival time                           9.745    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[21]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.334%)  route 0.079ns (22.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns = ( 9.158 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.601ns = ( 9.399 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.630     9.399    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y83        FDRE (Prop_fdre_C_Q)         0.146     9.545 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[21]/Q
                         net (fo=4, routed)           0.079     9.624    design_1_i/Neopixel_0/U0/delay_high_cntr[21]
    SLICE_X107Y83        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.748 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Neopixel_0/U0/delay_high_cntr0[22]
    SLICE_X107Y83        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.898     9.158    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y83        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.399    
    SLICE_X107Y83        FDRE (Hold_fdre_C_D)         0.112     9.511    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -9.511    
                         arrival time                           9.748    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.334%)  route 0.079ns (22.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns = ( 9.159 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.631     9.400    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.146     9.546 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[25]/Q
                         net (fo=4, routed)           0.079     9.625    design_1_i/Neopixel_0/U0/delay_high_cntr[25]
    SLICE_X107Y84        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.749 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.749    design_1_i/Neopixel_0/U0/delay_high_cntr0[26]
    SLICE_X107Y84        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.899     9.159    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y84        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.400    
    SLICE_X107Y84        FDRE (Hold_fdre_C_D)         0.112     9.512    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         -9.512    
                         arrival time                           9.749    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[29]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.349ns  (logic 0.270ns (77.320%)  route 0.079ns (22.680%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns = ( 9.160 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.631     9.400    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y85        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[29]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y85        FDRE (Prop_fdre_C_Q)         0.146     9.546 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[29]/Q
                         net (fo=4, routed)           0.079     9.625    design_1_i/Neopixel_0/U0/delay_high_cntr[29]
    SLICE_X107Y85        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     9.749 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.749    design_1_i/Neopixel_0/U0/delay_high_cntr0[30]
    SLICE_X107Y85        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.900     9.160    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y85        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.239     9.400    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.112     9.512    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                         -9.512    
                         arrival time                           9.749    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.273ns (77.800%)  route 0.078ns (22.200%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 9.157 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.602ns = ( 9.398 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.629     9.398    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.146     9.544 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[19]/Q
                         net (fo=4, routed)           0.078     9.621    design_1_i/Neopixel_0/U0/delay_high_cntr[19]
    SLICE_X107Y82        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     9.748 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Neopixel_0/U0/delay_high_cntr0[20]
    SLICE_X107Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.897     9.157    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.398    
    SLICE_X107Y82        FDRE (Hold_fdre_C_D)         0.112     9.510    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -9.510    
                         arrival time                           9.748    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.351ns  (logic 0.273ns (77.754%)  route 0.078ns (22.246%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns = ( 9.156 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.603ns = ( 9.397 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.628     9.397    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.146     9.543 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[15]/Q
                         net (fo=4, routed)           0.078     9.621    design_1_i/Neopixel_0/U0/delay_high_cntr[15]
    SLICE_X107Y81        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     9.748 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Neopixel_0/U0/delay_high_cntr0[16]
    SLICE_X107Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.896     9.156    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y81        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.397    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.112     9.509    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -9.509    
                         arrival time                           9.748    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 fall@10.000ns - clk_out1_design_1_clk_wiz_0_0 fall@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.273ns (77.527%)  route 0.079ns (22.473%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns = ( 9.155 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 9.396 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.627     9.396    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y80        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y80        FDRE (Prop_fdre_C_Q)         0.146     9.542 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[11]/Q
                         net (fo=4, routed)           0.079     9.621    design_1_i/Neopixel_0/U0/delay_high_cntr[11]
    SLICE_X107Y80        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     9.748 r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.748    design_1_i/Neopixel_0/U0/delay_high_cntr0[12]
    SLICE_X107Y80        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.895     9.155    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y80        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.240     9.396    
    SLICE_X107Y80        FDRE (Hold_fdre_C_D)         0.112     9.508    design_1_i/Neopixel_0/U0/comb_proc.delay_high_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.508    
                         arrival time                           9.748    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X113Y79    design_1_i/Neopixel_0/U0/PS_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X111Y80    design_1_i/Neopixel_0/U0/PS_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X111Y80    design_1_i/Neopixel_0/U0/PS_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X106Y77    design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X110Y77    design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y79    design_1_i/Neopixel_0/U0/PS_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y79    design_1_i/Neopixel_0/U0/PS_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y80    design_1_i/Neopixel_0/U0/PS_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y80    design_1_i/Neopixel_0/U0/PS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y80    design_1_i/Neopixel_0/U0/NS_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y79    design_1_i/Neopixel_0/U0/PS_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X113Y79    design_1_i/Neopixel_0/U0/PS_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y80    design_1_i/Neopixel_0/U0/PS_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X111Y80    design_1_i/Neopixel_0/U0/PS_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.094ns  (logic 0.749ns (35.773%)  route 1.345ns (64.227%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.834     1.459    design_1_i/button_0/U0/Data_out[2]
    SLICE_X106Y78        LUT1 (Prop_lut1_I0_O)        0.124     1.583 r  design_1_i/button_0/U0/sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.511     2.094    design_1_i/button_0/U0/sel[2]
    SLICE_X108Y78        LDCE                                         r  design_1_i/button_0/U0/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.402ns  (logic 0.885ns (63.104%)  route 0.517ns (36.896%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.517     1.278    design_1_i/button_0/U0/Data_out[0]
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.124     1.402 r  design_1_i/button_0/U0/sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.402    design_1_i/button_0/U0/p_0_in[0]
    SLICE_X113Y78        LDCE                                         r  design_1_i/button_0/U0/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.282ns  (logic 0.749ns (58.411%)  route 0.533ns (41.589%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.533     1.158    design_1_i/button_0/U0/Data_out[1]
    SLICE_X112Y77        LUT1 (Prop_lut1_I0_O)        0.124     1.282 r  design_1_i/button_0/U0/sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.282    design_1_i/button_0/U0/p_1_in[1]
    SLICE_X112Y77        LDCE                                         r  design_1_i/button_0/U0/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.223ns (55.988%)  route 0.175ns (44.012%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.175     0.353    design_1_i/button_0/U0/Data_out[1]
    SLICE_X112Y77        LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  design_1_i/button_0/U0/sel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.398    design_1_i/button_0/U0/p_1_in[1]
    SLICE_X112Y77        LDCE                                         r  design_1_i/button_0/U0/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.445ns  (logic 0.265ns (59.492%)  route 0.180ns (40.508%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.180     0.400    design_1_i/button_0/U0/Data_out[0]
    SLICE_X113Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.445 r  design_1_i/button_0/U0/sel_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.445    design_1_i/button_0/U0/p_0_in[0]
    SLICE_X113Y78        LDCE                                         r  design_1_i/button_0/U0/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/button_0/U0/sel_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.660ns  (logic 0.223ns (33.800%)  route 0.437ns (66.200%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.275     0.453    design_1_i/button_0/U0/Data_out[2]
    SLICE_X106Y78        LUT1 (Prop_lut1_I0_O)        0.045     0.498 r  design_1_i/button_0/U0/sel_reg[2]_i_1/O
                         net (fo=1, routed)           0.162     0.660    design_1_i/button_0/U0/sel[2]
    SLICE_X108Y78        LDCE                                         r  design_1_i/button_0/U0/sel_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Neopixel_0/U0/d_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.944ns  (logic 4.081ns (68.654%)  route 1.863ns (31.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.856     9.140    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/d_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.459     9.599 r  design_1_i/Neopixel_0/U0/d_out_reg/Q
                         net (fo=2, routed)           1.863    11.462    d_out_0_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         3.622    15.083 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    15.083    d_out_0
    Y17                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Neopixel_0/U0/d_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.886ns  (logic 1.468ns (77.826%)  route 0.418ns (22.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.630     9.399    design_1_i/Neopixel_0/U0/clk
    SLICE_X113Y82        FDRE                                         r  design_1_i/Neopixel_0/U0/d_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.146     9.545 r  design_1_i/Neopixel_0/U0/d_out_reg/Q
                         net (fo=2, routed)           0.418     9.963    d_out_0_OBUF
    Y17                  OBUF (Prop_obuf_I_O)         1.322    11.284 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.284    d_out_0
    Y17                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     6.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -0.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     2.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     2.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     4.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.790ns  (logic 0.761ns (42.510%)  route 1.029ns (57.490%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           1.029     1.790    design_1_i/Neopixel_0/U0/value[3]
    SLICE_X106Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.662ns  (logic 0.761ns (45.793%)  route 0.901ns (54.207%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.901     1.662    design_1_i/Neopixel_0/U0/value[7]
    SLICE_X106Y78        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.671     8.502    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y78        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.598ns  (logic 0.761ns (47.623%)  route 0.837ns (52.377%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.837     1.598    design_1_i/Neopixel_0/U0/value[2]
    SLICE_X106Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.490ns  (logic 0.625ns (41.938%)  route 0.865ns (58.062%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.865     1.490    design_1_i/Neopixel_0/U0/value[8]
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.470ns  (logic 0.761ns (51.783%)  route 0.709ns (48.217%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.709     1.470    design_1_i/Neopixel_0/U0/value[6]
    SLICE_X106Y78        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.671     8.502    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y78        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.409ns  (logic 0.761ns (54.022%)  route 0.648ns (45.978%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[0]/G
    SLICE_X113Y78        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/button_0/U0/sel_reg[0]/Q
                         net (fo=9, routed)           0.648     1.409    design_1_i/Neopixel_0/U0/value[1]
    SLICE_X106Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.399ns  (logic 0.625ns (44.669%)  route 0.774ns (55.331%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.774     1.399    design_1_i/Neopixel_0/U0/value[10]
    SLICE_X110Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.672     8.503    design_1_i/Neopixel_0/U0/clk
    SLICE_X110Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.383ns  (logic 0.625ns (45.187%)  route 0.758ns (54.813%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.758     1.383    design_1_i/Neopixel_0/U0/value[19]
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.669     8.500    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.307ns  (logic 0.625ns (47.824%)  route 0.682ns (52.176%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.682     1.307    design_1_i/Neopixel_0/U0/value[14]
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.301ns  (logic 0.625ns (48.039%)  route 0.676ns (51.961%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.676     1.301    design_1_i/Neopixel_0/U0/value[15]
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.668     8.499    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[15]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.178ns (61.336%)  route 0.112ns (38.664%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.112     0.290    design_1_i/Neopixel_0/U0/value[20]
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.178ns (55.696%)  route 0.142ns (44.304%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.142     0.320    design_1_i/Neopixel_0/U0/value[17]
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.178ns (52.892%)  route 0.159ns (47.108%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.159     0.337    design_1_i/Neopixel_0/U0/value[11]
    SLICE_X108Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X108Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.178ns (52.892%)  route 0.159ns (47.108%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.159     0.337    design_1_i/Neopixel_0/U0/value[12]
    SLICE_X108Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X108Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.178ns (47.790%)  route 0.194ns (52.210%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.194     0.372    design_1_i/Neopixel_0/U0/value[21]
    SLICE_X107Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.178ns (46.859%)  route 0.202ns (53.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.202     0.380    design_1_i/Neopixel_0/U0/value[18]
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.178ns (46.435%)  route 0.205ns (53.565%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.205     0.383    design_1_i/Neopixel_0/U0/value[22]
    SLICE_X107Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[23]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.383ns  (logic 0.178ns (46.435%)  route 0.205ns (53.565%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y78        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[2]/G
    SLICE_X108Y78        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[2]/Q
                         net (fo=9, routed)           0.205     0.383    design_1_i/Neopixel_0/U0/value[23]
    SLICE_X107Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X107Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.392ns  (logic 0.178ns (45.382%)  route 0.214ns (54.618%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.214     0.392    design_1_i/Neopixel_0/U0/value[9]
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.890     9.150    design_1_i/Neopixel_0/U0/clk
    SLICE_X106Y76        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/button_0/U0/sel_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.397ns  (logic 0.178ns (44.859%)  route 0.219ns (55.141%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y77        LDCE                         0.000     0.000 r  design_1_i/button_0/U0/sel_reg[1]/G
    SLICE_X112Y77        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/button_0/U0/sel_reg[1]/Q
                         net (fo=9, routed)           0.219     0.397    design_1_i/Neopixel_0/U0/value[13]
    SLICE_X108Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.892     9.152    design_1_i/Neopixel_0/U0/clk
    SLICE_X108Y77        FDRE                                         r  design_1_i/Neopixel_0/U0/comb_proc.GRB_reg[13]/C  (IS_INVERTED)





