# SV_FULL_ADDER
This project demonstrates the design and functional verification of a 1-bit Full Adder using SystemVerilog.
