
bp_Timing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000056f0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001598  08005800  08005800  00015800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d98  08006d98  0002008c  2**0
                  CONTENTS
  4 .ARM          00000000  08006d98  08006d98  0002008c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006d98  08006d98  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d98  08006d98  00016d98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006d9c  08006d9c  00016d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08006da0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d8  2000008c  08006e2c  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  08006e2c  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e541  00000000  00000000  000200b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001fe5  00000000  00000000  0002e5f6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce0  00000000  00000000  000305e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bf8  00000000  00000000  000312c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000151e1  00000000  00000000  00031eb8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a34a  00000000  00000000  00047099  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00072e21  00000000  00000000  000513e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c4204  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dfc  00000000  00000000  000c4280  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000008c 	.word	0x2000008c
 800012c:	00000000 	.word	0x00000000
 8000130:	080057e8 	.word	0x080057e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000090 	.word	0x20000090
 800014c:	080057e8 	.word	0x080057e8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_dcmpun>:
 80009fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a04:	d102      	bne.n	8000a0c <__aeabi_dcmpun+0x10>
 8000a06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0a:	d10a      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x20>
 8000a16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1a:	d102      	bne.n	8000a22 <__aeabi_dcmpun+0x26>
 8000a1c:	f04f 0000 	mov.w	r0, #0
 8000a20:	4770      	bx	lr
 8000a22:	f04f 0001 	mov.w	r0, #1
 8000a26:	4770      	bx	lr

08000a28 <__aeabi_d2iz>:
 8000a28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a30:	d215      	bcs.n	8000a5e <__aeabi_d2iz+0x36>
 8000a32:	d511      	bpl.n	8000a58 <__aeabi_d2iz+0x30>
 8000a34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a3c:	d912      	bls.n	8000a64 <__aeabi_d2iz+0x3c>
 8000a3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	bf18      	it	ne
 8000a54:	4240      	negne	r0, r0
 8000a56:	4770      	bx	lr
 8000a58:	f04f 0000 	mov.w	r0, #0
 8000a5c:	4770      	bx	lr
 8000a5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a62:	d105      	bne.n	8000a70 <__aeabi_d2iz+0x48>
 8000a64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a68:	bf08      	it	eq
 8000a6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a6e:	4770      	bx	lr
 8000a70:	f04f 0000 	mov.w	r0, #0
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop

08000a78 <__aeabi_d2uiz>:
 8000a78:	004a      	lsls	r2, r1, #1
 8000a7a:	d211      	bcs.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a80:	d211      	bcs.n	8000aa6 <__aeabi_d2uiz+0x2e>
 8000a82:	d50d      	bpl.n	8000aa0 <__aeabi_d2uiz+0x28>
 8000a84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a8c:	d40e      	bmi.n	8000aac <__aeabi_d2uiz+0x34>
 8000a8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	4770      	bx	lr
 8000aa0:	f04f 0000 	mov.w	r0, #0
 8000aa4:	4770      	bx	lr
 8000aa6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aaa:	d102      	bne.n	8000ab2 <__aeabi_d2uiz+0x3a>
 8000aac:	f04f 30ff 	mov.w	r0, #4294967295
 8000ab0:	4770      	bx	lr
 8000ab2:	f04f 0000 	mov.w	r0, #0
 8000ab6:	4770      	bx	lr

08000ab8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000abc:	f001 f81a 	bl	8001af4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ac0:	f000 f809 	bl	8000ad6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ac4:	f000 f8c6 	bl	8000c54 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000ac8:	f000 f84a 	bl	8000b60 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000acc:	f000 f876 	bl	8000bbc <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  main_s();
 8000ad0:	f000 fe54 	bl	800177c <main_s>
  /* USER CODE END 2 */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ad4:	e7fe      	b.n	8000ad4 <main+0x1c>

08000ad6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ad6:	b580      	push	{r7, lr}
 8000ad8:	b090      	sub	sp, #64	; 0x40
 8000ada:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000adc:	f107 0318 	add.w	r3, r7, #24
 8000ae0:	2228      	movs	r2, #40	; 0x28
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f002 febf 	bl	8003868 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000af8:	2301      	movs	r3, #1
 8000afa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000afc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b00:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b02:	2300      	movs	r3, #0
 8000b04:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b06:	2301      	movs	r3, #1
 8000b08:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b0a:	2302      	movs	r3, #2
 8000b0c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b12:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b14:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000b18:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b1a:	f107 0318 	add.w	r3, r7, #24
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f001 ffcc 	bl	8002abc <HAL_RCC_OscConfig>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b2a:	f000 f8c1 	bl	8000cb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2e:	230f      	movs	r3, #15
 8000b30:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b32:	2302      	movs	r3, #2
 8000b34:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b36:	2300      	movs	r3, #0
 8000b38:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b3e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000b44:	1d3b      	adds	r3, r7, #4
 8000b46:	2102      	movs	r1, #2
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f002 fa37 	bl	8002fbc <HAL_RCC_ClockConfig>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000b54:	f000 f8ac 	bl	8000cb0 <Error_Handler>
  }
}
 8000b58:	bf00      	nop
 8000b5a:	3740      	adds	r7, #64	; 0x40
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}

08000b60 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b64:	4b12      	ldr	r3, [pc, #72]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b66:	4a13      	ldr	r2, [pc, #76]	; (8000bb4 <MX_I2C1_Init+0x54>)
 8000b68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8000b6a:	4b11      	ldr	r3, [pc, #68]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b6c:	4a12      	ldr	r2, [pc, #72]	; (8000bb8 <MX_I2C1_Init+0x58>)
 8000b6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b70:	4b0f      	ldr	r3, [pc, #60]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b76:	4b0e      	ldr	r3, [pc, #56]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b7c:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b84:	4b0a      	ldr	r3, [pc, #40]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000b8a:	4b09      	ldr	r3, [pc, #36]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b90:	4b07      	ldr	r3, [pc, #28]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b96:	4b06      	ldr	r3, [pc, #24]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b9c:	4804      	ldr	r0, [pc, #16]	; (8000bb0 <MX_I2C1_Init+0x50>)
 8000b9e:	f001 fa49 	bl	8002034 <HAL_I2C_Init>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000ba8:	f000 f882 	bl	8000cb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bac:	bf00      	nop
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	200000c0 	.word	0x200000c0
 8000bb4:	40005400 	.word	0x40005400
 8000bb8:	00061a80 	.word	0x00061a80

08000bbc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bc2:	f107 0308 	add.w	r3, r7, #8
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd0:	463b      	mov	r3, r7
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000bd8:	4b1d      	ldr	r3, [pc, #116]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000bda:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000bde:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000be0:	4b1b      	ldr	r3, [pc, #108]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be6:	4b1a      	ldr	r3, [pc, #104]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65000;
 8000bec:	4b18      	ldr	r3, [pc, #96]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000bee:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8000bf2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf4:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bfa:	4b15      	ldr	r3, [pc, #84]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000c00:	4813      	ldr	r0, [pc, #76]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000c02:	f002 fb63 	bl	80032cc <HAL_TIM_Base_Init>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000c0c:	f000 f850 	bl	8000cb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000c14:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000c16:	f107 0308 	add.w	r3, r7, #8
 8000c1a:	4619      	mov	r1, r3
 8000c1c:	480c      	ldr	r0, [pc, #48]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000c1e:	f002 fbfd 	bl	800341c <HAL_TIM_ConfigClockSource>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000c28:	f000 f842 	bl	8000cb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c30:	2300      	movs	r3, #0
 8000c32:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000c34:	463b      	mov	r3, r7
 8000c36:	4619      	mov	r1, r3
 8000c38:	4805      	ldr	r0, [pc, #20]	; (8000c50 <MX_TIM2_Init+0x94>)
 8000c3a:	f002 fd9f 	bl	800377c <HAL_TIMEx_MasterConfigSynchronization>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000c44:	f000 f834 	bl	8000cb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000c48:	bf00      	nop
 8000c4a:	3718      	adds	r7, #24
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	20000114 	.word	0x20000114

08000c54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	b085      	sub	sp, #20
 8000c58:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c5a:	4b14      	ldr	r3, [pc, #80]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c5c:	699b      	ldr	r3, [r3, #24]
 8000c5e:	4a13      	ldr	r2, [pc, #76]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c60:	f043 0320 	orr.w	r3, r3, #32
 8000c64:	6193      	str	r3, [r2, #24]
 8000c66:	4b11      	ldr	r3, [pc, #68]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c68:	699b      	ldr	r3, [r3, #24]
 8000c6a:	f003 0320 	and.w	r3, r3, #32
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c72:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c74:	699b      	ldr	r3, [r3, #24]
 8000c76:	4a0d      	ldr	r2, [pc, #52]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c78:	f043 0304 	orr.w	r3, r3, #4
 8000c7c:	6193      	str	r3, [r2, #24]
 8000c7e:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c80:	699b      	ldr	r3, [r3, #24]
 8000c82:	f003 0304 	and.w	r3, r3, #4
 8000c86:	60bb      	str	r3, [r7, #8]
 8000c88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c8a:	4b08      	ldr	r3, [pc, #32]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c8c:	699b      	ldr	r3, [r3, #24]
 8000c8e:	4a07      	ldr	r2, [pc, #28]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c90:	f043 0308 	orr.w	r3, r3, #8
 8000c94:	6193      	str	r3, [r2, #24]
 8000c96:	4b05      	ldr	r3, [pc, #20]	; (8000cac <MX_GPIO_Init+0x58>)
 8000c98:	699b      	ldr	r3, [r3, #24]
 8000c9a:	f003 0308 	and.w	r3, r3, #8
 8000c9e:	607b      	str	r3, [r7, #4]
 8000ca0:	687b      	ldr	r3, [r7, #4]

}
 8000ca2:	bf00      	nop
 8000ca4:	3714      	adds	r7, #20
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bc80      	pop	{r7}
 8000caa:	4770      	bx	lr
 8000cac:	40021000 	.word	0x40021000

08000cb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bc80      	pop	{r7}
 8000cba:	4770      	bx	lr

08000cbc <ssd1306_new>:
#include "ssd1306_basic.h"

/* SSD1306 data buffer */
//static uint8_t SSD1306_Buffer[SSD1306_WIDTH * SSD1306_HEIGHT / 8];

ssd1306_t* ssd1306_new(I2C_HandleTypeDef *hi2c, uint8_t addr){
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b084      	sub	sp, #16
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	460b      	mov	r3, r1
 8000cc6:	70fb      	strb	r3, [r7, #3]
	ssd1306_t* ssd1306 = malloc(sizeof(*ssd1306));
 8000cc8:	f44f 6086 	mov.w	r0, #1072	; 0x430
 8000ccc:	f002 fdc4 	bl	8003858 <malloc>
 8000cd0:	4603      	mov	r3, r0
 8000cd2:	60fb      	str	r3, [r7, #12]
	SSD1306_Init(ssd1306, hi2c, addr);
 8000cd4:	78fb      	ldrb	r3, [r7, #3]
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	6879      	ldr	r1, [r7, #4]
 8000cda:	68f8      	ldr	r0, [r7, #12]
 8000cdc:	f000 f805 	bl	8000cea <SSD1306_Init>
	return ssd1306;
 8000ce0:	68fb      	ldr	r3, [r7, #12]
}
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	3710      	adds	r7, #16
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <SSD1306_Init>:

uint8_t SSD1306_Init(ssd1306_t* ssd1306, I2C_HandleTypeDef *hi2c, uint8_t addr) {
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b084      	sub	sp, #16
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	60f8      	str	r0, [r7, #12]
 8000cf2:	60b9      	str	r1, [r7, #8]
 8000cf4:	4613      	mov	r3, r2
 8000cf6:	71fb      	strb	r3, [r7, #7]

	ssd1306->hi2c = hi2c;
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	68ba      	ldr	r2, [r7, #8]
 8000cfc:	605a      	str	r2, [r3, #4]
	ssd1306->addr = addr;
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	79fa      	ldrb	r2, [r7, #7]
 8000d02:	701a      	strb	r2, [r3, #0]
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(ssd1306->hi2c, ssd1306->addr, 1, 20000) != HAL_OK) {
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	6858      	ldr	r0, [r3, #4]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	b299      	uxth	r1, r3
 8000d0e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8000d12:	2201      	movs	r2, #1
 8000d14:	f001 fbb4 	bl	8002480 <HAL_I2C_IsDeviceReady>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <SSD1306_Init+0x38>
		/* Return false */
		return 0;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	e0a4      	b.n	8000e6c <SSD1306_Init+0x182>
//	uint32_t p = 2500;
//	while(p>0)
//		p--;
	
	/* Init LCD */
	ssd1306_I2C_Write(ssd1306, 0x00, 0xAE);
 8000d22:	22ae      	movs	r2, #174	; 0xae
 8000d24:	2100      	movs	r1, #0
 8000d26:	68f8      	ldr	r0, [r7, #12]
 8000d28:	f000 fbdf 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xAE); //display off
 8000d2c:	22ae      	movs	r2, #174	; 0xae
 8000d2e:	2100      	movs	r1, #0
 8000d30:	68f8      	ldr	r0, [r7, #12]
 8000d32:	f000 fbda 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x20); //Set Memory Addressing Mode
 8000d36:	2220      	movs	r2, #32
 8000d38:	2100      	movs	r1, #0
 8000d3a:	68f8      	ldr	r0, [r7, #12]
 8000d3c:	f000 fbd5 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8000d40:	2210      	movs	r2, #16
 8000d42:	2100      	movs	r1, #0
 8000d44:	68f8      	ldr	r0, [r7, #12]
 8000d46:	f000 fbd0 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8000d4a:	22b0      	movs	r2, #176	; 0xb0
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	68f8      	ldr	r0, [r7, #12]
 8000d50:	f000 fbcb 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xC8); //Set COM Output Scan Direction
 8000d54:	22c8      	movs	r2, #200	; 0xc8
 8000d56:	2100      	movs	r1, #0
 8000d58:	68f8      	ldr	r0, [r7, #12]
 8000d5a:	f000 fbc6 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x00); //---set low column address
 8000d5e:	2200      	movs	r2, #0
 8000d60:	2100      	movs	r1, #0
 8000d62:	68f8      	ldr	r0, [r7, #12]
 8000d64:	f000 fbc1 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x10); //---set high column address
 8000d68:	2210      	movs	r2, #16
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	68f8      	ldr	r0, [r7, #12]
 8000d6e:	f000 fbbc 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x40); //--set start line address
 8000d72:	2240      	movs	r2, #64	; 0x40
 8000d74:	2100      	movs	r1, #0
 8000d76:	68f8      	ldr	r0, [r7, #12]
 8000d78:	f000 fbb7 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x81); //--set contrast control register
 8000d7c:	2281      	movs	r2, #129	; 0x81
 8000d7e:	2100      	movs	r1, #0
 8000d80:	68f8      	ldr	r0, [r7, #12]
 8000d82:	f000 fbb2 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xFF);
 8000d86:	22ff      	movs	r2, #255	; 0xff
 8000d88:	2100      	movs	r1, #0
 8000d8a:	68f8      	ldr	r0, [r7, #12]
 8000d8c:	f000 fbad 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA1); //--set segment re-map 0 to 127
 8000d90:	22a1      	movs	r2, #161	; 0xa1
 8000d92:	2100      	movs	r1, #0
 8000d94:	68f8      	ldr	r0, [r7, #12]
 8000d96:	f000 fba8 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA6); //--set normal display
 8000d9a:	22a6      	movs	r2, #166	; 0xa6
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	68f8      	ldr	r0, [r7, #12]
 8000da0:	f000 fba3 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA8); //--set multiplex ratio(1 to 64)
 8000da4:	22a8      	movs	r2, #168	; 0xa8
 8000da6:	2100      	movs	r1, #0
 8000da8:	68f8      	ldr	r0, [r7, #12]
 8000daa:	f000 fb9e 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x3F); //
 8000dae:	223f      	movs	r2, #63	; 0x3f
 8000db0:	2100      	movs	r1, #0
 8000db2:	68f8      	ldr	r0, [r7, #12]
 8000db4:	f000 fb99 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8000db8:	22a4      	movs	r2, #164	; 0xa4
 8000dba:	2100      	movs	r1, #0
 8000dbc:	68f8      	ldr	r0, [r7, #12]
 8000dbe:	f000 fb94 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xD3); //-set display offset
 8000dc2:	22d3      	movs	r2, #211	; 0xd3
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f000 fb8f 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x00); //-not offset
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2100      	movs	r1, #0
 8000dd0:	68f8      	ldr	r0, [r7, #12]
 8000dd2:	f000 fb8a 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xD5); //--set display clock divide ratio/oscillator frequency
 8000dd6:	22d5      	movs	r2, #213	; 0xd5
 8000dd8:	2100      	movs	r1, #0
 8000dda:	68f8      	ldr	r0, [r7, #12]
 8000ddc:	f000 fb85 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xF0); //--set divide ratio
 8000de0:	22f0      	movs	r2, #240	; 0xf0
 8000de2:	2100      	movs	r1, #0
 8000de4:	68f8      	ldr	r0, [r7, #12]
 8000de6:	f000 fb80 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xD9); //--set pre-charge period
 8000dea:	22d9      	movs	r2, #217	; 0xd9
 8000dec:	2100      	movs	r1, #0
 8000dee:	68f8      	ldr	r0, [r7, #12]
 8000df0:	f000 fb7b 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x22); //
 8000df4:	2222      	movs	r2, #34	; 0x22
 8000df6:	2100      	movs	r1, #0
 8000df8:	68f8      	ldr	r0, [r7, #12]
 8000dfa:	f000 fb76 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xDA); //--set com pins hardware configuration
 8000dfe:	22da      	movs	r2, #218	; 0xda
 8000e00:	2100      	movs	r1, #0
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f000 fb71 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x12);
 8000e08:	2212      	movs	r2, #18
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	68f8      	ldr	r0, [r7, #12]
 8000e0e:	f000 fb6c 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xDB); //--set vcomh
 8000e12:	22db      	movs	r2, #219	; 0xdb
 8000e14:	2100      	movs	r1, #0
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f000 fb67 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x20); //0x20,0.77xVcc
 8000e1c:	2220      	movs	r2, #32
 8000e1e:	2100      	movs	r1, #0
 8000e20:	68f8      	ldr	r0, [r7, #12]
 8000e22:	f000 fb62 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x8D); //--set DC-DC enable
 8000e26:	228d      	movs	r2, #141	; 0x8d
 8000e28:	2100      	movs	r1, #0
 8000e2a:	68f8      	ldr	r0, [r7, #12]
 8000e2c:	f000 fb5d 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0x14); //
 8000e30:	2214      	movs	r2, #20
 8000e32:	2100      	movs	r1, #0
 8000e34:	68f8      	ldr	r0, [r7, #12]
 8000e36:	f000 fb58 	bl	80014ea <ssd1306_I2C_Write>
	ssd1306_I2C_Write(ssd1306, 0x00, 0xAF); //--turn on SSD1306 panel
 8000e3a:	22af      	movs	r2, #175	; 0xaf
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	68f8      	ldr	r0, [r7, #12]
 8000e40:	f000 fb53 	bl	80014ea <ssd1306_I2C_Write>
	
	/* Clear screen */
	SSD1306_Fill(ssd1306, SSD1306_COLOR_BLACK);
 8000e44:	2100      	movs	r1, #0
 8000e46:	68f8      	ldr	r0, [r7, #12]
 8000e48:	f000 f845 	bl	8000ed6 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen(ssd1306);
 8000e4c:	68f8      	ldr	r0, [r7, #12]
 8000e4e:	f000 f811 	bl	8000e74 <SSD1306_UpdateScreen>
	
	/* Set default values */
	ssd1306->CurrentX = 0;
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	2200      	movs	r2, #0
 8000e56:	811a      	strh	r2, [r3, #8]
	ssd1306->CurrentY = 0;
 8000e58:	68fb      	ldr	r3, [r7, #12]
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	815a      	strh	r2, [r3, #10]
	
	/* Initialized OK */
	ssd1306->Initialized = 1;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	2201      	movs	r2, #1
 8000e62:	735a      	strb	r2, [r3, #13]
	ssd1306->Inverted= 0;
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	2200      	movs	r2, #0
 8000e68:	731a      	strb	r2, [r3, #12]
	
	/* Return OK */
	return 1;
 8000e6a:	2301      	movs	r3, #1
}
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	3710      	adds	r7, #16
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}

08000e74 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(ssd1306_t* ssd1306) {
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	73fb      	strb	r3, [r7, #15]
 8000e80:	e022      	b.n	8000ec8 <SSD1306_UpdateScreen+0x54>
		ssd1306_I2C_Write(ssd1306, 0x00, 0xB0 + m);
 8000e82:	7bfb      	ldrb	r3, [r7, #15]
 8000e84:	3b50      	subs	r3, #80	; 0x50
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	461a      	mov	r2, r3
 8000e8a:	2100      	movs	r1, #0
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	f000 fb2c 	bl	80014ea <ssd1306_I2C_Write>
		ssd1306_I2C_Write(ssd1306, 0x00, 0x00);
 8000e92:	2200      	movs	r2, #0
 8000e94:	2100      	movs	r1, #0
 8000e96:	6878      	ldr	r0, [r7, #4]
 8000e98:	f000 fb27 	bl	80014ea <ssd1306_I2C_Write>
		ssd1306_I2C_Write(ssd1306, 0x00, 0x10);
 8000e9c:	2210      	movs	r2, #16
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f000 fb22 	bl	80014ea <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(ssd1306, 0x40, &ssd1306->SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8000ea6:	7bfa      	ldrb	r2, [r7, #15]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	015b      	lsls	r3, r3, #5
 8000eac:	4413      	add	r3, r2
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	3308      	adds	r3, #8
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	1d9a      	adds	r2, r3, #6
 8000eb8:	2384      	movs	r3, #132	; 0x84
 8000eba:	2140      	movs	r1, #64	; 0x40
 8000ebc:	6878      	ldr	r0, [r7, #4]
 8000ebe:	f000 fabc 	bl	800143a <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	3301      	adds	r3, #1
 8000ec6:	73fb      	strb	r3, [r7, #15]
 8000ec8:	7bfb      	ldrb	r3, [r7, #15]
 8000eca:	2b07      	cmp	r3, #7
 8000ecc:	d9d9      	bls.n	8000e82 <SSD1306_UpdateScreen+0xe>
	}
}
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}

08000ed6 <SSD1306_Fill>:

void SSD1306_Fill(ssd1306_t* ssd1306, SSD1306_COLOR_t color) {
 8000ed6:	b580      	push	{r7, lr}
 8000ed8:	b082      	sub	sp, #8
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	460b      	mov	r3, r1
 8000ee0:	70fb      	strb	r3, [r7, #3]
	/* Set memory */
	memset(ssd1306->SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(ssd1306->SSD1306_Buffer));
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f103 000e 	add.w	r0, r3, #14
 8000ee8:	78fb      	ldrb	r3, [r7, #3]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d101      	bne.n	8000ef2 <SSD1306_Fill+0x1c>
 8000eee:	2300      	movs	r3, #0
 8000ef0:	e000      	b.n	8000ef4 <SSD1306_Fill+0x1e>
 8000ef2:	23ff      	movs	r3, #255	; 0xff
 8000ef4:	f44f 6284 	mov.w	r2, #1056	; 0x420
 8000ef8:	4619      	mov	r1, r3
 8000efa:	f002 fcb5 	bl	8003868 <memset>
}
 8000efe:	bf00      	nop
 8000f00:	3708      	adds	r7, #8
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}

08000f06 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(ssd1306_t* ssd1306, uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8000f06:	b490      	push	{r4, r7}
 8000f08:	b084      	sub	sp, #16
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	60f8      	str	r0, [r7, #12]
 8000f0e:	4608      	mov	r0, r1
 8000f10:	4611      	mov	r1, r2
 8000f12:	461a      	mov	r2, r3
 8000f14:	4603      	mov	r3, r0
 8000f16:	817b      	strh	r3, [r7, #10]
 8000f18:	460b      	mov	r3, r1
 8000f1a:	813b      	strh	r3, [r7, #8]
 8000f1c:	4613      	mov	r3, r2
 8000f1e:	71fb      	strb	r3, [r7, #7]
	if (
 8000f20:	897b      	ldrh	r3, [r7, #10]
 8000f22:	2b83      	cmp	r3, #131	; 0x83
 8000f24:	d85a      	bhi.n	8000fdc <SSD1306_DrawPixel+0xd6>
		x >= SSD1306_WIDTH ||
 8000f26:	893b      	ldrh	r3, [r7, #8]
 8000f28:	2b3f      	cmp	r3, #63	; 0x3f
 8000f2a:	d857      	bhi.n	8000fdc <SSD1306_DrawPixel+0xd6>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (ssd1306->Inverted) {
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	7b1b      	ldrb	r3, [r3, #12]
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d006      	beq.n	8000f42 <SSD1306_DrawPixel+0x3c>
		color = (SSD1306_COLOR_t)!color;
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	bf0c      	ite	eq
 8000f3a:	2301      	moveq	r3, #1
 8000f3c:	2300      	movne	r3, #0
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	71fb      	strb	r3, [r7, #7]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	2b01      	cmp	r3, #1
 8000f46:	d123      	bne.n	8000f90 <SSD1306_DrawPixel+0x8a>
		ssd1306->SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8000f48:	897a      	ldrh	r2, [r7, #10]
 8000f4a:	893b      	ldrh	r3, [r7, #8]
 8000f4c:	08db      	lsrs	r3, r3, #3
 8000f4e:	b298      	uxth	r0, r3
 8000f50:	4601      	mov	r1, r0
 8000f52:	460b      	mov	r3, r1
 8000f54:	015b      	lsls	r3, r3, #5
 8000f56:	440b      	add	r3, r1
 8000f58:	009b      	lsls	r3, r3, #2
 8000f5a:	4413      	add	r3, r2
 8000f5c:	68fa      	ldr	r2, [r7, #12]
 8000f5e:	4413      	add	r3, r2
 8000f60:	7b9b      	ldrb	r3, [r3, #14]
 8000f62:	b25a      	sxtb	r2, r3
 8000f64:	893b      	ldrh	r3, [r7, #8]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	2101      	movs	r1, #1
 8000f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f70:	b25b      	sxtb	r3, r3
 8000f72:	4313      	orrs	r3, r2
 8000f74:	b25c      	sxtb	r4, r3
 8000f76:	897a      	ldrh	r2, [r7, #10]
 8000f78:	4601      	mov	r1, r0
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	015b      	lsls	r3, r3, #5
 8000f7e:	440b      	add	r3, r1
 8000f80:	009b      	lsls	r3, r3, #2
 8000f82:	4413      	add	r3, r2
 8000f84:	b2e1      	uxtb	r1, r4
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4413      	add	r3, r2
 8000f8a:	460a      	mov	r2, r1
 8000f8c:	739a      	strb	r2, [r3, #14]
 8000f8e:	e026      	b.n	8000fde <SSD1306_DrawPixel+0xd8>
	} else {
		ssd1306->SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8000f90:	897a      	ldrh	r2, [r7, #10]
 8000f92:	893b      	ldrh	r3, [r7, #8]
 8000f94:	08db      	lsrs	r3, r3, #3
 8000f96:	b298      	uxth	r0, r3
 8000f98:	4601      	mov	r1, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	015b      	lsls	r3, r3, #5
 8000f9e:	440b      	add	r3, r1
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	4413      	add	r3, r2
 8000fa4:	68fa      	ldr	r2, [r7, #12]
 8000fa6:	4413      	add	r3, r2
 8000fa8:	7b9b      	ldrb	r3, [r3, #14]
 8000faa:	b25a      	sxtb	r2, r3
 8000fac:	893b      	ldrh	r3, [r7, #8]
 8000fae:	f003 0307 	and.w	r3, r3, #7
 8000fb2:	2101      	movs	r1, #1
 8000fb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb8:	b25b      	sxtb	r3, r3
 8000fba:	43db      	mvns	r3, r3
 8000fbc:	b25b      	sxtb	r3, r3
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	b25c      	sxtb	r4, r3
 8000fc2:	897a      	ldrh	r2, [r7, #10]
 8000fc4:	4601      	mov	r1, r0
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	015b      	lsls	r3, r3, #5
 8000fca:	440b      	add	r3, r1
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4413      	add	r3, r2
 8000fd0:	b2e1      	uxtb	r1, r4
 8000fd2:	68fa      	ldr	r2, [r7, #12]
 8000fd4:	4413      	add	r3, r2
 8000fd6:	460a      	mov	r2, r1
 8000fd8:	739a      	strb	r2, [r3, #14]
 8000fda:	e000      	b.n	8000fde <SSD1306_DrawPixel+0xd8>
		return;
 8000fdc:	bf00      	nop
	}
}
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bc90      	pop	{r4, r7}
 8000fe4:	4770      	bx	lr

08000fe6 <SSD1306_GotoXY>:

void SSD1306_GotoXY(ssd1306_t* ssd1306, uint16_t x, uint16_t y) {
 8000fe6:	b480      	push	{r7}
 8000fe8:	b083      	sub	sp, #12
 8000fea:	af00      	add	r7, sp, #0
 8000fec:	6078      	str	r0, [r7, #4]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	807b      	strh	r3, [r7, #2]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	803b      	strh	r3, [r7, #0]
	/* Set write pointers */
	ssd1306->CurrentX = x;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	887a      	ldrh	r2, [r7, #2]
 8000ffa:	811a      	strh	r2, [r3, #8]
	ssd1306->CurrentY = y;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	883a      	ldrh	r2, [r7, #0]
 8001000:	815a      	strh	r2, [r3, #10]
}
 8001002:	bf00      	nop
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	bc80      	pop	{r7}
 800100a:	4770      	bx	lr

0800100c <SSD1306_Putc>:

char SSD1306_Putc(ssd1306_t* ssd1306, uint8_t ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 800100c:	b580      	push	{r7, lr}
 800100e:	b088      	sub	sp, #32
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	607a      	str	r2, [r7, #4]
 8001016:	461a      	mov	r2, r3
 8001018:	460b      	mov	r3, r1
 800101a:	72fb      	strb	r3, [r7, #11]
 800101c:	4613      	mov	r3, r2
 800101e:	72bb      	strb	r3, [r7, #10]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (ssd1306->CurrentX + Font->FontWidth) ||
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	891b      	ldrh	r3, [r3, #8]
 8001024:	461a      	mov	r2, r3
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	781b      	ldrb	r3, [r3, #0]
 800102a:	4413      	add	r3, r2
	if (
 800102c:	2b83      	cmp	r3, #131	; 0x83
 800102e:	dc07      	bgt.n	8001040 <SSD1306_Putc+0x34>
		SSD1306_HEIGHT <= (ssd1306->CurrentY + Font->FontHeight)
 8001030:	68fb      	ldr	r3, [r7, #12]
 8001032:	895b      	ldrh	r3, [r3, #10]
 8001034:	461a      	mov	r2, r3
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	785b      	ldrb	r3, [r3, #1]
 800103a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (ssd1306->CurrentX + Font->FontWidth) ||
 800103c:	2b3f      	cmp	r3, #63	; 0x3f
 800103e:	dd01      	ble.n	8001044 <SSD1306_Putc+0x38>
	) {
		/* Error */
		return 0;
 8001040:	2300      	movs	r3, #0
 8001042:	e05e      	b.n	8001102 <SSD1306_Putc+0xf6>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]
 8001048:	e04b      	b.n	80010e2 <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	685a      	ldr	r2, [r3, #4]
 800104e:	7afb      	ldrb	r3, [r7, #11]
 8001050:	3b20      	subs	r3, #32
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	7849      	ldrb	r1, [r1, #1]
 8001056:	fb01 f303 	mul.w	r3, r1, r3
 800105a:	4619      	mov	r1, r3
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	440b      	add	r3, r1
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	4413      	add	r3, r2
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	617b      	str	r3, [r7, #20]
		for (j = 0; j < Font->FontWidth; j++) {
 8001068:	2300      	movs	r3, #0
 800106a:	61bb      	str	r3, [r7, #24]
 800106c:	e030      	b.n	80010d0 <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 800106e:	697a      	ldr	r2, [r7, #20]
 8001070:	69bb      	ldr	r3, [r7, #24]
 8001072:	fa02 f303 	lsl.w	r3, r2, r3
 8001076:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800107a:	2b00      	cmp	r3, #0
 800107c:	d010      	beq.n	80010a0 <SSD1306_Putc+0x94>
				SSD1306_DrawPixel(ssd1306, ssd1306->CurrentX + j, (ssd1306->CurrentY + i), (SSD1306_COLOR_t) color);
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	891a      	ldrh	r2, [r3, #8]
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	b29b      	uxth	r3, r3
 8001086:	4413      	add	r3, r2
 8001088:	b299      	uxth	r1, r3
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	895a      	ldrh	r2, [r3, #10]
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	b29b      	uxth	r3, r3
 8001092:	4413      	add	r3, r2
 8001094:	b29a      	uxth	r2, r3
 8001096:	7abb      	ldrb	r3, [r7, #10]
 8001098:	68f8      	ldr	r0, [r7, #12]
 800109a:	f7ff ff34 	bl	8000f06 <SSD1306_DrawPixel>
 800109e:	e014      	b.n	80010ca <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(ssd1306, ssd1306->CurrentX + j, (ssd1306->CurrentY + i), (SSD1306_COLOR_t)!color);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	891a      	ldrh	r2, [r3, #8]
 80010a4:	69bb      	ldr	r3, [r7, #24]
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	4413      	add	r3, r2
 80010aa:	b299      	uxth	r1, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	895a      	ldrh	r2, [r3, #10]
 80010b0:	69fb      	ldr	r3, [r7, #28]
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	4413      	add	r3, r2
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	7abb      	ldrb	r3, [r7, #10]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	bf0c      	ite	eq
 80010be:	2301      	moveq	r3, #1
 80010c0:	2300      	movne	r3, #0
 80010c2:	b2db      	uxtb	r3, r3
 80010c4:	68f8      	ldr	r0, [r7, #12]
 80010c6:	f7ff ff1e 	bl	8000f06 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80010ca:	69bb      	ldr	r3, [r7, #24]
 80010cc:	3301      	adds	r3, #1
 80010ce:	61bb      	str	r3, [r7, #24]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	781b      	ldrb	r3, [r3, #0]
 80010d4:	461a      	mov	r2, r3
 80010d6:	69bb      	ldr	r3, [r7, #24]
 80010d8:	4293      	cmp	r3, r2
 80010da:	d3c8      	bcc.n	800106e <SSD1306_Putc+0x62>
	for (i = 0; i < Font->FontHeight; i++) {
 80010dc:	69fb      	ldr	r3, [r7, #28]
 80010de:	3301      	adds	r3, #1
 80010e0:	61fb      	str	r3, [r7, #28]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	785b      	ldrb	r3, [r3, #1]
 80010e6:	461a      	mov	r2, r3
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d3ad      	bcc.n	800104a <SSD1306_Putc+0x3e>
			}
		}
	}
	
	/* Increase pointer */
	ssd1306->CurrentX += Font->FontWidth;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	891a      	ldrh	r2, [r3, #8]
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	4413      	add	r3, r2
 80010fa:	b29a      	uxth	r2, r3
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	811a      	strh	r2, [r3, #8]
	
	/* Return character written */
	return ch;
 8001100:	7afb      	ldrb	r3, [r7, #11]
}
 8001102:	4618      	mov	r0, r3
 8001104:	3720      	adds	r7, #32
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}
	...

0800110c <double_str>:
 * @param  number: double to be represented
 * @param  decimals: number of decimals to be represented
 * @param  unit: unit of the value, 2 char array (NO, MV, V, MA, A, "uV", "ms", etc.)
 * @retval Char array containing a char for each digit
 */
char* double_str(double number, uint8_t decimals, char* unit){
 800110c:	b5b0      	push	{r4, r5, r7, lr}
 800110e:	b088      	sub	sp, #32
 8001110:	af00      	add	r7, sp, #0
 8001112:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8001116:	603b      	str	r3, [r7, #0]
 8001118:	4613      	mov	r3, r2
 800111a:	71fb      	strb	r3, [r7, #7]
 800111c:	466b      	mov	r3, sp
 800111e:	461d      	mov	r5, r3

	uint8_t negative = ' ';
 8001120:	2320      	movs	r3, #32
 8001122:	77bb      	strb	r3, [r7, #30]
	if (number < 0) {
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	f04f 0300 	mov.w	r3, #0
 800112c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001130:	f7ff fc3c 	bl	80009ac <__aeabi_dcmplt>
 8001134:	4603      	mov	r3, r0
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <double_str+0x3e>
		number = -number;
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	60bb      	str	r3, [r7, #8]
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8001144:	60fb      	str	r3, [r7, #12]
		negative = '-';
 8001146:	232d      	movs	r3, #45	; 0x2d
 8001148:	77bb      	strb	r3, [r7, #30]
	}

	number = round(number*pow(10, decimals));
 800114a:	79fb      	ldrb	r3, [r7, #7]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff f941 	bl	80003d4 <__aeabi_ui2d>
 8001152:	4603      	mov	r3, r0
 8001154:	460c      	mov	r4, r1
 8001156:	461a      	mov	r2, r3
 8001158:	4623      	mov	r3, r4
 800115a:	f04f 0000 	mov.w	r0, #0
 800115e:	4951      	ldr	r1, [pc, #324]	; (80012a4 <double_str+0x198>)
 8001160:	f003 f8e2 	bl	8004328 <pow>
 8001164:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001168:	f7ff f9ae 	bl	80004c8 <__aeabi_dmul>
 800116c:	4603      	mov	r3, r0
 800116e:	460c      	mov	r4, r1
 8001170:	4618      	mov	r0, r3
 8001172:	4621      	mov	r1, r4
 8001174:	f003 f818 	bl	80041a8 <round>
 8001178:	e9c7 0102 	strd	r0, r1, [r7, #8]
	uint8_t size = SSD1306_digits(number);
 800117c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001180:	f7ff fc52 	bl	8000a28 <__aeabi_d2iz>
 8001184:	4603      	mov	r3, r0
 8001186:	4618      	mov	r0, r3
 8001188:	f000 f904 	bl	8001394 <SSD1306_digits>
 800118c:	4603      	mov	r3, r0
 800118e:	777b      	strb	r3, [r7, #29]
	if (size > 6) {
 8001190:	7f7b      	ldrb	r3, [r7, #29]
 8001192:	2b06      	cmp	r3, #6
 8001194:	d901      	bls.n	800119a <double_str+0x8e>
		return "OVERLOAD";
 8001196:	4b44      	ldr	r3, [pc, #272]	; (80012a8 <double_str+0x19c>)
 8001198:	e07e      	b.n	8001298 <double_str+0x18c>
	}
	char data_char[size];
 800119a:	7f78      	ldrb	r0, [r7, #29]
 800119c:	4603      	mov	r3, r0
 800119e:	3b01      	subs	r3, #1
 80011a0:	61bb      	str	r3, [r7, #24]
 80011a2:	b2c1      	uxtb	r1, r0
 80011a4:	f04f 0200 	mov.w	r2, #0
 80011a8:	f04f 0300 	mov.w	r3, #0
 80011ac:	f04f 0400 	mov.w	r4, #0
 80011b0:	00d4      	lsls	r4, r2, #3
 80011b2:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80011b6:	00cb      	lsls	r3, r1, #3
 80011b8:	b2c1      	uxtb	r1, r0
 80011ba:	f04f 0200 	mov.w	r2, #0
 80011be:	f04f 0300 	mov.w	r3, #0
 80011c2:	f04f 0400 	mov.w	r4, #0
 80011c6:	00d4      	lsls	r4, r2, #3
 80011c8:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80011cc:	00cb      	lsls	r3, r1, #3
 80011ce:	4603      	mov	r3, r0
 80011d0:	3307      	adds	r3, #7
 80011d2:	08db      	lsrs	r3, r3, #3
 80011d4:	00db      	lsls	r3, r3, #3
 80011d6:	ebad 0d03 	sub.w	sp, sp, r3
 80011da:	466b      	mov	r3, sp
 80011dc:	3300      	adds	r3, #0
 80011de:	617b      	str	r3, [r7, #20]
	sprintf(data_char,"%d", (int)number);
 80011e0:	697c      	ldr	r4, [r7, #20]
 80011e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011e6:	f7ff fc1f 	bl	8000a28 <__aeabi_d2iz>
 80011ea:	4603      	mov	r3, r0
 80011ec:	461a      	mov	r2, r3
 80011ee:	492f      	ldr	r1, [pc, #188]	; (80012ac <double_str+0x1a0>)
 80011f0:	4620      	mov	r0, r4
 80011f2:	f002 fbf7 	bl	80039e4 <siprintf>

	static char double_str[11];
	for(int8_t i=1; i<11; i++){
 80011f6:	2301      	movs	r3, #1
 80011f8:	77fb      	strb	r3, [r7, #31]
 80011fa:	e03b      	b.n	8001274 <double_str+0x168>
		if (i < (size-decimals+1)){
 80011fc:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8001200:	7f79      	ldrb	r1, [r7, #29]
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	1acb      	subs	r3, r1, r3
 8001206:	3301      	adds	r3, #1
 8001208:	429a      	cmp	r2, r3
 800120a:	da09      	bge.n	8001220 <double_str+0x114>
			double_str[i] = data_char[i-1];
 800120c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001210:	1e5a      	subs	r2, r3, #1
 8001212:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001216:	6979      	ldr	r1, [r7, #20]
 8001218:	5c89      	ldrb	r1, [r1, r2]
 800121a:	4a25      	ldr	r2, [pc, #148]	; (80012b0 <double_str+0x1a4>)
 800121c:	54d1      	strb	r1, [r2, r3]
 800121e:	e023      	b.n	8001268 <double_str+0x15c>
		} else if (i < size+2){
 8001220:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8001224:	7f7b      	ldrb	r3, [r7, #29]
 8001226:	3302      	adds	r3, #2
 8001228:	429a      	cmp	r2, r3
 800122a:	da09      	bge.n	8001240 <double_str+0x134>
			double_str[i] = data_char[i-2];
 800122c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001230:	1e9a      	subs	r2, r3, #2
 8001232:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001236:	6979      	ldr	r1, [r7, #20]
 8001238:	5c89      	ldrb	r1, [r1, r2]
 800123a:	4a1d      	ldr	r2, [pc, #116]	; (80012b0 <double_str+0x1a4>)
 800123c:	54d1      	strb	r1, [r2, r3]
 800123e:	e013      	b.n	8001268 <double_str+0x15c>
		} else if (i < 11-2){
 8001240:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001244:	2b08      	cmp	r3, #8
 8001246:	dc05      	bgt.n	8001254 <double_str+0x148>
			double_str[i] = ' ';
 8001248:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800124c:	4a18      	ldr	r2, [pc, #96]	; (80012b0 <double_str+0x1a4>)
 800124e:	2120      	movs	r1, #32
 8001250:	54d1      	strb	r1, [r2, r3]
 8001252:	e009      	b.n	8001268 <double_str+0x15c>
		} else {
			double_str[i] = unit[i-9];
 8001254:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001258:	3b09      	subs	r3, #9
 800125a:	683a      	ldr	r2, [r7, #0]
 800125c:	441a      	add	r2, r3
 800125e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001262:	7811      	ldrb	r1, [r2, #0]
 8001264:	4a12      	ldr	r2, [pc, #72]	; (80012b0 <double_str+0x1a4>)
 8001266:	54d1      	strb	r1, [r2, r3]
	for(int8_t i=1; i<11; i++){
 8001268:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	3301      	adds	r3, #1
 8001270:	b2db      	uxtb	r3, r3
 8001272:	77fb      	strb	r3, [r7, #31]
 8001274:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001278:	2b0a      	cmp	r3, #10
 800127a:	ddbf      	ble.n	80011fc <double_str+0xf0>
		}
	}
	double_str[0] = negative;
 800127c:	4a0c      	ldr	r2, [pc, #48]	; (80012b0 <double_str+0x1a4>)
 800127e:	7fbb      	ldrb	r3, [r7, #30]
 8001280:	7013      	strb	r3, [r2, #0]
	double_str[size-decimals+1] = '.';
 8001282:	7f7a      	ldrb	r2, [r7, #29]
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	3301      	adds	r3, #1
 800128a:	4a09      	ldr	r2, [pc, #36]	; (80012b0 <double_str+0x1a4>)
 800128c:	212e      	movs	r1, #46	; 0x2e
 800128e:	54d1      	strb	r1, [r2, r3]
	double_str[8] = ' ';
 8001290:	4b07      	ldr	r3, [pc, #28]	; (80012b0 <double_str+0x1a4>)
 8001292:	2220      	movs	r2, #32
 8001294:	721a      	strb	r2, [r3, #8]
	return double_str;
 8001296:	4b06      	ldr	r3, [pc, #24]	; (80012b0 <double_str+0x1a4>)
 8001298:	46ad      	mov	sp, r5
}
 800129a:	4618      	mov	r0, r3
 800129c:	3720      	adds	r7, #32
 800129e:	46bd      	mov	sp, r7
 80012a0:	bdb0      	pop	{r4, r5, r7, pc}
 80012a2:	bf00      	nop
 80012a4:	40240000 	.word	0x40240000
 80012a8:	08005800 	.word	0x08005800
 80012ac:	0800580c 	.word	0x0800580c
 80012b0:	200000a8 	.word	0x200000a8

080012b4 <SSD1306_Putdouble>:
 * @param  data: double to be written
 * @param  decimals: number of decimals to be represented
 * @param  unit: unit of the value, 2 char array (NO, MV, V, MA, A, "uV", "ms", etc.)
 * @param  slot: slot to be used. 1, 2, and 3 are large slots. 4 and 5 are small slots
 */
void SSD1306_Putdouble(ssd1306_t* ssd1306, double data, uint8_t decimals, char* unit, uint8_t slot) {
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b088      	sub	sp, #32
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	60f8      	str	r0, [r7, #12]
 80012bc:	e9c7 2300 	strd	r2, r3, [r7]
	char* float_str = double_str(data, decimals, unit);
 80012c0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80012c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80012ca:	f7ff ff1f 	bl	800110c <double_str>
 80012ce:	61b8      	str	r0, [r7, #24]

	uint16_t x_slot = 1;
 80012d0:	2301      	movs	r3, #1
 80012d2:	83fb      	strh	r3, [r7, #30]
	uint16_t y_slot = 0;
 80012d4:	2300      	movs	r3, #0
 80012d6:	83bb      	strh	r3, [r7, #28]
	FontDef_t font = Font_11x18;
 80012d8:	4a2b      	ldr	r2, [pc, #172]	; (8001388 <SSD1306_Putdouble+0xd4>)
 80012da:	f107 0310 	add.w	r3, r7, #16
 80012de:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012e2:	e883 0003 	stmia.w	r3, {r0, r1}
	switch (slot) {
 80012e6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80012ea:	3b01      	subs	r3, #1
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d82c      	bhi.n	800134a <SSD1306_Putdouble+0x96>
 80012f0:	a201      	add	r2, pc, #4	; (adr r2, 80012f8 <SSD1306_Putdouble+0x44>)
 80012f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012f6:	bf00      	nop
 80012f8:	0800130d 	.word	0x0800130d
 80012fc:	08001313 	.word	0x08001313
 8001300:	08001319 	.word	0x08001319
 8001304:	0800131f 	.word	0x0800131f
 8001308:	08001333 	.word	0x08001333
	case 1:
		y_slot = 0;
 800130c:	2300      	movs	r3, #0
 800130e:	83bb      	strh	r3, [r7, #28]
		break;
 8001310:	e01b      	b.n	800134a <SSD1306_Putdouble+0x96>
	case 2:
		y_slot = 17;
 8001312:	2311      	movs	r3, #17
 8001314:	83bb      	strh	r3, [r7, #28]
		break;
 8001316:	e018      	b.n	800134a <SSD1306_Putdouble+0x96>
	case 3:
		y_slot = 34;
 8001318:	2322      	movs	r3, #34	; 0x22
 800131a:	83bb      	strh	r3, [r7, #28]
		break;
 800131c:	e015      	b.n	800134a <SSD1306_Putdouble+0x96>
	case 4:
		y_slot = 53;
 800131e:	2335      	movs	r3, #53	; 0x35
 8001320:	83bb      	strh	r3, [r7, #28]
		font = Font_7x10;
 8001322:	4a1a      	ldr	r2, [pc, #104]	; (800138c <SSD1306_Putdouble+0xd8>)
 8001324:	f107 0310 	add.w	r3, r7, #16
 8001328:	e892 0003 	ldmia.w	r2, {r0, r1}
 800132c:	e883 0003 	stmia.w	r3, {r0, r1}
		break;
 8001330:	e00b      	b.n	800134a <SSD1306_Putdouble+0x96>
	case 5:
		x_slot = 65;
 8001332:	2341      	movs	r3, #65	; 0x41
 8001334:	83fb      	strh	r3, [r7, #30]
		y_slot = 53;
 8001336:	2335      	movs	r3, #53	; 0x35
 8001338:	83bb      	strh	r3, [r7, #28]
		font = Font_7x10;
 800133a:	4a14      	ldr	r2, [pc, #80]	; (800138c <SSD1306_Putdouble+0xd8>)
 800133c:	f107 0310 	add.w	r3, r7, #16
 8001340:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001344:	e883 0003 	stmia.w	r3, {r0, r1}
		break;
 8001348:	bf00      	nop
	}

	SSD1306_GotoXY (ssd1306, x_slot,y_slot);
 800134a:	8bba      	ldrh	r2, [r7, #28]
 800134c:	8bfb      	ldrh	r3, [r7, #30]
 800134e:	4619      	mov	r1, r3
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f7ff fe48 	bl	8000fe6 <SSD1306_GotoXY>
	SSD1306_Puts (ssd1306, "         ", &font, 1);
 8001356:	f107 0210 	add.w	r2, r7, #16
 800135a:	2301      	movs	r3, #1
 800135c:	490c      	ldr	r1, [pc, #48]	; (8001390 <SSD1306_Putdouble+0xdc>)
 800135e:	68f8      	ldr	r0, [r7, #12]
 8001360:	f000 f846 	bl	80013f0 <SSD1306_Puts>
	SSD1306_GotoXY (ssd1306, x_slot,y_slot);
 8001364:	8bba      	ldrh	r2, [r7, #28]
 8001366:	8bfb      	ldrh	r3, [r7, #30]
 8001368:	4619      	mov	r1, r3
 800136a:	68f8      	ldr	r0, [r7, #12]
 800136c:	f7ff fe3b 	bl	8000fe6 <SSD1306_GotoXY>
	SSD1306_Puts (ssd1306, float_str, &font, 1);
 8001370:	f107 0210 	add.w	r2, r7, #16
 8001374:	2301      	movs	r3, #1
 8001376:	69b9      	ldr	r1, [r7, #24]
 8001378:	68f8      	ldr	r0, [r7, #12]
 800137a:	f000 f839 	bl	80013f0 <SSD1306_Puts>
}
 800137e:	bf00      	nop
 8001380:	3720      	adds	r7, #32
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}
 8001386:	bf00      	nop
 8001388:	20000008 	.word	0x20000008
 800138c:	20000000 	.word	0x20000000
 8001390:	08005810 	.word	0x08005810

08001394 <SSD1306_digits>:
/**
 * @brief  Calculates the number of digits needed to represent an integer
 * @param  int: integer to be processed
 * @retval Number of digits in an integer
 */
uint8_t SSD1306_digits(int integer){
 8001394:	b590      	push	{r4, r7, lr}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
	uint8_t digits;
	if (integer==0){
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d102      	bne.n	80013a8 <SSD1306_digits+0x14>
		digits = 1;
 80013a2:	2301      	movs	r3, #1
 80013a4:	73fb      	strb	r3, [r7, #15]
 80013a6:	e01b      	b.n	80013e0 <SSD1306_digits+0x4c>
	}
	else {
		digits = floor(log10(integer))+1;
 80013a8:	6878      	ldr	r0, [r7, #4]
 80013aa:	f7ff f823 	bl	80003f4 <__aeabi_i2d>
 80013ae:	4603      	mov	r3, r0
 80013b0:	460c      	mov	r4, r1
 80013b2:	4618      	mov	r0, r3
 80013b4:	4621      	mov	r1, r4
 80013b6:	f002 ff3d 	bl	8004234 <log10>
 80013ba:	4603      	mov	r3, r0
 80013bc:	460c      	mov	r4, r1
 80013be:	4618      	mov	r0, r3
 80013c0:	4621      	mov	r1, r4
 80013c2:	f002 fe6d 	bl	80040a0 <floor>
 80013c6:	f04f 0200 	mov.w	r2, #0
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <SSD1306_digits+0x58>)
 80013cc:	f7fe fec6 	bl	800015c <__adddf3>
 80013d0:	4603      	mov	r3, r0
 80013d2:	460c      	mov	r4, r1
 80013d4:	4618      	mov	r0, r3
 80013d6:	4621      	mov	r1, r4
 80013d8:	f7ff fb4e 	bl	8000a78 <__aeabi_d2uiz>
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
	}
	return digits;
 80013e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3714      	adds	r7, #20
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd90      	pop	{r4, r7, pc}
 80013ea:	bf00      	nop
 80013ec:	3ff00000 	.word	0x3ff00000

080013f0 <SSD1306_Puts>:

char SSD1306_Puts(ssd1306_t* ssd1306, char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b084      	sub	sp, #16
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
 80013fc:	70fb      	strb	r3, [r7, #3]
	/* Write characters */
	while (*str) {
 80013fe:	e012      	b.n	8001426 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(ssd1306, *str, Font, color) != *str) {
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	7819      	ldrb	r1, [r3, #0]
 8001404:	78fb      	ldrb	r3, [r7, #3]
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	68f8      	ldr	r0, [r7, #12]
 800140a:	f7ff fdff 	bl	800100c <SSD1306_Putc>
 800140e:	4603      	mov	r3, r0
 8001410:	461a      	mov	r2, r3
 8001412:	68bb      	ldr	r3, [r7, #8]
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	429a      	cmp	r2, r3
 8001418:	d002      	beq.n	8001420 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	e008      	b.n	8001432 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8001420:	68bb      	ldr	r3, [r7, #8]
 8001422:	3301      	adds	r3, #1
 8001424:	60bb      	str	r3, [r7, #8]
	while (*str) {
 8001426:	68bb      	ldr	r3, [r7, #8]
 8001428:	781b      	ldrb	r3, [r3, #0]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1e8      	bne.n	8001400 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	781b      	ldrb	r3, [r3, #0]
}
 8001432:	4618      	mov	r0, r3
 8001434:	3710      	adds	r7, #16
 8001436:	46bd      	mov	sp, r7
 8001438:	bd80      	pop	{r7, pc}

0800143a <ssd1306_I2C_WriteMulti>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_WriteMulti(ssd1306_t* ssd1306, uint8_t reg, uint8_t* data, uint16_t count) {
 800143a:	b5b0      	push	{r4, r5, r7, lr}
 800143c:	b08a      	sub	sp, #40	; 0x28
 800143e:	af02      	add	r7, sp, #8
 8001440:	60f8      	str	r0, [r7, #12]
 8001442:	607a      	str	r2, [r7, #4]
 8001444:	461a      	mov	r2, r3
 8001446:	460b      	mov	r3, r1
 8001448:	72fb      	strb	r3, [r7, #11]
 800144a:	4613      	mov	r3, r2
 800144c:	813b      	strh	r3, [r7, #8]
 800144e:	466b      	mov	r3, sp
 8001450:	461d      	mov	r5, r3
	uint8_t dt[count + 1];
 8001452:	893b      	ldrh	r3, [r7, #8]
 8001454:	1c58      	adds	r0, r3, #1
 8001456:	1e43      	subs	r3, r0, #1
 8001458:	61bb      	str	r3, [r7, #24]
 800145a:	4603      	mov	r3, r0
 800145c:	4619      	mov	r1, r3
 800145e:	f04f 0200 	mov.w	r2, #0
 8001462:	f04f 0300 	mov.w	r3, #0
 8001466:	f04f 0400 	mov.w	r4, #0
 800146a:	00d4      	lsls	r4, r2, #3
 800146c:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001470:	00cb      	lsls	r3, r1, #3
 8001472:	4603      	mov	r3, r0
 8001474:	4619      	mov	r1, r3
 8001476:	f04f 0200 	mov.w	r2, #0
 800147a:	f04f 0300 	mov.w	r3, #0
 800147e:	f04f 0400 	mov.w	r4, #0
 8001482:	00d4      	lsls	r4, r2, #3
 8001484:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001488:	00cb      	lsls	r3, r1, #3
 800148a:	4603      	mov	r3, r0
 800148c:	3307      	adds	r3, #7
 800148e:	08db      	lsrs	r3, r3, #3
 8001490:	00db      	lsls	r3, r3, #3
 8001492:	ebad 0d03 	sub.w	sp, sp, r3
 8001496:	ab02      	add	r3, sp, #8
 8001498:	3300      	adds	r3, #0
 800149a:	617b      	str	r3, [r7, #20]
	dt[0] = reg;
 800149c:	697b      	ldr	r3, [r7, #20]
 800149e:	7afa      	ldrb	r2, [r7, #11]
 80014a0:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 1; i <= count; i++)
 80014a2:	2301      	movs	r3, #1
 80014a4:	77fb      	strb	r3, [r7, #31]
 80014a6:	e00a      	b.n	80014be <ssd1306_I2C_WriteMulti+0x84>
		dt[i] = data[i-1];
 80014a8:	7ffb      	ldrb	r3, [r7, #31]
 80014aa:	3b01      	subs	r3, #1
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	441a      	add	r2, r3
 80014b0:	7ffb      	ldrb	r3, [r7, #31]
 80014b2:	7811      	ldrb	r1, [r2, #0]
 80014b4:	697a      	ldr	r2, [r7, #20]
 80014b6:	54d1      	strb	r1, [r2, r3]
	for(i = 1; i <= count; i++)
 80014b8:	7ffb      	ldrb	r3, [r7, #31]
 80014ba:	3301      	adds	r3, #1
 80014bc:	77fb      	strb	r3, [r7, #31]
 80014be:	7ffb      	ldrb	r3, [r7, #31]
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	893a      	ldrh	r2, [r7, #8]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d2ef      	bcs.n	80014a8 <ssd1306_I2C_WriteMulti+0x6e>
	HAL_I2C_Master_Transmit(ssd1306->hi2c, ssd1306->addr, dt, count, 10);
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	6858      	ldr	r0, [r3, #4]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	b299      	uxth	r1, r3
 80014d2:	697a      	ldr	r2, [r7, #20]
 80014d4:	893c      	ldrh	r4, [r7, #8]
 80014d6:	230a      	movs	r3, #10
 80014d8:	9300      	str	r3, [sp, #0]
 80014da:	4623      	mov	r3, r4
 80014dc:	f000 fed2 	bl	8002284 <HAL_I2C_Master_Transmit>
 80014e0:	46ad      	mov	sp, r5
}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bdb0      	pop	{r4, r5, r7, pc}

080014ea <ssd1306_I2C_Write>:

void ssd1306_I2C_Write(ssd1306_t* ssd1306, uint8_t reg, uint8_t data) {
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b086      	sub	sp, #24
 80014ee:	af02      	add	r7, sp, #8
 80014f0:	6078      	str	r0, [r7, #4]
 80014f2:	460b      	mov	r3, r1
 80014f4:	70fb      	strb	r3, [r7, #3]
 80014f6:	4613      	mov	r3, r2
 80014f8:	70bb      	strb	r3, [r7, #2]
	uint8_t dt[2];
	dt[0] = reg;
 80014fa:	78fb      	ldrb	r3, [r7, #3]
 80014fc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80014fe:	78bb      	ldrb	r3, [r7, #2]
 8001500:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(ssd1306->hi2c, ssd1306->addr, dt, 2, 10);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	6858      	ldr	r0, [r3, #4]
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	781b      	ldrb	r3, [r3, #0]
 800150a:	b299      	uxth	r1, r3
 800150c:	f107 020c 	add.w	r2, r7, #12
 8001510:	230a      	movs	r3, #10
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	2302      	movs	r3, #2
 8001516:	f000 feb5 	bl	8002284 <HAL_I2C_Master_Transmit>
}
 800151a:	bf00      	nop
 800151c:	3710      	adds	r7, #16
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
	...

08001524 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800152a:	4b15      	ldr	r3, [pc, #84]	; (8001580 <HAL_MspInit+0x5c>)
 800152c:	699b      	ldr	r3, [r3, #24]
 800152e:	4a14      	ldr	r2, [pc, #80]	; (8001580 <HAL_MspInit+0x5c>)
 8001530:	f043 0301 	orr.w	r3, r3, #1
 8001534:	6193      	str	r3, [r2, #24]
 8001536:	4b12      	ldr	r3, [pc, #72]	; (8001580 <HAL_MspInit+0x5c>)
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	f003 0301 	and.w	r3, r3, #1
 800153e:	60bb      	str	r3, [r7, #8]
 8001540:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001542:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <HAL_MspInit+0x5c>)
 8001544:	69db      	ldr	r3, [r3, #28]
 8001546:	4a0e      	ldr	r2, [pc, #56]	; (8001580 <HAL_MspInit+0x5c>)
 8001548:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800154c:	61d3      	str	r3, [r2, #28]
 800154e:	4b0c      	ldr	r3, [pc, #48]	; (8001580 <HAL_MspInit+0x5c>)
 8001550:	69db      	ldr	r3, [r3, #28]
 8001552:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001556:	607b      	str	r3, [r7, #4]
 8001558:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800155a:	4b0a      	ldr	r3, [pc, #40]	; (8001584 <HAL_MspInit+0x60>)
 800155c:	685b      	ldr	r3, [r3, #4]
 800155e:	60fb      	str	r3, [r7, #12]
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001566:	60fb      	str	r3, [r7, #12]
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	4a04      	ldr	r2, [pc, #16]	; (8001584 <HAL_MspInit+0x60>)
 8001572:	68fb      	ldr	r3, [r7, #12]
 8001574:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001576:	bf00      	nop
 8001578:	3714      	adds	r7, #20
 800157a:	46bd      	mov	sp, r7
 800157c:	bc80      	pop	{r7}
 800157e:	4770      	bx	lr
 8001580:	40021000 	.word	0x40021000
 8001584:	40010000 	.word	0x40010000

08001588 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b088      	sub	sp, #32
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001590:	f107 0310 	add.w	r3, r7, #16
 8001594:	2200      	movs	r2, #0
 8001596:	601a      	str	r2, [r3, #0]
 8001598:	605a      	str	r2, [r3, #4]
 800159a:	609a      	str	r2, [r3, #8]
 800159c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a15      	ldr	r2, [pc, #84]	; (80015f8 <HAL_I2C_MspInit+0x70>)
 80015a4:	4293      	cmp	r3, r2
 80015a6:	d123      	bne.n	80015f0 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015a8:	4b14      	ldr	r3, [pc, #80]	; (80015fc <HAL_I2C_MspInit+0x74>)
 80015aa:	699b      	ldr	r3, [r3, #24]
 80015ac:	4a13      	ldr	r2, [pc, #76]	; (80015fc <HAL_I2C_MspInit+0x74>)
 80015ae:	f043 0308 	orr.w	r3, r3, #8
 80015b2:	6193      	str	r3, [r2, #24]
 80015b4:	4b11      	ldr	r3, [pc, #68]	; (80015fc <HAL_I2C_MspInit+0x74>)
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	f003 0308 	and.w	r3, r3, #8
 80015bc:	60fb      	str	r3, [r7, #12]
 80015be:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015c0:	23c0      	movs	r3, #192	; 0xc0
 80015c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c4:	2312      	movs	r3, #18
 80015c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015c8:	2303      	movs	r3, #3
 80015ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015cc:	f107 0310 	add.w	r3, r7, #16
 80015d0:	4619      	mov	r1, r3
 80015d2:	480b      	ldr	r0, [pc, #44]	; (8001600 <HAL_I2C_MspInit+0x78>)
 80015d4:	f000 fbd4 	bl	8001d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015d8:	4b08      	ldr	r3, [pc, #32]	; (80015fc <HAL_I2C_MspInit+0x74>)
 80015da:	69db      	ldr	r3, [r3, #28]
 80015dc:	4a07      	ldr	r2, [pc, #28]	; (80015fc <HAL_I2C_MspInit+0x74>)
 80015de:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015e2:	61d3      	str	r3, [r2, #28]
 80015e4:	4b05      	ldr	r3, [pc, #20]	; (80015fc <HAL_I2C_MspInit+0x74>)
 80015e6:	69db      	ldr	r3, [r3, #28]
 80015e8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ec:	60bb      	str	r3, [r7, #8]
 80015ee:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80015f0:	bf00      	nop
 80015f2:	3720      	adds	r7, #32
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	40005400 	.word	0x40005400
 80015fc:	40021000 	.word	0x40021000
 8001600:	40010c00 	.word	0x40010c00

08001604 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001614:	d10b      	bne.n	800162e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001616:	4b08      	ldr	r3, [pc, #32]	; (8001638 <HAL_TIM_Base_MspInit+0x34>)
 8001618:	69db      	ldr	r3, [r3, #28]
 800161a:	4a07      	ldr	r2, [pc, #28]	; (8001638 <HAL_TIM_Base_MspInit+0x34>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	61d3      	str	r3, [r2, #28]
 8001622:	4b05      	ldr	r3, [pc, #20]	; (8001638 <HAL_TIM_Base_MspInit+0x34>)
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800162e:	bf00      	nop
 8001630:	3714      	adds	r7, #20
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr
 8001638:	40021000 	.word	0x40021000

0800163c <HAL_TIM_Base_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800164c:	d105      	bne.n	800165a <HAL_TIM_Base_MspDeInit+0x1e>
  {
  /* USER CODE BEGIN TIM2_MspDeInit 0 */

  /* USER CODE END TIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_TIM2_CLK_DISABLE();
 800164e:	4b05      	ldr	r3, [pc, #20]	; (8001664 <HAL_TIM_Base_MspDeInit+0x28>)
 8001650:	69db      	ldr	r3, [r3, #28]
 8001652:	4a04      	ldr	r2, [pc, #16]	; (8001664 <HAL_TIM_Base_MspDeInit+0x28>)
 8001654:	f023 0301 	bic.w	r3, r3, #1
 8001658:	61d3      	str	r3, [r2, #28]
  /* USER CODE BEGIN TIM2_MspDeInit 1 */

  /* USER CODE END TIM2_MspDeInit 1 */
  }

}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	bc80      	pop	{r7}
 8001662:	4770      	bx	lr
 8001664:	40021000 	.word	0x40021000

08001668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001678:	e7fe      	b.n	8001678 <HardFault_Handler+0x4>

0800167a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800167a:	b480      	push	{r7}
 800167c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800167e:	e7fe      	b.n	800167e <MemManage_Handler+0x4>

08001680 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001684:	e7fe      	b.n	8001684 <BusFault_Handler+0x4>

08001686 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001686:	b480      	push	{r7}
 8001688:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800168a:	e7fe      	b.n	800168a <UsageFault_Handler+0x4>

0800168c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800168c:	b480      	push	{r7}
 800168e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001690:	bf00      	nop
 8001692:	46bd      	mov	sp, r7
 8001694:	bc80      	pop	{r7}
 8001696:	4770      	bx	lr

08001698 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001698:	b480      	push	{r7}
 800169a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800169c:	bf00      	nop
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr

080016a4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016a8:	bf00      	nop
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr

080016b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016b4:	f000 fa64 	bl	8001b80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}

080016bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b084      	sub	sp, #16
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80016c4:	4b11      	ldr	r3, [pc, #68]	; (800170c <_sbrk+0x50>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d102      	bne.n	80016d2 <_sbrk+0x16>
		heap_end = &end;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	; (800170c <_sbrk+0x50>)
 80016ce:	4a10      	ldr	r2, [pc, #64]	; (8001710 <_sbrk+0x54>)
 80016d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <_sbrk+0x50>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80016d8:	4b0c      	ldr	r3, [pc, #48]	; (800170c <_sbrk+0x50>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	4413      	add	r3, r2
 80016e0:	466a      	mov	r2, sp
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d907      	bls.n	80016f6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80016e6:	f002 f88d 	bl	8003804 <__errno>
 80016ea:	4602      	mov	r2, r0
 80016ec:	230c      	movs	r3, #12
 80016ee:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80016f0:	f04f 33ff 	mov.w	r3, #4294967295
 80016f4:	e006      	b.n	8001704 <_sbrk+0x48>
	}

	heap_end += incr;
 80016f6:	4b05      	ldr	r3, [pc, #20]	; (800170c <_sbrk+0x50>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4413      	add	r3, r2
 80016fe:	4a03      	ldr	r2, [pc, #12]	; (800170c <_sbrk+0x50>)
 8001700:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001702:	68fb      	ldr	r3, [r7, #12]
}
 8001704:	4618      	mov	r0, r3
 8001706:	3710      	adds	r7, #16
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	200000b4 	.word	0x200000b4
 8001710:	20000168 	.word	0x20000168

08001714 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001714:	b480      	push	{r7}
 8001716:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001718:	4b15      	ldr	r3, [pc, #84]	; (8001770 <SystemInit+0x5c>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a14      	ldr	r2, [pc, #80]	; (8001770 <SystemInit+0x5c>)
 800171e:	f043 0301 	orr.w	r3, r3, #1
 8001722:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001724:	4b12      	ldr	r3, [pc, #72]	; (8001770 <SystemInit+0x5c>)
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	4911      	ldr	r1, [pc, #68]	; (8001770 <SystemInit+0x5c>)
 800172a:	4b12      	ldr	r3, [pc, #72]	; (8001774 <SystemInit+0x60>)
 800172c:	4013      	ands	r3, r2
 800172e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001730:	4b0f      	ldr	r3, [pc, #60]	; (8001770 <SystemInit+0x5c>)
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a0e      	ldr	r2, [pc, #56]	; (8001770 <SystemInit+0x5c>)
 8001736:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800173a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800173e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001740:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <SystemInit+0x5c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a0a      	ldr	r2, [pc, #40]	; (8001770 <SystemInit+0x5c>)
 8001746:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800174a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800174c:	4b08      	ldr	r3, [pc, #32]	; (8001770 <SystemInit+0x5c>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	4a07      	ldr	r2, [pc, #28]	; (8001770 <SystemInit+0x5c>)
 8001752:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001756:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001758:	4b05      	ldr	r3, [pc, #20]	; (8001770 <SystemInit+0x5c>)
 800175a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800175e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001760:	4b05      	ldr	r3, [pc, #20]	; (8001778 <SystemInit+0x64>)
 8001762:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001766:	609a      	str	r2, [r3, #8]
#endif 
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	40021000 	.word	0x40021000
 8001774:	f8ff0000 	.word	0xf8ff0000
 8001778:	e000ed00 	.word	0xe000ed00

0800177c <main_s>:

/**
  * @brief  The application entry point.
  * @retval none
  */
void main_s(void){
 800177c:	b590      	push	{r4, r7, lr}
 800177e:	b087      	sub	sp, #28
 8001780:	af04      	add	r7, sp, #16
	/* MAIN CODE */
	ssd1306_1 = ssd1306_new(i2c, 0x79);
 8001782:	4b1a      	ldr	r3, [pc, #104]	; (80017ec <main_s+0x70>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2179      	movs	r1, #121	; 0x79
 8001788:	4618      	mov	r0, r3
 800178a:	f7ff fa97 	bl	8000cbc <ssd1306_new>
 800178e:	4602      	mov	r2, r0
 8001790:	4b17      	ldr	r3, [pc, #92]	; (80017f0 <main_s+0x74>)
 8001792:	601a      	str	r2, [r3, #0]
	timing_1 = timing_new(tim);
 8001794:	4b17      	ldr	r3, [pc, #92]	; (80017f4 <main_s+0x78>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f000 f831 	bl	8001800 <timing_new>
 800179e:	4602      	mov	r2, r0
 80017a0:	4b15      	ldr	r3, [pc, #84]	; (80017f8 <main_s+0x7c>)
 80017a2:	601a      	str	r2, [r3, #0]

//	timing_start_ms(timing_1);
	volatile double ex_time;
	timing_start_us(timing_1);
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <main_s+0x7c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f000 f8a1 	bl	80018f0 <timing_start_us>
//	ex_time = timing_get_ms(timing_1);
	ex_time = timing_get_us(timing_1);
 80017ae:	4b12      	ldr	r3, [pc, #72]	; (80017f8 <main_s+0x7c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f000 f8c4 	bl	8001940 <timing_get_us>
 80017b8:	4603      	mov	r3, r0
 80017ba:	460c      	mov	r4, r1
 80017bc:	e9c7 3400 	strd	r3, r4, [r7]
	
	SSD1306_Putdouble(ssd1306_1, ex_time, 1, "ms", 1);
 80017c0:	4b0b      	ldr	r3, [pc, #44]	; (80017f0 <main_s+0x74>)
 80017c2:	6819      	ldr	r1, [r3, #0]
 80017c4:	e9d7 3400 	ldrd	r3, r4, [r7]
 80017c8:	2201      	movs	r2, #1
 80017ca:	9202      	str	r2, [sp, #8]
 80017cc:	4a0b      	ldr	r2, [pc, #44]	; (80017fc <main_s+0x80>)
 80017ce:	9201      	str	r2, [sp, #4]
 80017d0:	2201      	movs	r2, #1
 80017d2:	9200      	str	r2, [sp, #0]
 80017d4:	461a      	mov	r2, r3
 80017d6:	4623      	mov	r3, r4
 80017d8:	4608      	mov	r0, r1
 80017da:	f7ff fd6b 	bl	80012b4 <SSD1306_Putdouble>
	SSD1306_UpdateScreen(ssd1306_1);
 80017de:	4b04      	ldr	r3, [pc, #16]	; (80017f0 <main_s+0x74>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7ff fb46 	bl	8000e74 <SSD1306_UpdateScreen>
	
	while(1){
 80017e8:	e7fe      	b.n	80017e8 <main_s+0x6c>
 80017ea:	bf00      	nop
 80017ec:	20000014 	.word	0x20000014
 80017f0:	20000158 	.word	0x20000158
 80017f4:	20000018 	.word	0x20000018
 80017f8:	20000154 	.word	0x20000154
 80017fc:	0800581c 	.word	0x0800581c

08001800 <timing_new>:
 * @brief  Creates new timing_t variable corresponding to a timing module
 * @param  *hi2c: I2C peripheral from the mcu
 * @param  addr: I2C address used by the module
 * @retval ads_t variable corresponding to the ads module
 */
timing_t* timing_new(TIM_HandleTypeDef *htim){
 8001800:	b580      	push	{r7, lr}
 8001802:	b084      	sub	sp, #16
 8001804:	af00      	add	r7, sp, #0
 8001806:	6078      	str	r0, [r7, #4]
	timing_t* timing = malloc(sizeof(*timing));
 8001808:	2010      	movs	r0, #16
 800180a:	f002 f825 	bl	8003858 <malloc>
 800180e:	4603      	mov	r3, r0
 8001810:	60fb      	str	r3, [r7, #12]
	timing_init(timing, htim);
 8001812:	6879      	ldr	r1, [r7, #4]
 8001814:	68f8      	ldr	r0, [r7, #12]
 8001816:	f000 f807 	bl	8001828 <timing_init>
	return timing;
 800181a:	68fb      	ldr	r3, [r7, #12]
}
 800181c:	4618      	mov	r0, r3
 800181e:	3710      	adds	r7, #16
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	0000      	movs	r0, r0
	...

08001828 <timing_init>:

void timing_init(timing_t *timing, TIM_HandleTypeDef *htim){
 8001828:	b590      	push	{r4, r7, lr}
 800182a:	b083      	sub	sp, #12
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
 8001830:	6039      	str	r1, [r7, #0]
	__HAL_TIM_SET_AUTORELOAD(htim, 65535);
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800183a:	62da      	str	r2, [r3, #44]	; 0x2c
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001842:	60da      	str	r2, [r3, #12]
	timing->htim = htim;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	601a      	str	r2, [r3, #0]
	timing->f_clk = HAL_RCC_GetSysClockFreq();
 800184a:	f001 fca1 	bl	8003190 <HAL_RCC_GetSysClockFreq>
 800184e:	4602      	mov	r2, r0
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	605a      	str	r2, [r3, #4]
	timing->PS_us = round((double)timing->f_clk/(65535*1000));
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	685b      	ldr	r3, [r3, #4]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fdbb 	bl	80003d4 <__aeabi_ui2d>
 800185e:	a320      	add	r3, pc, #128	; (adr r3, 80018e0 <timing_init+0xb8>)
 8001860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001864:	f7fe ff5a 	bl	800071c <__aeabi_ddiv>
 8001868:	4603      	mov	r3, r0
 800186a:	460c      	mov	r4, r1
 800186c:	4618      	mov	r0, r3
 800186e:	4621      	mov	r1, r4
 8001870:	f002 fc9a 	bl	80041a8 <round>
 8001874:	4603      	mov	r3, r0
 8001876:	460c      	mov	r4, r1
 8001878:	4618      	mov	r0, r3
 800187a:	4621      	mov	r1, r4
 800187c:	f7ff f8fc 	bl	8000a78 <__aeabi_d2uiz>
 8001880:	4603      	mov	r3, r0
 8001882:	b29a      	uxth	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	811a      	strh	r2, [r3, #8]
	if (timing->PS_us < 1) {
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	891b      	ldrh	r3, [r3, #8]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d102      	bne.n	8001896 <timing_init+0x6e>
		timing->PS_us = 0;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2200      	movs	r2, #0
 8001894:	811a      	strh	r2, [r3, #8]
	}
	timing->PS_ms = round((double)timing->f_clk/(65535));
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fd9a 	bl	80003d4 <__aeabi_ui2d>
 80018a0:	a311      	add	r3, pc, #68	; (adr r3, 80018e8 <timing_init+0xc0>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	f7fe ff39 	bl	800071c <__aeabi_ddiv>
 80018aa:	4603      	mov	r3, r0
 80018ac:	460c      	mov	r4, r1
 80018ae:	4618      	mov	r0, r3
 80018b0:	4621      	mov	r1, r4
 80018b2:	f002 fc79 	bl	80041a8 <round>
 80018b6:	4603      	mov	r3, r0
 80018b8:	460c      	mov	r4, r1
 80018ba:	4618      	mov	r0, r3
 80018bc:	4621      	mov	r1, r4
 80018be:	f7ff f8db 	bl	8000a78 <__aeabi_d2uiz>
 80018c2:	4603      	mov	r3, r0
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	815a      	strh	r2, [r3, #10]
	if (timing->PS_ms < 0) {
		timing->PS_ms = 0;
	}
	timing->PS_s = 0xFFFF;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018d0:	819a      	strh	r2, [r3, #12]
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd90      	pop	{r4, r7, pc}
 80018da:	bf00      	nop
 80018dc:	f3af 8000 	nop.w
 80018e0:	c0000000 	.word	0xc0000000
 80018e4:	418f3fe0 	.word	0x418f3fe0
 80018e8:	00000000 	.word	0x00000000
 80018ec:	40efffe0 	.word	0x40efffe0

080018f0 <timing_start_us>:

volatile void timing_start_us(timing_t *timing){
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Init(timing->htim);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	4618      	mov	r0, r3
 80018fe:	f001 fce5 	bl	80032cc <HAL_TIM_Base_Init>
	__HAL_TIM_SET_PRESCALER(timing->htim, timing->PS_us-1);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	891b      	ldrh	r3, [r3, #8]
 8001906:	1e5a      	subs	r2, r3, #1
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_COUNTER(timing->htim, 0);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	2200      	movs	r2, #0
 8001918:	625a      	str	r2, [r3, #36]	; 0x24
	while (timing->htim->State != HAL_TIM_STATE_READY){
 800191a:	bf00      	nop
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001924:	b2db      	uxtb	r3, r3
 8001926:	2b01      	cmp	r3, #1
 8001928:	d1f8      	bne.n	800191c <timing_start_us+0x2c>
	}

	HAL_TIM_Base_Start(timing->htim);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f001 fd27 	bl	8003382 <HAL_TIM_Base_Start>
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	0000      	movs	r0, r0
	...

08001940 <timing_get_us>:

volatile double timing_get_us(timing_t *timing){
 8001940:	b5b0      	push	{r4, r5, r7, lr}
 8001942:	b086      	sub	sp, #24
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Stop(timing->htim);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	4618      	mov	r0, r3
 800194e:	f001 fd3b 	bl	80033c8 <HAL_TIM_Base_Stop>

	double count = __HAL_TIM_GET_COUNTER(timing->htim);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195a:	4618      	mov	r0, r3
 800195c:	f7fe fd3a 	bl	80003d4 <__aeabi_ui2d>
 8001960:	4603      	mov	r3, r0
 8001962:	460c      	mov	r4, r1
 8001964:	e9c7 3404 	strd	r3, r4, [r7, #16]
	count = count*1000000*timing->PS_us/(double)timing->f_clk;
 8001968:	a31f      	add	r3, pc, #124	; (adr r3, 80019e8 <timing_get_us+0xa8>)
 800196a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001972:	f7fe fda9 	bl	80004c8 <__aeabi_dmul>
 8001976:	4603      	mov	r3, r0
 8001978:	460c      	mov	r4, r1
 800197a:	4625      	mov	r5, r4
 800197c:	461c      	mov	r4, r3
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	891b      	ldrh	r3, [r3, #8]
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fd36 	bl	80003f4 <__aeabi_i2d>
 8001988:	4602      	mov	r2, r0
 800198a:	460b      	mov	r3, r1
 800198c:	4620      	mov	r0, r4
 800198e:	4629      	mov	r1, r5
 8001990:	f7fe fd9a 	bl	80004c8 <__aeabi_dmul>
 8001994:	4603      	mov	r3, r0
 8001996:	460c      	mov	r4, r1
 8001998:	4625      	mov	r5, r4
 800199a:	461c      	mov	r4, r3
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	685b      	ldr	r3, [r3, #4]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7fe fd17 	bl	80003d4 <__aeabi_ui2d>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4620      	mov	r0, r4
 80019ac:	4629      	mov	r1, r5
 80019ae:	f7fe feb5 	bl	800071c <__aeabi_ddiv>
 80019b2:	4603      	mov	r3, r0
 80019b4:	460c      	mov	r4, r1
 80019b6:	e9c7 3404 	strd	r3, r4, [r7, #16]
	HAL_TIM_Base_DeInit(timing->htim);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4618      	mov	r0, r3
 80019c0:	f001 fcaf 	bl	8003322 <HAL_TIM_Base_DeInit>

	double timer_d = timing_self_timer(timing);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 f813 	bl	80019f0 <timing_self_timer>
 80019ca:	e9c7 0102 	strd	r0, r1, [r7, #8]
	return count-timer_d;
 80019ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019d2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80019d6:	f7fe fbbf 	bl	8000158 <__aeabi_dsub>
 80019da:	4603      	mov	r3, r0
 80019dc:	460c      	mov	r4, r1
}
 80019de:	4618      	mov	r0, r3
 80019e0:	4621      	mov	r1, r4
 80019e2:	3718      	adds	r7, #24
 80019e4:	46bd      	mov	sp, r7
 80019e6:	bdb0      	pop	{r4, r5, r7, pc}
 80019e8:	00000000 	.word	0x00000000
 80019ec:	412e8480 	.word	0x412e8480

080019f0 <timing_self_timer>:

volatile double timing_self_timer(timing_t *timing){
 80019f0:	b5b0      	push	{r4, r5, r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	HAL_TIM_Base_Init(timing->htim);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f001 fc65 	bl	80032cc <HAL_TIM_Base_Init>
	__HAL_TIM_SET_PRESCALER(timing->htim, 0);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	629a      	str	r2, [r3, #40]	; 0x28
	__HAL_TIM_SET_COUNTER(timing->htim, 0);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	2200      	movs	r2, #0
 8001a14:	625a      	str	r2, [r3, #36]	; 0x24
	while (timing->htim->State != HAL_TIM_STATE_READY){
 8001a16:	bf00      	nop
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b01      	cmp	r3, #1
 8001a24:	d1f8      	bne.n	8001a18 <timing_self_timer+0x28>
	}

	HAL_TIM_Base_Start(timing->htim);
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f001 fca9 	bl	8003382 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Stop(timing->htim);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4618      	mov	r0, r3
 8001a36:	f001 fcc7 	bl	80033c8 <HAL_TIM_Base_Stop>
	double count = __HAL_TIM_GET_COUNTER(timing->htim);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7fe fcc6 	bl	80003d4 <__aeabi_ui2d>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	460c      	mov	r4, r1
 8001a4c:	e9c7 3402 	strd	r3, r4, [r7, #8]
	count = count*1000000/(double)timing->f_clk;
 8001a50:	a313      	add	r3, pc, #76	; (adr r3, 8001aa0 <timing_self_timer+0xb0>)
 8001a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001a5a:	f7fe fd35 	bl	80004c8 <__aeabi_dmul>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	460c      	mov	r4, r1
 8001a62:	4625      	mov	r5, r4
 8001a64:	461c      	mov	r4, r3
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7fe fcb2 	bl	80003d4 <__aeabi_ui2d>
 8001a70:	4602      	mov	r2, r0
 8001a72:	460b      	mov	r3, r1
 8001a74:	4620      	mov	r0, r4
 8001a76:	4629      	mov	r1, r5
 8001a78:	f7fe fe50 	bl	800071c <__aeabi_ddiv>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	460c      	mov	r4, r1
 8001a80:	e9c7 3402 	strd	r3, r4, [r7, #8]
	HAL_TIM_Base_DeInit(timing->htim);
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f001 fc4a 	bl	8003322 <HAL_TIM_Base_DeInit>
	return count;
 8001a8e:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
}
 8001a92:	4618      	mov	r0, r3
 8001a94:	4621      	mov	r1, r4
 8001a96:	3710      	adds	r7, #16
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bdb0      	pop	{r4, r5, r7, pc}
 8001a9c:	f3af 8000 	nop.w
 8001aa0:	00000000 	.word	0x00000000
 8001aa4:	412e8480 	.word	0x412e8480

08001aa8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001aa8:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001aaa:	e003      	b.n	8001ab4 <LoopCopyDataInit>

08001aac <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001aac:	4b0b      	ldr	r3, [pc, #44]	; (8001adc <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001aae:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001ab0:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001ab2:	3104      	adds	r1, #4

08001ab4 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001ab4:	480a      	ldr	r0, [pc, #40]	; (8001ae0 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001ab6:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001ab8:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001aba:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001abc:	d3f6      	bcc.n	8001aac <CopyDataInit>
  ldr r2, =_sbss
 8001abe:	4a0a      	ldr	r2, [pc, #40]	; (8001ae8 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001ac0:	e002      	b.n	8001ac8 <LoopFillZerobss>

08001ac2 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001ac2:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001ac4:	f842 3b04 	str.w	r3, [r2], #4

08001ac8 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001ac8:	4b08      	ldr	r3, [pc, #32]	; (8001aec <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001aca:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001acc:	d3f9      	bcc.n	8001ac2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ace:	f7ff fe21 	bl	8001714 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ad2:	f001 fe9d 	bl	8003810 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001ad6:	f7fe ffef 	bl	8000ab8 <main>
  bx lr
 8001ada:	4770      	bx	lr
  ldr r3, =_sidata
 8001adc:	08006da0 	.word	0x08006da0
  ldr r0, =_sdata
 8001ae0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001ae4:	2000008c 	.word	0x2000008c
  ldr r2, =_sbss
 8001ae8:	2000008c 	.word	0x2000008c
  ldr r3, = _ebss
 8001aec:	20000164 	.word	0x20000164

08001af0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001af0:	e7fe      	b.n	8001af0 <ADC1_2_IRQHandler>
	...

08001af4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001af8:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <HAL_Init+0x28>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <HAL_Init+0x28>)
 8001afe:	f043 0310 	orr.w	r3, r3, #16
 8001b02:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b04:	2003      	movs	r0, #3
 8001b06:	f000 f907 	bl	8001d18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b0a:	2000      	movs	r0, #0
 8001b0c:	f000 f808 	bl	8001b20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b10:	f7ff fd08 	bl	8001524 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b14:	2300      	movs	r3, #0
}
 8001b16:	4618      	mov	r0, r3
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40022000 	.word	0x40022000

08001b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b28:	4b12      	ldr	r3, [pc, #72]	; (8001b74 <HAL_InitTick+0x54>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4b12      	ldr	r3, [pc, #72]	; (8001b78 <HAL_InitTick+0x58>)
 8001b2e:	781b      	ldrb	r3, [r3, #0]
 8001b30:	4619      	mov	r1, r3
 8001b32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 f911 	bl	8001d66 <HAL_SYSTICK_Config>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b4a:	2301      	movs	r3, #1
 8001b4c:	e00e      	b.n	8001b6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b0f      	cmp	r3, #15
 8001b52:	d80a      	bhi.n	8001b6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b54:	2200      	movs	r2, #0
 8001b56:	6879      	ldr	r1, [r7, #4]
 8001b58:	f04f 30ff 	mov.w	r0, #4294967295
 8001b5c:	f000 f8e7 	bl	8001d2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b60:	4a06      	ldr	r2, [pc, #24]	; (8001b7c <HAL_InitTick+0x5c>)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b66:	2300      	movs	r3, #0
 8001b68:	e000      	b.n	8001b6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001b6a:	2301      	movs	r3, #1
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	3708      	adds	r7, #8
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20000010 	.word	0x20000010
 8001b78:	20000020 	.word	0x20000020
 8001b7c:	2000001c 	.word	0x2000001c

08001b80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b84:	4b05      	ldr	r3, [pc, #20]	; (8001b9c <HAL_IncTick+0x1c>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4b05      	ldr	r3, [pc, #20]	; (8001ba0 <HAL_IncTick+0x20>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4413      	add	r3, r2
 8001b90:	4a03      	ldr	r2, [pc, #12]	; (8001ba0 <HAL_IncTick+0x20>)
 8001b92:	6013      	str	r3, [r2, #0]
}
 8001b94:	bf00      	nop
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bc80      	pop	{r7}
 8001b9a:	4770      	bx	lr
 8001b9c:	20000020 	.word	0x20000020
 8001ba0:	2000015c 	.word	0x2000015c

08001ba4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ba8:	4b02      	ldr	r3, [pc, #8]	; (8001bb4 <HAL_GetTick+0x10>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr
 8001bb4:	2000015c 	.word	0x2000015c

08001bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	b085      	sub	sp, #20
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f003 0307 	and.w	r3, r3, #7
 8001bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bc8:	4b0c      	ldr	r3, [pc, #48]	; (8001bfc <__NVIC_SetPriorityGrouping+0x44>)
 8001bca:	68db      	ldr	r3, [r3, #12]
 8001bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bce:	68ba      	ldr	r2, [r7, #8]
 8001bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001bd4:	4013      	ands	r3, r2
 8001bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bdc:	68bb      	ldr	r3, [r7, #8]
 8001bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bea:	4a04      	ldr	r2, [pc, #16]	; (8001bfc <__NVIC_SetPriorityGrouping+0x44>)
 8001bec:	68bb      	ldr	r3, [r7, #8]
 8001bee:	60d3      	str	r3, [r2, #12]
}
 8001bf0:	bf00      	nop
 8001bf2:	3714      	adds	r7, #20
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bc80      	pop	{r7}
 8001bf8:	4770      	bx	lr
 8001bfa:	bf00      	nop
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c04:	4b04      	ldr	r3, [pc, #16]	; (8001c18 <__NVIC_GetPriorityGrouping+0x18>)
 8001c06:	68db      	ldr	r3, [r3, #12]
 8001c08:	0a1b      	lsrs	r3, r3, #8
 8001c0a:	f003 0307 	and.w	r3, r3, #7
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b083      	sub	sp, #12
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	4603      	mov	r3, r0
 8001c24:	6039      	str	r1, [r7, #0]
 8001c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	db0a      	blt.n	8001c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	b2da      	uxtb	r2, r3
 8001c34:	490c      	ldr	r1, [pc, #48]	; (8001c68 <__NVIC_SetPriority+0x4c>)
 8001c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c3a:	0112      	lsls	r2, r2, #4
 8001c3c:	b2d2      	uxtb	r2, r2
 8001c3e:	440b      	add	r3, r1
 8001c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c44:	e00a      	b.n	8001c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	b2da      	uxtb	r2, r3
 8001c4a:	4908      	ldr	r1, [pc, #32]	; (8001c6c <__NVIC_SetPriority+0x50>)
 8001c4c:	79fb      	ldrb	r3, [r7, #7]
 8001c4e:	f003 030f 	and.w	r3, r3, #15
 8001c52:	3b04      	subs	r3, #4
 8001c54:	0112      	lsls	r2, r2, #4
 8001c56:	b2d2      	uxtb	r2, r2
 8001c58:	440b      	add	r3, r1
 8001c5a:	761a      	strb	r2, [r3, #24]
}
 8001c5c:	bf00      	nop
 8001c5e:	370c      	adds	r7, #12
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bc80      	pop	{r7}
 8001c64:	4770      	bx	lr
 8001c66:	bf00      	nop
 8001c68:	e000e100 	.word	0xe000e100
 8001c6c:	e000ed00 	.word	0xe000ed00

08001c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c70:	b480      	push	{r7}
 8001c72:	b089      	sub	sp, #36	; 0x24
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	60f8      	str	r0, [r7, #12]
 8001c78:	60b9      	str	r1, [r7, #8]
 8001c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f1c3 0307 	rsb	r3, r3, #7
 8001c8a:	2b04      	cmp	r3, #4
 8001c8c:	bf28      	it	cs
 8001c8e:	2304      	movcs	r3, #4
 8001c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c92:	69fb      	ldr	r3, [r7, #28]
 8001c94:	3304      	adds	r3, #4
 8001c96:	2b06      	cmp	r3, #6
 8001c98:	d902      	bls.n	8001ca0 <NVIC_EncodePriority+0x30>
 8001c9a:	69fb      	ldr	r3, [r7, #28]
 8001c9c:	3b03      	subs	r3, #3
 8001c9e:	e000      	b.n	8001ca2 <NVIC_EncodePriority+0x32>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8001ca8:	69bb      	ldr	r3, [r7, #24]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	43da      	mvns	r2, r3
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	401a      	ands	r2, r3
 8001cb4:	697b      	ldr	r3, [r7, #20]
 8001cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8001cbc:	697b      	ldr	r3, [r7, #20]
 8001cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc2:	43d9      	mvns	r1, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cc8:	4313      	orrs	r3, r2
         );
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3724      	adds	r7, #36	; 0x24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bc80      	pop	{r7}
 8001cd2:	4770      	bx	lr

08001cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	3b01      	subs	r3, #1
 8001ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001ce4:	d301      	bcc.n	8001cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e00f      	b.n	8001d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cea:	4a0a      	ldr	r2, [pc, #40]	; (8001d14 <SysTick_Config+0x40>)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	3b01      	subs	r3, #1
 8001cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cf2:	210f      	movs	r1, #15
 8001cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8001cf8:	f7ff ff90 	bl	8001c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001cfc:	4b05      	ldr	r3, [pc, #20]	; (8001d14 <SysTick_Config+0x40>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d02:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <SysTick_Config+0x40>)
 8001d04:	2207      	movs	r2, #7
 8001d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d08:	2300      	movs	r3, #0
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	e000e010 	.word	0xe000e010

08001d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b082      	sub	sp, #8
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f7ff ff49 	bl	8001bb8 <__NVIC_SetPriorityGrouping>
}
 8001d26:	bf00      	nop
 8001d28:	3708      	adds	r7, #8
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}

08001d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d2e:	b580      	push	{r7, lr}
 8001d30:	b086      	sub	sp, #24
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	4603      	mov	r3, r0
 8001d36:	60b9      	str	r1, [r7, #8]
 8001d38:	607a      	str	r2, [r7, #4]
 8001d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d40:	f7ff ff5e 	bl	8001c00 <__NVIC_GetPriorityGrouping>
 8001d44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	68b9      	ldr	r1, [r7, #8]
 8001d4a:	6978      	ldr	r0, [r7, #20]
 8001d4c:	f7ff ff90 	bl	8001c70 <NVIC_EncodePriority>
 8001d50:	4602      	mov	r2, r0
 8001d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d56:	4611      	mov	r1, r2
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f7ff ff5f 	bl	8001c1c <__NVIC_SetPriority>
}
 8001d5e:	bf00      	nop
 8001d60:	3718      	adds	r7, #24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}

08001d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d66:	b580      	push	{r7, lr}
 8001d68:	b082      	sub	sp, #8
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f7ff ffb0 	bl	8001cd4 <SysTick_Config>
 8001d74:	4603      	mov	r3, r0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3708      	adds	r7, #8
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
	...

08001d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b08b      	sub	sp, #44	; 0x2c
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d92:	e127      	b.n	8001fe4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d94:	2201      	movs	r2, #1
 8001d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d98:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	69fa      	ldr	r2, [r7, #28]
 8001da4:	4013      	ands	r3, r2
 8001da6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	429a      	cmp	r2, r3
 8001dae:	f040 8116 	bne.w	8001fde <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	2b12      	cmp	r3, #18
 8001db8:	d034      	beq.n	8001e24 <HAL_GPIO_Init+0xa4>
 8001dba:	2b12      	cmp	r3, #18
 8001dbc:	d80d      	bhi.n	8001dda <HAL_GPIO_Init+0x5a>
 8001dbe:	2b02      	cmp	r3, #2
 8001dc0:	d02b      	beq.n	8001e1a <HAL_GPIO_Init+0x9a>
 8001dc2:	2b02      	cmp	r3, #2
 8001dc4:	d804      	bhi.n	8001dd0 <HAL_GPIO_Init+0x50>
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d031      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
 8001dca:	2b01      	cmp	r3, #1
 8001dcc:	d01c      	beq.n	8001e08 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dce:	e048      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d043      	beq.n	8001e5c <HAL_GPIO_Init+0xdc>
 8001dd4:	2b11      	cmp	r3, #17
 8001dd6:	d01b      	beq.n	8001e10 <HAL_GPIO_Init+0x90>
          break;
 8001dd8:	e043      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001dda:	4a89      	ldr	r2, [pc, #548]	; (8002000 <HAL_GPIO_Init+0x280>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d026      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
 8001de0:	4a87      	ldr	r2, [pc, #540]	; (8002000 <HAL_GPIO_Init+0x280>)
 8001de2:	4293      	cmp	r3, r2
 8001de4:	d806      	bhi.n	8001df4 <HAL_GPIO_Init+0x74>
 8001de6:	4a87      	ldr	r2, [pc, #540]	; (8002004 <HAL_GPIO_Init+0x284>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d020      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
 8001dec:	4a86      	ldr	r2, [pc, #536]	; (8002008 <HAL_GPIO_Init+0x288>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d01d      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
          break;
 8001df2:	e036      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001df4:	4a85      	ldr	r2, [pc, #532]	; (800200c <HAL_GPIO_Init+0x28c>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d019      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
 8001dfa:	4a85      	ldr	r2, [pc, #532]	; (8002010 <HAL_GPIO_Init+0x290>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d016      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
 8001e00:	4a84      	ldr	r2, [pc, #528]	; (8002014 <HAL_GPIO_Init+0x294>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d013      	beq.n	8001e2e <HAL_GPIO_Init+0xae>
          break;
 8001e06:	e02c      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	68db      	ldr	r3, [r3, #12]
 8001e0c:	623b      	str	r3, [r7, #32]
          break;
 8001e0e:	e028      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	68db      	ldr	r3, [r3, #12]
 8001e14:	3304      	adds	r3, #4
 8001e16:	623b      	str	r3, [r7, #32]
          break;
 8001e18:	e023      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	68db      	ldr	r3, [r3, #12]
 8001e1e:	3308      	adds	r3, #8
 8001e20:	623b      	str	r3, [r7, #32]
          break;
 8001e22:	e01e      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	330c      	adds	r3, #12
 8001e2a:	623b      	str	r3, [r7, #32]
          break;
 8001e2c:	e019      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	689b      	ldr	r3, [r3, #8]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d102      	bne.n	8001e3c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001e36:	2304      	movs	r3, #4
 8001e38:	623b      	str	r3, [r7, #32]
          break;
 8001e3a:	e012      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	689b      	ldr	r3, [r3, #8]
 8001e40:	2b01      	cmp	r3, #1
 8001e42:	d105      	bne.n	8001e50 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e44:	2308      	movs	r3, #8
 8001e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	69fa      	ldr	r2, [r7, #28]
 8001e4c:	611a      	str	r2, [r3, #16]
          break;
 8001e4e:	e008      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e50:	2308      	movs	r3, #8
 8001e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	69fa      	ldr	r2, [r7, #28]
 8001e58:	615a      	str	r2, [r3, #20]
          break;
 8001e5a:	e002      	b.n	8001e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	623b      	str	r3, [r7, #32]
          break;
 8001e60:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e62:	69bb      	ldr	r3, [r7, #24]
 8001e64:	2bff      	cmp	r3, #255	; 0xff
 8001e66:	d801      	bhi.n	8001e6c <HAL_GPIO_Init+0xec>
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	e001      	b.n	8001e70 <HAL_GPIO_Init+0xf0>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3304      	adds	r3, #4
 8001e70:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e72:	69bb      	ldr	r3, [r7, #24]
 8001e74:	2bff      	cmp	r3, #255	; 0xff
 8001e76:	d802      	bhi.n	8001e7e <HAL_GPIO_Init+0xfe>
 8001e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	e002      	b.n	8001e84 <HAL_GPIO_Init+0x104>
 8001e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e80:	3b08      	subs	r3, #8
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	210f      	movs	r1, #15
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	401a      	ands	r2, r3
 8001e96:	6a39      	ldr	r1, [r7, #32]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	697b      	ldr	r3, [r7, #20]
 8001ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ea4:	683b      	ldr	r3, [r7, #0]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	f000 8096 	beq.w	8001fde <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001eb2:	4b59      	ldr	r3, [pc, #356]	; (8002018 <HAL_GPIO_Init+0x298>)
 8001eb4:	699b      	ldr	r3, [r3, #24]
 8001eb6:	4a58      	ldr	r2, [pc, #352]	; (8002018 <HAL_GPIO_Init+0x298>)
 8001eb8:	f043 0301 	orr.w	r3, r3, #1
 8001ebc:	6193      	str	r3, [r2, #24]
 8001ebe:	4b56      	ldr	r3, [pc, #344]	; (8002018 <HAL_GPIO_Init+0x298>)
 8001ec0:	699b      	ldr	r3, [r3, #24]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001eca:	4a54      	ldr	r2, [pc, #336]	; (800201c <HAL_GPIO_Init+0x29c>)
 8001ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ece:	089b      	lsrs	r3, r3, #2
 8001ed0:	3302      	adds	r3, #2
 8001ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eda:	f003 0303 	and.w	r3, r3, #3
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	220f      	movs	r2, #15
 8001ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ee6:	43db      	mvns	r3, r3
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	4013      	ands	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	4a4b      	ldr	r2, [pc, #300]	; (8002020 <HAL_GPIO_Init+0x2a0>)
 8001ef2:	4293      	cmp	r3, r2
 8001ef4:	d013      	beq.n	8001f1e <HAL_GPIO_Init+0x19e>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	4a4a      	ldr	r2, [pc, #296]	; (8002024 <HAL_GPIO_Init+0x2a4>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d00d      	beq.n	8001f1a <HAL_GPIO_Init+0x19a>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	4a49      	ldr	r2, [pc, #292]	; (8002028 <HAL_GPIO_Init+0x2a8>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d007      	beq.n	8001f16 <HAL_GPIO_Init+0x196>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a48      	ldr	r2, [pc, #288]	; (800202c <HAL_GPIO_Init+0x2ac>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d101      	bne.n	8001f12 <HAL_GPIO_Init+0x192>
 8001f0e:	2303      	movs	r3, #3
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x1a0>
 8001f12:	2304      	movs	r3, #4
 8001f14:	e004      	b.n	8001f20 <HAL_GPIO_Init+0x1a0>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e002      	b.n	8001f20 <HAL_GPIO_Init+0x1a0>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_GPIO_Init+0x1a0>
 8001f1e:	2300      	movs	r3, #0
 8001f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f22:	f002 0203 	and.w	r2, r2, #3
 8001f26:	0092      	lsls	r2, r2, #2
 8001f28:	4093      	lsls	r3, r2
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001f30:	493a      	ldr	r1, [pc, #232]	; (800201c <HAL_GPIO_Init+0x29c>)
 8001f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f34:	089b      	lsrs	r3, r3, #2
 8001f36:	3302      	adds	r3, #2
 8001f38:	68fa      	ldr	r2, [r7, #12]
 8001f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f3e:	683b      	ldr	r3, [r7, #0]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d006      	beq.n	8001f58 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f4a:	4b39      	ldr	r3, [pc, #228]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	4938      	ldr	r1, [pc, #224]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	4313      	orrs	r3, r2
 8001f54:	600b      	str	r3, [r1, #0]
 8001f56:	e006      	b.n	8001f66 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f58:	4b35      	ldr	r3, [pc, #212]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f5a:	681a      	ldr	r2, [r3, #0]
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	43db      	mvns	r3, r3
 8001f60:	4933      	ldr	r1, [pc, #204]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	685b      	ldr	r3, [r3, #4]
 8001f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d006      	beq.n	8001f80 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f72:	4b2f      	ldr	r3, [pc, #188]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	492e      	ldr	r1, [pc, #184]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	4313      	orrs	r3, r2
 8001f7c:	604b      	str	r3, [r1, #4]
 8001f7e:	e006      	b.n	8001f8e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f80:	4b2b      	ldr	r3, [pc, #172]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f82:	685a      	ldr	r2, [r3, #4]
 8001f84:	69bb      	ldr	r3, [r7, #24]
 8001f86:	43db      	mvns	r3, r3
 8001f88:	4929      	ldr	r1, [pc, #164]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d006      	beq.n	8001fa8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f9a:	4b25      	ldr	r3, [pc, #148]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001f9c:	689a      	ldr	r2, [r3, #8]
 8001f9e:	4924      	ldr	r1, [pc, #144]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001fa0:	69bb      	ldr	r3, [r7, #24]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	608b      	str	r3, [r1, #8]
 8001fa6:	e006      	b.n	8001fb6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001fa8:	4b21      	ldr	r3, [pc, #132]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001faa:	689a      	ldr	r2, [r3, #8]
 8001fac:	69bb      	ldr	r3, [r7, #24]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	491f      	ldr	r1, [pc, #124]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d006      	beq.n	8001fd0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001fc2:	4b1b      	ldr	r3, [pc, #108]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001fc4:	68da      	ldr	r2, [r3, #12]
 8001fc6:	491a      	ldr	r1, [pc, #104]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	60cb      	str	r3, [r1, #12]
 8001fce:	e006      	b.n	8001fde <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fd0:	4b17      	ldr	r3, [pc, #92]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001fd2:	68da      	ldr	r2, [r3, #12]
 8001fd4:	69bb      	ldr	r3, [r7, #24]
 8001fd6:	43db      	mvns	r3, r3
 8001fd8:	4915      	ldr	r1, [pc, #84]	; (8002030 <HAL_GPIO_Init+0x2b0>)
 8001fda:	4013      	ands	r3, r2
 8001fdc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fea:	fa22 f303 	lsr.w	r3, r2, r3
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	f47f aed0 	bne.w	8001d94 <HAL_GPIO_Init+0x14>
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	372c      	adds	r7, #44	; 0x2c
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	10210000 	.word	0x10210000
 8002004:	10110000 	.word	0x10110000
 8002008:	10120000 	.word	0x10120000
 800200c:	10310000 	.word	0x10310000
 8002010:	10320000 	.word	0x10320000
 8002014:	10220000 	.word	0x10220000
 8002018:	40021000 	.word	0x40021000
 800201c:	40010000 	.word	0x40010000
 8002020:	40010800 	.word	0x40010800
 8002024:	40010c00 	.word	0x40010c00
 8002028:	40011000 	.word	0x40011000
 800202c:	40011400 	.word	0x40011400
 8002030:	40010400 	.word	0x40010400

08002034 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d101      	bne.n	8002046 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	e10f      	b.n	8002266 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d106      	bne.n	8002060 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	2200      	movs	r2, #0
 8002056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f7ff fa94 	bl	8001588 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2224      	movs	r2, #36	; 0x24
 8002064:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f022 0201 	bic.w	r2, r2, #1
 8002076:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002078:	f001 f8f6 	bl	8003268 <HAL_RCC_GetPCLK1Freq>
 800207c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	4a7b      	ldr	r2, [pc, #492]	; (8002270 <HAL_I2C_Init+0x23c>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d807      	bhi.n	8002098 <HAL_I2C_Init+0x64>
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	4a7a      	ldr	r2, [pc, #488]	; (8002274 <HAL_I2C_Init+0x240>)
 800208c:	4293      	cmp	r3, r2
 800208e:	bf94      	ite	ls
 8002090:	2301      	movls	r3, #1
 8002092:	2300      	movhi	r3, #0
 8002094:	b2db      	uxtb	r3, r3
 8002096:	e006      	b.n	80020a6 <HAL_I2C_Init+0x72>
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4a77      	ldr	r2, [pc, #476]	; (8002278 <HAL_I2C_Init+0x244>)
 800209c:	4293      	cmp	r3, r2
 800209e:	bf94      	ite	ls
 80020a0:	2301      	movls	r3, #1
 80020a2:	2300      	movhi	r3, #0
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e0db      	b.n	8002266 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	4a72      	ldr	r2, [pc, #456]	; (800227c <HAL_I2C_Init+0x248>)
 80020b2:	fba2 2303 	umull	r2, r3, r2, r3
 80020b6:	0c9b      	lsrs	r3, r3, #18
 80020b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68ba      	ldr	r2, [r7, #8]
 80020ca:	430a      	orrs	r2, r1
 80020cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	4a64      	ldr	r2, [pc, #400]	; (8002270 <HAL_I2C_Init+0x23c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d802      	bhi.n	80020e8 <HAL_I2C_Init+0xb4>
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	3301      	adds	r3, #1
 80020e6:	e009      	b.n	80020fc <HAL_I2C_Init+0xc8>
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020ee:	fb02 f303 	mul.w	r3, r2, r3
 80020f2:	4a63      	ldr	r2, [pc, #396]	; (8002280 <HAL_I2C_Init+0x24c>)
 80020f4:	fba2 2303 	umull	r2, r3, r2, r3
 80020f8:	099b      	lsrs	r3, r3, #6
 80020fa:	3301      	adds	r3, #1
 80020fc:	687a      	ldr	r2, [r7, #4]
 80020fe:	6812      	ldr	r2, [r2, #0]
 8002100:	430b      	orrs	r3, r1
 8002102:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	69db      	ldr	r3, [r3, #28]
 800210a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800210e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	4956      	ldr	r1, [pc, #344]	; (8002270 <HAL_I2C_Init+0x23c>)
 8002118:	428b      	cmp	r3, r1
 800211a:	d80d      	bhi.n	8002138 <HAL_I2C_Init+0x104>
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1e59      	subs	r1, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	005b      	lsls	r3, r3, #1
 8002126:	fbb1 f3f3 	udiv	r3, r1, r3
 800212a:	3301      	adds	r3, #1
 800212c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002130:	2b04      	cmp	r3, #4
 8002132:	bf38      	it	cc
 8002134:	2304      	movcc	r3, #4
 8002136:	e04f      	b.n	80021d8 <HAL_I2C_Init+0x1a4>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	689b      	ldr	r3, [r3, #8]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d111      	bne.n	8002164 <HAL_I2C_Init+0x130>
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	1e58      	subs	r0, r3, #1
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6859      	ldr	r1, [r3, #4]
 8002148:	460b      	mov	r3, r1
 800214a:	005b      	lsls	r3, r3, #1
 800214c:	440b      	add	r3, r1
 800214e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002152:	3301      	adds	r3, #1
 8002154:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002158:	2b00      	cmp	r3, #0
 800215a:	bf0c      	ite	eq
 800215c:	2301      	moveq	r3, #1
 800215e:	2300      	movne	r3, #0
 8002160:	b2db      	uxtb	r3, r3
 8002162:	e012      	b.n	800218a <HAL_I2C_Init+0x156>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	1e58      	subs	r0, r3, #1
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6859      	ldr	r1, [r3, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	009b      	lsls	r3, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	0099      	lsls	r1, r3, #2
 8002174:	440b      	add	r3, r1
 8002176:	fbb0 f3f3 	udiv	r3, r0, r3
 800217a:	3301      	adds	r3, #1
 800217c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf0c      	ite	eq
 8002184:	2301      	moveq	r3, #1
 8002186:	2300      	movne	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_I2C_Init+0x15e>
 800218e:	2301      	movs	r3, #1
 8002190:	e022      	b.n	80021d8 <HAL_I2C_Init+0x1a4>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	2b00      	cmp	r3, #0
 8002198:	d10e      	bne.n	80021b8 <HAL_I2C_Init+0x184>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	1e58      	subs	r0, r3, #1
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6859      	ldr	r1, [r3, #4]
 80021a2:	460b      	mov	r3, r1
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	440b      	add	r3, r1
 80021a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ac:	3301      	adds	r3, #1
 80021ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021b6:	e00f      	b.n	80021d8 <HAL_I2C_Init+0x1a4>
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	1e58      	subs	r0, r3, #1
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6859      	ldr	r1, [r3, #4]
 80021c0:	460b      	mov	r3, r1
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	0099      	lsls	r1, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ce:	3301      	adds	r3, #1
 80021d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021d8:	6879      	ldr	r1, [r7, #4]
 80021da:	6809      	ldr	r1, [r1, #0]
 80021dc:	4313      	orrs	r3, r2
 80021de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	69da      	ldr	r2, [r3, #28]
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	6a1b      	ldr	r3, [r3, #32]
 80021f2:	431a      	orrs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	430a      	orrs	r2, r1
 80021fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	689b      	ldr	r3, [r3, #8]
 8002202:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002206:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6911      	ldr	r1, [r2, #16]
 800220e:	687a      	ldr	r2, [r7, #4]
 8002210:	68d2      	ldr	r2, [r2, #12]
 8002212:	4311      	orrs	r1, r2
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	6812      	ldr	r2, [r2, #0]
 8002218:	430b      	orrs	r3, r1
 800221a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	695a      	ldr	r2, [r3, #20]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f042 0201 	orr.w	r2, r2, #1
 8002246:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2220      	movs	r2, #32
 8002252:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2200      	movs	r2, #0
 8002260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002264:	2300      	movs	r3, #0
}
 8002266:	4618      	mov	r0, r3
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	000186a0 	.word	0x000186a0
 8002274:	001e847f 	.word	0x001e847f
 8002278:	003d08ff 	.word	0x003d08ff
 800227c:	431bde83 	.word	0x431bde83
 8002280:	10624dd3 	.word	0x10624dd3

08002284 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b088      	sub	sp, #32
 8002288:	af02      	add	r7, sp, #8
 800228a:	60f8      	str	r0, [r7, #12]
 800228c:	607a      	str	r2, [r7, #4]
 800228e:	461a      	mov	r2, r3
 8002290:	460b      	mov	r3, r1
 8002292:	817b      	strh	r3, [r7, #10]
 8002294:	4613      	mov	r3, r2
 8002296:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002298:	f7ff fc84 	bl	8001ba4 <HAL_GetTick>
 800229c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b20      	cmp	r3, #32
 80022a8:	f040 80e0 	bne.w	800246c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	9300      	str	r3, [sp, #0]
 80022b0:	2319      	movs	r3, #25
 80022b2:	2201      	movs	r2, #1
 80022b4:	4970      	ldr	r1, [pc, #448]	; (8002478 <HAL_I2C_Master_Transmit+0x1f4>)
 80022b6:	68f8      	ldr	r0, [r7, #12]
 80022b8:	f000 fa7a 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80022bc:	4603      	mov	r3, r0
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022c2:	2302      	movs	r3, #2
 80022c4:	e0d3      	b.n	800246e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022cc:	2b01      	cmp	r3, #1
 80022ce:	d101      	bne.n	80022d4 <HAL_I2C_Master_Transmit+0x50>
 80022d0:	2302      	movs	r3, #2
 80022d2:	e0cc      	b.n	800246e <HAL_I2C_Master_Transmit+0x1ea>
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f003 0301 	and.w	r3, r3, #1
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d007      	beq.n	80022fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681a      	ldr	r2, [r3, #0]
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f042 0201 	orr.w	r2, r2, #1
 80022f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002308:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2221      	movs	r2, #33	; 0x21
 800230e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2210      	movs	r2, #16
 8002316:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	687a      	ldr	r2, [r7, #4]
 8002324:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	893a      	ldrh	r2, [r7, #8]
 800232a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002330:	b29a      	uxth	r2, r3
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4a50      	ldr	r2, [pc, #320]	; (800247c <HAL_I2C_Master_Transmit+0x1f8>)
 800233a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800233c:	8979      	ldrh	r1, [r7, #10]
 800233e:	697b      	ldr	r3, [r7, #20]
 8002340:	6a3a      	ldr	r2, [r7, #32]
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f9be 	bl	80026c4 <I2C_MasterRequestWrite>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e08d      	b.n	800246e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002352:	2300      	movs	r3, #0
 8002354:	613b      	str	r3, [r7, #16]
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	613b      	str	r3, [r7, #16]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	699b      	ldr	r3, [r3, #24]
 8002364:	613b      	str	r3, [r7, #16]
 8002366:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002368:	e066      	b.n	8002438 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	6a39      	ldr	r1, [r7, #32]
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f000 faf4 	bl	800295c <I2C_WaitOnTXEFlagUntilTimeout>
 8002374:	4603      	mov	r3, r0
 8002376:	2b00      	cmp	r3, #0
 8002378:	d00d      	beq.n	8002396 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237e:	2b04      	cmp	r3, #4
 8002380:	d107      	bne.n	8002392 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002390:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e06b      	b.n	800246e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800239a:	781a      	ldrb	r2, [r3, #0]
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a6:	1c5a      	adds	r2, r3, #1
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	3b01      	subs	r3, #1
 80023b4:	b29a      	uxth	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023be:	3b01      	subs	r3, #1
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	695b      	ldr	r3, [r3, #20]
 80023cc:	f003 0304 	and.w	r3, r3, #4
 80023d0:	2b04      	cmp	r3, #4
 80023d2:	d11b      	bne.n	800240c <HAL_I2C_Master_Transmit+0x188>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d017      	beq.n	800240c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e0:	781a      	ldrb	r2, [r3, #0]
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ec:	1c5a      	adds	r2, r3, #1
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f6:	b29b      	uxth	r3, r3
 80023f8:	3b01      	subs	r3, #1
 80023fa:	b29a      	uxth	r2, r3
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002404:	3b01      	subs	r3, #1
 8002406:	b29a      	uxth	r2, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800240c:	697a      	ldr	r2, [r7, #20]
 800240e:	6a39      	ldr	r1, [r7, #32]
 8002410:	68f8      	ldr	r0, [r7, #12]
 8002412:	f000 fae4 	bl	80029de <I2C_WaitOnBTFFlagUntilTimeout>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d00d      	beq.n	8002438 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	2b04      	cmp	r3, #4
 8002422:	d107      	bne.n	8002434 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002432:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002434:	2301      	movs	r3, #1
 8002436:	e01a      	b.n	800246e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800243c:	2b00      	cmp	r3, #0
 800243e:	d194      	bne.n	800236a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2220      	movs	r2, #32
 8002454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2200      	movs	r2, #0
 800245c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002468:	2300      	movs	r3, #0
 800246a:	e000      	b.n	800246e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800246c:	2302      	movs	r3, #2
  }
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	00100002 	.word	0x00100002
 800247c:	ffff0000 	.word	0xffff0000

08002480 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b08a      	sub	sp, #40	; 0x28
 8002484:	af02      	add	r7, sp, #8
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	607a      	str	r2, [r7, #4]
 800248a:	603b      	str	r3, [r7, #0]
 800248c:	460b      	mov	r3, r1
 800248e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002490:	f7ff fb88 	bl	8001ba4 <HAL_GetTick>
 8002494:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002496:	2301      	movs	r3, #1
 8002498:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	2b20      	cmp	r3, #32
 80024a4:	f040 8105 	bne.w	80026b2 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024a8:	69fb      	ldr	r3, [r7, #28]
 80024aa:	9300      	str	r3, [sp, #0]
 80024ac:	2319      	movs	r3, #25
 80024ae:	2201      	movs	r2, #1
 80024b0:	4982      	ldr	r1, [pc, #520]	; (80026bc <HAL_I2C_IsDeviceReady+0x23c>)
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f000 f97c 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80024be:	2302      	movs	r3, #2
 80024c0:	e0f8      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024c8:	2b01      	cmp	r3, #1
 80024ca:	d101      	bne.n	80024d0 <HAL_I2C_IsDeviceReady+0x50>
 80024cc:	2302      	movs	r3, #2
 80024ce:	e0f1      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	2201      	movs	r2, #1
 80024d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 0301 	and.w	r3, r3, #1
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d007      	beq.n	80024f6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681a      	ldr	r2, [r3, #0]
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f042 0201 	orr.w	r2, r2, #1
 80024f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002504:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	2224      	movs	r2, #36	; 0x24
 800250a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	2200      	movs	r2, #0
 8002512:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	4a6a      	ldr	r2, [pc, #424]	; (80026c0 <HAL_I2C_IsDeviceReady+0x240>)
 8002518:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002528:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800252a:	69fb      	ldr	r3, [r7, #28]
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	2200      	movs	r2, #0
 8002532:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002536:	68f8      	ldr	r0, [r7, #12]
 8002538:	f000 f93a 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800253c:	4603      	mov	r3, r0
 800253e:	2b00      	cmp	r3, #0
 8002540:	d001      	beq.n	8002546 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e0b6      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002546:	897b      	ldrh	r3, [r7, #10]
 8002548:	b2db      	uxtb	r3, r3
 800254a:	461a      	mov	r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002554:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002556:	f7ff fb25 	bl	8001ba4 <HAL_GetTick>
 800255a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	2b02      	cmp	r3, #2
 8002568:	bf0c      	ite	eq
 800256a:	2301      	moveq	r3, #1
 800256c:	2300      	movne	r3, #0
 800256e:	b2db      	uxtb	r3, r3
 8002570:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800257c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002580:	bf0c      	ite	eq
 8002582:	2301      	moveq	r3, #1
 8002584:	2300      	movne	r3, #0
 8002586:	b2db      	uxtb	r3, r3
 8002588:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800258a:	e025      	b.n	80025d8 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800258c:	f7ff fb0a 	bl	8001ba4 <HAL_GetTick>
 8002590:	4602      	mov	r2, r0
 8002592:	69fb      	ldr	r3, [r7, #28]
 8002594:	1ad3      	subs	r3, r2, r3
 8002596:	683a      	ldr	r2, [r7, #0]
 8002598:	429a      	cmp	r2, r3
 800259a:	d302      	bcc.n	80025a2 <HAL_I2C_IsDeviceReady+0x122>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d103      	bne.n	80025aa <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	22a0      	movs	r2, #160	; 0xa0
 80025a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b02      	cmp	r3, #2
 80025b6:	bf0c      	ite	eq
 80025b8:	2301      	moveq	r3, #1
 80025ba:	2300      	movne	r3, #0
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	695b      	ldr	r3, [r3, #20]
 80025c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80025ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80025ce:	bf0c      	ite	eq
 80025d0:	2301      	moveq	r3, #1
 80025d2:	2300      	movne	r3, #0
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	2ba0      	cmp	r3, #160	; 0xa0
 80025e2:	d005      	beq.n	80025f0 <HAL_I2C_IsDeviceReady+0x170>
 80025e4:	7dfb      	ldrb	r3, [r7, #23]
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d102      	bne.n	80025f0 <HAL_I2C_IsDeviceReady+0x170>
 80025ea:	7dbb      	ldrb	r3, [r7, #22]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d0cd      	beq.n	800258c <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	2220      	movs	r2, #32
 80025f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	695b      	ldr	r3, [r3, #20]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b02      	cmp	r3, #2
 8002604:	d129      	bne.n	800265a <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002614:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002616:	2300      	movs	r3, #0
 8002618:	613b      	str	r3, [r7, #16]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	613b      	str	r3, [r7, #16]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	613b      	str	r3, [r7, #16]
 800262a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	9300      	str	r3, [sp, #0]
 8002630:	2319      	movs	r3, #25
 8002632:	2201      	movs	r2, #1
 8002634:	4921      	ldr	r1, [pc, #132]	; (80026bc <HAL_I2C_IsDeviceReady+0x23c>)
 8002636:	68f8      	ldr	r0, [r7, #12]
 8002638:	f000 f8ba 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800263c:	4603      	mov	r3, r0
 800263e:	2b00      	cmp	r3, #0
 8002640:	d001      	beq.n	8002646 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8002642:	2301      	movs	r3, #1
 8002644:	e036      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2220      	movs	r2, #32
 800264a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	2200      	movs	r2, #0
 8002652:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	e02c      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002668:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002672:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	2319      	movs	r3, #25
 800267a:	2201      	movs	r2, #1
 800267c:	490f      	ldr	r1, [pc, #60]	; (80026bc <HAL_I2C_IsDeviceReady+0x23c>)
 800267e:	68f8      	ldr	r0, [r7, #12]
 8002680:	f000 f896 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e012      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	3301      	adds	r3, #1
 8002692:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8002694:	69ba      	ldr	r2, [r7, #24]
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	429a      	cmp	r2, r3
 800269a:	f4ff af3e 	bcc.w	800251a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	2220      	movs	r2, #32
 80026a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2200      	movs	r2, #0
 80026aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80026ae:	2301      	movs	r3, #1
 80026b0:	e000      	b.n	80026b4 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 80026b2:	2302      	movs	r3, #2
  }
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3720      	adds	r7, #32
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}
 80026bc:	00100002 	.word	0x00100002
 80026c0:	ffff0000 	.word	0xffff0000

080026c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b088      	sub	sp, #32
 80026c8:	af02      	add	r7, sp, #8
 80026ca:	60f8      	str	r0, [r7, #12]
 80026cc:	607a      	str	r2, [r7, #4]
 80026ce:	603b      	str	r3, [r7, #0]
 80026d0:	460b      	mov	r3, r1
 80026d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d006      	beq.n	80026ee <I2C_MasterRequestWrite+0x2a>
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d003      	beq.n	80026ee <I2C_MasterRequestWrite+0x2a>
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80026ec:	d108      	bne.n	8002700 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	681a      	ldr	r2, [r3, #0]
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	e00b      	b.n	8002718 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002704:	2b12      	cmp	r3, #18
 8002706:	d107      	bne.n	8002718 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002716:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2200      	movs	r2, #0
 8002720:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002724:	68f8      	ldr	r0, [r7, #12]
 8002726:	f000 f843 	bl	80027b0 <I2C_WaitOnFlagUntilTimeout>
 800272a:	4603      	mov	r3, r0
 800272c:	2b00      	cmp	r3, #0
 800272e:	d001      	beq.n	8002734 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e035      	b.n	80027a0 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	691b      	ldr	r3, [r3, #16]
 8002738:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800273c:	d108      	bne.n	8002750 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800273e:	897b      	ldrh	r3, [r7, #10]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	461a      	mov	r2, r3
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800274c:	611a      	str	r2, [r3, #16]
 800274e:	e01b      	b.n	8002788 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002750:	897b      	ldrh	r3, [r7, #10]
 8002752:	11db      	asrs	r3, r3, #7
 8002754:	b2db      	uxtb	r3, r3
 8002756:	f003 0306 	and.w	r3, r3, #6
 800275a:	b2db      	uxtb	r3, r3
 800275c:	f063 030f 	orn	r3, r3, #15
 8002760:	b2da      	uxtb	r2, r3
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	490e      	ldr	r1, [pc, #56]	; (80027a8 <I2C_MasterRequestWrite+0xe4>)
 800276e:	68f8      	ldr	r0, [r7, #12]
 8002770:	f000 f875 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002774:	4603      	mov	r3, r0
 8002776:	2b00      	cmp	r3, #0
 8002778:	d001      	beq.n	800277e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e010      	b.n	80027a0 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800277e:	897b      	ldrh	r3, [r7, #10]
 8002780:	b2da      	uxtb	r2, r3
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	687a      	ldr	r2, [r7, #4]
 800278c:	4907      	ldr	r1, [pc, #28]	; (80027ac <I2C_MasterRequestWrite+0xe8>)
 800278e:	68f8      	ldr	r0, [r7, #12]
 8002790:	f000 f865 	bl	800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e000      	b.n	80027a0 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	00010008 	.word	0x00010008
 80027ac:	00010002 	.word	0x00010002

080027b0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	60f8      	str	r0, [r7, #12]
 80027b8:	60b9      	str	r1, [r7, #8]
 80027ba:	603b      	str	r3, [r7, #0]
 80027bc:	4613      	mov	r3, r2
 80027be:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80027c0:	e025      	b.n	800280e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80027c2:	683b      	ldr	r3, [r7, #0]
 80027c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c8:	d021      	beq.n	800280e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027ca:	f7ff f9eb 	bl	8001ba4 <HAL_GetTick>
 80027ce:	4602      	mov	r2, r0
 80027d0:	69bb      	ldr	r3, [r7, #24]
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d302      	bcc.n	80027e0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d116      	bne.n	800280e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2200      	movs	r2, #0
 80027e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	2220      	movs	r2, #32
 80027ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	2200      	movs	r2, #0
 80027f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027fa:	f043 0220 	orr.w	r2, r3, #32
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	2200      	movs	r2, #0
 8002806:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800280a:	2301      	movs	r3, #1
 800280c:	e023      	b.n	8002856 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	0c1b      	lsrs	r3, r3, #16
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b01      	cmp	r3, #1
 8002816:	d10d      	bne.n	8002834 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	43da      	mvns	r2, r3
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	4013      	ands	r3, r2
 8002824:	b29b      	uxth	r3, r3
 8002826:	2b00      	cmp	r3, #0
 8002828:	bf0c      	ite	eq
 800282a:	2301      	moveq	r3, #1
 800282c:	2300      	movne	r3, #0
 800282e:	b2db      	uxtb	r3, r3
 8002830:	461a      	mov	r2, r3
 8002832:	e00c      	b.n	800284e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	43da      	mvns	r2, r3
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	4013      	ands	r3, r2
 8002840:	b29b      	uxth	r3, r3
 8002842:	2b00      	cmp	r3, #0
 8002844:	bf0c      	ite	eq
 8002846:	2301      	moveq	r3, #1
 8002848:	2300      	movne	r3, #0
 800284a:	b2db      	uxtb	r3, r3
 800284c:	461a      	mov	r2, r3
 800284e:	79fb      	ldrb	r3, [r7, #7]
 8002850:	429a      	cmp	r2, r3
 8002852:	d0b6      	beq.n	80027c2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002854:	2300      	movs	r3, #0
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}

0800285e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800285e:	b580      	push	{r7, lr}
 8002860:	b084      	sub	sp, #16
 8002862:	af00      	add	r7, sp, #0
 8002864:	60f8      	str	r0, [r7, #12]
 8002866:	60b9      	str	r1, [r7, #8]
 8002868:	607a      	str	r2, [r7, #4]
 800286a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800286c:	e051      	b.n	8002912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	695b      	ldr	r3, [r3, #20]
 8002874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800287c:	d123      	bne.n	80028c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800288c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002896:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	2200      	movs	r2, #0
 800289c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	2220      	movs	r2, #32
 80028a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	2200      	movs	r2, #0
 80028aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	f043 0204 	orr.w	r2, r3, #4
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	e046      	b.n	8002954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028cc:	d021      	beq.n	8002912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ce:	f7ff f969 	bl	8001ba4 <HAL_GetTick>
 80028d2:	4602      	mov	r2, r0
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	687a      	ldr	r2, [r7, #4]
 80028da:	429a      	cmp	r2, r3
 80028dc:	d302      	bcc.n	80028e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d116      	bne.n	8002912 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	2200      	movs	r2, #0
 80028e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	2220      	movs	r2, #32
 80028ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f043 0220 	orr.w	r2, r3, #32
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800290e:	2301      	movs	r3, #1
 8002910:	e020      	b.n	8002954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002912:	68bb      	ldr	r3, [r7, #8]
 8002914:	0c1b      	lsrs	r3, r3, #16
 8002916:	b2db      	uxtb	r3, r3
 8002918:	2b01      	cmp	r3, #1
 800291a:	d10c      	bne.n	8002936 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	43da      	mvns	r2, r3
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	4013      	ands	r3, r2
 8002928:	b29b      	uxth	r3, r3
 800292a:	2b00      	cmp	r3, #0
 800292c:	bf14      	ite	ne
 800292e:	2301      	movne	r3, #1
 8002930:	2300      	moveq	r3, #0
 8002932:	b2db      	uxtb	r3, r3
 8002934:	e00b      	b.n	800294e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	43da      	mvns	r2, r3
 800293e:	68bb      	ldr	r3, [r7, #8]
 8002940:	4013      	ands	r3, r2
 8002942:	b29b      	uxth	r3, r3
 8002944:	2b00      	cmp	r3, #0
 8002946:	bf14      	ite	ne
 8002948:	2301      	movne	r3, #1
 800294a:	2300      	moveq	r3, #0
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d18d      	bne.n	800286e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002952:	2300      	movs	r3, #0
}
 8002954:	4618      	mov	r0, r3
 8002956:	3710      	adds	r7, #16
 8002958:	46bd      	mov	sp, r7
 800295a:	bd80      	pop	{r7, pc}

0800295c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b084      	sub	sp, #16
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002968:	e02d      	b.n	80029c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 f878 	bl	8002a60 <I2C_IsAcknowledgeFailed>
 8002970:	4603      	mov	r3, r0
 8002972:	2b00      	cmp	r3, #0
 8002974:	d001      	beq.n	800297a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002976:	2301      	movs	r3, #1
 8002978:	e02d      	b.n	80029d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800297a:	68bb      	ldr	r3, [r7, #8]
 800297c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002980:	d021      	beq.n	80029c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002982:	f7ff f90f 	bl	8001ba4 <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	1ad3      	subs	r3, r2, r3
 800298c:	68ba      	ldr	r2, [r7, #8]
 800298e:	429a      	cmp	r2, r3
 8002990:	d302      	bcc.n	8002998 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d116      	bne.n	80029c6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	2200      	movs	r2, #0
 800299c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	2220      	movs	r2, #32
 80029a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2200      	movs	r2, #0
 80029aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b2:	f043 0220 	orr.w	r2, r3, #32
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	2200      	movs	r2, #0
 80029be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e007      	b.n	80029d6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	695b      	ldr	r3, [r3, #20]
 80029cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029d0:	2b80      	cmp	r3, #128	; 0x80
 80029d2:	d1ca      	bne.n	800296a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b084      	sub	sp, #16
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80029ea:	e02d      	b.n	8002a48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80029ec:	68f8      	ldr	r0, [r7, #12]
 80029ee:	f000 f837 	bl	8002a60 <I2C_IsAcknowledgeFailed>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d001      	beq.n	80029fc <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80029f8:	2301      	movs	r3, #1
 80029fa:	e02d      	b.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a02:	d021      	beq.n	8002a48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a04:	f7ff f8ce 	bl	8001ba4 <HAL_GetTick>
 8002a08:	4602      	mov	r2, r0
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	68ba      	ldr	r2, [r7, #8]
 8002a10:	429a      	cmp	r2, r3
 8002a12:	d302      	bcc.n	8002a1a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d116      	bne.n	8002a48 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	2220      	movs	r2, #32
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a34:	f043 0220 	orr.w	r2, r3, #32
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2200      	movs	r2, #0
 8002a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e007      	b.n	8002a58 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d1ca      	bne.n	80029ec <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002a60:	b480      	push	{r7}
 8002a62:	b083      	sub	sp, #12
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	695b      	ldr	r3, [r3, #20]
 8002a6e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a76:	d11b      	bne.n	8002ab0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002a80:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2200      	movs	r2, #0
 8002a86:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2220      	movs	r2, #32
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f043 0204 	orr.w	r2, r3, #4
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e000      	b.n	8002ab2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	370c      	adds	r7, #12
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bc80      	pop	{r7}
 8002aba:	4770      	bx	lr

08002abc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b086      	sub	sp, #24
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d101      	bne.n	8002ace <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e26c      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f000 8087 	beq.w	8002bea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002adc:	4b92      	ldr	r3, [pc, #584]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	f003 030c 	and.w	r3, r3, #12
 8002ae4:	2b04      	cmp	r3, #4
 8002ae6:	d00c      	beq.n	8002b02 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ae8:	4b8f      	ldr	r3, [pc, #572]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002aea:	685b      	ldr	r3, [r3, #4]
 8002aec:	f003 030c 	and.w	r3, r3, #12
 8002af0:	2b08      	cmp	r3, #8
 8002af2:	d112      	bne.n	8002b1a <HAL_RCC_OscConfig+0x5e>
 8002af4:	4b8c      	ldr	r3, [pc, #560]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b00:	d10b      	bne.n	8002b1a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b02:	4b89      	ldr	r3, [pc, #548]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d06c      	beq.n	8002be8 <HAL_RCC_OscConfig+0x12c>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d168      	bne.n	8002be8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e246      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002b22:	d106      	bne.n	8002b32 <HAL_RCC_OscConfig+0x76>
 8002b24:	4b80      	ldr	r3, [pc, #512]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a7f      	ldr	r2, [pc, #508]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b2a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b2e:	6013      	str	r3, [r2, #0]
 8002b30:	e02e      	b.n	8002b90 <HAL_RCC_OscConfig+0xd4>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d10c      	bne.n	8002b54 <HAL_RCC_OscConfig+0x98>
 8002b3a:	4b7b      	ldr	r3, [pc, #492]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4a7a      	ldr	r2, [pc, #488]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b44:	6013      	str	r3, [r2, #0]
 8002b46:	4b78      	ldr	r3, [pc, #480]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a77      	ldr	r2, [pc, #476]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b4c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e01d      	b.n	8002b90 <HAL_RCC_OscConfig+0xd4>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002b5c:	d10c      	bne.n	8002b78 <HAL_RCC_OscConfig+0xbc>
 8002b5e:	4b72      	ldr	r3, [pc, #456]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a71      	ldr	r2, [pc, #452]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b64:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b6f      	ldr	r3, [pc, #444]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6e      	ldr	r2, [pc, #440]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b70:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e00b      	b.n	8002b90 <HAL_RCC_OscConfig+0xd4>
 8002b78:	4b6b      	ldr	r3, [pc, #428]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a6a      	ldr	r2, [pc, #424]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b7e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	4b68      	ldr	r3, [pc, #416]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a67      	ldr	r2, [pc, #412]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002b8a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002b8e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7ff f804 	bl	8001ba4 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba0:	f7ff f800 	bl	8001ba4 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b64      	cmp	r3, #100	; 0x64
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e1fa      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b5d      	ldr	r3, [pc, #372]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0xe4>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe fff0 	bl	8001ba4 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7fe ffec 	bl	8001ba4 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	; 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e1e6      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	4b53      	ldr	r3, [pc, #332]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x10c>
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d063      	beq.n	8002cbe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002bf6:	4b4c      	ldr	r3, [pc, #304]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	f003 030c 	and.w	r3, r3, #12
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002c02:	4b49      	ldr	r3, [pc, #292]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c04:	685b      	ldr	r3, [r3, #4]
 8002c06:	f003 030c 	and.w	r3, r3, #12
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d11c      	bne.n	8002c48 <HAL_RCC_OscConfig+0x18c>
 8002c0e:	4b46      	ldr	r3, [pc, #280]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	4b43      	ldr	r3, [pc, #268]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x176>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	691b      	ldr	r3, [r3, #16]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e1ba      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c32:	4b3d      	ldr	r3, [pc, #244]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4939      	ldr	r1, [pc, #228]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	e03a      	b.n	8002cbe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	691b      	ldr	r3, [r3, #16]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d020      	beq.n	8002c92 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c50:	4b36      	ldr	r3, [pc, #216]	; (8002d2c <HAL_RCC_OscConfig+0x270>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c56:	f7fe ffa5 	bl	8001ba4 <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7fe ffa1 	bl	8001ba4 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e19b      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	4b2d      	ldr	r3, [pc, #180]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7c:	4b2a      	ldr	r3, [pc, #168]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	695b      	ldr	r3, [r3, #20]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	4927      	ldr	r1, [pc, #156]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
 8002c90:	e015      	b.n	8002cbe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b26      	ldr	r3, [pc, #152]	; (8002d2c <HAL_RCC_OscConfig+0x270>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c98:	f7fe ff84 	bl	8001ba4 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca0:	f7fe ff80 	bl	8001ba4 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e17a      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	4b1d      	ldr	r3, [pc, #116]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d03a      	beq.n	8002d40 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	699b      	ldr	r3, [r3, #24]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d019      	beq.n	8002d06 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd2:	4b17      	ldr	r3, [pc, #92]	; (8002d30 <HAL_RCC_OscConfig+0x274>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd8:	f7fe ff64 	bl	8001ba4 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7fe ff60 	bl	8001ba4 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e15a      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	; (8002d28 <HAL_RCC_OscConfig+0x26c>)
 8002cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002cfe:	2001      	movs	r0, #1
 8002d00:	f000 fac6 	bl	8003290 <RCC_Delay>
 8002d04:	e01c      	b.n	8002d40 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d06:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <HAL_RCC_OscConfig+0x274>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d0c:	f7fe ff4a 	bl	8001ba4 <HAL_GetTick>
 8002d10:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d12:	e00f      	b.n	8002d34 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d14:	f7fe ff46 	bl	8001ba4 <HAL_GetTick>
 8002d18:	4602      	mov	r2, r0
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	1ad3      	subs	r3, r2, r3
 8002d1e:	2b02      	cmp	r3, #2
 8002d20:	d908      	bls.n	8002d34 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002d22:	2303      	movs	r3, #3
 8002d24:	e140      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
 8002d26:	bf00      	nop
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	42420000 	.word	0x42420000
 8002d30:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d34:	4b9e      	ldr	r3, [pc, #632]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d38:	f003 0302 	and.w	r3, r3, #2
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d1e9      	bne.n	8002d14 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f003 0304 	and.w	r3, r3, #4
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	f000 80a6 	beq.w	8002e9a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d52:	4b97      	ldr	r3, [pc, #604]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10d      	bne.n	8002d7a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d5e:	4b94      	ldr	r3, [pc, #592]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002d60:	69db      	ldr	r3, [r3, #28]
 8002d62:	4a93      	ldr	r2, [pc, #588]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d68:	61d3      	str	r3, [r2, #28]
 8002d6a:	4b91      	ldr	r3, [pc, #580]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002d6c:	69db      	ldr	r3, [r3, #28]
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d72:	60bb      	str	r3, [r7, #8]
 8002d74:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d76:	2301      	movs	r3, #1
 8002d78:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d7a:	4b8e      	ldr	r3, [pc, #568]	; (8002fb4 <HAL_RCC_OscConfig+0x4f8>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d118      	bne.n	8002db8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d86:	4b8b      	ldr	r3, [pc, #556]	; (8002fb4 <HAL_RCC_OscConfig+0x4f8>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a8a      	ldr	r2, [pc, #552]	; (8002fb4 <HAL_RCC_OscConfig+0x4f8>)
 8002d8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002d90:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d92:	f7fe ff07 	bl	8001ba4 <HAL_GetTick>
 8002d96:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d98:	e008      	b.n	8002dac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d9a:	f7fe ff03 	bl	8001ba4 <HAL_GetTick>
 8002d9e:	4602      	mov	r2, r0
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b64      	cmp	r3, #100	; 0x64
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e0fd      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dac:	4b81      	ldr	r3, [pc, #516]	; (8002fb4 <HAL_RCC_OscConfig+0x4f8>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d0f0      	beq.n	8002d9a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d106      	bne.n	8002dce <HAL_RCC_OscConfig+0x312>
 8002dc0:	4b7b      	ldr	r3, [pc, #492]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	4a7a      	ldr	r2, [pc, #488]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002dc6:	f043 0301 	orr.w	r3, r3, #1
 8002dca:	6213      	str	r3, [r2, #32]
 8002dcc:	e02d      	b.n	8002e2a <HAL_RCC_OscConfig+0x36e>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10c      	bne.n	8002df0 <HAL_RCC_OscConfig+0x334>
 8002dd6:	4b76      	ldr	r3, [pc, #472]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002dd8:	6a1b      	ldr	r3, [r3, #32]
 8002dda:	4a75      	ldr	r2, [pc, #468]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ddc:	f023 0301 	bic.w	r3, r3, #1
 8002de0:	6213      	str	r3, [r2, #32]
 8002de2:	4b73      	ldr	r3, [pc, #460]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002de4:	6a1b      	ldr	r3, [r3, #32]
 8002de6:	4a72      	ldr	r2, [pc, #456]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002de8:	f023 0304 	bic.w	r3, r3, #4
 8002dec:	6213      	str	r3, [r2, #32]
 8002dee:	e01c      	b.n	8002e2a <HAL_RCC_OscConfig+0x36e>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	2b05      	cmp	r3, #5
 8002df6:	d10c      	bne.n	8002e12 <HAL_RCC_OscConfig+0x356>
 8002df8:	4b6d      	ldr	r3, [pc, #436]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002dfa:	6a1b      	ldr	r3, [r3, #32]
 8002dfc:	4a6c      	ldr	r2, [pc, #432]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002dfe:	f043 0304 	orr.w	r3, r3, #4
 8002e02:	6213      	str	r3, [r2, #32]
 8002e04:	4b6a      	ldr	r3, [pc, #424]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e06:	6a1b      	ldr	r3, [r3, #32]
 8002e08:	4a69      	ldr	r2, [pc, #420]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	6213      	str	r3, [r2, #32]
 8002e10:	e00b      	b.n	8002e2a <HAL_RCC_OscConfig+0x36e>
 8002e12:	4b67      	ldr	r3, [pc, #412]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	4a66      	ldr	r2, [pc, #408]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e18:	f023 0301 	bic.w	r3, r3, #1
 8002e1c:	6213      	str	r3, [r2, #32]
 8002e1e:	4b64      	ldr	r3, [pc, #400]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e20:	6a1b      	ldr	r3, [r3, #32]
 8002e22:	4a63      	ldr	r2, [pc, #396]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e24:	f023 0304 	bic.w	r3, r3, #4
 8002e28:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	68db      	ldr	r3, [r3, #12]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d015      	beq.n	8002e5e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e32:	f7fe feb7 	bl	8001ba4 <HAL_GetTick>
 8002e36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e38:	e00a      	b.n	8002e50 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e3a:	f7fe feb3 	bl	8001ba4 <HAL_GetTick>
 8002e3e:	4602      	mov	r2, r0
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	1ad3      	subs	r3, r2, r3
 8002e44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e0ab      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e50:	4b57      	ldr	r3, [pc, #348]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e52:	6a1b      	ldr	r3, [r3, #32]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0ee      	beq.n	8002e3a <HAL_RCC_OscConfig+0x37e>
 8002e5c:	e014      	b.n	8002e88 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5e:	f7fe fea1 	bl	8001ba4 <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e64:	e00a      	b.n	8002e7c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e66:	f7fe fe9d 	bl	8001ba4 <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e74:	4293      	cmp	r3, r2
 8002e76:	d901      	bls.n	8002e7c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002e78:	2303      	movs	r3, #3
 8002e7a:	e095      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e7c:	4b4c      	ldr	r3, [pc, #304]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e7e:	6a1b      	ldr	r3, [r3, #32]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d1ee      	bne.n	8002e66 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002e88:	7dfb      	ldrb	r3, [r7, #23]
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d105      	bne.n	8002e9a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e8e:	4b48      	ldr	r3, [pc, #288]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e90:	69db      	ldr	r3, [r3, #28]
 8002e92:	4a47      	ldr	r2, [pc, #284]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002e94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e98:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69db      	ldr	r3, [r3, #28]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	f000 8081 	beq.w	8002fa6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ea4:	4b42      	ldr	r3, [pc, #264]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	f003 030c 	and.w	r3, r3, #12
 8002eac:	2b08      	cmp	r3, #8
 8002eae:	d061      	beq.n	8002f74 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	2b02      	cmp	r3, #2
 8002eb6:	d146      	bne.n	8002f46 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb8:	4b3f      	ldr	r3, [pc, #252]	; (8002fb8 <HAL_RCC_OscConfig+0x4fc>)
 8002eba:	2200      	movs	r2, #0
 8002ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ebe:	f7fe fe71 	bl	8001ba4 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ec6:	f7fe fe6d 	bl	8001ba4 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e067      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed8:	4b35      	ldr	r3, [pc, #212]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f0      	bne.n	8002ec6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6a1b      	ldr	r3, [r3, #32]
 8002ee8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002eec:	d108      	bne.n	8002f00 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002eee:	4b30      	ldr	r3, [pc, #192]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	492d      	ldr	r1, [pc, #180]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f00:	4b2b      	ldr	r3, [pc, #172]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6a19      	ldr	r1, [r3, #32]
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f10:	430b      	orrs	r3, r1
 8002f12:	4927      	ldr	r1, [pc, #156]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002f14:	4313      	orrs	r3, r2
 8002f16:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f18:	4b27      	ldr	r3, [pc, #156]	; (8002fb8 <HAL_RCC_OscConfig+0x4fc>)
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1e:	f7fe fe41 	bl	8001ba4 <HAL_GetTick>
 8002f22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f24:	e008      	b.n	8002f38 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f26:	f7fe fe3d 	bl	8001ba4 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	2b02      	cmp	r3, #2
 8002f32:	d901      	bls.n	8002f38 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002f34:	2303      	movs	r3, #3
 8002f36:	e037      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f38:	4b1d      	ldr	r3, [pc, #116]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d0f0      	beq.n	8002f26 <HAL_RCC_OscConfig+0x46a>
 8002f44:	e02f      	b.n	8002fa6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f46:	4b1c      	ldr	r3, [pc, #112]	; (8002fb8 <HAL_RCC_OscConfig+0x4fc>)
 8002f48:	2200      	movs	r2, #0
 8002f4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f4c:	f7fe fe2a 	bl	8001ba4 <HAL_GetTick>
 8002f50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f52:	e008      	b.n	8002f66 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f54:	f7fe fe26 	bl	8001ba4 <HAL_GetTick>
 8002f58:	4602      	mov	r2, r0
 8002f5a:	693b      	ldr	r3, [r7, #16]
 8002f5c:	1ad3      	subs	r3, r2, r3
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e020      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f66:	4b12      	ldr	r3, [pc, #72]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1f0      	bne.n	8002f54 <HAL_RCC_OscConfig+0x498>
 8002f72:	e018      	b.n	8002fa6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	69db      	ldr	r3, [r3, #28]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d101      	bne.n	8002f80 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e013      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002f80:	4b0b      	ldr	r3, [pc, #44]	; (8002fb0 <HAL_RCC_OscConfig+0x4f4>)
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6a1b      	ldr	r3, [r3, #32]
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d106      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f9e:	429a      	cmp	r2, r3
 8002fa0:	d001      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002fa2:	2301      	movs	r3, #1
 8002fa4:	e000      	b.n	8002fa8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002fa6:	2300      	movs	r3, #0
}
 8002fa8:	4618      	mov	r0, r3
 8002faa:	3718      	adds	r7, #24
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bd80      	pop	{r7, pc}
 8002fb0:	40021000 	.word	0x40021000
 8002fb4:	40007000 	.word	0x40007000
 8002fb8:	42420060 	.word	0x42420060

08002fbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e0d0      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b6a      	ldr	r3, [pc, #424]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 0307 	and.w	r3, r3, #7
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d910      	bls.n	8003000 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b67      	ldr	r3, [pc, #412]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f023 0207 	bic.w	r2, r3, #7
 8002fe6:	4965      	ldr	r1, [pc, #404]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fee:	4b63      	ldr	r3, [pc, #396]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	683a      	ldr	r2, [r7, #0]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d001      	beq.n	8003000 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e0b8      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f003 0302 	and.w	r3, r3, #2
 8003008:	2b00      	cmp	r3, #0
 800300a:	d020      	beq.n	800304e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0304 	and.w	r3, r3, #4
 8003014:	2b00      	cmp	r3, #0
 8003016:	d005      	beq.n	8003024 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003018:	4b59      	ldr	r3, [pc, #356]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	4a58      	ldr	r2, [pc, #352]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800301e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003022:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f003 0308 	and.w	r3, r3, #8
 800302c:	2b00      	cmp	r3, #0
 800302e:	d005      	beq.n	800303c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003030:	4b53      	ldr	r3, [pc, #332]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	4a52      	ldr	r2, [pc, #328]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003036:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800303a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800303c:	4b50      	ldr	r3, [pc, #320]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	689b      	ldr	r3, [r3, #8]
 8003048:	494d      	ldr	r1, [pc, #308]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800304a:	4313      	orrs	r3, r2
 800304c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b00      	cmp	r3, #0
 8003058:	d040      	beq.n	80030dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	2b01      	cmp	r3, #1
 8003060:	d107      	bne.n	8003072 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003062:	4b47      	ldr	r3, [pc, #284]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d115      	bne.n	800309a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800306e:	2301      	movs	r3, #1
 8003070:	e07f      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	2b02      	cmp	r3, #2
 8003078:	d107      	bne.n	800308a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307a:	4b41      	ldr	r3, [pc, #260]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d109      	bne.n	800309a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e073      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308a:	4b3d      	ldr	r3, [pc, #244]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e06b      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800309a:	4b39      	ldr	r3, [pc, #228]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f023 0203 	bic.w	r2, r3, #3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4936      	ldr	r1, [pc, #216]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030ac:	f7fe fd7a 	bl	8001ba4 <HAL_GetTick>
 80030b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b2:	e00a      	b.n	80030ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b4:	f7fe fd76 	bl	8001ba4 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e053      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ca:	4b2d      	ldr	r3, [pc, #180]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f003 020c 	and.w	r2, r3, #12
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	429a      	cmp	r2, r3
 80030da:	d1eb      	bne.n	80030b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030dc:	4b27      	ldr	r3, [pc, #156]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d210      	bcs.n	800310c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 0207 	bic.w	r2, r3, #7
 80030f2:	4922      	ldr	r1, [pc, #136]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fa:	4b20      	ldr	r3, [pc, #128]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d001      	beq.n	800310c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e032      	b.n	8003172 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0304 	and.w	r3, r3, #4
 8003114:	2b00      	cmp	r3, #0
 8003116:	d008      	beq.n	800312a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003118:	4b19      	ldr	r3, [pc, #100]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800311a:	685b      	ldr	r3, [r3, #4]
 800311c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	68db      	ldr	r3, [r3, #12]
 8003124:	4916      	ldr	r1, [pc, #88]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003126:	4313      	orrs	r3, r2
 8003128:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0308 	and.w	r3, r3, #8
 8003132:	2b00      	cmp	r3, #0
 8003134:	d009      	beq.n	800314a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003136:	4b12      	ldr	r3, [pc, #72]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	691b      	ldr	r3, [r3, #16]
 8003142:	00db      	lsls	r3, r3, #3
 8003144:	490e      	ldr	r1, [pc, #56]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003146:	4313      	orrs	r3, r2
 8003148:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800314a:	f000 f821 	bl	8003190 <HAL_RCC_GetSysClockFreq>
 800314e:	4601      	mov	r1, r0
 8003150:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	091b      	lsrs	r3, r3, #4
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	4a0a      	ldr	r2, [pc, #40]	; (8003184 <HAL_RCC_ClockConfig+0x1c8>)
 800315c:	5cd3      	ldrb	r3, [r2, r3]
 800315e:	fa21 f303 	lsr.w	r3, r1, r3
 8003162:	4a09      	ldr	r2, [pc, #36]	; (8003188 <HAL_RCC_ClockConfig+0x1cc>)
 8003164:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003166:	4b09      	ldr	r3, [pc, #36]	; (800318c <HAL_RCC_ClockConfig+0x1d0>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	4618      	mov	r0, r3
 800316c:	f7fe fcd8 	bl	8001b20 <HAL_InitTick>

  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40022000 	.word	0x40022000
 8003180:	40021000 	.word	0x40021000
 8003184:	08006cfc 	.word	0x08006cfc
 8003188:	20000010 	.word	0x20000010
 800318c:	2000001c 	.word	0x2000001c

08003190 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003190:	b490      	push	{r4, r7}
 8003192:	b08a      	sub	sp, #40	; 0x28
 8003194:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003196:	4b2a      	ldr	r3, [pc, #168]	; (8003240 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003198:	1d3c      	adds	r4, r7, #4
 800319a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800319c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80031a0:	4b28      	ldr	r3, [pc, #160]	; (8003244 <HAL_RCC_GetSysClockFreq+0xb4>)
 80031a2:	881b      	ldrh	r3, [r3, #0]
 80031a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	61fb      	str	r3, [r7, #28]
 80031aa:	2300      	movs	r3, #0
 80031ac:	61bb      	str	r3, [r7, #24]
 80031ae:	2300      	movs	r3, #0
 80031b0:	627b      	str	r3, [r7, #36]	; 0x24
 80031b2:	2300      	movs	r3, #0
 80031b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80031b6:	2300      	movs	r3, #0
 80031b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80031ba:	4b23      	ldr	r3, [pc, #140]	; (8003248 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f003 030c 	and.w	r3, r3, #12
 80031c6:	2b04      	cmp	r3, #4
 80031c8:	d002      	beq.n	80031d0 <HAL_RCC_GetSysClockFreq+0x40>
 80031ca:	2b08      	cmp	r3, #8
 80031cc:	d003      	beq.n	80031d6 <HAL_RCC_GetSysClockFreq+0x46>
 80031ce:	e02d      	b.n	800322c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80031d0:	4b1e      	ldr	r3, [pc, #120]	; (800324c <HAL_RCC_GetSysClockFreq+0xbc>)
 80031d2:	623b      	str	r3, [r7, #32]
      break;
 80031d4:	e02d      	b.n	8003232 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80031d6:	69fb      	ldr	r3, [r7, #28]
 80031d8:	0c9b      	lsrs	r3, r3, #18
 80031da:	f003 030f 	and.w	r3, r3, #15
 80031de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80031e2:	4413      	add	r3, r2
 80031e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80031e8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80031ea:	69fb      	ldr	r3, [r7, #28]
 80031ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d013      	beq.n	800321c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80031f4:	4b14      	ldr	r3, [pc, #80]	; (8003248 <HAL_RCC_GetSysClockFreq+0xb8>)
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	0c5b      	lsrs	r3, r3, #17
 80031fa:	f003 0301 	and.w	r3, r3, #1
 80031fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003202:	4413      	add	r3, r2
 8003204:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003208:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800320a:	697b      	ldr	r3, [r7, #20]
 800320c:	4a0f      	ldr	r2, [pc, #60]	; (800324c <HAL_RCC_GetSysClockFreq+0xbc>)
 800320e:	fb02 f203 	mul.w	r2, r2, r3
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	fbb2 f3f3 	udiv	r3, r2, r3
 8003218:	627b      	str	r3, [r7, #36]	; 0x24
 800321a:	e004      	b.n	8003226 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	4a0c      	ldr	r2, [pc, #48]	; (8003250 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003220:	fb02 f303 	mul.w	r3, r2, r3
 8003224:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	623b      	str	r3, [r7, #32]
      break;
 800322a:	e002      	b.n	8003232 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800322c:	4b07      	ldr	r3, [pc, #28]	; (800324c <HAL_RCC_GetSysClockFreq+0xbc>)
 800322e:	623b      	str	r3, [r7, #32]
      break;
 8003230:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003232:	6a3b      	ldr	r3, [r7, #32]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3728      	adds	r7, #40	; 0x28
 8003238:	46bd      	mov	sp, r7
 800323a:	bc90      	pop	{r4, r7}
 800323c:	4770      	bx	lr
 800323e:	bf00      	nop
 8003240:	08005820 	.word	0x08005820
 8003244:	08005830 	.word	0x08005830
 8003248:	40021000 	.word	0x40021000
 800324c:	007a1200 	.word	0x007a1200
 8003250:	003d0900 	.word	0x003d0900

08003254 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003254:	b480      	push	{r7}
 8003256:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003258:	4b02      	ldr	r3, [pc, #8]	; (8003264 <HAL_RCC_GetHCLKFreq+0x10>)
 800325a:	681b      	ldr	r3, [r3, #0]
}
 800325c:	4618      	mov	r0, r3
 800325e:	46bd      	mov	sp, r7
 8003260:	bc80      	pop	{r7}
 8003262:	4770      	bx	lr
 8003264:	20000010 	.word	0x20000010

08003268 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800326c:	f7ff fff2 	bl	8003254 <HAL_RCC_GetHCLKFreq>
 8003270:	4601      	mov	r1, r0
 8003272:	4b05      	ldr	r3, [pc, #20]	; (8003288 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	0a1b      	lsrs	r3, r3, #8
 8003278:	f003 0307 	and.w	r3, r3, #7
 800327c:	4a03      	ldr	r2, [pc, #12]	; (800328c <HAL_RCC_GetPCLK1Freq+0x24>)
 800327e:	5cd3      	ldrb	r3, [r2, r3]
 8003280:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003284:	4618      	mov	r0, r3
 8003286:	bd80      	pop	{r7, pc}
 8003288:	40021000 	.word	0x40021000
 800328c:	08006d0c 	.word	0x08006d0c

08003290 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003290:	b480      	push	{r7}
 8003292:	b085      	sub	sp, #20
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003298:	4b0a      	ldr	r3, [pc, #40]	; (80032c4 <RCC_Delay+0x34>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a0a      	ldr	r2, [pc, #40]	; (80032c8 <RCC_Delay+0x38>)
 800329e:	fba2 2303 	umull	r2, r3, r2, r3
 80032a2:	0a5b      	lsrs	r3, r3, #9
 80032a4:	687a      	ldr	r2, [r7, #4]
 80032a6:	fb02 f303 	mul.w	r3, r2, r3
 80032aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80032ac:	bf00      	nop
  }
  while (Delay --);
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	1e5a      	subs	r2, r3, #1
 80032b2:	60fa      	str	r2, [r7, #12]
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1f9      	bne.n	80032ac <RCC_Delay+0x1c>
}
 80032b8:	bf00      	nop
 80032ba:	3714      	adds	r7, #20
 80032bc:	46bd      	mov	sp, r7
 80032be:	bc80      	pop	{r7}
 80032c0:	4770      	bx	lr
 80032c2:	bf00      	nop
 80032c4:	20000010 	.word	0x20000010
 80032c8:	10624dd3 	.word	0x10624dd3

080032cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d101      	bne.n	80032de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e01d      	b.n	800331a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d106      	bne.n	80032f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	2200      	movs	r2, #0
 80032ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80032f2:	6878      	ldr	r0, [r7, #4]
 80032f4:	f7fe f986 	bl	8001604 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2202      	movs	r2, #2
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681a      	ldr	r2, [r3, #0]
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	3304      	adds	r3, #4
 8003308:	4619      	mov	r1, r3
 800330a:	4610      	mov	r0, r2
 800330c:	f000 f93e 	bl	800358c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2201      	movs	r2, #1
 8003314:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003318:	2300      	movs	r3, #0
}
 800331a:	4618      	mov	r0, r3
 800331c:	3708      	adds	r7, #8
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <HAL_TIM_Base_DeInit>:
  * @brief  DeInitializes the TIM Base peripheral
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
{
 8003322:	b580      	push	{r7, lr}
 8003324:	b082      	sub	sp, #8
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  htim->State = HAL_TIM_STATE_BUSY;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	2202      	movs	r2, #2
 800332e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the TIM Peripheral Clock */
  __HAL_TIM_DISABLE(htim);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	6a1a      	ldr	r2, [r3, #32]
 8003338:	f241 1311 	movw	r3, #4369	; 0x1111
 800333c:	4013      	ands	r3, r2
 800333e:	2b00      	cmp	r3, #0
 8003340:	d10f      	bne.n	8003362 <HAL_TIM_Base_DeInit+0x40>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6a1a      	ldr	r2, [r3, #32]
 8003348:	f240 4344 	movw	r3, #1092	; 0x444
 800334c:	4013      	ands	r3, r2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d107      	bne.n	8003362 <HAL_TIM_Base_DeInit+0x40>
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 0201 	bic.w	r2, r2, #1
 8003360:	601a      	str	r2, [r3, #0]
  }
  /* DeInit the low level hardware */
  htim->Base_MspDeInitCallback(htim);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_TIM_Base_MspDeInit(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f7fe f96a 	bl	800163c <HAL_TIM_Base_MspDeInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  /* Change TIM state */
  htim->State = HAL_TIM_STATE_RESET;
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	2200      	movs	r2, #0
 800336c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Release Lock */
  __HAL_UNLOCK(htim);
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	3708      	adds	r7, #8
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}

08003382 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003382:	b480      	push	{r7}
 8003384:	b085      	sub	sp, #20
 8003386:	af00      	add	r7, sp, #0
 8003388:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	2202      	movs	r2, #2
 800338e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f003 0307 	and.w	r3, r3, #7
 800339c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2b06      	cmp	r3, #6
 80033a2:	d007      	beq.n	80033b4 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 0201 	orr.w	r2, r2, #1
 80033b2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3714      	adds	r7, #20
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bc80      	pop	{r7}
 80033c6:	4770      	bx	lr

080033c8 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2202      	movs	r2, #2
 80033d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	6a1a      	ldr	r2, [r3, #32]
 80033de:	f241 1311 	movw	r3, #4369	; 0x1111
 80033e2:	4013      	ands	r3, r2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d10f      	bne.n	8003408 <HAL_TIM_Base_Stop+0x40>
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6a1a      	ldr	r2, [r3, #32]
 80033ee:	f240 4344 	movw	r3, #1092	; 0x444
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d107      	bne.n	8003408 <HAL_TIM_Base_Stop+0x40>
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	681a      	ldr	r2, [r3, #0]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f022 0201 	bic.w	r2, r2, #1
 8003406:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	2201      	movs	r2, #1
 800340c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003410:	2300      	movs	r3, #0
}
 8003412:	4618      	mov	r0, r3
 8003414:	370c      	adds	r7, #12
 8003416:	46bd      	mov	sp, r7
 8003418:	bc80      	pop	{r7}
 800341a:	4770      	bx	lr

0800341c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
 8003424:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800342c:	2b01      	cmp	r3, #1
 800342e:	d101      	bne.n	8003434 <HAL_TIM_ConfigClockSource+0x18>
 8003430:	2302      	movs	r3, #2
 8003432:	e0a6      	b.n	8003582 <HAL_TIM_ConfigClockSource+0x166>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	2201      	movs	r2, #1
 8003438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	2202      	movs	r2, #2
 8003440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	689b      	ldr	r3, [r3, #8]
 800344a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003452:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800345a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	68fa      	ldr	r2, [r7, #12]
 8003462:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	2b40      	cmp	r3, #64	; 0x40
 800346a:	d067      	beq.n	800353c <HAL_TIM_ConfigClockSource+0x120>
 800346c:	2b40      	cmp	r3, #64	; 0x40
 800346e:	d80b      	bhi.n	8003488 <HAL_TIM_ConfigClockSource+0x6c>
 8003470:	2b10      	cmp	r3, #16
 8003472:	d073      	beq.n	800355c <HAL_TIM_ConfigClockSource+0x140>
 8003474:	2b10      	cmp	r3, #16
 8003476:	d802      	bhi.n	800347e <HAL_TIM_ConfigClockSource+0x62>
 8003478:	2b00      	cmp	r3, #0
 800347a:	d06f      	beq.n	800355c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800347c:	e078      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800347e:	2b20      	cmp	r3, #32
 8003480:	d06c      	beq.n	800355c <HAL_TIM_ConfigClockSource+0x140>
 8003482:	2b30      	cmp	r3, #48	; 0x30
 8003484:	d06a      	beq.n	800355c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003486:	e073      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003488:	2b70      	cmp	r3, #112	; 0x70
 800348a:	d00d      	beq.n	80034a8 <HAL_TIM_ConfigClockSource+0x8c>
 800348c:	2b70      	cmp	r3, #112	; 0x70
 800348e:	d804      	bhi.n	800349a <HAL_TIM_ConfigClockSource+0x7e>
 8003490:	2b50      	cmp	r3, #80	; 0x50
 8003492:	d033      	beq.n	80034fc <HAL_TIM_ConfigClockSource+0xe0>
 8003494:	2b60      	cmp	r3, #96	; 0x60
 8003496:	d041      	beq.n	800351c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003498:	e06a      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800349a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800349e:	d066      	beq.n	800356e <HAL_TIM_ConfigClockSource+0x152>
 80034a0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80034a4:	d017      	beq.n	80034d6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80034a6:	e063      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6818      	ldr	r0, [r3, #0]
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	6899      	ldr	r1, [r3, #8]
 80034b0:	683b      	ldr	r3, [r7, #0]
 80034b2:	685a      	ldr	r2, [r3, #4]
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	68db      	ldr	r3, [r3, #12]
 80034b8:	f000 f941 	bl	800373e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80034ca:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68fa      	ldr	r2, [r7, #12]
 80034d2:	609a      	str	r2, [r3, #8]
      break;
 80034d4:	e04c      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6818      	ldr	r0, [r3, #0]
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	6899      	ldr	r1, [r3, #8]
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	685a      	ldr	r2, [r3, #4]
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	68db      	ldr	r3, [r3, #12]
 80034e6:	f000 f92a 	bl	800373e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	689a      	ldr	r2, [r3, #8]
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80034f8:	609a      	str	r2, [r3, #8]
      break;
 80034fa:	e039      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6818      	ldr	r0, [r3, #0]
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	6859      	ldr	r1, [r3, #4]
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	68db      	ldr	r3, [r3, #12]
 8003508:	461a      	mov	r2, r3
 800350a:	f000 f8a1 	bl	8003650 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2150      	movs	r1, #80	; 0x50
 8003514:	4618      	mov	r0, r3
 8003516:	f000 f8f8 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 800351a:	e029      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6818      	ldr	r0, [r3, #0]
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	6859      	ldr	r1, [r3, #4]
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	68db      	ldr	r3, [r3, #12]
 8003528:	461a      	mov	r2, r3
 800352a:	f000 f8bf 	bl	80036ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	2160      	movs	r1, #96	; 0x60
 8003534:	4618      	mov	r0, r3
 8003536:	f000 f8e8 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 800353a:	e019      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6818      	ldr	r0, [r3, #0]
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	6859      	ldr	r1, [r3, #4]
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	68db      	ldr	r3, [r3, #12]
 8003548:	461a      	mov	r2, r3
 800354a:	f000 f881 	bl	8003650 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	2140      	movs	r1, #64	; 0x40
 8003554:	4618      	mov	r0, r3
 8003556:	f000 f8d8 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 800355a:	e009      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4619      	mov	r1, r3
 8003566:	4610      	mov	r0, r2
 8003568:	f000 f8cf 	bl	800370a <TIM_ITRx_SetConfig>
      break;
 800356c:	e000      	b.n	8003570 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800356e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	2200      	movs	r2, #0
 800357c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003580:	2300      	movs	r3, #0
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800358c:	b480      	push	{r7}
 800358e:	b085      	sub	sp, #20
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4a29      	ldr	r2, [pc, #164]	; (8003644 <TIM_Base_SetConfig+0xb8>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d00b      	beq.n	80035bc <TIM_Base_SetConfig+0x30>
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035aa:	d007      	beq.n	80035bc <TIM_Base_SetConfig+0x30>
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	4a26      	ldr	r2, [pc, #152]	; (8003648 <TIM_Base_SetConfig+0xbc>)
 80035b0:	4293      	cmp	r3, r2
 80035b2:	d003      	beq.n	80035bc <TIM_Base_SetConfig+0x30>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	4a25      	ldr	r2, [pc, #148]	; (800364c <TIM_Base_SetConfig+0xc0>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d108      	bne.n	80035ce <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	68fa      	ldr	r2, [r7, #12]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	4a1c      	ldr	r2, [pc, #112]	; (8003644 <TIM_Base_SetConfig+0xb8>)
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d00b      	beq.n	80035ee <TIM_Base_SetConfig+0x62>
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035dc:	d007      	beq.n	80035ee <TIM_Base_SetConfig+0x62>
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	4a19      	ldr	r2, [pc, #100]	; (8003648 <TIM_Base_SetConfig+0xbc>)
 80035e2:	4293      	cmp	r3, r2
 80035e4:	d003      	beq.n	80035ee <TIM_Base_SetConfig+0x62>
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4a18      	ldr	r2, [pc, #96]	; (800364c <TIM_Base_SetConfig+0xc0>)
 80035ea:	4293      	cmp	r3, r2
 80035ec:	d108      	bne.n	8003600 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035f6:	683b      	ldr	r3, [r7, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	695b      	ldr	r3, [r3, #20]
 800360a:	4313      	orrs	r3, r2
 800360c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	68fa      	ldr	r2, [r7, #12]
 8003612:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	689a      	ldr	r2, [r3, #8]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800361c:	683b      	ldr	r3, [r7, #0]
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	4a07      	ldr	r2, [pc, #28]	; (8003644 <TIM_Base_SetConfig+0xb8>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d103      	bne.n	8003634 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800362c:	683b      	ldr	r3, [r7, #0]
 800362e:	691a      	ldr	r2, [r3, #16]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	615a      	str	r2, [r3, #20]
}
 800363a:	bf00      	nop
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	bc80      	pop	{r7}
 8003642:	4770      	bx	lr
 8003644:	40012c00 	.word	0x40012c00
 8003648:	40000400 	.word	0x40000400
 800364c:	40000800 	.word	0x40000800

08003650 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003650:	b480      	push	{r7}
 8003652:	b087      	sub	sp, #28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	6a1b      	ldr	r3, [r3, #32]
 8003660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	f023 0201 	bic.w	r2, r3, #1
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	699b      	ldr	r3, [r3, #24]
 8003672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800367a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	011b      	lsls	r3, r3, #4
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	4313      	orrs	r3, r2
 8003684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	f023 030a 	bic.w	r3, r3, #10
 800368c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800368e:	697a      	ldr	r2, [r7, #20]
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	4313      	orrs	r3, r2
 8003694:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	697a      	ldr	r2, [r7, #20]
 80036a0:	621a      	str	r2, [r3, #32]
}
 80036a2:	bf00      	nop
 80036a4:	371c      	adds	r7, #28
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bc80      	pop	{r7}
 80036aa:	4770      	bx	lr

080036ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f023 0210 	bic.w	r2, r3, #16
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	699b      	ldr	r3, [r3, #24]
 80036c8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6a1b      	ldr	r3, [r3, #32]
 80036ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036d0:	697b      	ldr	r3, [r7, #20]
 80036d2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036d6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	031b      	lsls	r3, r3, #12
 80036dc:	697a      	ldr	r2, [r7, #20]
 80036de:	4313      	orrs	r3, r2
 80036e0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036e8:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	693a      	ldr	r2, [r7, #16]
 80036f0:	4313      	orrs	r3, r2
 80036f2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	693a      	ldr	r2, [r7, #16]
 80036fe:	621a      	str	r2, [r3, #32]
}
 8003700:	bf00      	nop
 8003702:	371c      	adds	r7, #28
 8003704:	46bd      	mov	sp, r7
 8003706:	bc80      	pop	{r7}
 8003708:	4770      	bx	lr

0800370a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800370a:	b480      	push	{r7}
 800370c:	b085      	sub	sp, #20
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
 8003712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003720:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003722:	683a      	ldr	r2, [r7, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	4313      	orrs	r3, r2
 8003728:	f043 0307 	orr.w	r3, r3, #7
 800372c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	68fa      	ldr	r2, [r7, #12]
 8003732:	609a      	str	r2, [r3, #8]
}
 8003734:	bf00      	nop
 8003736:	3714      	adds	r7, #20
 8003738:	46bd      	mov	sp, r7
 800373a:	bc80      	pop	{r7}
 800373c:	4770      	bx	lr

0800373e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800373e:	b480      	push	{r7}
 8003740:	b087      	sub	sp, #28
 8003742:	af00      	add	r7, sp, #0
 8003744:	60f8      	str	r0, [r7, #12]
 8003746:	60b9      	str	r1, [r7, #8]
 8003748:	607a      	str	r2, [r7, #4]
 800374a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	689b      	ldr	r3, [r3, #8]
 8003750:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003758:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800375a:	683b      	ldr	r3, [r7, #0]
 800375c:	021a      	lsls	r2, r3, #8
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	431a      	orrs	r2, r3
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	4313      	orrs	r3, r2
 8003766:	697a      	ldr	r2, [r7, #20]
 8003768:	4313      	orrs	r3, r2
 800376a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	609a      	str	r2, [r3, #8]
}
 8003772:	bf00      	nop
 8003774:	371c      	adds	r7, #28
 8003776:	46bd      	mov	sp, r7
 8003778:	bc80      	pop	{r7}
 800377a:	4770      	bx	lr

0800377c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800377c:	b480      	push	{r7}
 800377e:	b085      	sub	sp, #20
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800378c:	2b01      	cmp	r3, #1
 800378e:	d101      	bne.n	8003794 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003790:	2302      	movs	r3, #2
 8003792:	e032      	b.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2201      	movs	r2, #1
 8003798:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2202      	movs	r2, #2
 80037a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	685b      	ldr	r3, [r3, #4]
 80037aa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037ba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	68fa      	ldr	r2, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80037c6:	68bb      	ldr	r3, [r7, #8]
 80037c8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80037cc:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037ce:	683b      	ldr	r3, [r7, #0]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	68ba      	ldr	r2, [r7, #8]
 80037d4:	4313      	orrs	r3, r2
 80037d6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68fa      	ldr	r2, [r7, #12]
 80037de:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3714      	adds	r7, #20
 80037fe:	46bd      	mov	sp, r7
 8003800:	bc80      	pop	{r7}
 8003802:	4770      	bx	lr

08003804 <__errno>:
 8003804:	4b01      	ldr	r3, [pc, #4]	; (800380c <__errno+0x8>)
 8003806:	6818      	ldr	r0, [r3, #0]
 8003808:	4770      	bx	lr
 800380a:	bf00      	nop
 800380c:	20000024 	.word	0x20000024

08003810 <__libc_init_array>:
 8003810:	b570      	push	{r4, r5, r6, lr}
 8003812:	2500      	movs	r5, #0
 8003814:	4e0c      	ldr	r6, [pc, #48]	; (8003848 <__libc_init_array+0x38>)
 8003816:	4c0d      	ldr	r4, [pc, #52]	; (800384c <__libc_init_array+0x3c>)
 8003818:	1ba4      	subs	r4, r4, r6
 800381a:	10a4      	asrs	r4, r4, #2
 800381c:	42a5      	cmp	r5, r4
 800381e:	d109      	bne.n	8003834 <__libc_init_array+0x24>
 8003820:	f001 ffe2 	bl	80057e8 <_init>
 8003824:	2500      	movs	r5, #0
 8003826:	4e0a      	ldr	r6, [pc, #40]	; (8003850 <__libc_init_array+0x40>)
 8003828:	4c0a      	ldr	r4, [pc, #40]	; (8003854 <__libc_init_array+0x44>)
 800382a:	1ba4      	subs	r4, r4, r6
 800382c:	10a4      	asrs	r4, r4, #2
 800382e:	42a5      	cmp	r5, r4
 8003830:	d105      	bne.n	800383e <__libc_init_array+0x2e>
 8003832:	bd70      	pop	{r4, r5, r6, pc}
 8003834:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003838:	4798      	blx	r3
 800383a:	3501      	adds	r5, #1
 800383c:	e7ee      	b.n	800381c <__libc_init_array+0xc>
 800383e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003842:	4798      	blx	r3
 8003844:	3501      	adds	r5, #1
 8003846:	e7f2      	b.n	800382e <__libc_init_array+0x1e>
 8003848:	08006d98 	.word	0x08006d98
 800384c:	08006d98 	.word	0x08006d98
 8003850:	08006d98 	.word	0x08006d98
 8003854:	08006d9c 	.word	0x08006d9c

08003858 <malloc>:
 8003858:	4b02      	ldr	r3, [pc, #8]	; (8003864 <malloc+0xc>)
 800385a:	4601      	mov	r1, r0
 800385c:	6818      	ldr	r0, [r3, #0]
 800385e:	f000 b857 	b.w	8003910 <_malloc_r>
 8003862:	bf00      	nop
 8003864:	20000024 	.word	0x20000024

08003868 <memset>:
 8003868:	4603      	mov	r3, r0
 800386a:	4402      	add	r2, r0
 800386c:	4293      	cmp	r3, r2
 800386e:	d100      	bne.n	8003872 <memset+0xa>
 8003870:	4770      	bx	lr
 8003872:	f803 1b01 	strb.w	r1, [r3], #1
 8003876:	e7f9      	b.n	800386c <memset+0x4>

08003878 <_free_r>:
 8003878:	b538      	push	{r3, r4, r5, lr}
 800387a:	4605      	mov	r5, r0
 800387c:	2900      	cmp	r1, #0
 800387e:	d043      	beq.n	8003908 <_free_r+0x90>
 8003880:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003884:	1f0c      	subs	r4, r1, #4
 8003886:	2b00      	cmp	r3, #0
 8003888:	bfb8      	it	lt
 800388a:	18e4      	addlt	r4, r4, r3
 800388c:	f000 f8ca 	bl	8003a24 <__malloc_lock>
 8003890:	4a1e      	ldr	r2, [pc, #120]	; (800390c <_free_r+0x94>)
 8003892:	6813      	ldr	r3, [r2, #0]
 8003894:	4610      	mov	r0, r2
 8003896:	b933      	cbnz	r3, 80038a6 <_free_r+0x2e>
 8003898:	6063      	str	r3, [r4, #4]
 800389a:	6014      	str	r4, [r2, #0]
 800389c:	4628      	mov	r0, r5
 800389e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80038a2:	f000 b8c0 	b.w	8003a26 <__malloc_unlock>
 80038a6:	42a3      	cmp	r3, r4
 80038a8:	d90b      	bls.n	80038c2 <_free_r+0x4a>
 80038aa:	6821      	ldr	r1, [r4, #0]
 80038ac:	1862      	adds	r2, r4, r1
 80038ae:	4293      	cmp	r3, r2
 80038b0:	bf01      	itttt	eq
 80038b2:	681a      	ldreq	r2, [r3, #0]
 80038b4:	685b      	ldreq	r3, [r3, #4]
 80038b6:	1852      	addeq	r2, r2, r1
 80038b8:	6022      	streq	r2, [r4, #0]
 80038ba:	6063      	str	r3, [r4, #4]
 80038bc:	6004      	str	r4, [r0, #0]
 80038be:	e7ed      	b.n	800389c <_free_r+0x24>
 80038c0:	4613      	mov	r3, r2
 80038c2:	685a      	ldr	r2, [r3, #4]
 80038c4:	b10a      	cbz	r2, 80038ca <_free_r+0x52>
 80038c6:	42a2      	cmp	r2, r4
 80038c8:	d9fa      	bls.n	80038c0 <_free_r+0x48>
 80038ca:	6819      	ldr	r1, [r3, #0]
 80038cc:	1858      	adds	r0, r3, r1
 80038ce:	42a0      	cmp	r0, r4
 80038d0:	d10b      	bne.n	80038ea <_free_r+0x72>
 80038d2:	6820      	ldr	r0, [r4, #0]
 80038d4:	4401      	add	r1, r0
 80038d6:	1858      	adds	r0, r3, r1
 80038d8:	4282      	cmp	r2, r0
 80038da:	6019      	str	r1, [r3, #0]
 80038dc:	d1de      	bne.n	800389c <_free_r+0x24>
 80038de:	6810      	ldr	r0, [r2, #0]
 80038e0:	6852      	ldr	r2, [r2, #4]
 80038e2:	4401      	add	r1, r0
 80038e4:	6019      	str	r1, [r3, #0]
 80038e6:	605a      	str	r2, [r3, #4]
 80038e8:	e7d8      	b.n	800389c <_free_r+0x24>
 80038ea:	d902      	bls.n	80038f2 <_free_r+0x7a>
 80038ec:	230c      	movs	r3, #12
 80038ee:	602b      	str	r3, [r5, #0]
 80038f0:	e7d4      	b.n	800389c <_free_r+0x24>
 80038f2:	6820      	ldr	r0, [r4, #0]
 80038f4:	1821      	adds	r1, r4, r0
 80038f6:	428a      	cmp	r2, r1
 80038f8:	bf01      	itttt	eq
 80038fa:	6811      	ldreq	r1, [r2, #0]
 80038fc:	6852      	ldreq	r2, [r2, #4]
 80038fe:	1809      	addeq	r1, r1, r0
 8003900:	6021      	streq	r1, [r4, #0]
 8003902:	6062      	str	r2, [r4, #4]
 8003904:	605c      	str	r4, [r3, #4]
 8003906:	e7c9      	b.n	800389c <_free_r+0x24>
 8003908:	bd38      	pop	{r3, r4, r5, pc}
 800390a:	bf00      	nop
 800390c:	200000b8 	.word	0x200000b8

08003910 <_malloc_r>:
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	1ccd      	adds	r5, r1, #3
 8003914:	f025 0503 	bic.w	r5, r5, #3
 8003918:	3508      	adds	r5, #8
 800391a:	2d0c      	cmp	r5, #12
 800391c:	bf38      	it	cc
 800391e:	250c      	movcc	r5, #12
 8003920:	2d00      	cmp	r5, #0
 8003922:	4606      	mov	r6, r0
 8003924:	db01      	blt.n	800392a <_malloc_r+0x1a>
 8003926:	42a9      	cmp	r1, r5
 8003928:	d903      	bls.n	8003932 <_malloc_r+0x22>
 800392a:	230c      	movs	r3, #12
 800392c:	6033      	str	r3, [r6, #0]
 800392e:	2000      	movs	r0, #0
 8003930:	bd70      	pop	{r4, r5, r6, pc}
 8003932:	f000 f877 	bl	8003a24 <__malloc_lock>
 8003936:	4a21      	ldr	r2, [pc, #132]	; (80039bc <_malloc_r+0xac>)
 8003938:	6814      	ldr	r4, [r2, #0]
 800393a:	4621      	mov	r1, r4
 800393c:	b991      	cbnz	r1, 8003964 <_malloc_r+0x54>
 800393e:	4c20      	ldr	r4, [pc, #128]	; (80039c0 <_malloc_r+0xb0>)
 8003940:	6823      	ldr	r3, [r4, #0]
 8003942:	b91b      	cbnz	r3, 800394c <_malloc_r+0x3c>
 8003944:	4630      	mov	r0, r6
 8003946:	f000 f83d 	bl	80039c4 <_sbrk_r>
 800394a:	6020      	str	r0, [r4, #0]
 800394c:	4629      	mov	r1, r5
 800394e:	4630      	mov	r0, r6
 8003950:	f000 f838 	bl	80039c4 <_sbrk_r>
 8003954:	1c43      	adds	r3, r0, #1
 8003956:	d124      	bne.n	80039a2 <_malloc_r+0x92>
 8003958:	230c      	movs	r3, #12
 800395a:	4630      	mov	r0, r6
 800395c:	6033      	str	r3, [r6, #0]
 800395e:	f000 f862 	bl	8003a26 <__malloc_unlock>
 8003962:	e7e4      	b.n	800392e <_malloc_r+0x1e>
 8003964:	680b      	ldr	r3, [r1, #0]
 8003966:	1b5b      	subs	r3, r3, r5
 8003968:	d418      	bmi.n	800399c <_malloc_r+0x8c>
 800396a:	2b0b      	cmp	r3, #11
 800396c:	d90f      	bls.n	800398e <_malloc_r+0x7e>
 800396e:	600b      	str	r3, [r1, #0]
 8003970:	18cc      	adds	r4, r1, r3
 8003972:	50cd      	str	r5, [r1, r3]
 8003974:	4630      	mov	r0, r6
 8003976:	f000 f856 	bl	8003a26 <__malloc_unlock>
 800397a:	f104 000b 	add.w	r0, r4, #11
 800397e:	1d23      	adds	r3, r4, #4
 8003980:	f020 0007 	bic.w	r0, r0, #7
 8003984:	1ac3      	subs	r3, r0, r3
 8003986:	d0d3      	beq.n	8003930 <_malloc_r+0x20>
 8003988:	425a      	negs	r2, r3
 800398a:	50e2      	str	r2, [r4, r3]
 800398c:	e7d0      	b.n	8003930 <_malloc_r+0x20>
 800398e:	684b      	ldr	r3, [r1, #4]
 8003990:	428c      	cmp	r4, r1
 8003992:	bf16      	itet	ne
 8003994:	6063      	strne	r3, [r4, #4]
 8003996:	6013      	streq	r3, [r2, #0]
 8003998:	460c      	movne	r4, r1
 800399a:	e7eb      	b.n	8003974 <_malloc_r+0x64>
 800399c:	460c      	mov	r4, r1
 800399e:	6849      	ldr	r1, [r1, #4]
 80039a0:	e7cc      	b.n	800393c <_malloc_r+0x2c>
 80039a2:	1cc4      	adds	r4, r0, #3
 80039a4:	f024 0403 	bic.w	r4, r4, #3
 80039a8:	42a0      	cmp	r0, r4
 80039aa:	d005      	beq.n	80039b8 <_malloc_r+0xa8>
 80039ac:	1a21      	subs	r1, r4, r0
 80039ae:	4630      	mov	r0, r6
 80039b0:	f000 f808 	bl	80039c4 <_sbrk_r>
 80039b4:	3001      	adds	r0, #1
 80039b6:	d0cf      	beq.n	8003958 <_malloc_r+0x48>
 80039b8:	6025      	str	r5, [r4, #0]
 80039ba:	e7db      	b.n	8003974 <_malloc_r+0x64>
 80039bc:	200000b8 	.word	0x200000b8
 80039c0:	200000bc 	.word	0x200000bc

080039c4 <_sbrk_r>:
 80039c4:	b538      	push	{r3, r4, r5, lr}
 80039c6:	2300      	movs	r3, #0
 80039c8:	4c05      	ldr	r4, [pc, #20]	; (80039e0 <_sbrk_r+0x1c>)
 80039ca:	4605      	mov	r5, r0
 80039cc:	4608      	mov	r0, r1
 80039ce:	6023      	str	r3, [r4, #0]
 80039d0:	f7fd fe74 	bl	80016bc <_sbrk>
 80039d4:	1c43      	adds	r3, r0, #1
 80039d6:	d102      	bne.n	80039de <_sbrk_r+0x1a>
 80039d8:	6823      	ldr	r3, [r4, #0]
 80039da:	b103      	cbz	r3, 80039de <_sbrk_r+0x1a>
 80039dc:	602b      	str	r3, [r5, #0]
 80039de:	bd38      	pop	{r3, r4, r5, pc}
 80039e0:	20000160 	.word	0x20000160

080039e4 <siprintf>:
 80039e4:	b40e      	push	{r1, r2, r3}
 80039e6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80039ea:	b500      	push	{lr}
 80039ec:	b09c      	sub	sp, #112	; 0x70
 80039ee:	ab1d      	add	r3, sp, #116	; 0x74
 80039f0:	9002      	str	r0, [sp, #8]
 80039f2:	9006      	str	r0, [sp, #24]
 80039f4:	9107      	str	r1, [sp, #28]
 80039f6:	9104      	str	r1, [sp, #16]
 80039f8:	4808      	ldr	r0, [pc, #32]	; (8003a1c <siprintf+0x38>)
 80039fa:	4909      	ldr	r1, [pc, #36]	; (8003a20 <siprintf+0x3c>)
 80039fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8003a00:	9105      	str	r1, [sp, #20]
 8003a02:	6800      	ldr	r0, [r0, #0]
 8003a04:	a902      	add	r1, sp, #8
 8003a06:	9301      	str	r3, [sp, #4]
 8003a08:	f000 f868 	bl	8003adc <_svfiprintf_r>
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	9b02      	ldr	r3, [sp, #8]
 8003a10:	701a      	strb	r2, [r3, #0]
 8003a12:	b01c      	add	sp, #112	; 0x70
 8003a14:	f85d eb04 	ldr.w	lr, [sp], #4
 8003a18:	b003      	add	sp, #12
 8003a1a:	4770      	bx	lr
 8003a1c:	20000024 	.word	0x20000024
 8003a20:	ffff0208 	.word	0xffff0208

08003a24 <__malloc_lock>:
 8003a24:	4770      	bx	lr

08003a26 <__malloc_unlock>:
 8003a26:	4770      	bx	lr

08003a28 <__ssputs_r>:
 8003a28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a2c:	688e      	ldr	r6, [r1, #8]
 8003a2e:	4682      	mov	sl, r0
 8003a30:	429e      	cmp	r6, r3
 8003a32:	460c      	mov	r4, r1
 8003a34:	4690      	mov	r8, r2
 8003a36:	4699      	mov	r9, r3
 8003a38:	d837      	bhi.n	8003aaa <__ssputs_r+0x82>
 8003a3a:	898a      	ldrh	r2, [r1, #12]
 8003a3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003a40:	d031      	beq.n	8003aa6 <__ssputs_r+0x7e>
 8003a42:	2302      	movs	r3, #2
 8003a44:	6825      	ldr	r5, [r4, #0]
 8003a46:	6909      	ldr	r1, [r1, #16]
 8003a48:	1a6f      	subs	r7, r5, r1
 8003a4a:	6965      	ldr	r5, [r4, #20]
 8003a4c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003a50:	fb95 f5f3 	sdiv	r5, r5, r3
 8003a54:	f109 0301 	add.w	r3, r9, #1
 8003a58:	443b      	add	r3, r7
 8003a5a:	429d      	cmp	r5, r3
 8003a5c:	bf38      	it	cc
 8003a5e:	461d      	movcc	r5, r3
 8003a60:	0553      	lsls	r3, r2, #21
 8003a62:	d530      	bpl.n	8003ac6 <__ssputs_r+0x9e>
 8003a64:	4629      	mov	r1, r5
 8003a66:	f7ff ff53 	bl	8003910 <_malloc_r>
 8003a6a:	4606      	mov	r6, r0
 8003a6c:	b950      	cbnz	r0, 8003a84 <__ssputs_r+0x5c>
 8003a6e:	230c      	movs	r3, #12
 8003a70:	f04f 30ff 	mov.w	r0, #4294967295
 8003a74:	f8ca 3000 	str.w	r3, [sl]
 8003a78:	89a3      	ldrh	r3, [r4, #12]
 8003a7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a7e:	81a3      	strh	r3, [r4, #12]
 8003a80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a84:	463a      	mov	r2, r7
 8003a86:	6921      	ldr	r1, [r4, #16]
 8003a88:	f000 fab6 	bl	8003ff8 <memcpy>
 8003a8c:	89a3      	ldrh	r3, [r4, #12]
 8003a8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003a92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a96:	81a3      	strh	r3, [r4, #12]
 8003a98:	6126      	str	r6, [r4, #16]
 8003a9a:	443e      	add	r6, r7
 8003a9c:	6026      	str	r6, [r4, #0]
 8003a9e:	464e      	mov	r6, r9
 8003aa0:	6165      	str	r5, [r4, #20]
 8003aa2:	1bed      	subs	r5, r5, r7
 8003aa4:	60a5      	str	r5, [r4, #8]
 8003aa6:	454e      	cmp	r6, r9
 8003aa8:	d900      	bls.n	8003aac <__ssputs_r+0x84>
 8003aaa:	464e      	mov	r6, r9
 8003aac:	4632      	mov	r2, r6
 8003aae:	4641      	mov	r1, r8
 8003ab0:	6820      	ldr	r0, [r4, #0]
 8003ab2:	f000 faac 	bl	800400e <memmove>
 8003ab6:	68a3      	ldr	r3, [r4, #8]
 8003ab8:	2000      	movs	r0, #0
 8003aba:	1b9b      	subs	r3, r3, r6
 8003abc:	60a3      	str	r3, [r4, #8]
 8003abe:	6823      	ldr	r3, [r4, #0]
 8003ac0:	441e      	add	r6, r3
 8003ac2:	6026      	str	r6, [r4, #0]
 8003ac4:	e7dc      	b.n	8003a80 <__ssputs_r+0x58>
 8003ac6:	462a      	mov	r2, r5
 8003ac8:	f000 faba 	bl	8004040 <_realloc_r>
 8003acc:	4606      	mov	r6, r0
 8003ace:	2800      	cmp	r0, #0
 8003ad0:	d1e2      	bne.n	8003a98 <__ssputs_r+0x70>
 8003ad2:	6921      	ldr	r1, [r4, #16]
 8003ad4:	4650      	mov	r0, sl
 8003ad6:	f7ff fecf 	bl	8003878 <_free_r>
 8003ada:	e7c8      	b.n	8003a6e <__ssputs_r+0x46>

08003adc <_svfiprintf_r>:
 8003adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ae0:	461d      	mov	r5, r3
 8003ae2:	898b      	ldrh	r3, [r1, #12]
 8003ae4:	b09d      	sub	sp, #116	; 0x74
 8003ae6:	061f      	lsls	r7, r3, #24
 8003ae8:	4680      	mov	r8, r0
 8003aea:	460c      	mov	r4, r1
 8003aec:	4616      	mov	r6, r2
 8003aee:	d50f      	bpl.n	8003b10 <_svfiprintf_r+0x34>
 8003af0:	690b      	ldr	r3, [r1, #16]
 8003af2:	b96b      	cbnz	r3, 8003b10 <_svfiprintf_r+0x34>
 8003af4:	2140      	movs	r1, #64	; 0x40
 8003af6:	f7ff ff0b 	bl	8003910 <_malloc_r>
 8003afa:	6020      	str	r0, [r4, #0]
 8003afc:	6120      	str	r0, [r4, #16]
 8003afe:	b928      	cbnz	r0, 8003b0c <_svfiprintf_r+0x30>
 8003b00:	230c      	movs	r3, #12
 8003b02:	f8c8 3000 	str.w	r3, [r8]
 8003b06:	f04f 30ff 	mov.w	r0, #4294967295
 8003b0a:	e0c8      	b.n	8003c9e <_svfiprintf_r+0x1c2>
 8003b0c:	2340      	movs	r3, #64	; 0x40
 8003b0e:	6163      	str	r3, [r4, #20]
 8003b10:	2300      	movs	r3, #0
 8003b12:	9309      	str	r3, [sp, #36]	; 0x24
 8003b14:	2320      	movs	r3, #32
 8003b16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003b1a:	2330      	movs	r3, #48	; 0x30
 8003b1c:	f04f 0b01 	mov.w	fp, #1
 8003b20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003b24:	9503      	str	r5, [sp, #12]
 8003b26:	4637      	mov	r7, r6
 8003b28:	463d      	mov	r5, r7
 8003b2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003b2e:	b10b      	cbz	r3, 8003b34 <_svfiprintf_r+0x58>
 8003b30:	2b25      	cmp	r3, #37	; 0x25
 8003b32:	d13e      	bne.n	8003bb2 <_svfiprintf_r+0xd6>
 8003b34:	ebb7 0a06 	subs.w	sl, r7, r6
 8003b38:	d00b      	beq.n	8003b52 <_svfiprintf_r+0x76>
 8003b3a:	4653      	mov	r3, sl
 8003b3c:	4632      	mov	r2, r6
 8003b3e:	4621      	mov	r1, r4
 8003b40:	4640      	mov	r0, r8
 8003b42:	f7ff ff71 	bl	8003a28 <__ssputs_r>
 8003b46:	3001      	adds	r0, #1
 8003b48:	f000 80a4 	beq.w	8003c94 <_svfiprintf_r+0x1b8>
 8003b4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b4e:	4453      	add	r3, sl
 8003b50:	9309      	str	r3, [sp, #36]	; 0x24
 8003b52:	783b      	ldrb	r3, [r7, #0]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	f000 809d 	beq.w	8003c94 <_svfiprintf_r+0x1b8>
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003b64:	9304      	str	r3, [sp, #16]
 8003b66:	9307      	str	r3, [sp, #28]
 8003b68:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003b6c:	931a      	str	r3, [sp, #104]	; 0x68
 8003b6e:	462f      	mov	r7, r5
 8003b70:	2205      	movs	r2, #5
 8003b72:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003b76:	4850      	ldr	r0, [pc, #320]	; (8003cb8 <_svfiprintf_r+0x1dc>)
 8003b78:	f000 fa30 	bl	8003fdc <memchr>
 8003b7c:	9b04      	ldr	r3, [sp, #16]
 8003b7e:	b9d0      	cbnz	r0, 8003bb6 <_svfiprintf_r+0xda>
 8003b80:	06d9      	lsls	r1, r3, #27
 8003b82:	bf44      	itt	mi
 8003b84:	2220      	movmi	r2, #32
 8003b86:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b8a:	071a      	lsls	r2, r3, #28
 8003b8c:	bf44      	itt	mi
 8003b8e:	222b      	movmi	r2, #43	; 0x2b
 8003b90:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003b94:	782a      	ldrb	r2, [r5, #0]
 8003b96:	2a2a      	cmp	r2, #42	; 0x2a
 8003b98:	d015      	beq.n	8003bc6 <_svfiprintf_r+0xea>
 8003b9a:	462f      	mov	r7, r5
 8003b9c:	2000      	movs	r0, #0
 8003b9e:	250a      	movs	r5, #10
 8003ba0:	9a07      	ldr	r2, [sp, #28]
 8003ba2:	4639      	mov	r1, r7
 8003ba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ba8:	3b30      	subs	r3, #48	; 0x30
 8003baa:	2b09      	cmp	r3, #9
 8003bac:	d94d      	bls.n	8003c4a <_svfiprintf_r+0x16e>
 8003bae:	b1b8      	cbz	r0, 8003be0 <_svfiprintf_r+0x104>
 8003bb0:	e00f      	b.n	8003bd2 <_svfiprintf_r+0xf6>
 8003bb2:	462f      	mov	r7, r5
 8003bb4:	e7b8      	b.n	8003b28 <_svfiprintf_r+0x4c>
 8003bb6:	4a40      	ldr	r2, [pc, #256]	; (8003cb8 <_svfiprintf_r+0x1dc>)
 8003bb8:	463d      	mov	r5, r7
 8003bba:	1a80      	subs	r0, r0, r2
 8003bbc:	fa0b f000 	lsl.w	r0, fp, r0
 8003bc0:	4318      	orrs	r0, r3
 8003bc2:	9004      	str	r0, [sp, #16]
 8003bc4:	e7d3      	b.n	8003b6e <_svfiprintf_r+0x92>
 8003bc6:	9a03      	ldr	r2, [sp, #12]
 8003bc8:	1d11      	adds	r1, r2, #4
 8003bca:	6812      	ldr	r2, [r2, #0]
 8003bcc:	9103      	str	r1, [sp, #12]
 8003bce:	2a00      	cmp	r2, #0
 8003bd0:	db01      	blt.n	8003bd6 <_svfiprintf_r+0xfa>
 8003bd2:	9207      	str	r2, [sp, #28]
 8003bd4:	e004      	b.n	8003be0 <_svfiprintf_r+0x104>
 8003bd6:	4252      	negs	r2, r2
 8003bd8:	f043 0302 	orr.w	r3, r3, #2
 8003bdc:	9207      	str	r2, [sp, #28]
 8003bde:	9304      	str	r3, [sp, #16]
 8003be0:	783b      	ldrb	r3, [r7, #0]
 8003be2:	2b2e      	cmp	r3, #46	; 0x2e
 8003be4:	d10c      	bne.n	8003c00 <_svfiprintf_r+0x124>
 8003be6:	787b      	ldrb	r3, [r7, #1]
 8003be8:	2b2a      	cmp	r3, #42	; 0x2a
 8003bea:	d133      	bne.n	8003c54 <_svfiprintf_r+0x178>
 8003bec:	9b03      	ldr	r3, [sp, #12]
 8003bee:	3702      	adds	r7, #2
 8003bf0:	1d1a      	adds	r2, r3, #4
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	9203      	str	r2, [sp, #12]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bfb8      	it	lt
 8003bfa:	f04f 33ff 	movlt.w	r3, #4294967295
 8003bfe:	9305      	str	r3, [sp, #20]
 8003c00:	4d2e      	ldr	r5, [pc, #184]	; (8003cbc <_svfiprintf_r+0x1e0>)
 8003c02:	2203      	movs	r2, #3
 8003c04:	7839      	ldrb	r1, [r7, #0]
 8003c06:	4628      	mov	r0, r5
 8003c08:	f000 f9e8 	bl	8003fdc <memchr>
 8003c0c:	b138      	cbz	r0, 8003c1e <_svfiprintf_r+0x142>
 8003c0e:	2340      	movs	r3, #64	; 0x40
 8003c10:	1b40      	subs	r0, r0, r5
 8003c12:	fa03 f000 	lsl.w	r0, r3, r0
 8003c16:	9b04      	ldr	r3, [sp, #16]
 8003c18:	3701      	adds	r7, #1
 8003c1a:	4303      	orrs	r3, r0
 8003c1c:	9304      	str	r3, [sp, #16]
 8003c1e:	7839      	ldrb	r1, [r7, #0]
 8003c20:	2206      	movs	r2, #6
 8003c22:	4827      	ldr	r0, [pc, #156]	; (8003cc0 <_svfiprintf_r+0x1e4>)
 8003c24:	1c7e      	adds	r6, r7, #1
 8003c26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003c2a:	f000 f9d7 	bl	8003fdc <memchr>
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d038      	beq.n	8003ca4 <_svfiprintf_r+0x1c8>
 8003c32:	4b24      	ldr	r3, [pc, #144]	; (8003cc4 <_svfiprintf_r+0x1e8>)
 8003c34:	bb13      	cbnz	r3, 8003c7c <_svfiprintf_r+0x1a0>
 8003c36:	9b03      	ldr	r3, [sp, #12]
 8003c38:	3307      	adds	r3, #7
 8003c3a:	f023 0307 	bic.w	r3, r3, #7
 8003c3e:	3308      	adds	r3, #8
 8003c40:	9303      	str	r3, [sp, #12]
 8003c42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c44:	444b      	add	r3, r9
 8003c46:	9309      	str	r3, [sp, #36]	; 0x24
 8003c48:	e76d      	b.n	8003b26 <_svfiprintf_r+0x4a>
 8003c4a:	fb05 3202 	mla	r2, r5, r2, r3
 8003c4e:	2001      	movs	r0, #1
 8003c50:	460f      	mov	r7, r1
 8003c52:	e7a6      	b.n	8003ba2 <_svfiprintf_r+0xc6>
 8003c54:	2300      	movs	r3, #0
 8003c56:	250a      	movs	r5, #10
 8003c58:	4619      	mov	r1, r3
 8003c5a:	3701      	adds	r7, #1
 8003c5c:	9305      	str	r3, [sp, #20]
 8003c5e:	4638      	mov	r0, r7
 8003c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003c64:	3a30      	subs	r2, #48	; 0x30
 8003c66:	2a09      	cmp	r2, #9
 8003c68:	d903      	bls.n	8003c72 <_svfiprintf_r+0x196>
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d0c8      	beq.n	8003c00 <_svfiprintf_r+0x124>
 8003c6e:	9105      	str	r1, [sp, #20]
 8003c70:	e7c6      	b.n	8003c00 <_svfiprintf_r+0x124>
 8003c72:	fb05 2101 	mla	r1, r5, r1, r2
 8003c76:	2301      	movs	r3, #1
 8003c78:	4607      	mov	r7, r0
 8003c7a:	e7f0      	b.n	8003c5e <_svfiprintf_r+0x182>
 8003c7c:	ab03      	add	r3, sp, #12
 8003c7e:	9300      	str	r3, [sp, #0]
 8003c80:	4622      	mov	r2, r4
 8003c82:	4b11      	ldr	r3, [pc, #68]	; (8003cc8 <_svfiprintf_r+0x1ec>)
 8003c84:	a904      	add	r1, sp, #16
 8003c86:	4640      	mov	r0, r8
 8003c88:	f3af 8000 	nop.w
 8003c8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003c90:	4681      	mov	r9, r0
 8003c92:	d1d6      	bne.n	8003c42 <_svfiprintf_r+0x166>
 8003c94:	89a3      	ldrh	r3, [r4, #12]
 8003c96:	065b      	lsls	r3, r3, #25
 8003c98:	f53f af35 	bmi.w	8003b06 <_svfiprintf_r+0x2a>
 8003c9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003c9e:	b01d      	add	sp, #116	; 0x74
 8003ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ca4:	ab03      	add	r3, sp, #12
 8003ca6:	9300      	str	r3, [sp, #0]
 8003ca8:	4622      	mov	r2, r4
 8003caa:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <_svfiprintf_r+0x1ec>)
 8003cac:	a904      	add	r1, sp, #16
 8003cae:	4640      	mov	r0, r8
 8003cb0:	f000 f882 	bl	8003db8 <_printf_i>
 8003cb4:	e7ea      	b.n	8003c8c <_svfiprintf_r+0x1b0>
 8003cb6:	bf00      	nop
 8003cb8:	08006d14 	.word	0x08006d14
 8003cbc:	08006d1a 	.word	0x08006d1a
 8003cc0:	08006d1e 	.word	0x08006d1e
 8003cc4:	00000000 	.word	0x00000000
 8003cc8:	08003a29 	.word	0x08003a29

08003ccc <_printf_common>:
 8003ccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cd0:	4691      	mov	r9, r2
 8003cd2:	461f      	mov	r7, r3
 8003cd4:	688a      	ldr	r2, [r1, #8]
 8003cd6:	690b      	ldr	r3, [r1, #16]
 8003cd8:	4606      	mov	r6, r0
 8003cda:	4293      	cmp	r3, r2
 8003cdc:	bfb8      	it	lt
 8003cde:	4613      	movlt	r3, r2
 8003ce0:	f8c9 3000 	str.w	r3, [r9]
 8003ce4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003ce8:	460c      	mov	r4, r1
 8003cea:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003cee:	b112      	cbz	r2, 8003cf6 <_printf_common+0x2a>
 8003cf0:	3301      	adds	r3, #1
 8003cf2:	f8c9 3000 	str.w	r3, [r9]
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	0699      	lsls	r1, r3, #26
 8003cfa:	bf42      	ittt	mi
 8003cfc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003d00:	3302      	addmi	r3, #2
 8003d02:	f8c9 3000 	strmi.w	r3, [r9]
 8003d06:	6825      	ldr	r5, [r4, #0]
 8003d08:	f015 0506 	ands.w	r5, r5, #6
 8003d0c:	d107      	bne.n	8003d1e <_printf_common+0x52>
 8003d0e:	f104 0a19 	add.w	sl, r4, #25
 8003d12:	68e3      	ldr	r3, [r4, #12]
 8003d14:	f8d9 2000 	ldr.w	r2, [r9]
 8003d18:	1a9b      	subs	r3, r3, r2
 8003d1a:	42ab      	cmp	r3, r5
 8003d1c:	dc29      	bgt.n	8003d72 <_printf_common+0xa6>
 8003d1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003d22:	6822      	ldr	r2, [r4, #0]
 8003d24:	3300      	adds	r3, #0
 8003d26:	bf18      	it	ne
 8003d28:	2301      	movne	r3, #1
 8003d2a:	0692      	lsls	r2, r2, #26
 8003d2c:	d42e      	bmi.n	8003d8c <_printf_common+0xc0>
 8003d2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003d32:	4639      	mov	r1, r7
 8003d34:	4630      	mov	r0, r6
 8003d36:	47c0      	blx	r8
 8003d38:	3001      	adds	r0, #1
 8003d3a:	d021      	beq.n	8003d80 <_printf_common+0xb4>
 8003d3c:	6823      	ldr	r3, [r4, #0]
 8003d3e:	68e5      	ldr	r5, [r4, #12]
 8003d40:	f003 0306 	and.w	r3, r3, #6
 8003d44:	2b04      	cmp	r3, #4
 8003d46:	bf18      	it	ne
 8003d48:	2500      	movne	r5, #0
 8003d4a:	f8d9 2000 	ldr.w	r2, [r9]
 8003d4e:	f04f 0900 	mov.w	r9, #0
 8003d52:	bf08      	it	eq
 8003d54:	1aad      	subeq	r5, r5, r2
 8003d56:	68a3      	ldr	r3, [r4, #8]
 8003d58:	6922      	ldr	r2, [r4, #16]
 8003d5a:	bf08      	it	eq
 8003d5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003d60:	4293      	cmp	r3, r2
 8003d62:	bfc4      	itt	gt
 8003d64:	1a9b      	subgt	r3, r3, r2
 8003d66:	18ed      	addgt	r5, r5, r3
 8003d68:	341a      	adds	r4, #26
 8003d6a:	454d      	cmp	r5, r9
 8003d6c:	d11a      	bne.n	8003da4 <_printf_common+0xd8>
 8003d6e:	2000      	movs	r0, #0
 8003d70:	e008      	b.n	8003d84 <_printf_common+0xb8>
 8003d72:	2301      	movs	r3, #1
 8003d74:	4652      	mov	r2, sl
 8003d76:	4639      	mov	r1, r7
 8003d78:	4630      	mov	r0, r6
 8003d7a:	47c0      	blx	r8
 8003d7c:	3001      	adds	r0, #1
 8003d7e:	d103      	bne.n	8003d88 <_printf_common+0xbc>
 8003d80:	f04f 30ff 	mov.w	r0, #4294967295
 8003d84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003d88:	3501      	adds	r5, #1
 8003d8a:	e7c2      	b.n	8003d12 <_printf_common+0x46>
 8003d8c:	2030      	movs	r0, #48	; 0x30
 8003d8e:	18e1      	adds	r1, r4, r3
 8003d90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003d94:	1c5a      	adds	r2, r3, #1
 8003d96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003d9a:	4422      	add	r2, r4
 8003d9c:	3302      	adds	r3, #2
 8003d9e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003da2:	e7c4      	b.n	8003d2e <_printf_common+0x62>
 8003da4:	2301      	movs	r3, #1
 8003da6:	4622      	mov	r2, r4
 8003da8:	4639      	mov	r1, r7
 8003daa:	4630      	mov	r0, r6
 8003dac:	47c0      	blx	r8
 8003dae:	3001      	adds	r0, #1
 8003db0:	d0e6      	beq.n	8003d80 <_printf_common+0xb4>
 8003db2:	f109 0901 	add.w	r9, r9, #1
 8003db6:	e7d8      	b.n	8003d6a <_printf_common+0x9e>

08003db8 <_printf_i>:
 8003db8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003dbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	7e09      	ldrb	r1, [r1, #24]
 8003dc4:	b085      	sub	sp, #20
 8003dc6:	296e      	cmp	r1, #110	; 0x6e
 8003dc8:	4617      	mov	r7, r2
 8003dca:	4606      	mov	r6, r0
 8003dcc:	4698      	mov	r8, r3
 8003dce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003dd0:	f000 80b3 	beq.w	8003f3a <_printf_i+0x182>
 8003dd4:	d822      	bhi.n	8003e1c <_printf_i+0x64>
 8003dd6:	2963      	cmp	r1, #99	; 0x63
 8003dd8:	d036      	beq.n	8003e48 <_printf_i+0x90>
 8003dda:	d80a      	bhi.n	8003df2 <_printf_i+0x3a>
 8003ddc:	2900      	cmp	r1, #0
 8003dde:	f000 80b9 	beq.w	8003f54 <_printf_i+0x19c>
 8003de2:	2958      	cmp	r1, #88	; 0x58
 8003de4:	f000 8083 	beq.w	8003eee <_printf_i+0x136>
 8003de8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003dec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003df0:	e032      	b.n	8003e58 <_printf_i+0xa0>
 8003df2:	2964      	cmp	r1, #100	; 0x64
 8003df4:	d001      	beq.n	8003dfa <_printf_i+0x42>
 8003df6:	2969      	cmp	r1, #105	; 0x69
 8003df8:	d1f6      	bne.n	8003de8 <_printf_i+0x30>
 8003dfa:	6820      	ldr	r0, [r4, #0]
 8003dfc:	6813      	ldr	r3, [r2, #0]
 8003dfe:	0605      	lsls	r5, r0, #24
 8003e00:	f103 0104 	add.w	r1, r3, #4
 8003e04:	d52a      	bpl.n	8003e5c <_printf_i+0xa4>
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	6011      	str	r1, [r2, #0]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	da03      	bge.n	8003e16 <_printf_i+0x5e>
 8003e0e:	222d      	movs	r2, #45	; 0x2d
 8003e10:	425b      	negs	r3, r3
 8003e12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003e16:	486f      	ldr	r0, [pc, #444]	; (8003fd4 <_printf_i+0x21c>)
 8003e18:	220a      	movs	r2, #10
 8003e1a:	e039      	b.n	8003e90 <_printf_i+0xd8>
 8003e1c:	2973      	cmp	r1, #115	; 0x73
 8003e1e:	f000 809d 	beq.w	8003f5c <_printf_i+0x1a4>
 8003e22:	d808      	bhi.n	8003e36 <_printf_i+0x7e>
 8003e24:	296f      	cmp	r1, #111	; 0x6f
 8003e26:	d020      	beq.n	8003e6a <_printf_i+0xb2>
 8003e28:	2970      	cmp	r1, #112	; 0x70
 8003e2a:	d1dd      	bne.n	8003de8 <_printf_i+0x30>
 8003e2c:	6823      	ldr	r3, [r4, #0]
 8003e2e:	f043 0320 	orr.w	r3, r3, #32
 8003e32:	6023      	str	r3, [r4, #0]
 8003e34:	e003      	b.n	8003e3e <_printf_i+0x86>
 8003e36:	2975      	cmp	r1, #117	; 0x75
 8003e38:	d017      	beq.n	8003e6a <_printf_i+0xb2>
 8003e3a:	2978      	cmp	r1, #120	; 0x78
 8003e3c:	d1d4      	bne.n	8003de8 <_printf_i+0x30>
 8003e3e:	2378      	movs	r3, #120	; 0x78
 8003e40:	4865      	ldr	r0, [pc, #404]	; (8003fd8 <_printf_i+0x220>)
 8003e42:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003e46:	e055      	b.n	8003ef4 <_printf_i+0x13c>
 8003e48:	6813      	ldr	r3, [r2, #0]
 8003e4a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e4e:	1d19      	adds	r1, r3, #4
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6011      	str	r1, [r2, #0]
 8003e54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e08c      	b.n	8003f76 <_printf_i+0x1be>
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003e62:	6011      	str	r1, [r2, #0]
 8003e64:	bf18      	it	ne
 8003e66:	b21b      	sxthne	r3, r3
 8003e68:	e7cf      	b.n	8003e0a <_printf_i+0x52>
 8003e6a:	6813      	ldr	r3, [r2, #0]
 8003e6c:	6825      	ldr	r5, [r4, #0]
 8003e6e:	1d18      	adds	r0, r3, #4
 8003e70:	6010      	str	r0, [r2, #0]
 8003e72:	0628      	lsls	r0, r5, #24
 8003e74:	d501      	bpl.n	8003e7a <_printf_i+0xc2>
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	e002      	b.n	8003e80 <_printf_i+0xc8>
 8003e7a:	0668      	lsls	r0, r5, #25
 8003e7c:	d5fb      	bpl.n	8003e76 <_printf_i+0xbe>
 8003e7e:	881b      	ldrh	r3, [r3, #0]
 8003e80:	296f      	cmp	r1, #111	; 0x6f
 8003e82:	bf14      	ite	ne
 8003e84:	220a      	movne	r2, #10
 8003e86:	2208      	moveq	r2, #8
 8003e88:	4852      	ldr	r0, [pc, #328]	; (8003fd4 <_printf_i+0x21c>)
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003e90:	6865      	ldr	r5, [r4, #4]
 8003e92:	2d00      	cmp	r5, #0
 8003e94:	60a5      	str	r5, [r4, #8]
 8003e96:	f2c0 8095 	blt.w	8003fc4 <_printf_i+0x20c>
 8003e9a:	6821      	ldr	r1, [r4, #0]
 8003e9c:	f021 0104 	bic.w	r1, r1, #4
 8003ea0:	6021      	str	r1, [r4, #0]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d13d      	bne.n	8003f22 <_printf_i+0x16a>
 8003ea6:	2d00      	cmp	r5, #0
 8003ea8:	f040 808e 	bne.w	8003fc8 <_printf_i+0x210>
 8003eac:	4665      	mov	r5, ip
 8003eae:	2a08      	cmp	r2, #8
 8003eb0:	d10b      	bne.n	8003eca <_printf_i+0x112>
 8003eb2:	6823      	ldr	r3, [r4, #0]
 8003eb4:	07db      	lsls	r3, r3, #31
 8003eb6:	d508      	bpl.n	8003eca <_printf_i+0x112>
 8003eb8:	6923      	ldr	r3, [r4, #16]
 8003eba:	6862      	ldr	r2, [r4, #4]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	bfde      	ittt	le
 8003ec0:	2330      	movle	r3, #48	; 0x30
 8003ec2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003ec6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003eca:	ebac 0305 	sub.w	r3, ip, r5
 8003ece:	6123      	str	r3, [r4, #16]
 8003ed0:	f8cd 8000 	str.w	r8, [sp]
 8003ed4:	463b      	mov	r3, r7
 8003ed6:	aa03      	add	r2, sp, #12
 8003ed8:	4621      	mov	r1, r4
 8003eda:	4630      	mov	r0, r6
 8003edc:	f7ff fef6 	bl	8003ccc <_printf_common>
 8003ee0:	3001      	adds	r0, #1
 8003ee2:	d14d      	bne.n	8003f80 <_printf_i+0x1c8>
 8003ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ee8:	b005      	add	sp, #20
 8003eea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003eee:	4839      	ldr	r0, [pc, #228]	; (8003fd4 <_printf_i+0x21c>)
 8003ef0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003ef4:	6813      	ldr	r3, [r2, #0]
 8003ef6:	6821      	ldr	r1, [r4, #0]
 8003ef8:	1d1d      	adds	r5, r3, #4
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	6015      	str	r5, [r2, #0]
 8003efe:	060a      	lsls	r2, r1, #24
 8003f00:	d50b      	bpl.n	8003f1a <_printf_i+0x162>
 8003f02:	07ca      	lsls	r2, r1, #31
 8003f04:	bf44      	itt	mi
 8003f06:	f041 0120 	orrmi.w	r1, r1, #32
 8003f0a:	6021      	strmi	r1, [r4, #0]
 8003f0c:	b91b      	cbnz	r3, 8003f16 <_printf_i+0x15e>
 8003f0e:	6822      	ldr	r2, [r4, #0]
 8003f10:	f022 0220 	bic.w	r2, r2, #32
 8003f14:	6022      	str	r2, [r4, #0]
 8003f16:	2210      	movs	r2, #16
 8003f18:	e7b7      	b.n	8003e8a <_printf_i+0xd2>
 8003f1a:	064d      	lsls	r5, r1, #25
 8003f1c:	bf48      	it	mi
 8003f1e:	b29b      	uxthmi	r3, r3
 8003f20:	e7ef      	b.n	8003f02 <_printf_i+0x14a>
 8003f22:	4665      	mov	r5, ip
 8003f24:	fbb3 f1f2 	udiv	r1, r3, r2
 8003f28:	fb02 3311 	mls	r3, r2, r1, r3
 8003f2c:	5cc3      	ldrb	r3, [r0, r3]
 8003f2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003f32:	460b      	mov	r3, r1
 8003f34:	2900      	cmp	r1, #0
 8003f36:	d1f5      	bne.n	8003f24 <_printf_i+0x16c>
 8003f38:	e7b9      	b.n	8003eae <_printf_i+0xf6>
 8003f3a:	6813      	ldr	r3, [r2, #0]
 8003f3c:	6825      	ldr	r5, [r4, #0]
 8003f3e:	1d18      	adds	r0, r3, #4
 8003f40:	6961      	ldr	r1, [r4, #20]
 8003f42:	6010      	str	r0, [r2, #0]
 8003f44:	0628      	lsls	r0, r5, #24
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	d501      	bpl.n	8003f4e <_printf_i+0x196>
 8003f4a:	6019      	str	r1, [r3, #0]
 8003f4c:	e002      	b.n	8003f54 <_printf_i+0x19c>
 8003f4e:	066a      	lsls	r2, r5, #25
 8003f50:	d5fb      	bpl.n	8003f4a <_printf_i+0x192>
 8003f52:	8019      	strh	r1, [r3, #0]
 8003f54:	2300      	movs	r3, #0
 8003f56:	4665      	mov	r5, ip
 8003f58:	6123      	str	r3, [r4, #16]
 8003f5a:	e7b9      	b.n	8003ed0 <_printf_i+0x118>
 8003f5c:	6813      	ldr	r3, [r2, #0]
 8003f5e:	1d19      	adds	r1, r3, #4
 8003f60:	6011      	str	r1, [r2, #0]
 8003f62:	681d      	ldr	r5, [r3, #0]
 8003f64:	6862      	ldr	r2, [r4, #4]
 8003f66:	2100      	movs	r1, #0
 8003f68:	4628      	mov	r0, r5
 8003f6a:	f000 f837 	bl	8003fdc <memchr>
 8003f6e:	b108      	cbz	r0, 8003f74 <_printf_i+0x1bc>
 8003f70:	1b40      	subs	r0, r0, r5
 8003f72:	6060      	str	r0, [r4, #4]
 8003f74:	6863      	ldr	r3, [r4, #4]
 8003f76:	6123      	str	r3, [r4, #16]
 8003f78:	2300      	movs	r3, #0
 8003f7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003f7e:	e7a7      	b.n	8003ed0 <_printf_i+0x118>
 8003f80:	6923      	ldr	r3, [r4, #16]
 8003f82:	462a      	mov	r2, r5
 8003f84:	4639      	mov	r1, r7
 8003f86:	4630      	mov	r0, r6
 8003f88:	47c0      	blx	r8
 8003f8a:	3001      	adds	r0, #1
 8003f8c:	d0aa      	beq.n	8003ee4 <_printf_i+0x12c>
 8003f8e:	6823      	ldr	r3, [r4, #0]
 8003f90:	079b      	lsls	r3, r3, #30
 8003f92:	d413      	bmi.n	8003fbc <_printf_i+0x204>
 8003f94:	68e0      	ldr	r0, [r4, #12]
 8003f96:	9b03      	ldr	r3, [sp, #12]
 8003f98:	4298      	cmp	r0, r3
 8003f9a:	bfb8      	it	lt
 8003f9c:	4618      	movlt	r0, r3
 8003f9e:	e7a3      	b.n	8003ee8 <_printf_i+0x130>
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	464a      	mov	r2, r9
 8003fa4:	4639      	mov	r1, r7
 8003fa6:	4630      	mov	r0, r6
 8003fa8:	47c0      	blx	r8
 8003faa:	3001      	adds	r0, #1
 8003fac:	d09a      	beq.n	8003ee4 <_printf_i+0x12c>
 8003fae:	3501      	adds	r5, #1
 8003fb0:	68e3      	ldr	r3, [r4, #12]
 8003fb2:	9a03      	ldr	r2, [sp, #12]
 8003fb4:	1a9b      	subs	r3, r3, r2
 8003fb6:	42ab      	cmp	r3, r5
 8003fb8:	dcf2      	bgt.n	8003fa0 <_printf_i+0x1e8>
 8003fba:	e7eb      	b.n	8003f94 <_printf_i+0x1dc>
 8003fbc:	2500      	movs	r5, #0
 8003fbe:	f104 0919 	add.w	r9, r4, #25
 8003fc2:	e7f5      	b.n	8003fb0 <_printf_i+0x1f8>
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d1ac      	bne.n	8003f22 <_printf_i+0x16a>
 8003fc8:	7803      	ldrb	r3, [r0, #0]
 8003fca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003fce:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003fd2:	e76c      	b.n	8003eae <_printf_i+0xf6>
 8003fd4:	08006d25 	.word	0x08006d25
 8003fd8:	08006d36 	.word	0x08006d36

08003fdc <memchr>:
 8003fdc:	b510      	push	{r4, lr}
 8003fde:	b2c9      	uxtb	r1, r1
 8003fe0:	4402      	add	r2, r0
 8003fe2:	4290      	cmp	r0, r2
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	d101      	bne.n	8003fec <memchr+0x10>
 8003fe8:	2300      	movs	r3, #0
 8003fea:	e003      	b.n	8003ff4 <memchr+0x18>
 8003fec:	781c      	ldrb	r4, [r3, #0]
 8003fee:	3001      	adds	r0, #1
 8003ff0:	428c      	cmp	r4, r1
 8003ff2:	d1f6      	bne.n	8003fe2 <memchr+0x6>
 8003ff4:	4618      	mov	r0, r3
 8003ff6:	bd10      	pop	{r4, pc}

08003ff8 <memcpy>:
 8003ff8:	b510      	push	{r4, lr}
 8003ffa:	1e43      	subs	r3, r0, #1
 8003ffc:	440a      	add	r2, r1
 8003ffe:	4291      	cmp	r1, r2
 8004000:	d100      	bne.n	8004004 <memcpy+0xc>
 8004002:	bd10      	pop	{r4, pc}
 8004004:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004008:	f803 4f01 	strb.w	r4, [r3, #1]!
 800400c:	e7f7      	b.n	8003ffe <memcpy+0x6>

0800400e <memmove>:
 800400e:	4288      	cmp	r0, r1
 8004010:	b510      	push	{r4, lr}
 8004012:	eb01 0302 	add.w	r3, r1, r2
 8004016:	d807      	bhi.n	8004028 <memmove+0x1a>
 8004018:	1e42      	subs	r2, r0, #1
 800401a:	4299      	cmp	r1, r3
 800401c:	d00a      	beq.n	8004034 <memmove+0x26>
 800401e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004022:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004026:	e7f8      	b.n	800401a <memmove+0xc>
 8004028:	4283      	cmp	r3, r0
 800402a:	d9f5      	bls.n	8004018 <memmove+0xa>
 800402c:	1881      	adds	r1, r0, r2
 800402e:	1ad2      	subs	r2, r2, r3
 8004030:	42d3      	cmn	r3, r2
 8004032:	d100      	bne.n	8004036 <memmove+0x28>
 8004034:	bd10      	pop	{r4, pc}
 8004036:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800403a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800403e:	e7f7      	b.n	8004030 <memmove+0x22>

08004040 <_realloc_r>:
 8004040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004042:	4607      	mov	r7, r0
 8004044:	4614      	mov	r4, r2
 8004046:	460e      	mov	r6, r1
 8004048:	b921      	cbnz	r1, 8004054 <_realloc_r+0x14>
 800404a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800404e:	4611      	mov	r1, r2
 8004050:	f7ff bc5e 	b.w	8003910 <_malloc_r>
 8004054:	b922      	cbnz	r2, 8004060 <_realloc_r+0x20>
 8004056:	f7ff fc0f 	bl	8003878 <_free_r>
 800405a:	4625      	mov	r5, r4
 800405c:	4628      	mov	r0, r5
 800405e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004060:	f000 f814 	bl	800408c <_malloc_usable_size_r>
 8004064:	42a0      	cmp	r0, r4
 8004066:	d20f      	bcs.n	8004088 <_realloc_r+0x48>
 8004068:	4621      	mov	r1, r4
 800406a:	4638      	mov	r0, r7
 800406c:	f7ff fc50 	bl	8003910 <_malloc_r>
 8004070:	4605      	mov	r5, r0
 8004072:	2800      	cmp	r0, #0
 8004074:	d0f2      	beq.n	800405c <_realloc_r+0x1c>
 8004076:	4631      	mov	r1, r6
 8004078:	4622      	mov	r2, r4
 800407a:	f7ff ffbd 	bl	8003ff8 <memcpy>
 800407e:	4631      	mov	r1, r6
 8004080:	4638      	mov	r0, r7
 8004082:	f7ff fbf9 	bl	8003878 <_free_r>
 8004086:	e7e9      	b.n	800405c <_realloc_r+0x1c>
 8004088:	4635      	mov	r5, r6
 800408a:	e7e7      	b.n	800405c <_realloc_r+0x1c>

0800408c <_malloc_usable_size_r>:
 800408c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004090:	1f18      	subs	r0, r3, #4
 8004092:	2b00      	cmp	r3, #0
 8004094:	bfbc      	itt	lt
 8004096:	580b      	ldrlt	r3, [r1, r0]
 8004098:	18c0      	addlt	r0, r0, r3
 800409a:	4770      	bx	lr
 800409c:	0000      	movs	r0, r0
	...

080040a0 <floor>:
 80040a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80040a4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 80040a8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 80040ac:	2e13      	cmp	r6, #19
 80040ae:	4607      	mov	r7, r0
 80040b0:	460b      	mov	r3, r1
 80040b2:	460c      	mov	r4, r1
 80040b4:	4605      	mov	r5, r0
 80040b6:	dc35      	bgt.n	8004124 <floor+0x84>
 80040b8:	2e00      	cmp	r6, #0
 80040ba:	da16      	bge.n	80040ea <floor+0x4a>
 80040bc:	a336      	add	r3, pc, #216	; (adr r3, 8004198 <floor+0xf8>)
 80040be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040c2:	f7fc f84b 	bl	800015c <__adddf3>
 80040c6:	2200      	movs	r2, #0
 80040c8:	2300      	movs	r3, #0
 80040ca:	f7fc fc8d 	bl	80009e8 <__aeabi_dcmpgt>
 80040ce:	b148      	cbz	r0, 80040e4 <floor+0x44>
 80040d0:	2c00      	cmp	r4, #0
 80040d2:	da5b      	bge.n	800418c <floor+0xec>
 80040d4:	2500      	movs	r5, #0
 80040d6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80040da:	4a31      	ldr	r2, [pc, #196]	; (80041a0 <floor+0x100>)
 80040dc:	433b      	orrs	r3, r7
 80040de:	42ab      	cmp	r3, r5
 80040e0:	bf18      	it	ne
 80040e2:	4614      	movne	r4, r2
 80040e4:	4623      	mov	r3, r4
 80040e6:	462f      	mov	r7, r5
 80040e8:	e026      	b.n	8004138 <floor+0x98>
 80040ea:	4a2e      	ldr	r2, [pc, #184]	; (80041a4 <floor+0x104>)
 80040ec:	fa42 f806 	asr.w	r8, r2, r6
 80040f0:	ea01 0208 	and.w	r2, r1, r8
 80040f4:	4302      	orrs	r2, r0
 80040f6:	d01f      	beq.n	8004138 <floor+0x98>
 80040f8:	a327      	add	r3, pc, #156	; (adr r3, 8004198 <floor+0xf8>)
 80040fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040fe:	f7fc f82d 	bl	800015c <__adddf3>
 8004102:	2200      	movs	r2, #0
 8004104:	2300      	movs	r3, #0
 8004106:	f7fc fc6f 	bl	80009e8 <__aeabi_dcmpgt>
 800410a:	2800      	cmp	r0, #0
 800410c:	d0ea      	beq.n	80040e4 <floor+0x44>
 800410e:	2c00      	cmp	r4, #0
 8004110:	bfbe      	ittt	lt
 8004112:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004116:	fa43 f606 	asrlt.w	r6, r3, r6
 800411a:	19a4      	addlt	r4, r4, r6
 800411c:	ea24 0408 	bic.w	r4, r4, r8
 8004120:	2500      	movs	r5, #0
 8004122:	e7df      	b.n	80040e4 <floor+0x44>
 8004124:	2e33      	cmp	r6, #51	; 0x33
 8004126:	dd0b      	ble.n	8004140 <floor+0xa0>
 8004128:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800412c:	d104      	bne.n	8004138 <floor+0x98>
 800412e:	4602      	mov	r2, r0
 8004130:	f7fc f814 	bl	800015c <__adddf3>
 8004134:	4607      	mov	r7, r0
 8004136:	460b      	mov	r3, r1
 8004138:	4638      	mov	r0, r7
 800413a:	4619      	mov	r1, r3
 800413c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004140:	f04f 32ff 	mov.w	r2, #4294967295
 8004144:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8004148:	fa22 f808 	lsr.w	r8, r2, r8
 800414c:	ea18 0f00 	tst.w	r8, r0
 8004150:	d0f2      	beq.n	8004138 <floor+0x98>
 8004152:	a311      	add	r3, pc, #68	; (adr r3, 8004198 <floor+0xf8>)
 8004154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004158:	f7fc f800 	bl	800015c <__adddf3>
 800415c:	2200      	movs	r2, #0
 800415e:	2300      	movs	r3, #0
 8004160:	f7fc fc42 	bl	80009e8 <__aeabi_dcmpgt>
 8004164:	2800      	cmp	r0, #0
 8004166:	d0bd      	beq.n	80040e4 <floor+0x44>
 8004168:	2c00      	cmp	r4, #0
 800416a:	da02      	bge.n	8004172 <floor+0xd2>
 800416c:	2e14      	cmp	r6, #20
 800416e:	d103      	bne.n	8004178 <floor+0xd8>
 8004170:	3401      	adds	r4, #1
 8004172:	ea25 0508 	bic.w	r5, r5, r8
 8004176:	e7b5      	b.n	80040e4 <floor+0x44>
 8004178:	2301      	movs	r3, #1
 800417a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800417e:	fa03 f606 	lsl.w	r6, r3, r6
 8004182:	4435      	add	r5, r6
 8004184:	42bd      	cmp	r5, r7
 8004186:	bf38      	it	cc
 8004188:	18e4      	addcc	r4, r4, r3
 800418a:	e7f2      	b.n	8004172 <floor+0xd2>
 800418c:	2500      	movs	r5, #0
 800418e:	462c      	mov	r4, r5
 8004190:	e7a8      	b.n	80040e4 <floor+0x44>
 8004192:	bf00      	nop
 8004194:	f3af 8000 	nop.w
 8004198:	8800759c 	.word	0x8800759c
 800419c:	7e37e43c 	.word	0x7e37e43c
 80041a0:	bff00000 	.word	0xbff00000
 80041a4:	000fffff 	.word	0x000fffff

080041a8 <round>:
 80041a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80041aa:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80041ae:	f2a7 34ff 	subw	r4, r7, #1023	; 0x3ff
 80041b2:	2c13      	cmp	r4, #19
 80041b4:	4606      	mov	r6, r0
 80041b6:	460d      	mov	r5, r1
 80041b8:	460b      	mov	r3, r1
 80041ba:	468c      	mov	ip, r1
 80041bc:	4602      	mov	r2, r0
 80041be:	dc17      	bgt.n	80041f0 <round+0x48>
 80041c0:	2c00      	cmp	r4, #0
 80041c2:	da09      	bge.n	80041d8 <round+0x30>
 80041c4:	3401      	adds	r4, #1
 80041c6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 80041ca:	d103      	bne.n	80041d4 <round+0x2c>
 80041cc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80041d0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80041d4:	2200      	movs	r2, #0
 80041d6:	e028      	b.n	800422a <round+0x82>
 80041d8:	4915      	ldr	r1, [pc, #84]	; (8004230 <round+0x88>)
 80041da:	4121      	asrs	r1, r4
 80041dc:	420d      	tst	r5, r1
 80041de:	d100      	bne.n	80041e2 <round+0x3a>
 80041e0:	b178      	cbz	r0, 8004202 <round+0x5a>
 80041e2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80041e6:	4123      	asrs	r3, r4
 80041e8:	4463      	add	r3, ip
 80041ea:	ea23 0301 	bic.w	r3, r3, r1
 80041ee:	e7f1      	b.n	80041d4 <round+0x2c>
 80041f0:	2c33      	cmp	r4, #51	; 0x33
 80041f2:	dd09      	ble.n	8004208 <round+0x60>
 80041f4:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80041f8:	d103      	bne.n	8004202 <round+0x5a>
 80041fa:	f7fb ffaf 	bl	800015c <__adddf3>
 80041fe:	4606      	mov	r6, r0
 8004200:	460d      	mov	r5, r1
 8004202:	4630      	mov	r0, r6
 8004204:	4629      	mov	r1, r5
 8004206:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004208:	f04f 30ff 	mov.w	r0, #4294967295
 800420c:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004210:	40f8      	lsrs	r0, r7
 8004212:	4206      	tst	r6, r0
 8004214:	d0f5      	beq.n	8004202 <round+0x5a>
 8004216:	2101      	movs	r1, #1
 8004218:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800421c:	fa01 f404 	lsl.w	r4, r1, r4
 8004220:	1932      	adds	r2, r6, r4
 8004222:	bf28      	it	cs
 8004224:	185b      	addcs	r3, r3, r1
 8004226:	ea22 0200 	bic.w	r2, r2, r0
 800422a:	4619      	mov	r1, r3
 800422c:	4610      	mov	r0, r2
 800422e:	e7e6      	b.n	80041fe <round+0x56>
 8004230:	000fffff 	.word	0x000fffff

08004234 <log10>:
 8004234:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004238:	b08b      	sub	sp, #44	; 0x2c
 800423a:	4604      	mov	r4, r0
 800423c:	460d      	mov	r5, r1
 800423e:	f000 f9cf 	bl	80045e0 <__ieee754_log10>
 8004242:	4b34      	ldr	r3, [pc, #208]	; (8004314 <log10+0xe0>)
 8004244:	4680      	mov	r8, r0
 8004246:	f993 6000 	ldrsb.w	r6, [r3]
 800424a:	4689      	mov	r9, r1
 800424c:	1c73      	adds	r3, r6, #1
 800424e:	d05c      	beq.n	800430a <log10+0xd6>
 8004250:	4622      	mov	r2, r4
 8004252:	462b      	mov	r3, r5
 8004254:	4620      	mov	r0, r4
 8004256:	4629      	mov	r1, r5
 8004258:	f7fc fbd0 	bl	80009fc <__aeabi_dcmpun>
 800425c:	4607      	mov	r7, r0
 800425e:	2800      	cmp	r0, #0
 8004260:	d153      	bne.n	800430a <log10+0xd6>
 8004262:	2200      	movs	r2, #0
 8004264:	2300      	movs	r3, #0
 8004266:	4620      	mov	r0, r4
 8004268:	4629      	mov	r1, r5
 800426a:	f7fc fba9 	bl	80009c0 <__aeabi_dcmple>
 800426e:	2800      	cmp	r0, #0
 8004270:	d04b      	beq.n	800430a <log10+0xd6>
 8004272:	4b29      	ldr	r3, [pc, #164]	; (8004318 <log10+0xe4>)
 8004274:	9708      	str	r7, [sp, #32]
 8004276:	9301      	str	r3, [sp, #4]
 8004278:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800427c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8004280:	b9a6      	cbnz	r6, 80042ac <log10+0x78>
 8004282:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8004286:	4b25      	ldr	r3, [pc, #148]	; (800431c <log10+0xe8>)
 8004288:	4620      	mov	r0, r4
 800428a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800428e:	4629      	mov	r1, r5
 8004290:	2200      	movs	r2, #0
 8004292:	2300      	movs	r3, #0
 8004294:	f7fc fb80 	bl	8000998 <__aeabi_dcmpeq>
 8004298:	bb40      	cbnz	r0, 80042ec <log10+0xb8>
 800429a:	2301      	movs	r3, #1
 800429c:	2e02      	cmp	r6, #2
 800429e:	9300      	str	r3, [sp, #0]
 80042a0:	d119      	bne.n	80042d6 <log10+0xa2>
 80042a2:	f7ff faaf 	bl	8003804 <__errno>
 80042a6:	2321      	movs	r3, #33	; 0x21
 80042a8:	6003      	str	r3, [r0, #0]
 80042aa:	e019      	b.n	80042e0 <log10+0xac>
 80042ac:	2200      	movs	r2, #0
 80042ae:	4b1c      	ldr	r3, [pc, #112]	; (8004320 <log10+0xec>)
 80042b0:	4620      	mov	r0, r4
 80042b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80042b6:	4629      	mov	r1, r5
 80042b8:	2200      	movs	r2, #0
 80042ba:	2300      	movs	r3, #0
 80042bc:	f7fc fb6c 	bl	8000998 <__aeabi_dcmpeq>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d0ea      	beq.n	800429a <log10+0x66>
 80042c4:	2302      	movs	r3, #2
 80042c6:	429e      	cmp	r6, r3
 80042c8:	9300      	str	r3, [sp, #0]
 80042ca:	d111      	bne.n	80042f0 <log10+0xbc>
 80042cc:	f7ff fa9a 	bl	8003804 <__errno>
 80042d0:	2322      	movs	r3, #34	; 0x22
 80042d2:	6003      	str	r3, [r0, #0]
 80042d4:	e011      	b.n	80042fa <log10+0xc6>
 80042d6:	4668      	mov	r0, sp
 80042d8:	f000 ffc6 	bl	8005268 <matherr>
 80042dc:	2800      	cmp	r0, #0
 80042de:	d0e0      	beq.n	80042a2 <log10+0x6e>
 80042e0:	4810      	ldr	r0, [pc, #64]	; (8004324 <log10+0xf0>)
 80042e2:	f000 ffc3 	bl	800526c <nan>
 80042e6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80042ea:	e006      	b.n	80042fa <log10+0xc6>
 80042ec:	2302      	movs	r3, #2
 80042ee:	9300      	str	r3, [sp, #0]
 80042f0:	4668      	mov	r0, sp
 80042f2:	f000 ffb9 	bl	8005268 <matherr>
 80042f6:	2800      	cmp	r0, #0
 80042f8:	d0e8      	beq.n	80042cc <log10+0x98>
 80042fa:	9b08      	ldr	r3, [sp, #32]
 80042fc:	b11b      	cbz	r3, 8004306 <log10+0xd2>
 80042fe:	f7ff fa81 	bl	8003804 <__errno>
 8004302:	9b08      	ldr	r3, [sp, #32]
 8004304:	6003      	str	r3, [r0, #0]
 8004306:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800430a:	4640      	mov	r0, r8
 800430c:	4649      	mov	r1, r9
 800430e:	b00b      	add	sp, #44	; 0x2c
 8004310:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004314:	20000088 	.word	0x20000088
 8004318:	08006d47 	.word	0x08006d47
 800431c:	c7efffff 	.word	0xc7efffff
 8004320:	fff00000 	.word	0xfff00000
 8004324:	08006d19 	.word	0x08006d19

08004328 <pow>:
 8004328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800432c:	b08f      	sub	sp, #60	; 0x3c
 800432e:	461d      	mov	r5, r3
 8004330:	4680      	mov	r8, r0
 8004332:	4689      	mov	r9, r1
 8004334:	4614      	mov	r4, r2
 8004336:	f000 f9d7 	bl	80046e8 <__ieee754_pow>
 800433a:	4fa1      	ldr	r7, [pc, #644]	; (80045c0 <pow+0x298>)
 800433c:	e9cd 0100 	strd	r0, r1, [sp]
 8004340:	f997 3000 	ldrsb.w	r3, [r7]
 8004344:	463e      	mov	r6, r7
 8004346:	9302      	str	r3, [sp, #8]
 8004348:	3301      	adds	r3, #1
 800434a:	d05f      	beq.n	800440c <pow+0xe4>
 800434c:	4622      	mov	r2, r4
 800434e:	462b      	mov	r3, r5
 8004350:	4620      	mov	r0, r4
 8004352:	4629      	mov	r1, r5
 8004354:	f7fc fb52 	bl	80009fc <__aeabi_dcmpun>
 8004358:	4682      	mov	sl, r0
 800435a:	2800      	cmp	r0, #0
 800435c:	d156      	bne.n	800440c <pow+0xe4>
 800435e:	4642      	mov	r2, r8
 8004360:	464b      	mov	r3, r9
 8004362:	4640      	mov	r0, r8
 8004364:	4649      	mov	r1, r9
 8004366:	f7fc fb49 	bl	80009fc <__aeabi_dcmpun>
 800436a:	9003      	str	r0, [sp, #12]
 800436c:	b1e8      	cbz	r0, 80043aa <pow+0x82>
 800436e:	2200      	movs	r2, #0
 8004370:	2300      	movs	r3, #0
 8004372:	4620      	mov	r0, r4
 8004374:	4629      	mov	r1, r5
 8004376:	f7fc fb0f 	bl	8000998 <__aeabi_dcmpeq>
 800437a:	2800      	cmp	r0, #0
 800437c:	d046      	beq.n	800440c <pow+0xe4>
 800437e:	2301      	movs	r3, #1
 8004380:	2200      	movs	r2, #0
 8004382:	9304      	str	r3, [sp, #16]
 8004384:	4b8f      	ldr	r3, [pc, #572]	; (80045c4 <pow+0x29c>)
 8004386:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800438a:	9305      	str	r3, [sp, #20]
 800438c:	4b8e      	ldr	r3, [pc, #568]	; (80045c8 <pow+0x2a0>)
 800438e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004392:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004396:	9b02      	ldr	r3, [sp, #8]
 8004398:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800439c:	2b02      	cmp	r3, #2
 800439e:	d031      	beq.n	8004404 <pow+0xdc>
 80043a0:	a804      	add	r0, sp, #16
 80043a2:	f000 ff61 	bl	8005268 <matherr>
 80043a6:	bb38      	cbnz	r0, 80043f8 <pow+0xd0>
 80043a8:	e058      	b.n	800445c <pow+0x134>
 80043aa:	f04f 0a00 	mov.w	sl, #0
 80043ae:	f04f 0b00 	mov.w	fp, #0
 80043b2:	4652      	mov	r2, sl
 80043b4:	465b      	mov	r3, fp
 80043b6:	4640      	mov	r0, r8
 80043b8:	4649      	mov	r1, r9
 80043ba:	f7fc faed 	bl	8000998 <__aeabi_dcmpeq>
 80043be:	2800      	cmp	r0, #0
 80043c0:	d051      	beq.n	8004466 <pow+0x13e>
 80043c2:	4652      	mov	r2, sl
 80043c4:	465b      	mov	r3, fp
 80043c6:	4620      	mov	r0, r4
 80043c8:	4629      	mov	r1, r5
 80043ca:	f7fc fae5 	bl	8000998 <__aeabi_dcmpeq>
 80043ce:	4606      	mov	r6, r0
 80043d0:	b308      	cbz	r0, 8004416 <pow+0xee>
 80043d2:	2301      	movs	r3, #1
 80043d4:	9304      	str	r3, [sp, #16]
 80043d6:	4b7b      	ldr	r3, [pc, #492]	; (80045c4 <pow+0x29c>)
 80043d8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80043dc:	9305      	str	r3, [sp, #20]
 80043de:	9b03      	ldr	r3, [sp, #12]
 80043e0:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80043e4:	930c      	str	r3, [sp, #48]	; 0x30
 80043e6:	9b02      	ldr	r3, [sp, #8]
 80043e8:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d0d7      	beq.n	80043a0 <pow+0x78>
 80043f0:	2200      	movs	r2, #0
 80043f2:	4b75      	ldr	r3, [pc, #468]	; (80045c8 <pow+0x2a0>)
 80043f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80043f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80043fa:	b11b      	cbz	r3, 8004404 <pow+0xdc>
 80043fc:	f7ff fa02 	bl	8003804 <__errno>
 8004400:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004402:	6003      	str	r3, [r0, #0]
 8004404:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	; 0x28
 8004408:	e9cd 3400 	strd	r3, r4, [sp]
 800440c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004410:	b00f      	add	sp, #60	; 0x3c
 8004412:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004416:	4620      	mov	r0, r4
 8004418:	4629      	mov	r1, r5
 800441a:	f000 ff1f 	bl	800525c <finite>
 800441e:	2800      	cmp	r0, #0
 8004420:	d0f4      	beq.n	800440c <pow+0xe4>
 8004422:	4652      	mov	r2, sl
 8004424:	465b      	mov	r3, fp
 8004426:	4620      	mov	r0, r4
 8004428:	4629      	mov	r1, r5
 800442a:	f7fc fabf 	bl	80009ac <__aeabi_dcmplt>
 800442e:	2800      	cmp	r0, #0
 8004430:	d0ec      	beq.n	800440c <pow+0xe4>
 8004432:	2301      	movs	r3, #1
 8004434:	9304      	str	r3, [sp, #16]
 8004436:	4b63      	ldr	r3, [pc, #396]	; (80045c4 <pow+0x29c>)
 8004438:	960c      	str	r6, [sp, #48]	; 0x30
 800443a:	9305      	str	r3, [sp, #20]
 800443c:	f997 3000 	ldrsb.w	r3, [r7]
 8004440:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8004444:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004448:	b913      	cbnz	r3, 8004450 <pow+0x128>
 800444a:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800444e:	e7a7      	b.n	80043a0 <pow+0x78>
 8004450:	2000      	movs	r0, #0
 8004452:	495e      	ldr	r1, [pc, #376]	; (80045cc <pow+0x2a4>)
 8004454:	2b02      	cmp	r3, #2
 8004456:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800445a:	d1a1      	bne.n	80043a0 <pow+0x78>
 800445c:	f7ff f9d2 	bl	8003804 <__errno>
 8004460:	2321      	movs	r3, #33	; 0x21
 8004462:	6003      	str	r3, [r0, #0]
 8004464:	e7c8      	b.n	80043f8 <pow+0xd0>
 8004466:	e9dd 0100 	ldrd	r0, r1, [sp]
 800446a:	f000 fef7 	bl	800525c <finite>
 800446e:	9002      	str	r0, [sp, #8]
 8004470:	2800      	cmp	r0, #0
 8004472:	d177      	bne.n	8004564 <pow+0x23c>
 8004474:	4640      	mov	r0, r8
 8004476:	4649      	mov	r1, r9
 8004478:	f000 fef0 	bl	800525c <finite>
 800447c:	2800      	cmp	r0, #0
 800447e:	d071      	beq.n	8004564 <pow+0x23c>
 8004480:	4620      	mov	r0, r4
 8004482:	4629      	mov	r1, r5
 8004484:	f000 feea 	bl	800525c <finite>
 8004488:	2800      	cmp	r0, #0
 800448a:	d06b      	beq.n	8004564 <pow+0x23c>
 800448c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004490:	4619      	mov	r1, r3
 8004492:	4610      	mov	r0, r2
 8004494:	f7fc fab2 	bl	80009fc <__aeabi_dcmpun>
 8004498:	f997 7000 	ldrsb.w	r7, [r7]
 800449c:	4b49      	ldr	r3, [pc, #292]	; (80045c4 <pow+0x29c>)
 800449e:	b1a0      	cbz	r0, 80044ca <pow+0x1a2>
 80044a0:	2201      	movs	r2, #1
 80044a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80044a6:	9b02      	ldr	r3, [sp, #8]
 80044a8:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80044ac:	930c      	str	r3, [sp, #48]	; 0x30
 80044ae:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80044b2:	2f00      	cmp	r7, #0
 80044b4:	d0c9      	beq.n	800444a <pow+0x122>
 80044b6:	4652      	mov	r2, sl
 80044b8:	465b      	mov	r3, fp
 80044ba:	4650      	mov	r0, sl
 80044bc:	4659      	mov	r1, fp
 80044be:	f7fc f92d 	bl	800071c <__aeabi_ddiv>
 80044c2:	2f02      	cmp	r7, #2
 80044c4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80044c8:	e7c7      	b.n	800445a <pow+0x132>
 80044ca:	2203      	movs	r2, #3
 80044cc:	900c      	str	r0, [sp, #48]	; 0x30
 80044ce:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80044d2:	4620      	mov	r0, r4
 80044d4:	4629      	mov	r1, r5
 80044d6:	2200      	movs	r2, #0
 80044d8:	4b3d      	ldr	r3, [pc, #244]	; (80045d0 <pow+0x2a8>)
 80044da:	e9cd 4508 	strd	r4, r5, [sp, #32]
 80044de:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80044e2:	f7fb fff1 	bl	80004c8 <__aeabi_dmul>
 80044e6:	4604      	mov	r4, r0
 80044e8:	460d      	mov	r5, r1
 80044ea:	bb17      	cbnz	r7, 8004532 <pow+0x20a>
 80044ec:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80044f0:	4b38      	ldr	r3, [pc, #224]	; (80045d4 <pow+0x2ac>)
 80044f2:	4640      	mov	r0, r8
 80044f4:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 80044f8:	4649      	mov	r1, r9
 80044fa:	4652      	mov	r2, sl
 80044fc:	465b      	mov	r3, fp
 80044fe:	f7fc fa55 	bl	80009ac <__aeabi_dcmplt>
 8004502:	2800      	cmp	r0, #0
 8004504:	d054      	beq.n	80045b0 <pow+0x288>
 8004506:	4620      	mov	r0, r4
 8004508:	4629      	mov	r1, r5
 800450a:	f000 feb5 	bl	8005278 <rint>
 800450e:	4622      	mov	r2, r4
 8004510:	462b      	mov	r3, r5
 8004512:	f7fc fa41 	bl	8000998 <__aeabi_dcmpeq>
 8004516:	b920      	cbnz	r0, 8004522 <pow+0x1fa>
 8004518:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800451c:	4b2e      	ldr	r3, [pc, #184]	; (80045d8 <pow+0x2b0>)
 800451e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004522:	f996 3000 	ldrsb.w	r3, [r6]
 8004526:	2b02      	cmp	r3, #2
 8004528:	d142      	bne.n	80045b0 <pow+0x288>
 800452a:	f7ff f96b 	bl	8003804 <__errno>
 800452e:	2322      	movs	r3, #34	; 0x22
 8004530:	e797      	b.n	8004462 <pow+0x13a>
 8004532:	2200      	movs	r2, #0
 8004534:	4b29      	ldr	r3, [pc, #164]	; (80045dc <pow+0x2b4>)
 8004536:	4640      	mov	r0, r8
 8004538:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800453c:	4649      	mov	r1, r9
 800453e:	4652      	mov	r2, sl
 8004540:	465b      	mov	r3, fp
 8004542:	f7fc fa33 	bl	80009ac <__aeabi_dcmplt>
 8004546:	2800      	cmp	r0, #0
 8004548:	d0eb      	beq.n	8004522 <pow+0x1fa>
 800454a:	4620      	mov	r0, r4
 800454c:	4629      	mov	r1, r5
 800454e:	f000 fe93 	bl	8005278 <rint>
 8004552:	4622      	mov	r2, r4
 8004554:	462b      	mov	r3, r5
 8004556:	f7fc fa1f 	bl	8000998 <__aeabi_dcmpeq>
 800455a:	2800      	cmp	r0, #0
 800455c:	d1e1      	bne.n	8004522 <pow+0x1fa>
 800455e:	2200      	movs	r2, #0
 8004560:	4b1a      	ldr	r3, [pc, #104]	; (80045cc <pow+0x2a4>)
 8004562:	e7dc      	b.n	800451e <pow+0x1f6>
 8004564:	2200      	movs	r2, #0
 8004566:	e9dd 0100 	ldrd	r0, r1, [sp]
 800456a:	2300      	movs	r3, #0
 800456c:	f7fc fa14 	bl	8000998 <__aeabi_dcmpeq>
 8004570:	2800      	cmp	r0, #0
 8004572:	f43f af4b 	beq.w	800440c <pow+0xe4>
 8004576:	4640      	mov	r0, r8
 8004578:	4649      	mov	r1, r9
 800457a:	f000 fe6f 	bl	800525c <finite>
 800457e:	2800      	cmp	r0, #0
 8004580:	f43f af44 	beq.w	800440c <pow+0xe4>
 8004584:	4620      	mov	r0, r4
 8004586:	4629      	mov	r1, r5
 8004588:	f000 fe68 	bl	800525c <finite>
 800458c:	2800      	cmp	r0, #0
 800458e:	f43f af3d 	beq.w	800440c <pow+0xe4>
 8004592:	2304      	movs	r3, #4
 8004594:	9304      	str	r3, [sp, #16]
 8004596:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <pow+0x29c>)
 8004598:	e9cd 4508 	strd	r4, r5, [sp, #32]
 800459c:	9305      	str	r3, [sp, #20]
 800459e:	2300      	movs	r3, #0
 80045a0:	2400      	movs	r4, #0
 80045a2:	930c      	str	r3, [sp, #48]	; 0x30
 80045a4:	2300      	movs	r3, #0
 80045a6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80045aa:	e9cd 340a 	strd	r3, r4, [sp, #40]	; 0x28
 80045ae:	e7b8      	b.n	8004522 <pow+0x1fa>
 80045b0:	a804      	add	r0, sp, #16
 80045b2:	f000 fe59 	bl	8005268 <matherr>
 80045b6:	2800      	cmp	r0, #0
 80045b8:	f47f af1e 	bne.w	80043f8 <pow+0xd0>
 80045bc:	e7b5      	b.n	800452a <pow+0x202>
 80045be:	bf00      	nop
 80045c0:	20000088 	.word	0x20000088
 80045c4:	08006d4d 	.word	0x08006d4d
 80045c8:	3ff00000 	.word	0x3ff00000
 80045cc:	fff00000 	.word	0xfff00000
 80045d0:	3fe00000 	.word	0x3fe00000
 80045d4:	47efffff 	.word	0x47efffff
 80045d8:	c7efffff 	.word	0xc7efffff
 80045dc:	7ff00000 	.word	0x7ff00000

080045e0 <__ieee754_log10>:
 80045e0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80045e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045e8:	4604      	mov	r4, r0
 80045ea:	460d      	mov	r5, r1
 80045ec:	460b      	mov	r3, r1
 80045ee:	da26      	bge.n	800463e <__ieee754_log10+0x5e>
 80045f0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80045f4:	4302      	orrs	r2, r0
 80045f6:	d107      	bne.n	8004608 <__ieee754_log10+0x28>
 80045f8:	2200      	movs	r2, #0
 80045fa:	2300      	movs	r3, #0
 80045fc:	2000      	movs	r0, #0
 80045fe:	4936      	ldr	r1, [pc, #216]	; (80046d8 <__ieee754_log10+0xf8>)
 8004600:	f7fc f88c 	bl	800071c <__aeabi_ddiv>
 8004604:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004608:	2900      	cmp	r1, #0
 800460a:	da05      	bge.n	8004618 <__ieee754_log10+0x38>
 800460c:	4602      	mov	r2, r0
 800460e:	f7fb fda3 	bl	8000158 <__aeabi_dsub>
 8004612:	2200      	movs	r2, #0
 8004614:	2300      	movs	r3, #0
 8004616:	e7f3      	b.n	8004600 <__ieee754_log10+0x20>
 8004618:	2200      	movs	r2, #0
 800461a:	4b30      	ldr	r3, [pc, #192]	; (80046dc <__ieee754_log10+0xfc>)
 800461c:	f7fb ff54 	bl	80004c8 <__aeabi_dmul>
 8004620:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8004624:	4604      	mov	r4, r0
 8004626:	460d      	mov	r5, r1
 8004628:	460b      	mov	r3, r1
 800462a:	492d      	ldr	r1, [pc, #180]	; (80046e0 <__ieee754_log10+0x100>)
 800462c:	428b      	cmp	r3, r1
 800462e:	dd08      	ble.n	8004642 <__ieee754_log10+0x62>
 8004630:	4622      	mov	r2, r4
 8004632:	462b      	mov	r3, r5
 8004634:	4620      	mov	r0, r4
 8004636:	4629      	mov	r1, r5
 8004638:	f7fb fd90 	bl	800015c <__adddf3>
 800463c:	e7e2      	b.n	8004604 <__ieee754_log10+0x24>
 800463e:	2200      	movs	r2, #0
 8004640:	e7f3      	b.n	800462a <__ieee754_log10+0x4a>
 8004642:	1518      	asrs	r0, r3, #20
 8004644:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8004648:	4410      	add	r0, r2
 800464a:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800464e:	4448      	add	r0, r9
 8004650:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8004654:	f7fb fece 	bl	80003f4 <__aeabi_i2d>
 8004658:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 800465c:	3303      	adds	r3, #3
 800465e:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8004662:	4606      	mov	r6, r0
 8004664:	460f      	mov	r7, r1
 8004666:	4620      	mov	r0, r4
 8004668:	4629      	mov	r1, r5
 800466a:	f000 ff01 	bl	8005470 <__ieee754_log>
 800466e:	a314      	add	r3, pc, #80	; (adr r3, 80046c0 <__ieee754_log10+0xe0>)
 8004670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004674:	4680      	mov	r8, r0
 8004676:	4689      	mov	r9, r1
 8004678:	4630      	mov	r0, r6
 800467a:	4639      	mov	r1, r7
 800467c:	f7fb ff24 	bl	80004c8 <__aeabi_dmul>
 8004680:	a311      	add	r3, pc, #68	; (adr r3, 80046c8 <__ieee754_log10+0xe8>)
 8004682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004686:	4604      	mov	r4, r0
 8004688:	460d      	mov	r5, r1
 800468a:	4640      	mov	r0, r8
 800468c:	4649      	mov	r1, r9
 800468e:	f7fb ff1b 	bl	80004c8 <__aeabi_dmul>
 8004692:	4602      	mov	r2, r0
 8004694:	460b      	mov	r3, r1
 8004696:	4620      	mov	r0, r4
 8004698:	4629      	mov	r1, r5
 800469a:	f7fb fd5f 	bl	800015c <__adddf3>
 800469e:	a30c      	add	r3, pc, #48	; (adr r3, 80046d0 <__ieee754_log10+0xf0>)
 80046a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a4:	4604      	mov	r4, r0
 80046a6:	460d      	mov	r5, r1
 80046a8:	4630      	mov	r0, r6
 80046aa:	4639      	mov	r1, r7
 80046ac:	f7fb ff0c 	bl	80004c8 <__aeabi_dmul>
 80046b0:	4602      	mov	r2, r0
 80046b2:	460b      	mov	r3, r1
 80046b4:	4620      	mov	r0, r4
 80046b6:	4629      	mov	r1, r5
 80046b8:	e7be      	b.n	8004638 <__ieee754_log10+0x58>
 80046ba:	bf00      	nop
 80046bc:	f3af 8000 	nop.w
 80046c0:	11f12b36 	.word	0x11f12b36
 80046c4:	3d59fef3 	.word	0x3d59fef3
 80046c8:	1526e50e 	.word	0x1526e50e
 80046cc:	3fdbcb7b 	.word	0x3fdbcb7b
 80046d0:	509f6000 	.word	0x509f6000
 80046d4:	3fd34413 	.word	0x3fd34413
 80046d8:	c3500000 	.word	0xc3500000
 80046dc:	43500000 	.word	0x43500000
 80046e0:	7fefffff 	.word	0x7fefffff
 80046e4:	00000000 	.word	0x00000000

080046e8 <__ieee754_pow>:
 80046e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046ec:	b091      	sub	sp, #68	; 0x44
 80046ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80046f2:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 80046f6:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 80046fa:	ea55 0302 	orrs.w	r3, r5, r2
 80046fe:	4607      	mov	r7, r0
 8004700:	4688      	mov	r8, r1
 8004702:	f000 84b7 	beq.w	8005074 <__ieee754_pow+0x98c>
 8004706:	4b80      	ldr	r3, [pc, #512]	; (8004908 <__ieee754_pow+0x220>)
 8004708:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 800470c:	429c      	cmp	r4, r3
 800470e:	4689      	mov	r9, r1
 8004710:	4682      	mov	sl, r0
 8004712:	dc09      	bgt.n	8004728 <__ieee754_pow+0x40>
 8004714:	d103      	bne.n	800471e <__ieee754_pow+0x36>
 8004716:	b938      	cbnz	r0, 8004728 <__ieee754_pow+0x40>
 8004718:	42a5      	cmp	r5, r4
 800471a:	dc0d      	bgt.n	8004738 <__ieee754_pow+0x50>
 800471c:	e001      	b.n	8004722 <__ieee754_pow+0x3a>
 800471e:	429d      	cmp	r5, r3
 8004720:	dc02      	bgt.n	8004728 <__ieee754_pow+0x40>
 8004722:	429d      	cmp	r5, r3
 8004724:	d10e      	bne.n	8004744 <__ieee754_pow+0x5c>
 8004726:	b16a      	cbz	r2, 8004744 <__ieee754_pow+0x5c>
 8004728:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800472c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8004730:	ea54 030a 	orrs.w	r3, r4, sl
 8004734:	f000 849e 	beq.w	8005074 <__ieee754_pow+0x98c>
 8004738:	4874      	ldr	r0, [pc, #464]	; (800490c <__ieee754_pow+0x224>)
 800473a:	b011      	add	sp, #68	; 0x44
 800473c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004740:	f000 bd94 	b.w	800526c <nan>
 8004744:	f1b9 0f00 	cmp.w	r9, #0
 8004748:	da53      	bge.n	80047f2 <__ieee754_pow+0x10a>
 800474a:	4b71      	ldr	r3, [pc, #452]	; (8004910 <__ieee754_pow+0x228>)
 800474c:	429d      	cmp	r5, r3
 800474e:	dc4e      	bgt.n	80047ee <__ieee754_pow+0x106>
 8004750:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8004754:	429d      	cmp	r5, r3
 8004756:	dd4c      	ble.n	80047f2 <__ieee754_pow+0x10a>
 8004758:	152b      	asrs	r3, r5, #20
 800475a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800475e:	2b14      	cmp	r3, #20
 8004760:	dd28      	ble.n	80047b4 <__ieee754_pow+0xcc>
 8004762:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8004766:	fa22 f103 	lsr.w	r1, r2, r3
 800476a:	fa01 f303 	lsl.w	r3, r1, r3
 800476e:	4293      	cmp	r3, r2
 8004770:	d13f      	bne.n	80047f2 <__ieee754_pow+0x10a>
 8004772:	f001 0101 	and.w	r1, r1, #1
 8004776:	f1c1 0302 	rsb	r3, r1, #2
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	2a00      	cmp	r2, #0
 800477e:	d15c      	bne.n	800483a <__ieee754_pow+0x152>
 8004780:	4b61      	ldr	r3, [pc, #388]	; (8004908 <__ieee754_pow+0x220>)
 8004782:	429d      	cmp	r5, r3
 8004784:	d126      	bne.n	80047d4 <__ieee754_pow+0xec>
 8004786:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800478a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800478e:	ea53 030a 	orrs.w	r3, r3, sl
 8004792:	f000 846f 	beq.w	8005074 <__ieee754_pow+0x98c>
 8004796:	4b5f      	ldr	r3, [pc, #380]	; (8004914 <__ieee754_pow+0x22c>)
 8004798:	429c      	cmp	r4, r3
 800479a:	dd2c      	ble.n	80047f6 <__ieee754_pow+0x10e>
 800479c:	2e00      	cmp	r6, #0
 800479e:	f280 846f 	bge.w	8005080 <__ieee754_pow+0x998>
 80047a2:	f04f 0b00 	mov.w	fp, #0
 80047a6:	f04f 0c00 	mov.w	ip, #0
 80047aa:	4658      	mov	r0, fp
 80047ac:	4661      	mov	r1, ip
 80047ae:	b011      	add	sp, #68	; 0x44
 80047b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047b4:	2a00      	cmp	r2, #0
 80047b6:	d13e      	bne.n	8004836 <__ieee754_pow+0x14e>
 80047b8:	f1c3 0314 	rsb	r3, r3, #20
 80047bc:	fa45 f103 	asr.w	r1, r5, r3
 80047c0:	fa01 f303 	lsl.w	r3, r1, r3
 80047c4:	42ab      	cmp	r3, r5
 80047c6:	f040 8463 	bne.w	8005090 <__ieee754_pow+0x9a8>
 80047ca:	f001 0101 	and.w	r1, r1, #1
 80047ce:	f1c1 0302 	rsb	r3, r1, #2
 80047d2:	9300      	str	r3, [sp, #0]
 80047d4:	4b50      	ldr	r3, [pc, #320]	; (8004918 <__ieee754_pow+0x230>)
 80047d6:	429d      	cmp	r5, r3
 80047d8:	d114      	bne.n	8004804 <__ieee754_pow+0x11c>
 80047da:	2e00      	cmp	r6, #0
 80047dc:	f280 8454 	bge.w	8005088 <__ieee754_pow+0x9a0>
 80047e0:	463a      	mov	r2, r7
 80047e2:	4643      	mov	r3, r8
 80047e4:	2000      	movs	r0, #0
 80047e6:	494c      	ldr	r1, [pc, #304]	; (8004918 <__ieee754_pow+0x230>)
 80047e8:	f7fb ff98 	bl	800071c <__aeabi_ddiv>
 80047ec:	e013      	b.n	8004816 <__ieee754_pow+0x12e>
 80047ee:	2302      	movs	r3, #2
 80047f0:	e7c3      	b.n	800477a <__ieee754_pow+0x92>
 80047f2:	2300      	movs	r3, #0
 80047f4:	e7c1      	b.n	800477a <__ieee754_pow+0x92>
 80047f6:	2e00      	cmp	r6, #0
 80047f8:	dad3      	bge.n	80047a2 <__ieee754_pow+0xba>
 80047fa:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 80047fe:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 8004802:	e7d2      	b.n	80047aa <__ieee754_pow+0xc2>
 8004804:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8004808:	d108      	bne.n	800481c <__ieee754_pow+0x134>
 800480a:	463a      	mov	r2, r7
 800480c:	4643      	mov	r3, r8
 800480e:	4638      	mov	r0, r7
 8004810:	4641      	mov	r1, r8
 8004812:	f7fb fe59 	bl	80004c8 <__aeabi_dmul>
 8004816:	4683      	mov	fp, r0
 8004818:	468c      	mov	ip, r1
 800481a:	e7c6      	b.n	80047aa <__ieee754_pow+0xc2>
 800481c:	4b3f      	ldr	r3, [pc, #252]	; (800491c <__ieee754_pow+0x234>)
 800481e:	429e      	cmp	r6, r3
 8004820:	d10b      	bne.n	800483a <__ieee754_pow+0x152>
 8004822:	f1b9 0f00 	cmp.w	r9, #0
 8004826:	db08      	blt.n	800483a <__ieee754_pow+0x152>
 8004828:	4638      	mov	r0, r7
 800482a:	4641      	mov	r1, r8
 800482c:	b011      	add	sp, #68	; 0x44
 800482e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004832:	f000 bc63 	b.w	80050fc <__ieee754_sqrt>
 8004836:	2300      	movs	r3, #0
 8004838:	9300      	str	r3, [sp, #0]
 800483a:	4638      	mov	r0, r7
 800483c:	4641      	mov	r1, r8
 800483e:	f000 fd09 	bl	8005254 <fabs>
 8004842:	4683      	mov	fp, r0
 8004844:	468c      	mov	ip, r1
 8004846:	f1ba 0f00 	cmp.w	sl, #0
 800484a:	d12b      	bne.n	80048a4 <__ieee754_pow+0x1bc>
 800484c:	b124      	cbz	r4, 8004858 <__ieee754_pow+0x170>
 800484e:	4b32      	ldr	r3, [pc, #200]	; (8004918 <__ieee754_pow+0x230>)
 8004850:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 8004854:	429a      	cmp	r2, r3
 8004856:	d125      	bne.n	80048a4 <__ieee754_pow+0x1bc>
 8004858:	2e00      	cmp	r6, #0
 800485a:	da07      	bge.n	800486c <__ieee754_pow+0x184>
 800485c:	465a      	mov	r2, fp
 800485e:	4663      	mov	r3, ip
 8004860:	2000      	movs	r0, #0
 8004862:	492d      	ldr	r1, [pc, #180]	; (8004918 <__ieee754_pow+0x230>)
 8004864:	f7fb ff5a 	bl	800071c <__aeabi_ddiv>
 8004868:	4683      	mov	fp, r0
 800486a:	468c      	mov	ip, r1
 800486c:	f1b9 0f00 	cmp.w	r9, #0
 8004870:	da9b      	bge.n	80047aa <__ieee754_pow+0xc2>
 8004872:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8004876:	9b00      	ldr	r3, [sp, #0]
 8004878:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800487c:	4323      	orrs	r3, r4
 800487e:	d108      	bne.n	8004892 <__ieee754_pow+0x1aa>
 8004880:	465a      	mov	r2, fp
 8004882:	4663      	mov	r3, ip
 8004884:	4658      	mov	r0, fp
 8004886:	4661      	mov	r1, ip
 8004888:	f7fb fc66 	bl	8000158 <__aeabi_dsub>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	e7aa      	b.n	80047e8 <__ieee754_pow+0x100>
 8004892:	9b00      	ldr	r3, [sp, #0]
 8004894:	2b01      	cmp	r3, #1
 8004896:	d188      	bne.n	80047aa <__ieee754_pow+0xc2>
 8004898:	4658      	mov	r0, fp
 800489a:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 800489e:	4683      	mov	fp, r0
 80048a0:	469c      	mov	ip, r3
 80048a2:	e782      	b.n	80047aa <__ieee754_pow+0xc2>
 80048a4:	ea4f 79d9 	mov.w	r9, r9, lsr #31
 80048a8:	f109 33ff 	add.w	r3, r9, #4294967295
 80048ac:	930d      	str	r3, [sp, #52]	; 0x34
 80048ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80048b0:	9b00      	ldr	r3, [sp, #0]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	d104      	bne.n	80048c0 <__ieee754_pow+0x1d8>
 80048b6:	463a      	mov	r2, r7
 80048b8:	4643      	mov	r3, r8
 80048ba:	4638      	mov	r0, r7
 80048bc:	4641      	mov	r1, r8
 80048be:	e7e3      	b.n	8004888 <__ieee754_pow+0x1a0>
 80048c0:	4b17      	ldr	r3, [pc, #92]	; (8004920 <__ieee754_pow+0x238>)
 80048c2:	429d      	cmp	r5, r3
 80048c4:	f340 80fe 	ble.w	8004ac4 <__ieee754_pow+0x3dc>
 80048c8:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80048cc:	429d      	cmp	r5, r3
 80048ce:	dd0b      	ble.n	80048e8 <__ieee754_pow+0x200>
 80048d0:	4b10      	ldr	r3, [pc, #64]	; (8004914 <__ieee754_pow+0x22c>)
 80048d2:	429c      	cmp	r4, r3
 80048d4:	dc0e      	bgt.n	80048f4 <__ieee754_pow+0x20c>
 80048d6:	2e00      	cmp	r6, #0
 80048d8:	f6bf af63 	bge.w	80047a2 <__ieee754_pow+0xba>
 80048dc:	a308      	add	r3, pc, #32	; (adr r3, 8004900 <__ieee754_pow+0x218>)
 80048de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e2:	4610      	mov	r0, r2
 80048e4:	4619      	mov	r1, r3
 80048e6:	e794      	b.n	8004812 <__ieee754_pow+0x12a>
 80048e8:	4b0e      	ldr	r3, [pc, #56]	; (8004924 <__ieee754_pow+0x23c>)
 80048ea:	429c      	cmp	r4, r3
 80048ec:	ddf3      	ble.n	80048d6 <__ieee754_pow+0x1ee>
 80048ee:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <__ieee754_pow+0x230>)
 80048f0:	429c      	cmp	r4, r3
 80048f2:	dd19      	ble.n	8004928 <__ieee754_pow+0x240>
 80048f4:	2e00      	cmp	r6, #0
 80048f6:	dcf1      	bgt.n	80048dc <__ieee754_pow+0x1f4>
 80048f8:	e753      	b.n	80047a2 <__ieee754_pow+0xba>
 80048fa:	bf00      	nop
 80048fc:	f3af 8000 	nop.w
 8004900:	8800759c 	.word	0x8800759c
 8004904:	7e37e43c 	.word	0x7e37e43c
 8004908:	7ff00000 	.word	0x7ff00000
 800490c:	08006d19 	.word	0x08006d19
 8004910:	433fffff 	.word	0x433fffff
 8004914:	3fefffff 	.word	0x3fefffff
 8004918:	3ff00000 	.word	0x3ff00000
 800491c:	3fe00000 	.word	0x3fe00000
 8004920:	41e00000 	.word	0x41e00000
 8004924:	3feffffe 	.word	0x3feffffe
 8004928:	4661      	mov	r1, ip
 800492a:	2200      	movs	r2, #0
 800492c:	4b60      	ldr	r3, [pc, #384]	; (8004ab0 <__ieee754_pow+0x3c8>)
 800492e:	4658      	mov	r0, fp
 8004930:	f7fb fc12 	bl	8000158 <__aeabi_dsub>
 8004934:	a354      	add	r3, pc, #336	; (adr r3, 8004a88 <__ieee754_pow+0x3a0>)
 8004936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493a:	4604      	mov	r4, r0
 800493c:	460d      	mov	r5, r1
 800493e:	f7fb fdc3 	bl	80004c8 <__aeabi_dmul>
 8004942:	a353      	add	r3, pc, #332	; (adr r3, 8004a90 <__ieee754_pow+0x3a8>)
 8004944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004948:	4606      	mov	r6, r0
 800494a:	460f      	mov	r7, r1
 800494c:	4620      	mov	r0, r4
 800494e:	4629      	mov	r1, r5
 8004950:	f7fb fdba 	bl	80004c8 <__aeabi_dmul>
 8004954:	2200      	movs	r2, #0
 8004956:	4682      	mov	sl, r0
 8004958:	468b      	mov	fp, r1
 800495a:	4b56      	ldr	r3, [pc, #344]	; (8004ab4 <__ieee754_pow+0x3cc>)
 800495c:	4620      	mov	r0, r4
 800495e:	4629      	mov	r1, r5
 8004960:	f7fb fdb2 	bl	80004c8 <__aeabi_dmul>
 8004964:	4602      	mov	r2, r0
 8004966:	460b      	mov	r3, r1
 8004968:	a14b      	add	r1, pc, #300	; (adr r1, 8004a98 <__ieee754_pow+0x3b0>)
 800496a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800496e:	f7fb fbf3 	bl	8000158 <__aeabi_dsub>
 8004972:	4622      	mov	r2, r4
 8004974:	462b      	mov	r3, r5
 8004976:	f7fb fda7 	bl	80004c8 <__aeabi_dmul>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	2000      	movs	r0, #0
 8004980:	494d      	ldr	r1, [pc, #308]	; (8004ab8 <__ieee754_pow+0x3d0>)
 8004982:	f7fb fbe9 	bl	8000158 <__aeabi_dsub>
 8004986:	4622      	mov	r2, r4
 8004988:	462b      	mov	r3, r5
 800498a:	4680      	mov	r8, r0
 800498c:	4689      	mov	r9, r1
 800498e:	4620      	mov	r0, r4
 8004990:	4629      	mov	r1, r5
 8004992:	f7fb fd99 	bl	80004c8 <__aeabi_dmul>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	4640      	mov	r0, r8
 800499c:	4649      	mov	r1, r9
 800499e:	f7fb fd93 	bl	80004c8 <__aeabi_dmul>
 80049a2:	a33f      	add	r3, pc, #252	; (adr r3, 8004aa0 <__ieee754_pow+0x3b8>)
 80049a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a8:	f7fb fd8e 	bl	80004c8 <__aeabi_dmul>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4650      	mov	r0, sl
 80049b2:	4659      	mov	r1, fp
 80049b4:	f7fb fbd0 	bl	8000158 <__aeabi_dsub>
 80049b8:	4602      	mov	r2, r0
 80049ba:	460b      	mov	r3, r1
 80049bc:	4604      	mov	r4, r0
 80049be:	460d      	mov	r5, r1
 80049c0:	4630      	mov	r0, r6
 80049c2:	4639      	mov	r1, r7
 80049c4:	f7fb fbca 	bl	800015c <__adddf3>
 80049c8:	2000      	movs	r0, #0
 80049ca:	468b      	mov	fp, r1
 80049cc:	4682      	mov	sl, r0
 80049ce:	4632      	mov	r2, r6
 80049d0:	463b      	mov	r3, r7
 80049d2:	f7fb fbc1 	bl	8000158 <__aeabi_dsub>
 80049d6:	4602      	mov	r2, r0
 80049d8:	460b      	mov	r3, r1
 80049da:	4620      	mov	r0, r4
 80049dc:	4629      	mov	r1, r5
 80049de:	f7fb fbbb 	bl	8000158 <__aeabi_dsub>
 80049e2:	9b00      	ldr	r3, [sp, #0]
 80049e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80049e6:	3b01      	subs	r3, #1
 80049e8:	4313      	orrs	r3, r2
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	bf0c      	ite	eq
 80049f0:	4c32      	ldreq	r4, [pc, #200]	; (8004abc <__ieee754_pow+0x3d4>)
 80049f2:	4c2f      	ldrne	r4, [pc, #188]	; (8004ab0 <__ieee754_pow+0x3c8>)
 80049f4:	4606      	mov	r6, r0
 80049f6:	e9cd 3400 	strd	r3, r4, [sp]
 80049fa:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80049fe:	2400      	movs	r4, #0
 8004a00:	460f      	mov	r7, r1
 8004a02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004a06:	4622      	mov	r2, r4
 8004a08:	462b      	mov	r3, r5
 8004a0a:	f7fb fba5 	bl	8000158 <__aeabi_dsub>
 8004a0e:	4652      	mov	r2, sl
 8004a10:	465b      	mov	r3, fp
 8004a12:	f7fb fd59 	bl	80004c8 <__aeabi_dmul>
 8004a16:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a1a:	4680      	mov	r8, r0
 8004a1c:	4689      	mov	r9, r1
 8004a1e:	4630      	mov	r0, r6
 8004a20:	4639      	mov	r1, r7
 8004a22:	f7fb fd51 	bl	80004c8 <__aeabi_dmul>
 8004a26:	4602      	mov	r2, r0
 8004a28:	460b      	mov	r3, r1
 8004a2a:	4640      	mov	r0, r8
 8004a2c:	4649      	mov	r1, r9
 8004a2e:	f7fb fb95 	bl	800015c <__adddf3>
 8004a32:	4622      	mov	r2, r4
 8004a34:	462b      	mov	r3, r5
 8004a36:	4680      	mov	r8, r0
 8004a38:	4689      	mov	r9, r1
 8004a3a:	4650      	mov	r0, sl
 8004a3c:	4659      	mov	r1, fp
 8004a3e:	f7fb fd43 	bl	80004c8 <__aeabi_dmul>
 8004a42:	4604      	mov	r4, r0
 8004a44:	460d      	mov	r5, r1
 8004a46:	460b      	mov	r3, r1
 8004a48:	4602      	mov	r2, r0
 8004a4a:	4649      	mov	r1, r9
 8004a4c:	4640      	mov	r0, r8
 8004a4e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8004a52:	f7fb fb83 	bl	800015c <__adddf3>
 8004a56:	4b1a      	ldr	r3, [pc, #104]	; (8004ac0 <__ieee754_pow+0x3d8>)
 8004a58:	4682      	mov	sl, r0
 8004a5a:	4299      	cmp	r1, r3
 8004a5c:	460f      	mov	r7, r1
 8004a5e:	460e      	mov	r6, r1
 8004a60:	f340 82e1 	ble.w	8005026 <__ieee754_pow+0x93e>
 8004a64:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8004a68:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8004a6c:	4303      	orrs	r3, r0
 8004a6e:	f000 81db 	beq.w	8004e28 <__ieee754_pow+0x740>
 8004a72:	a30d      	add	r3, pc, #52	; (adr r3, 8004aa8 <__ieee754_pow+0x3c0>)
 8004a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a78:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004a7c:	f7fb fd24 	bl	80004c8 <__aeabi_dmul>
 8004a80:	a309      	add	r3, pc, #36	; (adr r3, 8004aa8 <__ieee754_pow+0x3c0>)
 8004a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a86:	e6c4      	b.n	8004812 <__ieee754_pow+0x12a>
 8004a88:	60000000 	.word	0x60000000
 8004a8c:	3ff71547 	.word	0x3ff71547
 8004a90:	f85ddf44 	.word	0xf85ddf44
 8004a94:	3e54ae0b 	.word	0x3e54ae0b
 8004a98:	55555555 	.word	0x55555555
 8004a9c:	3fd55555 	.word	0x3fd55555
 8004aa0:	652b82fe 	.word	0x652b82fe
 8004aa4:	3ff71547 	.word	0x3ff71547
 8004aa8:	8800759c 	.word	0x8800759c
 8004aac:	7e37e43c 	.word	0x7e37e43c
 8004ab0:	3ff00000 	.word	0x3ff00000
 8004ab4:	3fd00000 	.word	0x3fd00000
 8004ab8:	3fe00000 	.word	0x3fe00000
 8004abc:	bff00000 	.word	0xbff00000
 8004ac0:	408fffff 	.word	0x408fffff
 8004ac4:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8004ac8:	f04f 0200 	mov.w	r2, #0
 8004acc:	da08      	bge.n	8004ae0 <__ieee754_pow+0x3f8>
 8004ace:	4658      	mov	r0, fp
 8004ad0:	4bcd      	ldr	r3, [pc, #820]	; (8004e08 <__ieee754_pow+0x720>)
 8004ad2:	4661      	mov	r1, ip
 8004ad4:	f7fb fcf8 	bl	80004c8 <__aeabi_dmul>
 8004ad8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8004adc:	4683      	mov	fp, r0
 8004ade:	460c      	mov	r4, r1
 8004ae0:	1523      	asrs	r3, r4, #20
 8004ae2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8004ae6:	4413      	add	r3, r2
 8004ae8:	930c      	str	r3, [sp, #48]	; 0x30
 8004aea:	4bc8      	ldr	r3, [pc, #800]	; (8004e0c <__ieee754_pow+0x724>)
 8004aec:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8004af0:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8004af4:	429c      	cmp	r4, r3
 8004af6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8004afa:	dd08      	ble.n	8004b0e <__ieee754_pow+0x426>
 8004afc:	4bc4      	ldr	r3, [pc, #784]	; (8004e10 <__ieee754_pow+0x728>)
 8004afe:	429c      	cmp	r4, r3
 8004b00:	f340 815b 	ble.w	8004dba <__ieee754_pow+0x6d2>
 8004b04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004b06:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	930c      	str	r3, [sp, #48]	; 0x30
 8004b0e:	f04f 0800 	mov.w	r8, #0
 8004b12:	4658      	mov	r0, fp
 8004b14:	4629      	mov	r1, r5
 8004b16:	4bbf      	ldr	r3, [pc, #764]	; (8004e14 <__ieee754_pow+0x72c>)
 8004b18:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 8004b1c:	444b      	add	r3, r9
 8004b1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8004b22:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8004b26:	461a      	mov	r2, r3
 8004b28:	4623      	mov	r3, r4
 8004b2a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004b2e:	f7fb fb13 	bl	8000158 <__aeabi_dsub>
 8004b32:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004b36:	4606      	mov	r6, r0
 8004b38:	460f      	mov	r7, r1
 8004b3a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004b3e:	f7fb fb0d 	bl	800015c <__adddf3>
 8004b42:	4602      	mov	r2, r0
 8004b44:	460b      	mov	r3, r1
 8004b46:	2000      	movs	r0, #0
 8004b48:	49b3      	ldr	r1, [pc, #716]	; (8004e18 <__ieee754_pow+0x730>)
 8004b4a:	f7fb fde7 	bl	800071c <__aeabi_ddiv>
 8004b4e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4630      	mov	r0, r6
 8004b58:	4639      	mov	r1, r7
 8004b5a:	f7fb fcb5 	bl	80004c8 <__aeabi_dmul>
 8004b5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004b62:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 8004b66:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	106d      	asrs	r5, r5, #1
 8004b70:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8004b74:	9304      	str	r3, [sp, #16]
 8004b76:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8004b7a:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8004b7e:	eb05 4388 	add.w	r3, r5, r8, lsl #18
 8004b82:	4650      	mov	r0, sl
 8004b84:	4659      	mov	r1, fp
 8004b86:	4614      	mov	r4, r2
 8004b88:	461d      	mov	r5, r3
 8004b8a:	f7fb fc9d 	bl	80004c8 <__aeabi_dmul>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	4630      	mov	r0, r6
 8004b94:	4639      	mov	r1, r7
 8004b96:	f7fb fadf 	bl	8000158 <__aeabi_dsub>
 8004b9a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004b9e:	4606      	mov	r6, r0
 8004ba0:	460f      	mov	r7, r1
 8004ba2:	4620      	mov	r0, r4
 8004ba4:	4629      	mov	r1, r5
 8004ba6:	f7fb fad7 	bl	8000158 <__aeabi_dsub>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004bb2:	f7fb fad1 	bl	8000158 <__aeabi_dsub>
 8004bb6:	4652      	mov	r2, sl
 8004bb8:	465b      	mov	r3, fp
 8004bba:	f7fb fc85 	bl	80004c8 <__aeabi_dmul>
 8004bbe:	4602      	mov	r2, r0
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	4630      	mov	r0, r6
 8004bc4:	4639      	mov	r1, r7
 8004bc6:	f7fb fac7 	bl	8000158 <__aeabi_dsub>
 8004bca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004bce:	f7fb fc7b 	bl	80004c8 <__aeabi_dmul>
 8004bd2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004bd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8004bda:	4610      	mov	r0, r2
 8004bdc:	4619      	mov	r1, r3
 8004bde:	f7fb fc73 	bl	80004c8 <__aeabi_dmul>
 8004be2:	a377      	add	r3, pc, #476	; (adr r3, 8004dc0 <__ieee754_pow+0x6d8>)
 8004be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004be8:	4604      	mov	r4, r0
 8004bea:	460d      	mov	r5, r1
 8004bec:	f7fb fc6c 	bl	80004c8 <__aeabi_dmul>
 8004bf0:	a375      	add	r3, pc, #468	; (adr r3, 8004dc8 <__ieee754_pow+0x6e0>)
 8004bf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bf6:	f7fb fab1 	bl	800015c <__adddf3>
 8004bfa:	4622      	mov	r2, r4
 8004bfc:	462b      	mov	r3, r5
 8004bfe:	f7fb fc63 	bl	80004c8 <__aeabi_dmul>
 8004c02:	a373      	add	r3, pc, #460	; (adr r3, 8004dd0 <__ieee754_pow+0x6e8>)
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	f7fb faa8 	bl	800015c <__adddf3>
 8004c0c:	4622      	mov	r2, r4
 8004c0e:	462b      	mov	r3, r5
 8004c10:	f7fb fc5a 	bl	80004c8 <__aeabi_dmul>
 8004c14:	a370      	add	r3, pc, #448	; (adr r3, 8004dd8 <__ieee754_pow+0x6f0>)
 8004c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1a:	f7fb fa9f 	bl	800015c <__adddf3>
 8004c1e:	4622      	mov	r2, r4
 8004c20:	462b      	mov	r3, r5
 8004c22:	f7fb fc51 	bl	80004c8 <__aeabi_dmul>
 8004c26:	a36e      	add	r3, pc, #440	; (adr r3, 8004de0 <__ieee754_pow+0x6f8>)
 8004c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c2c:	f7fb fa96 	bl	800015c <__adddf3>
 8004c30:	4622      	mov	r2, r4
 8004c32:	462b      	mov	r3, r5
 8004c34:	f7fb fc48 	bl	80004c8 <__aeabi_dmul>
 8004c38:	a36b      	add	r3, pc, #428	; (adr r3, 8004de8 <__ieee754_pow+0x700>)
 8004c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c3e:	f7fb fa8d 	bl	800015c <__adddf3>
 8004c42:	4622      	mov	r2, r4
 8004c44:	4606      	mov	r6, r0
 8004c46:	460f      	mov	r7, r1
 8004c48:	462b      	mov	r3, r5
 8004c4a:	4620      	mov	r0, r4
 8004c4c:	4629      	mov	r1, r5
 8004c4e:	f7fb fc3b 	bl	80004c8 <__aeabi_dmul>
 8004c52:	4602      	mov	r2, r0
 8004c54:	460b      	mov	r3, r1
 8004c56:	4630      	mov	r0, r6
 8004c58:	4639      	mov	r1, r7
 8004c5a:	f7fb fc35 	bl	80004c8 <__aeabi_dmul>
 8004c5e:	4604      	mov	r4, r0
 8004c60:	460d      	mov	r5, r1
 8004c62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c66:	4652      	mov	r2, sl
 8004c68:	465b      	mov	r3, fp
 8004c6a:	f7fb fa77 	bl	800015c <__adddf3>
 8004c6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004c72:	f7fb fc29 	bl	80004c8 <__aeabi_dmul>
 8004c76:	4622      	mov	r2, r4
 8004c78:	462b      	mov	r3, r5
 8004c7a:	f7fb fa6f 	bl	800015c <__adddf3>
 8004c7e:	4652      	mov	r2, sl
 8004c80:	4606      	mov	r6, r0
 8004c82:	460f      	mov	r7, r1
 8004c84:	465b      	mov	r3, fp
 8004c86:	4650      	mov	r0, sl
 8004c88:	4659      	mov	r1, fp
 8004c8a:	f7fb fc1d 	bl	80004c8 <__aeabi_dmul>
 8004c8e:	2200      	movs	r2, #0
 8004c90:	4b62      	ldr	r3, [pc, #392]	; (8004e1c <__ieee754_pow+0x734>)
 8004c92:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004c96:	f7fb fa61 	bl	800015c <__adddf3>
 8004c9a:	4632      	mov	r2, r6
 8004c9c:	463b      	mov	r3, r7
 8004c9e:	f7fb fa5d 	bl	800015c <__adddf3>
 8004ca2:	9804      	ldr	r0, [sp, #16]
 8004ca4:	460d      	mov	r5, r1
 8004ca6:	4604      	mov	r4, r0
 8004ca8:	4602      	mov	r2, r0
 8004caa:	460b      	mov	r3, r1
 8004cac:	4650      	mov	r0, sl
 8004cae:	4659      	mov	r1, fp
 8004cb0:	f7fb fc0a 	bl	80004c8 <__aeabi_dmul>
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	4682      	mov	sl, r0
 8004cb8:	468b      	mov	fp, r1
 8004cba:	4b58      	ldr	r3, [pc, #352]	; (8004e1c <__ieee754_pow+0x734>)
 8004cbc:	4620      	mov	r0, r4
 8004cbe:	4629      	mov	r1, r5
 8004cc0:	f7fb fa4a 	bl	8000158 <__aeabi_dsub>
 8004cc4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004cc8:	f7fb fa46 	bl	8000158 <__aeabi_dsub>
 8004ccc:	4602      	mov	r2, r0
 8004cce:	460b      	mov	r3, r1
 8004cd0:	4630      	mov	r0, r6
 8004cd2:	4639      	mov	r1, r7
 8004cd4:	f7fb fa40 	bl	8000158 <__aeabi_dsub>
 8004cd8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004cdc:	f7fb fbf4 	bl	80004c8 <__aeabi_dmul>
 8004ce0:	4622      	mov	r2, r4
 8004ce2:	4606      	mov	r6, r0
 8004ce4:	460f      	mov	r7, r1
 8004ce6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8004cea:	462b      	mov	r3, r5
 8004cec:	f7fb fbec 	bl	80004c8 <__aeabi_dmul>
 8004cf0:	4602      	mov	r2, r0
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4630      	mov	r0, r6
 8004cf6:	4639      	mov	r1, r7
 8004cf8:	f7fb fa30 	bl	800015c <__adddf3>
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	460f      	mov	r7, r1
 8004d00:	4602      	mov	r2, r0
 8004d02:	460b      	mov	r3, r1
 8004d04:	4650      	mov	r0, sl
 8004d06:	4659      	mov	r1, fp
 8004d08:	f7fb fa28 	bl	800015c <__adddf3>
 8004d0c:	a338      	add	r3, pc, #224	; (adr r3, 8004df0 <__ieee754_pow+0x708>)
 8004d0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d12:	9804      	ldr	r0, [sp, #16]
 8004d14:	460d      	mov	r5, r1
 8004d16:	4604      	mov	r4, r0
 8004d18:	f7fb fbd6 	bl	80004c8 <__aeabi_dmul>
 8004d1c:	4652      	mov	r2, sl
 8004d1e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8004d22:	465b      	mov	r3, fp
 8004d24:	4620      	mov	r0, r4
 8004d26:	4629      	mov	r1, r5
 8004d28:	f7fb fa16 	bl	8000158 <__aeabi_dsub>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	460b      	mov	r3, r1
 8004d30:	4630      	mov	r0, r6
 8004d32:	4639      	mov	r1, r7
 8004d34:	f7fb fa10 	bl	8000158 <__aeabi_dsub>
 8004d38:	a32f      	add	r3, pc, #188	; (adr r3, 8004df8 <__ieee754_pow+0x710>)
 8004d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d3e:	f7fb fbc3 	bl	80004c8 <__aeabi_dmul>
 8004d42:	a32f      	add	r3, pc, #188	; (adr r3, 8004e00 <__ieee754_pow+0x718>)
 8004d44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d48:	4606      	mov	r6, r0
 8004d4a:	460f      	mov	r7, r1
 8004d4c:	4620      	mov	r0, r4
 8004d4e:	4629      	mov	r1, r5
 8004d50:	f7fb fbba 	bl	80004c8 <__aeabi_dmul>
 8004d54:	4602      	mov	r2, r0
 8004d56:	460b      	mov	r3, r1
 8004d58:	4630      	mov	r0, r6
 8004d5a:	4639      	mov	r1, r7
 8004d5c:	f7fb f9fe 	bl	800015c <__adddf3>
 8004d60:	4b2f      	ldr	r3, [pc, #188]	; (8004e20 <__ieee754_pow+0x738>)
 8004d62:	444b      	add	r3, r9
 8004d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d68:	f7fb f9f8 	bl	800015c <__adddf3>
 8004d6c:	4604      	mov	r4, r0
 8004d6e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004d70:	460d      	mov	r5, r1
 8004d72:	f7fb fb3f 	bl	80003f4 <__aeabi_i2d>
 8004d76:	4606      	mov	r6, r0
 8004d78:	460f      	mov	r7, r1
 8004d7a:	4b2a      	ldr	r3, [pc, #168]	; (8004e24 <__ieee754_pow+0x73c>)
 8004d7c:	4622      	mov	r2, r4
 8004d7e:	444b      	add	r3, r9
 8004d80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004d84:	462b      	mov	r3, r5
 8004d86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004d8a:	f7fb f9e7 	bl	800015c <__adddf3>
 8004d8e:	4642      	mov	r2, r8
 8004d90:	464b      	mov	r3, r9
 8004d92:	f7fb f9e3 	bl	800015c <__adddf3>
 8004d96:	4632      	mov	r2, r6
 8004d98:	463b      	mov	r3, r7
 8004d9a:	f7fb f9df 	bl	800015c <__adddf3>
 8004d9e:	9804      	ldr	r0, [sp, #16]
 8004da0:	4632      	mov	r2, r6
 8004da2:	463b      	mov	r3, r7
 8004da4:	4682      	mov	sl, r0
 8004da6:	468b      	mov	fp, r1
 8004da8:	f7fb f9d6 	bl	8000158 <__aeabi_dsub>
 8004dac:	4642      	mov	r2, r8
 8004dae:	464b      	mov	r3, r9
 8004db0:	f7fb f9d2 	bl	8000158 <__aeabi_dsub>
 8004db4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8004db8:	e60b      	b.n	80049d2 <__ieee754_pow+0x2ea>
 8004dba:	f04f 0801 	mov.w	r8, #1
 8004dbe:	e6a8      	b.n	8004b12 <__ieee754_pow+0x42a>
 8004dc0:	4a454eef 	.word	0x4a454eef
 8004dc4:	3fca7e28 	.word	0x3fca7e28
 8004dc8:	93c9db65 	.word	0x93c9db65
 8004dcc:	3fcd864a 	.word	0x3fcd864a
 8004dd0:	a91d4101 	.word	0xa91d4101
 8004dd4:	3fd17460 	.word	0x3fd17460
 8004dd8:	518f264d 	.word	0x518f264d
 8004ddc:	3fd55555 	.word	0x3fd55555
 8004de0:	db6fabff 	.word	0xdb6fabff
 8004de4:	3fdb6db6 	.word	0x3fdb6db6
 8004de8:	33333303 	.word	0x33333303
 8004dec:	3fe33333 	.word	0x3fe33333
 8004df0:	e0000000 	.word	0xe0000000
 8004df4:	3feec709 	.word	0x3feec709
 8004df8:	dc3a03fd 	.word	0xdc3a03fd
 8004dfc:	3feec709 	.word	0x3feec709
 8004e00:	145b01f5 	.word	0x145b01f5
 8004e04:	be3e2fe0 	.word	0xbe3e2fe0
 8004e08:	43400000 	.word	0x43400000
 8004e0c:	0003988e 	.word	0x0003988e
 8004e10:	000bb679 	.word	0x000bb679
 8004e14:	08006d58 	.word	0x08006d58
 8004e18:	3ff00000 	.word	0x3ff00000
 8004e1c:	40080000 	.word	0x40080000
 8004e20:	08006d78 	.word	0x08006d78
 8004e24:	08006d68 	.word	0x08006d68
 8004e28:	a39b      	add	r3, pc, #620	; (adr r3, 8005098 <__ieee754_pow+0x9b0>)
 8004e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2e:	4640      	mov	r0, r8
 8004e30:	4649      	mov	r1, r9
 8004e32:	f7fb f993 	bl	800015c <__adddf3>
 8004e36:	4622      	mov	r2, r4
 8004e38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004e3c:	462b      	mov	r3, r5
 8004e3e:	4650      	mov	r0, sl
 8004e40:	4639      	mov	r1, r7
 8004e42:	f7fb f989 	bl	8000158 <__aeabi_dsub>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e4e:	f7fb fdcb 	bl	80009e8 <__aeabi_dcmpgt>
 8004e52:	2800      	cmp	r0, #0
 8004e54:	f47f ae0d 	bne.w	8004a72 <__ieee754_pow+0x38a>
 8004e58:	4aa3      	ldr	r2, [pc, #652]	; (80050e8 <__ieee754_pow+0xa00>)
 8004e5a:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	f340 8103 	ble.w	800506a <__ieee754_pow+0x982>
 8004e64:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8004e68:	2000      	movs	r0, #0
 8004e6a:	151b      	asrs	r3, r3, #20
 8004e6c:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8004e70:	fa4a f303 	asr.w	r3, sl, r3
 8004e74:	4433      	add	r3, r6
 8004e76:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8004e7a:	4f9c      	ldr	r7, [pc, #624]	; (80050ec <__ieee754_pow+0xa04>)
 8004e7c:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8004e80:	4117      	asrs	r7, r2
 8004e82:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8004e86:	ea23 0107 	bic.w	r1, r3, r7
 8004e8a:	f1c2 0214 	rsb	r2, r2, #20
 8004e8e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8004e92:	fa4a fa02 	asr.w	sl, sl, r2
 8004e96:	2e00      	cmp	r6, #0
 8004e98:	4602      	mov	r2, r0
 8004e9a:	460b      	mov	r3, r1
 8004e9c:	4620      	mov	r0, r4
 8004e9e:	4629      	mov	r1, r5
 8004ea0:	bfb8      	it	lt
 8004ea2:	f1ca 0a00 	rsblt	sl, sl, #0
 8004ea6:	f7fb f957 	bl	8000158 <__aeabi_dsub>
 8004eaa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004eae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004eb2:	4642      	mov	r2, r8
 8004eb4:	464b      	mov	r3, r9
 8004eb6:	f7fb f951 	bl	800015c <__adddf3>
 8004eba:	a379      	add	r3, pc, #484	; (adr r3, 80050a0 <__ieee754_pow+0x9b8>)
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	460d      	mov	r5, r1
 8004ec4:	4604      	mov	r4, r0
 8004ec6:	f7fb faff 	bl	80004c8 <__aeabi_dmul>
 8004eca:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004ece:	4606      	mov	r6, r0
 8004ed0:	460f      	mov	r7, r1
 8004ed2:	4620      	mov	r0, r4
 8004ed4:	4629      	mov	r1, r5
 8004ed6:	f7fb f93f 	bl	8000158 <__aeabi_dsub>
 8004eda:	4602      	mov	r2, r0
 8004edc:	460b      	mov	r3, r1
 8004ede:	4640      	mov	r0, r8
 8004ee0:	4649      	mov	r1, r9
 8004ee2:	f7fb f939 	bl	8000158 <__aeabi_dsub>
 8004ee6:	a370      	add	r3, pc, #448	; (adr r3, 80050a8 <__ieee754_pow+0x9c0>)
 8004ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004eec:	f7fb faec 	bl	80004c8 <__aeabi_dmul>
 8004ef0:	a36f      	add	r3, pc, #444	; (adr r3, 80050b0 <__ieee754_pow+0x9c8>)
 8004ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ef6:	4680      	mov	r8, r0
 8004ef8:	4689      	mov	r9, r1
 8004efa:	4620      	mov	r0, r4
 8004efc:	4629      	mov	r1, r5
 8004efe:	f7fb fae3 	bl	80004c8 <__aeabi_dmul>
 8004f02:	4602      	mov	r2, r0
 8004f04:	460b      	mov	r3, r1
 8004f06:	4640      	mov	r0, r8
 8004f08:	4649      	mov	r1, r9
 8004f0a:	f7fb f927 	bl	800015c <__adddf3>
 8004f0e:	4604      	mov	r4, r0
 8004f10:	460d      	mov	r5, r1
 8004f12:	4602      	mov	r2, r0
 8004f14:	460b      	mov	r3, r1
 8004f16:	4630      	mov	r0, r6
 8004f18:	4639      	mov	r1, r7
 8004f1a:	f7fb f91f 	bl	800015c <__adddf3>
 8004f1e:	4632      	mov	r2, r6
 8004f20:	463b      	mov	r3, r7
 8004f22:	4680      	mov	r8, r0
 8004f24:	4689      	mov	r9, r1
 8004f26:	f7fb f917 	bl	8000158 <__aeabi_dsub>
 8004f2a:	4602      	mov	r2, r0
 8004f2c:	460b      	mov	r3, r1
 8004f2e:	4620      	mov	r0, r4
 8004f30:	4629      	mov	r1, r5
 8004f32:	f7fb f911 	bl	8000158 <__aeabi_dsub>
 8004f36:	4642      	mov	r2, r8
 8004f38:	4606      	mov	r6, r0
 8004f3a:	460f      	mov	r7, r1
 8004f3c:	464b      	mov	r3, r9
 8004f3e:	4640      	mov	r0, r8
 8004f40:	4649      	mov	r1, r9
 8004f42:	f7fb fac1 	bl	80004c8 <__aeabi_dmul>
 8004f46:	a35c      	add	r3, pc, #368	; (adr r3, 80050b8 <__ieee754_pow+0x9d0>)
 8004f48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4c:	4604      	mov	r4, r0
 8004f4e:	460d      	mov	r5, r1
 8004f50:	f7fb faba 	bl	80004c8 <__aeabi_dmul>
 8004f54:	a35a      	add	r3, pc, #360	; (adr r3, 80050c0 <__ieee754_pow+0x9d8>)
 8004f56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f5a:	f7fb f8fd 	bl	8000158 <__aeabi_dsub>
 8004f5e:	4622      	mov	r2, r4
 8004f60:	462b      	mov	r3, r5
 8004f62:	f7fb fab1 	bl	80004c8 <__aeabi_dmul>
 8004f66:	a358      	add	r3, pc, #352	; (adr r3, 80050c8 <__ieee754_pow+0x9e0>)
 8004f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f6c:	f7fb f8f6 	bl	800015c <__adddf3>
 8004f70:	4622      	mov	r2, r4
 8004f72:	462b      	mov	r3, r5
 8004f74:	f7fb faa8 	bl	80004c8 <__aeabi_dmul>
 8004f78:	a355      	add	r3, pc, #340	; (adr r3, 80050d0 <__ieee754_pow+0x9e8>)
 8004f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f7e:	f7fb f8eb 	bl	8000158 <__aeabi_dsub>
 8004f82:	4622      	mov	r2, r4
 8004f84:	462b      	mov	r3, r5
 8004f86:	f7fb fa9f 	bl	80004c8 <__aeabi_dmul>
 8004f8a:	a353      	add	r3, pc, #332	; (adr r3, 80050d8 <__ieee754_pow+0x9f0>)
 8004f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f90:	f7fb f8e4 	bl	800015c <__adddf3>
 8004f94:	4622      	mov	r2, r4
 8004f96:	462b      	mov	r3, r5
 8004f98:	f7fb fa96 	bl	80004c8 <__aeabi_dmul>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	4640      	mov	r0, r8
 8004fa2:	4649      	mov	r1, r9
 8004fa4:	f7fb f8d8 	bl	8000158 <__aeabi_dsub>
 8004fa8:	4604      	mov	r4, r0
 8004faa:	460d      	mov	r5, r1
 8004fac:	4602      	mov	r2, r0
 8004fae:	460b      	mov	r3, r1
 8004fb0:	4640      	mov	r0, r8
 8004fb2:	4649      	mov	r1, r9
 8004fb4:	f7fb fa88 	bl	80004c8 <__aeabi_dmul>
 8004fb8:	2200      	movs	r2, #0
 8004fba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fbe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004fc2:	4620      	mov	r0, r4
 8004fc4:	4629      	mov	r1, r5
 8004fc6:	f7fb f8c7 	bl	8000158 <__aeabi_dsub>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	460b      	mov	r3, r1
 8004fce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004fd2:	f7fb fba3 	bl	800071c <__aeabi_ddiv>
 8004fd6:	4632      	mov	r2, r6
 8004fd8:	4604      	mov	r4, r0
 8004fda:	460d      	mov	r5, r1
 8004fdc:	463b      	mov	r3, r7
 8004fde:	4640      	mov	r0, r8
 8004fe0:	4649      	mov	r1, r9
 8004fe2:	f7fb fa71 	bl	80004c8 <__aeabi_dmul>
 8004fe6:	4632      	mov	r2, r6
 8004fe8:	463b      	mov	r3, r7
 8004fea:	f7fb f8b7 	bl	800015c <__adddf3>
 8004fee:	4602      	mov	r2, r0
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	4620      	mov	r0, r4
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	f7fb f8af 	bl	8000158 <__aeabi_dsub>
 8004ffa:	4642      	mov	r2, r8
 8004ffc:	464b      	mov	r3, r9
 8004ffe:	f7fb f8ab 	bl	8000158 <__aeabi_dsub>
 8005002:	4602      	mov	r2, r0
 8005004:	460b      	mov	r3, r1
 8005006:	2000      	movs	r0, #0
 8005008:	4939      	ldr	r1, [pc, #228]	; (80050f0 <__ieee754_pow+0xa08>)
 800500a:	f7fb f8a5 	bl	8000158 <__aeabi_dsub>
 800500e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8005012:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8005016:	da2b      	bge.n	8005070 <__ieee754_pow+0x988>
 8005018:	4652      	mov	r2, sl
 800501a:	f000 f9b9 	bl	8005390 <scalbn>
 800501e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005022:	f7ff bbf6 	b.w	8004812 <__ieee754_pow+0x12a>
 8005026:	4b33      	ldr	r3, [pc, #204]	; (80050f4 <__ieee754_pow+0xa0c>)
 8005028:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 800502c:	429f      	cmp	r7, r3
 800502e:	f77f af13 	ble.w	8004e58 <__ieee754_pow+0x770>
 8005032:	4b31      	ldr	r3, [pc, #196]	; (80050f8 <__ieee754_pow+0xa10>)
 8005034:	440b      	add	r3, r1
 8005036:	4303      	orrs	r3, r0
 8005038:	d00b      	beq.n	8005052 <__ieee754_pow+0x96a>
 800503a:	a329      	add	r3, pc, #164	; (adr r3, 80050e0 <__ieee754_pow+0x9f8>)
 800503c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005040:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005044:	f7fb fa40 	bl	80004c8 <__aeabi_dmul>
 8005048:	a325      	add	r3, pc, #148	; (adr r3, 80050e0 <__ieee754_pow+0x9f8>)
 800504a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800504e:	f7ff bbe0 	b.w	8004812 <__ieee754_pow+0x12a>
 8005052:	4622      	mov	r2, r4
 8005054:	462b      	mov	r3, r5
 8005056:	f7fb f87f 	bl	8000158 <__aeabi_dsub>
 800505a:	4642      	mov	r2, r8
 800505c:	464b      	mov	r3, r9
 800505e:	f7fb fcb9 	bl	80009d4 <__aeabi_dcmpge>
 8005062:	2800      	cmp	r0, #0
 8005064:	f43f aef8 	beq.w	8004e58 <__ieee754_pow+0x770>
 8005068:	e7e7      	b.n	800503a <__ieee754_pow+0x952>
 800506a:	f04f 0a00 	mov.w	sl, #0
 800506e:	e71e      	b.n	8004eae <__ieee754_pow+0x7c6>
 8005070:	4621      	mov	r1, r4
 8005072:	e7d4      	b.n	800501e <__ieee754_pow+0x936>
 8005074:	f04f 0b00 	mov.w	fp, #0
 8005078:	f8df c074 	ldr.w	ip, [pc, #116]	; 80050f0 <__ieee754_pow+0xa08>
 800507c:	f7ff bb95 	b.w	80047aa <__ieee754_pow+0xc2>
 8005080:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8005084:	f7ff bb91 	b.w	80047aa <__ieee754_pow+0xc2>
 8005088:	4638      	mov	r0, r7
 800508a:	4641      	mov	r1, r8
 800508c:	f7ff bbc3 	b.w	8004816 <__ieee754_pow+0x12e>
 8005090:	9200      	str	r2, [sp, #0]
 8005092:	f7ff bb9f 	b.w	80047d4 <__ieee754_pow+0xec>
 8005096:	bf00      	nop
 8005098:	652b82fe 	.word	0x652b82fe
 800509c:	3c971547 	.word	0x3c971547
 80050a0:	00000000 	.word	0x00000000
 80050a4:	3fe62e43 	.word	0x3fe62e43
 80050a8:	fefa39ef 	.word	0xfefa39ef
 80050ac:	3fe62e42 	.word	0x3fe62e42
 80050b0:	0ca86c39 	.word	0x0ca86c39
 80050b4:	be205c61 	.word	0xbe205c61
 80050b8:	72bea4d0 	.word	0x72bea4d0
 80050bc:	3e663769 	.word	0x3e663769
 80050c0:	c5d26bf1 	.word	0xc5d26bf1
 80050c4:	3ebbbd41 	.word	0x3ebbbd41
 80050c8:	af25de2c 	.word	0xaf25de2c
 80050cc:	3f11566a 	.word	0x3f11566a
 80050d0:	16bebd93 	.word	0x16bebd93
 80050d4:	3f66c16c 	.word	0x3f66c16c
 80050d8:	5555553e 	.word	0x5555553e
 80050dc:	3fc55555 	.word	0x3fc55555
 80050e0:	c2f8f359 	.word	0xc2f8f359
 80050e4:	01a56e1f 	.word	0x01a56e1f
 80050e8:	3fe00000 	.word	0x3fe00000
 80050ec:	000fffff 	.word	0x000fffff
 80050f0:	3ff00000 	.word	0x3ff00000
 80050f4:	4090cbff 	.word	0x4090cbff
 80050f8:	3f6f3400 	.word	0x3f6f3400

080050fc <__ieee754_sqrt>:
 80050fc:	4b54      	ldr	r3, [pc, #336]	; (8005250 <__ieee754_sqrt+0x154>)
 80050fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005102:	438b      	bics	r3, r1
 8005104:	4606      	mov	r6, r0
 8005106:	460d      	mov	r5, r1
 8005108:	460a      	mov	r2, r1
 800510a:	460c      	mov	r4, r1
 800510c:	d10f      	bne.n	800512e <__ieee754_sqrt+0x32>
 800510e:	4602      	mov	r2, r0
 8005110:	460b      	mov	r3, r1
 8005112:	f7fb f9d9 	bl	80004c8 <__aeabi_dmul>
 8005116:	4602      	mov	r2, r0
 8005118:	460b      	mov	r3, r1
 800511a:	4630      	mov	r0, r6
 800511c:	4629      	mov	r1, r5
 800511e:	f7fb f81d 	bl	800015c <__adddf3>
 8005122:	4606      	mov	r6, r0
 8005124:	460d      	mov	r5, r1
 8005126:	4630      	mov	r0, r6
 8005128:	4629      	mov	r1, r5
 800512a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800512e:	2900      	cmp	r1, #0
 8005130:	4607      	mov	r7, r0
 8005132:	4603      	mov	r3, r0
 8005134:	dc0e      	bgt.n	8005154 <__ieee754_sqrt+0x58>
 8005136:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800513a:	ea5c 0707 	orrs.w	r7, ip, r7
 800513e:	d0f2      	beq.n	8005126 <__ieee754_sqrt+0x2a>
 8005140:	b141      	cbz	r1, 8005154 <__ieee754_sqrt+0x58>
 8005142:	4602      	mov	r2, r0
 8005144:	460b      	mov	r3, r1
 8005146:	f7fb f807 	bl	8000158 <__aeabi_dsub>
 800514a:	4602      	mov	r2, r0
 800514c:	460b      	mov	r3, r1
 800514e:	f7fb fae5 	bl	800071c <__aeabi_ddiv>
 8005152:	e7e6      	b.n	8005122 <__ieee754_sqrt+0x26>
 8005154:	1512      	asrs	r2, r2, #20
 8005156:	d074      	beq.n	8005242 <__ieee754_sqrt+0x146>
 8005158:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800515c:	07d5      	lsls	r5, r2, #31
 800515e:	f04f 0500 	mov.w	r5, #0
 8005162:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005166:	bf48      	it	mi
 8005168:	0fd9      	lsrmi	r1, r3, #31
 800516a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
 800516e:	bf44      	itt	mi
 8005170:	005b      	lslmi	r3, r3, #1
 8005172:	eb01 0444 	addmi.w	r4, r1, r4, lsl #1
 8005176:	1051      	asrs	r1, r2, #1
 8005178:	0fda      	lsrs	r2, r3, #31
 800517a:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800517e:	4628      	mov	r0, r5
 8005180:	2216      	movs	r2, #22
 8005182:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	1987      	adds	r7, r0, r6
 800518a:	42a7      	cmp	r7, r4
 800518c:	bfde      	ittt	le
 800518e:	19b8      	addle	r0, r7, r6
 8005190:	1be4      	suble	r4, r4, r7
 8005192:	19ad      	addle	r5, r5, r6
 8005194:	0fdf      	lsrs	r7, r3, #31
 8005196:	3a01      	subs	r2, #1
 8005198:	eb07 0444 	add.w	r4, r7, r4, lsl #1
 800519c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80051a0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80051a4:	d1f0      	bne.n	8005188 <__ieee754_sqrt+0x8c>
 80051a6:	f04f 0c20 	mov.w	ip, #32
 80051aa:	4696      	mov	lr, r2
 80051ac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80051b0:	4284      	cmp	r4, r0
 80051b2:	eb06 070e 	add.w	r7, r6, lr
 80051b6:	dc02      	bgt.n	80051be <__ieee754_sqrt+0xc2>
 80051b8:	d112      	bne.n	80051e0 <__ieee754_sqrt+0xe4>
 80051ba:	429f      	cmp	r7, r3
 80051bc:	d810      	bhi.n	80051e0 <__ieee754_sqrt+0xe4>
 80051be:	2f00      	cmp	r7, #0
 80051c0:	eb07 0e06 	add.w	lr, r7, r6
 80051c4:	da42      	bge.n	800524c <__ieee754_sqrt+0x150>
 80051c6:	f1be 0f00 	cmp.w	lr, #0
 80051ca:	db3f      	blt.n	800524c <__ieee754_sqrt+0x150>
 80051cc:	f100 0801 	add.w	r8, r0, #1
 80051d0:	1a24      	subs	r4, r4, r0
 80051d2:	4640      	mov	r0, r8
 80051d4:	429f      	cmp	r7, r3
 80051d6:	bf88      	it	hi
 80051d8:	f104 34ff 	addhi.w	r4, r4, #4294967295
 80051dc:	1bdb      	subs	r3, r3, r7
 80051de:	4432      	add	r2, r6
 80051e0:	0064      	lsls	r4, r4, #1
 80051e2:	f1bc 0c01 	subs.w	ip, ip, #1
 80051e6:	eb04 74d3 	add.w	r4, r4, r3, lsr #31
 80051ea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80051ee:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80051f2:	d1dd      	bne.n	80051b0 <__ieee754_sqrt+0xb4>
 80051f4:	4323      	orrs	r3, r4
 80051f6:	d006      	beq.n	8005206 <__ieee754_sqrt+0x10a>
 80051f8:	1c54      	adds	r4, r2, #1
 80051fa:	bf0b      	itete	eq
 80051fc:	4662      	moveq	r2, ip
 80051fe:	3201      	addne	r2, #1
 8005200:	3501      	addeq	r5, #1
 8005202:	f022 0201 	bicne.w	r2, r2, #1
 8005206:	106b      	asrs	r3, r5, #1
 8005208:	0852      	lsrs	r2, r2, #1
 800520a:	07e8      	lsls	r0, r5, #31
 800520c:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005210:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005214:	bf48      	it	mi
 8005216:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800521a:	eb03 5501 	add.w	r5, r3, r1, lsl #20
 800521e:	4616      	mov	r6, r2
 8005220:	e781      	b.n	8005126 <__ieee754_sqrt+0x2a>
 8005222:	0adc      	lsrs	r4, r3, #11
 8005224:	3915      	subs	r1, #21
 8005226:	055b      	lsls	r3, r3, #21
 8005228:	2c00      	cmp	r4, #0
 800522a:	d0fa      	beq.n	8005222 <__ieee754_sqrt+0x126>
 800522c:	02e6      	lsls	r6, r4, #11
 800522e:	d50a      	bpl.n	8005246 <__ieee754_sqrt+0x14a>
 8005230:	f1c2 0020 	rsb	r0, r2, #32
 8005234:	fa23 f000 	lsr.w	r0, r3, r0
 8005238:	1e55      	subs	r5, r2, #1
 800523a:	4093      	lsls	r3, r2
 800523c:	4304      	orrs	r4, r0
 800523e:	1b4a      	subs	r2, r1, r5
 8005240:	e78a      	b.n	8005158 <__ieee754_sqrt+0x5c>
 8005242:	4611      	mov	r1, r2
 8005244:	e7f0      	b.n	8005228 <__ieee754_sqrt+0x12c>
 8005246:	0064      	lsls	r4, r4, #1
 8005248:	3201      	adds	r2, #1
 800524a:	e7ef      	b.n	800522c <__ieee754_sqrt+0x130>
 800524c:	4680      	mov	r8, r0
 800524e:	e7bf      	b.n	80051d0 <__ieee754_sqrt+0xd4>
 8005250:	7ff00000 	.word	0x7ff00000

08005254 <fabs>:
 8005254:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005258:	4619      	mov	r1, r3
 800525a:	4770      	bx	lr

0800525c <finite>:
 800525c:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8005260:	f501 1080 	add.w	r0, r1, #1048576	; 0x100000
 8005264:	0fc0      	lsrs	r0, r0, #31
 8005266:	4770      	bx	lr

08005268 <matherr>:
 8005268:	2000      	movs	r0, #0
 800526a:	4770      	bx	lr

0800526c <nan>:
 800526c:	2000      	movs	r0, #0
 800526e:	4901      	ldr	r1, [pc, #4]	; (8005274 <nan+0x8>)
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	7ff80000 	.word	0x7ff80000

08005278 <rint>:
 8005278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800527a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800527e:	f2a2 3cff 	subw	ip, r2, #1023	; 0x3ff
 8005282:	f1bc 0f13 	cmp.w	ip, #19
 8005286:	4604      	mov	r4, r0
 8005288:	460d      	mov	r5, r1
 800528a:	460b      	mov	r3, r1
 800528c:	4606      	mov	r6, r0
 800528e:	ea4f 77d1 	mov.w	r7, r1, lsr #31
 8005292:	dc5a      	bgt.n	800534a <rint+0xd2>
 8005294:	f1bc 0f00 	cmp.w	ip, #0
 8005298:	da2b      	bge.n	80052f2 <rint+0x7a>
 800529a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800529e:	4302      	orrs	r2, r0
 80052a0:	d023      	beq.n	80052ea <rint+0x72>
 80052a2:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80052a6:	4302      	orrs	r2, r0
 80052a8:	4256      	negs	r6, r2
 80052aa:	4316      	orrs	r6, r2
 80052ac:	0c4b      	lsrs	r3, r1, #17
 80052ae:	0b36      	lsrs	r6, r6, #12
 80052b0:	4934      	ldr	r1, [pc, #208]	; (8005384 <rint+0x10c>)
 80052b2:	045b      	lsls	r3, r3, #17
 80052b4:	f406 2600 	and.w	r6, r6, #524288	; 0x80000
 80052b8:	ea46 0503 	orr.w	r5, r6, r3
 80052bc:	eb01 01c7 	add.w	r1, r1, r7, lsl #3
 80052c0:	4602      	mov	r2, r0
 80052c2:	462b      	mov	r3, r5
 80052c4:	e9d1 4500 	ldrd	r4, r5, [r1]
 80052c8:	4620      	mov	r0, r4
 80052ca:	4629      	mov	r1, r5
 80052cc:	f7fa ff46 	bl	800015c <__adddf3>
 80052d0:	e9cd 0100 	strd	r0, r1, [sp]
 80052d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80052d8:	462b      	mov	r3, r5
 80052da:	4622      	mov	r2, r4
 80052dc:	f7fa ff3c 	bl	8000158 <__aeabi_dsub>
 80052e0:	4604      	mov	r4, r0
 80052e2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80052e6:	ea43 75c7 	orr.w	r5, r3, r7, lsl #31
 80052ea:	4620      	mov	r0, r4
 80052ec:	4629      	mov	r1, r5
 80052ee:	b003      	add	sp, #12
 80052f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80052f2:	4a25      	ldr	r2, [pc, #148]	; (8005388 <rint+0x110>)
 80052f4:	fa42 f20c 	asr.w	r2, r2, ip
 80052f8:	4011      	ands	r1, r2
 80052fa:	4301      	orrs	r1, r0
 80052fc:	d0f5      	beq.n	80052ea <rint+0x72>
 80052fe:	0852      	lsrs	r2, r2, #1
 8005300:	ea05 0102 	and.w	r1, r5, r2
 8005304:	ea50 0601 	orrs.w	r6, r0, r1
 8005308:	d00c      	beq.n	8005324 <rint+0xac>
 800530a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800530e:	f1bc 0f13 	cmp.w	ip, #19
 8005312:	bf0c      	ite	eq
 8005314:	f04f 4600 	moveq.w	r6, #2147483648	; 0x80000000
 8005318:	2600      	movne	r6, #0
 800531a:	ea25 0202 	bic.w	r2, r5, r2
 800531e:	fa43 f30c 	asr.w	r3, r3, ip
 8005322:	4313      	orrs	r3, r2
 8005324:	4917      	ldr	r1, [pc, #92]	; (8005384 <rint+0x10c>)
 8005326:	4632      	mov	r2, r6
 8005328:	eb01 07c7 	add.w	r7, r1, r7, lsl #3
 800532c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005330:	4620      	mov	r0, r4
 8005332:	4629      	mov	r1, r5
 8005334:	f7fa ff12 	bl	800015c <__adddf3>
 8005338:	e9cd 0100 	strd	r0, r1, [sp]
 800533c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005340:	4622      	mov	r2, r4
 8005342:	462b      	mov	r3, r5
 8005344:	f7fa ff08 	bl	8000158 <__aeabi_dsub>
 8005348:	e008      	b.n	800535c <rint+0xe4>
 800534a:	f1bc 0f33 	cmp.w	ip, #51	; 0x33
 800534e:	dd08      	ble.n	8005362 <rint+0xea>
 8005350:	f5bc 6f80 	cmp.w	ip, #1024	; 0x400
 8005354:	d1c9      	bne.n	80052ea <rint+0x72>
 8005356:	4602      	mov	r2, r0
 8005358:	f7fa ff00 	bl	800015c <__adddf3>
 800535c:	4604      	mov	r4, r0
 800535e:	460d      	mov	r5, r1
 8005360:	e7c3      	b.n	80052ea <rint+0x72>
 8005362:	f2a2 4113 	subw	r1, r2, #1043	; 0x413
 8005366:	f04f 32ff 	mov.w	r2, #4294967295
 800536a:	40ca      	lsrs	r2, r1
 800536c:	4210      	tst	r0, r2
 800536e:	d0bc      	beq.n	80052ea <rint+0x72>
 8005370:	0852      	lsrs	r2, r2, #1
 8005372:	4210      	tst	r0, r2
 8005374:	bf1f      	itttt	ne
 8005376:	f04f 4680 	movne.w	r6, #1073741824	; 0x40000000
 800537a:	ea20 0202 	bicne.w	r2, r0, r2
 800537e:	410e      	asrne	r6, r1
 8005380:	4316      	orrne	r6, r2
 8005382:	e7cf      	b.n	8005324 <rint+0xac>
 8005384:	08006d88 	.word	0x08006d88
 8005388:	000fffff 	.word	0x000fffff
 800538c:	00000000 	.word	0x00000000

08005390 <scalbn>:
 8005390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005392:	4616      	mov	r6, r2
 8005394:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005398:	4604      	mov	r4, r0
 800539a:	460d      	mov	r5, r1
 800539c:	460b      	mov	r3, r1
 800539e:	b982      	cbnz	r2, 80053c2 <scalbn+0x32>
 80053a0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80053a4:	4303      	orrs	r3, r0
 80053a6:	d034      	beq.n	8005412 <scalbn+0x82>
 80053a8:	4b2d      	ldr	r3, [pc, #180]	; (8005460 <scalbn+0xd0>)
 80053aa:	2200      	movs	r2, #0
 80053ac:	f7fb f88c 	bl	80004c8 <__aeabi_dmul>
 80053b0:	4b2c      	ldr	r3, [pc, #176]	; (8005464 <scalbn+0xd4>)
 80053b2:	4604      	mov	r4, r0
 80053b4:	429e      	cmp	r6, r3
 80053b6:	460d      	mov	r5, r1
 80053b8:	da0d      	bge.n	80053d6 <scalbn+0x46>
 80053ba:	a325      	add	r3, pc, #148	; (adr r3, 8005450 <scalbn+0xc0>)
 80053bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c0:	e01c      	b.n	80053fc <scalbn+0x6c>
 80053c2:	f240 77ff 	movw	r7, #2047	; 0x7ff
 80053c6:	42ba      	cmp	r2, r7
 80053c8:	d109      	bne.n	80053de <scalbn+0x4e>
 80053ca:	4602      	mov	r2, r0
 80053cc:	f7fa fec6 	bl	800015c <__adddf3>
 80053d0:	4604      	mov	r4, r0
 80053d2:	460d      	mov	r5, r1
 80053d4:	e01d      	b.n	8005412 <scalbn+0x82>
 80053d6:	460b      	mov	r3, r1
 80053d8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80053dc:	3a36      	subs	r2, #54	; 0x36
 80053de:	f240 71fe 	movw	r1, #2046	; 0x7fe
 80053e2:	4432      	add	r2, r6
 80053e4:	428a      	cmp	r2, r1
 80053e6:	dd0c      	ble.n	8005402 <scalbn+0x72>
 80053e8:	4622      	mov	r2, r4
 80053ea:	462b      	mov	r3, r5
 80053ec:	a11a      	add	r1, pc, #104	; (adr r1, 8005458 <scalbn+0xc8>)
 80053ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053f2:	f000 f9ef 	bl	80057d4 <copysign>
 80053f6:	a318      	add	r3, pc, #96	; (adr r3, 8005458 <scalbn+0xc8>)
 80053f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fc:	f7fb f864 	bl	80004c8 <__aeabi_dmul>
 8005400:	e7e6      	b.n	80053d0 <scalbn+0x40>
 8005402:	2a00      	cmp	r2, #0
 8005404:	dd08      	ble.n	8005418 <scalbn+0x88>
 8005406:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800540a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800540e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005412:	4620      	mov	r0, r4
 8005414:	4629      	mov	r1, r5
 8005416:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005418:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800541c:	da0b      	bge.n	8005436 <scalbn+0xa6>
 800541e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005422:	429e      	cmp	r6, r3
 8005424:	4622      	mov	r2, r4
 8005426:	462b      	mov	r3, r5
 8005428:	dce0      	bgt.n	80053ec <scalbn+0x5c>
 800542a:	a109      	add	r1, pc, #36	; (adr r1, 8005450 <scalbn+0xc0>)
 800542c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005430:	f000 f9d0 	bl	80057d4 <copysign>
 8005434:	e7c1      	b.n	80053ba <scalbn+0x2a>
 8005436:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800543a:	3236      	adds	r2, #54	; 0x36
 800543c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005440:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005444:	4620      	mov	r0, r4
 8005446:	4629      	mov	r1, r5
 8005448:	2200      	movs	r2, #0
 800544a:	4b07      	ldr	r3, [pc, #28]	; (8005468 <scalbn+0xd8>)
 800544c:	e7d6      	b.n	80053fc <scalbn+0x6c>
 800544e:	bf00      	nop
 8005450:	c2f8f359 	.word	0xc2f8f359
 8005454:	01a56e1f 	.word	0x01a56e1f
 8005458:	8800759c 	.word	0x8800759c
 800545c:	7e37e43c 	.word	0x7e37e43c
 8005460:	43500000 	.word	0x43500000
 8005464:	ffff3cb0 	.word	0xffff3cb0
 8005468:	3c900000 	.word	0x3c900000
 800546c:	00000000 	.word	0x00000000

08005470 <__ieee754_log>:
 8005470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005474:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005478:	b087      	sub	sp, #28
 800547a:	4602      	mov	r2, r0
 800547c:	460b      	mov	r3, r1
 800547e:	460d      	mov	r5, r1
 8005480:	da24      	bge.n	80054cc <__ieee754_log+0x5c>
 8005482:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 8005486:	4304      	orrs	r4, r0
 8005488:	d108      	bne.n	800549c <__ieee754_log+0x2c>
 800548a:	2200      	movs	r2, #0
 800548c:	2300      	movs	r3, #0
 800548e:	2000      	movs	r0, #0
 8005490:	49cb      	ldr	r1, [pc, #812]	; (80057c0 <__ieee754_log+0x350>)
 8005492:	f7fb f943 	bl	800071c <__aeabi_ddiv>
 8005496:	b007      	add	sp, #28
 8005498:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800549c:	2900      	cmp	r1, #0
 800549e:	da04      	bge.n	80054aa <__ieee754_log+0x3a>
 80054a0:	f7fa fe5a 	bl	8000158 <__aeabi_dsub>
 80054a4:	2200      	movs	r2, #0
 80054a6:	2300      	movs	r3, #0
 80054a8:	e7f3      	b.n	8005492 <__ieee754_log+0x22>
 80054aa:	2200      	movs	r2, #0
 80054ac:	4bc5      	ldr	r3, [pc, #788]	; (80057c4 <__ieee754_log+0x354>)
 80054ae:	f7fb f80b 	bl	80004c8 <__aeabi_dmul>
 80054b2:	f06f 0635 	mvn.w	r6, #53	; 0x35
 80054b6:	4602      	mov	r2, r0
 80054b8:	460b      	mov	r3, r1
 80054ba:	460d      	mov	r5, r1
 80054bc:	49c2      	ldr	r1, [pc, #776]	; (80057c8 <__ieee754_log+0x358>)
 80054be:	428d      	cmp	r5, r1
 80054c0:	dd06      	ble.n	80054d0 <__ieee754_log+0x60>
 80054c2:	4610      	mov	r0, r2
 80054c4:	4619      	mov	r1, r3
 80054c6:	f7fa fe49 	bl	800015c <__adddf3>
 80054ca:	e7e4      	b.n	8005496 <__ieee754_log+0x26>
 80054cc:	2600      	movs	r6, #0
 80054ce:	e7f5      	b.n	80054bc <__ieee754_log+0x4c>
 80054d0:	152c      	asrs	r4, r5, #20
 80054d2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80054d6:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 80054da:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80054de:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 80054e2:	4426      	add	r6, r4
 80054e4:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 80054e8:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 80054ec:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 80054f0:	ea41 0305 	orr.w	r3, r1, r5
 80054f4:	4610      	mov	r0, r2
 80054f6:	4619      	mov	r1, r3
 80054f8:	2200      	movs	r2, #0
 80054fa:	4bb4      	ldr	r3, [pc, #720]	; (80057cc <__ieee754_log+0x35c>)
 80054fc:	f7fa fe2c 	bl	8000158 <__aeabi_dsub>
 8005500:	1cab      	adds	r3, r5, #2
 8005502:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005506:	2b02      	cmp	r3, #2
 8005508:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 800550c:	4682      	mov	sl, r0
 800550e:	468b      	mov	fp, r1
 8005510:	f04f 0200 	mov.w	r2, #0
 8005514:	dc53      	bgt.n	80055be <__ieee754_log+0x14e>
 8005516:	2300      	movs	r3, #0
 8005518:	f7fb fa3e 	bl	8000998 <__aeabi_dcmpeq>
 800551c:	b1d0      	cbz	r0, 8005554 <__ieee754_log+0xe4>
 800551e:	2c00      	cmp	r4, #0
 8005520:	f000 8120 	beq.w	8005764 <__ieee754_log+0x2f4>
 8005524:	4620      	mov	r0, r4
 8005526:	f7fa ff65 	bl	80003f4 <__aeabi_i2d>
 800552a:	a391      	add	r3, pc, #580	; (adr r3, 8005770 <__ieee754_log+0x300>)
 800552c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005530:	4606      	mov	r6, r0
 8005532:	460f      	mov	r7, r1
 8005534:	f7fa ffc8 	bl	80004c8 <__aeabi_dmul>
 8005538:	a38f      	add	r3, pc, #572	; (adr r3, 8005778 <__ieee754_log+0x308>)
 800553a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800553e:	4604      	mov	r4, r0
 8005540:	460d      	mov	r5, r1
 8005542:	4630      	mov	r0, r6
 8005544:	4639      	mov	r1, r7
 8005546:	f7fa ffbf 	bl	80004c8 <__aeabi_dmul>
 800554a:	4602      	mov	r2, r0
 800554c:	460b      	mov	r3, r1
 800554e:	4620      	mov	r0, r4
 8005550:	4629      	mov	r1, r5
 8005552:	e7b8      	b.n	80054c6 <__ieee754_log+0x56>
 8005554:	a38a      	add	r3, pc, #552	; (adr r3, 8005780 <__ieee754_log+0x310>)
 8005556:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555a:	4650      	mov	r0, sl
 800555c:	4659      	mov	r1, fp
 800555e:	f7fa ffb3 	bl	80004c8 <__aeabi_dmul>
 8005562:	4602      	mov	r2, r0
 8005564:	460b      	mov	r3, r1
 8005566:	2000      	movs	r0, #0
 8005568:	4999      	ldr	r1, [pc, #612]	; (80057d0 <__ieee754_log+0x360>)
 800556a:	f7fa fdf5 	bl	8000158 <__aeabi_dsub>
 800556e:	4652      	mov	r2, sl
 8005570:	4606      	mov	r6, r0
 8005572:	460f      	mov	r7, r1
 8005574:	465b      	mov	r3, fp
 8005576:	4650      	mov	r0, sl
 8005578:	4659      	mov	r1, fp
 800557a:	f7fa ffa5 	bl	80004c8 <__aeabi_dmul>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	4630      	mov	r0, r6
 8005584:	4639      	mov	r1, r7
 8005586:	f7fa ff9f 	bl	80004c8 <__aeabi_dmul>
 800558a:	4606      	mov	r6, r0
 800558c:	460f      	mov	r7, r1
 800558e:	b914      	cbnz	r4, 8005596 <__ieee754_log+0x126>
 8005590:	4632      	mov	r2, r6
 8005592:	463b      	mov	r3, r7
 8005594:	e0a0      	b.n	80056d8 <__ieee754_log+0x268>
 8005596:	4620      	mov	r0, r4
 8005598:	f7fa ff2c 	bl	80003f4 <__aeabi_i2d>
 800559c:	a374      	add	r3, pc, #464	; (adr r3, 8005770 <__ieee754_log+0x300>)
 800559e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055a2:	4680      	mov	r8, r0
 80055a4:	4689      	mov	r9, r1
 80055a6:	f7fa ff8f 	bl	80004c8 <__aeabi_dmul>
 80055aa:	a373      	add	r3, pc, #460	; (adr r3, 8005778 <__ieee754_log+0x308>)
 80055ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b0:	4604      	mov	r4, r0
 80055b2:	460d      	mov	r5, r1
 80055b4:	4640      	mov	r0, r8
 80055b6:	4649      	mov	r1, r9
 80055b8:	f7fa ff86 	bl	80004c8 <__aeabi_dmul>
 80055bc:	e0a5      	b.n	800570a <__ieee754_log+0x29a>
 80055be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80055c2:	f7fa fdcb 	bl	800015c <__adddf3>
 80055c6:	4602      	mov	r2, r0
 80055c8:	460b      	mov	r3, r1
 80055ca:	4650      	mov	r0, sl
 80055cc:	4659      	mov	r1, fp
 80055ce:	f7fb f8a5 	bl	800071c <__aeabi_ddiv>
 80055d2:	e9cd 0100 	strd	r0, r1, [sp]
 80055d6:	4620      	mov	r0, r4
 80055d8:	f7fa ff0c 	bl	80003f4 <__aeabi_i2d>
 80055dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80055e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055e4:	4610      	mov	r0, r2
 80055e6:	4619      	mov	r1, r3
 80055e8:	f7fa ff6e 	bl	80004c8 <__aeabi_dmul>
 80055ec:	4602      	mov	r2, r0
 80055ee:	460b      	mov	r3, r1
 80055f0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80055f4:	f7fa ff68 	bl	80004c8 <__aeabi_dmul>
 80055f8:	a363      	add	r3, pc, #396	; (adr r3, 8005788 <__ieee754_log+0x318>)
 80055fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055fe:	4680      	mov	r8, r0
 8005600:	4689      	mov	r9, r1
 8005602:	f7fa ff61 	bl	80004c8 <__aeabi_dmul>
 8005606:	a362      	add	r3, pc, #392	; (adr r3, 8005790 <__ieee754_log+0x320>)
 8005608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560c:	f7fa fda6 	bl	800015c <__adddf3>
 8005610:	4642      	mov	r2, r8
 8005612:	464b      	mov	r3, r9
 8005614:	f7fa ff58 	bl	80004c8 <__aeabi_dmul>
 8005618:	a35f      	add	r3, pc, #380	; (adr r3, 8005798 <__ieee754_log+0x328>)
 800561a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800561e:	f7fa fd9d 	bl	800015c <__adddf3>
 8005622:	4642      	mov	r2, r8
 8005624:	464b      	mov	r3, r9
 8005626:	f7fa ff4f 	bl	80004c8 <__aeabi_dmul>
 800562a:	a35d      	add	r3, pc, #372	; (adr r3, 80057a0 <__ieee754_log+0x330>)
 800562c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005630:	f7fa fd94 	bl	800015c <__adddf3>
 8005634:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005638:	f7fa ff46 	bl	80004c8 <__aeabi_dmul>
 800563c:	a35a      	add	r3, pc, #360	; (adr r3, 80057a8 <__ieee754_log+0x338>)
 800563e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005642:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005646:	4640      	mov	r0, r8
 8005648:	4649      	mov	r1, r9
 800564a:	f7fa ff3d 	bl	80004c8 <__aeabi_dmul>
 800564e:	a358      	add	r3, pc, #352	; (adr r3, 80057b0 <__ieee754_log+0x340>)
 8005650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005654:	f7fa fd82 	bl	800015c <__adddf3>
 8005658:	4642      	mov	r2, r8
 800565a:	464b      	mov	r3, r9
 800565c:	f7fa ff34 	bl	80004c8 <__aeabi_dmul>
 8005660:	a355      	add	r3, pc, #340	; (adr r3, 80057b8 <__ieee754_log+0x348>)
 8005662:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005666:	f7fa fd79 	bl	800015c <__adddf3>
 800566a:	4642      	mov	r2, r8
 800566c:	464b      	mov	r3, r9
 800566e:	f7fa ff2b 	bl	80004c8 <__aeabi_dmul>
 8005672:	4602      	mov	r2, r0
 8005674:	460b      	mov	r3, r1
 8005676:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800567a:	f7fa fd6f 	bl	800015c <__adddf3>
 800567e:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 8005682:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8005686:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800568a:	3551      	adds	r5, #81	; 0x51
 800568c:	4335      	orrs	r5, r6
 800568e:	2d00      	cmp	r5, #0
 8005690:	4680      	mov	r8, r0
 8005692:	4689      	mov	r9, r1
 8005694:	dd48      	ble.n	8005728 <__ieee754_log+0x2b8>
 8005696:	2200      	movs	r2, #0
 8005698:	4b4d      	ldr	r3, [pc, #308]	; (80057d0 <__ieee754_log+0x360>)
 800569a:	4650      	mov	r0, sl
 800569c:	4659      	mov	r1, fp
 800569e:	f7fa ff13 	bl	80004c8 <__aeabi_dmul>
 80056a2:	4652      	mov	r2, sl
 80056a4:	465b      	mov	r3, fp
 80056a6:	f7fa ff0f 	bl	80004c8 <__aeabi_dmul>
 80056aa:	4602      	mov	r2, r0
 80056ac:	460b      	mov	r3, r1
 80056ae:	4606      	mov	r6, r0
 80056b0:	460f      	mov	r7, r1
 80056b2:	4640      	mov	r0, r8
 80056b4:	4649      	mov	r1, r9
 80056b6:	f7fa fd51 	bl	800015c <__adddf3>
 80056ba:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056be:	f7fa ff03 	bl	80004c8 <__aeabi_dmul>
 80056c2:	4680      	mov	r8, r0
 80056c4:	4689      	mov	r9, r1
 80056c6:	b964      	cbnz	r4, 80056e2 <__ieee754_log+0x272>
 80056c8:	4602      	mov	r2, r0
 80056ca:	460b      	mov	r3, r1
 80056cc:	4630      	mov	r0, r6
 80056ce:	4639      	mov	r1, r7
 80056d0:	f7fa fd42 	bl	8000158 <__aeabi_dsub>
 80056d4:	4602      	mov	r2, r0
 80056d6:	460b      	mov	r3, r1
 80056d8:	4650      	mov	r0, sl
 80056da:	4659      	mov	r1, fp
 80056dc:	f7fa fd3c 	bl	8000158 <__aeabi_dsub>
 80056e0:	e6d9      	b.n	8005496 <__ieee754_log+0x26>
 80056e2:	a323      	add	r3, pc, #140	; (adr r3, 8005770 <__ieee754_log+0x300>)
 80056e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056ec:	f7fa feec 	bl	80004c8 <__aeabi_dmul>
 80056f0:	a321      	add	r3, pc, #132	; (adr r3, 8005778 <__ieee754_log+0x308>)
 80056f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056f6:	4604      	mov	r4, r0
 80056f8:	460d      	mov	r5, r1
 80056fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80056fe:	f7fa fee3 	bl	80004c8 <__aeabi_dmul>
 8005702:	4642      	mov	r2, r8
 8005704:	464b      	mov	r3, r9
 8005706:	f7fa fd29 	bl	800015c <__adddf3>
 800570a:	4602      	mov	r2, r0
 800570c:	460b      	mov	r3, r1
 800570e:	4630      	mov	r0, r6
 8005710:	4639      	mov	r1, r7
 8005712:	f7fa fd21 	bl	8000158 <__aeabi_dsub>
 8005716:	4652      	mov	r2, sl
 8005718:	465b      	mov	r3, fp
 800571a:	f7fa fd1d 	bl	8000158 <__aeabi_dsub>
 800571e:	4602      	mov	r2, r0
 8005720:	460b      	mov	r3, r1
 8005722:	4620      	mov	r0, r4
 8005724:	4629      	mov	r1, r5
 8005726:	e7d9      	b.n	80056dc <__ieee754_log+0x26c>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4650      	mov	r0, sl
 800572e:	4659      	mov	r1, fp
 8005730:	f7fa fd12 	bl	8000158 <__aeabi_dsub>
 8005734:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005738:	f7fa fec6 	bl	80004c8 <__aeabi_dmul>
 800573c:	4606      	mov	r6, r0
 800573e:	460f      	mov	r7, r1
 8005740:	2c00      	cmp	r4, #0
 8005742:	f43f af25 	beq.w	8005590 <__ieee754_log+0x120>
 8005746:	a30a      	add	r3, pc, #40	; (adr r3, 8005770 <__ieee754_log+0x300>)
 8005748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800574c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005750:	f7fa feba 	bl	80004c8 <__aeabi_dmul>
 8005754:	a308      	add	r3, pc, #32	; (adr r3, 8005778 <__ieee754_log+0x308>)
 8005756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800575a:	4604      	mov	r4, r0
 800575c:	460d      	mov	r5, r1
 800575e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005762:	e729      	b.n	80055b8 <__ieee754_log+0x148>
 8005764:	2000      	movs	r0, #0
 8005766:	2100      	movs	r1, #0
 8005768:	e695      	b.n	8005496 <__ieee754_log+0x26>
 800576a:	bf00      	nop
 800576c:	f3af 8000 	nop.w
 8005770:	fee00000 	.word	0xfee00000
 8005774:	3fe62e42 	.word	0x3fe62e42
 8005778:	35793c76 	.word	0x35793c76
 800577c:	3dea39ef 	.word	0x3dea39ef
 8005780:	55555555 	.word	0x55555555
 8005784:	3fd55555 	.word	0x3fd55555
 8005788:	df3e5244 	.word	0xdf3e5244
 800578c:	3fc2f112 	.word	0x3fc2f112
 8005790:	96cb03de 	.word	0x96cb03de
 8005794:	3fc74664 	.word	0x3fc74664
 8005798:	94229359 	.word	0x94229359
 800579c:	3fd24924 	.word	0x3fd24924
 80057a0:	55555593 	.word	0x55555593
 80057a4:	3fe55555 	.word	0x3fe55555
 80057a8:	d078c69f 	.word	0xd078c69f
 80057ac:	3fc39a09 	.word	0x3fc39a09
 80057b0:	1d8e78af 	.word	0x1d8e78af
 80057b4:	3fcc71c5 	.word	0x3fcc71c5
 80057b8:	9997fa04 	.word	0x9997fa04
 80057bc:	3fd99999 	.word	0x3fd99999
 80057c0:	c3500000 	.word	0xc3500000
 80057c4:	43500000 	.word	0x43500000
 80057c8:	7fefffff 	.word	0x7fefffff
 80057cc:	3ff00000 	.word	0x3ff00000
 80057d0:	3fe00000 	.word	0x3fe00000

080057d4 <copysign>:
 80057d4:	b530      	push	{r4, r5, lr}
 80057d6:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80057da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80057de:	ea42 0503 	orr.w	r5, r2, r3
 80057e2:	4629      	mov	r1, r5
 80057e4:	bd30      	pop	{r4, r5, pc}
	...

080057e8 <_init>:
 80057e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057ea:	bf00      	nop
 80057ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057ee:	bc08      	pop	{r3}
 80057f0:	469e      	mov	lr, r3
 80057f2:	4770      	bx	lr

080057f4 <_fini>:
 80057f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f6:	bf00      	nop
 80057f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057fa:	bc08      	pop	{r3}
 80057fc:	469e      	mov	lr, r3
 80057fe:	4770      	bx	lr
