$date
    Tue Jun 16 13:48:44 2020
$end
$version
    MyHDL 0.11
$end
$timescale
    1ns
$end

$scope module mock_dc32_fifo_tb $end
$var reg 1 ! reset $end
$var reg 1 " dc32_fifo_almost_full $end
$var reg 1 # ftdi_clk $end
$var reg 1 $ dc32_fifo_almost_empty $end
$var reg 1 % dc32_fifo_empty $end
$var real 1 & dc32_fifo_data_in $end
$var reg 1 ' get_next_word $end
$var reg 1 ( write_to_dc32_fifo $end
$var reg 1 ) fpga_clk $end
$var reg 1 * reset_rp $end
$var real 1 + dc32_fifo_data_out $end
$scope module mock_dc32_fifo0 $end
$var reg 1 ! reset $end
$var reg 1 " dc32_fifo_almost_full $end
$var reg 1 ' get_next_word $end
$var reg 1 $ dc32_fifo_almost_empty $end
$var reg 1 % dc32_fifo_empty $end
$var real 1 & dc32_fifo_data_in $end
$var real 1 , num_words_in_buffer $end
$var reg 1 ( write_to_dc32_fifo $end
$var reg 1 # ftdi_clk $end
$var real 1 + dc32_fifo_data_out $end
$var reg 1 * reset_rp $end
$var reg 1 ) fpga_clk $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
0%
s0 &
0'
0(
0)
0*
s0 +
s0 ,
$end
#100
#3000
