============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Oct 01 2025  12:27:29 am
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (67 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[31]/CK->D
          Group: clk
     Startpoint: (R) CONTROL_PATH_CurrentState_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) DATA_PATH_SF_0_s_reg[31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     830            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=     930          100     
                                              
             Setup:-      18                  
       Uncertainty:-      50                  
     Required Time:=     862                  
      Launch Clock:-     100                  
         Data Path:-     695                  
             Slack:=      67                  

#-------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  CONTROL_PATH_CurrentState_reg[1]/CK -       -     R     (arrival)    393     -     0     0     100    (-,-) 
  CONTROL_PATH_CurrentState_reg[1]/Q  -       CK->Q R     DFFRHQX1       2   5.2    31    56     156    (-,-) 
  g8919/Y                             -       A->Y  R     BUFX2          5  11.1    34    34     190    (-,-) 
  g8868__1705/Y                       -       B->Y  F     NOR2X1         3   7.0    52    31     221    (-,-) 
  g8829__5477/Y                       -       AN->Y F     NAND2BX1       3   7.0    75    55     276    (-,-) 
  g8794__9315/Y                       -       B->Y  R     NOR2X1         9  19.7   211   132     408    (-,-) 
  g8793/Y                             -       A->Y  F     INVX1          6  16.7   126    98     507    (-,-) 
  g8784/Y                             -       A->Y  R     CLKINVX4      88 176.8   265   166     673    (-,-) 
  g8291__5122/Y                       -       B1->Y F     AOI22X1        1   3.4    85    89     762    (-,-) 
  g7939__5122/Y                       -       B0->Y R     OAI2BB1X1      1   3.3    37    33     795    (-,-) 
  DATA_PATH_SF_0_s_reg[31]/D          <<<     -     R     DFFRHQX1       1     -     -     0     795    (-,-) 
#-------------------------------------------------------------------------------------------------------------

