$date
	Thu Oct 27 09:20:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q4_tb $end
$var wire 4 ! g [3:0] $end
$var reg 4 " b [3:0] $end
$scope module q4 $end
$var wire 4 # b [3:0] $end
$var wire 1 $ c $end
$var wire 4 % g [3:0] $end
$scope module s0 $end
$var wire 2 & s [1:0] $end
$var wire 4 ' w [3:0] $end
$var reg 1 ( f $end
$upscope $end
$scope module s1 $end
$var wire 2 ) s [1:0] $end
$var wire 4 * w [3:0] $end
$var reg 1 + f $end
$upscope $end
$scope module s2 $end
$var wire 2 , s [1:0] $end
$var wire 4 - w [3:0] $end
$var reg 1 . f $end
$upscope $end
$scope module s3 $end
$var wire 2 / s [1:0] $end
$var wire 4 0 w [3:0] $end
$var reg 1 1 f $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z1
bz 0
b1 /
1.
b101 -
b1 ,
1+
b110 *
b1 )
1(
b1100 '
b1 &
b111z %
1$
b110 #
b110 "
b111z !
$end
#20
0(
b1z !
b1z %
0+
b0 &
b0 )
b0 ,
b0 /
b10 "
b10 #
#40
1(
1+
b110z !
b110z %
0.
b1 &
b1 )
b1010 -
b1 ,
b1 /
b101 "
b101 #
#60
