# ğŸ’« About Me:
Iâ€™m currently learning VLSI Design and Verification with focus on Verilog, Digital Design, and Cadence tools.<br>Open to collaborate on front-end design, verification, and IoT projects.<br>Ask me about IoT systems, circuit simulation, and my journey into VLSI.


## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://linkedin.com/in/https://www.linkedin.com/in/ranjitakarennavar/) [![email](https://img.shields.io/badge/Email-D14836?logo=gmail&logoColor=white)](mailto:ranjitakarennavar8@gmail.com) 

# ğŸ’» Tech Stack:
![C](https://img.shields.io/badge/c-%2300599C.svg?style=flat&logo=c&logoColor=white) ![C++](https://img.shields.io/badge/c++-%2300599C.svg?style=flat&logo=c%2B%2B&logoColor=white) ![Python](https://img.shields.io/badge/python-3670A0?style=flat&logo=python&logoColor=ffdd54) ![Canva](https://img.shields.io/badge/Canva-%2300C4CC.svg?style=flat&logo=Canva&logoColor=white) ![Arduino](https://img.shields.io/badge/-Arduino-00979D?style=flat&logo=Arduino&logoColor=white) ![Zigbee](https://img.shields.io/badge/zigbee-%23EB0443.svg?style=flat&logo=zigbee&logoColor=white)
# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=Ranjita-mk&theme=aura&hide_border=false&include_all_commits=false&count_private=true)<br/>
![](https://nirzak-streak-stats.vercel.app/?user=Ranjita-mk&theme=aura&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=Ranjita-mk&theme=aura&hide_border=false&include_all_commits=false&count_private=true&layout=compact)

---
[![](https://visitcount.itsvg.in/api?id=Ranjita-mk&icon=1&color=4)](https://visitcount.itsvg.in)

<!-- Proudly created with GPRM ( https://gprm.itsvg.in ) -->
