Analysis & Synthesis report for M3
Sat Jun 20 21:26:38 2015
Quartus II Version 11.0 Build 157 04/27/2011 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |M3|processor:inst3|state
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|dffpipe_63c:pre_result
 14. Source assignments for processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|dffpipe_f3c:pre_result
 15. Parameter Settings for User Entity Instance: host_itf:inst2
 16. Parameter Settings for User Entity Instance: processor:inst3
 17. Parameter Settings for User Entity Instance: processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component
 18. Parameter Settings for User Entity Instance: processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2
 19. altmult_add Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "processor:inst3|mult_20_18:const2_mult"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Jun 20 21:26:38 2015    ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Web Edition ;
; Revision Name                      ; M3                                       ;
; Top-level Entity Name              ; M3                                       ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 681                                      ;
;     Total combinational functions  ; 623                                      ;
;     Dedicated logic registers      ; 164                                      ;
; Total registers                    ; 164                                      ;
; Total pins                         ; 179                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C8F256C8        ;                    ;
; Top-level entity name                                                      ; M3                 ; M3                 ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                           ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+
; BS_Processor/processor.v         ; yes             ; User Verilog HDL File              ; D:/esd/SNU_ESD/FPGA/BS_Processor/processor.v                           ;
; M3.bdf                           ; yes             ; User Block Diagram/Schematic File  ; D:/esd/SNU_ESD/FPGA/M3.bdf                                             ;
; FPGA_IF/CLK_div_gen.v            ; yes             ; User Verilog HDL File              ; D:/esd/SNU_ESD/FPGA/FPGA_IF/CLK_div_gen.v                              ;
; FPGA_IF/data_CONT.v              ; yes             ; User Verilog HDL File              ; D:/esd/SNU_ESD/FPGA/FPGA_IF/data_CONT.v                                ;
; Host_IF/host_io.v                ; yes             ; User Verilog HDL File              ; D:/esd/SNU_ESD/FPGA/Host_IF/host_io.v                                  ;
; Host_IF/host_itf.v               ; yes             ; User Verilog HDL File              ; D:/esd/SNU_ESD/FPGA/Host_IF/host_itf.v                                 ;
; BS_processor/mult_20_18.v        ; yes             ; User Wizard-Generated File         ; D:/esd/SNU_ESD/FPGA/BS_processor/mult_20_18.v                          ;
; altmult_add.tdf                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altmult_add.tdf         ;
; aglobal110.inc                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc          ;
; stratix_mac_mult.inc             ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_mac_mult.inc    ;
; stratix_mac_out.inc              ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/stratix_mac_out.inc     ;
; db/mult_add_dqq2.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/mult_add_dqq2.tdf                               ;
; db/ded_mult_h281.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/ded_mult_h281.tdf                               ;
; db/ded_mult_o8f1.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/ded_mult_o8f1.tdf                               ;
; alt_mac_mult.tdf                 ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_mac_mult.tdf        ;
; lpm_mult.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.inc            ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;
; multcore.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.inc            ;
; bypassff.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/bypassff.inc            ;
; altshift.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.inc            ;
; multcore.tdf                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/multcore.tdf            ;
; csa_add.inc                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/csa_add.inc             ;
; mpar_add.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.inc            ;
; muleabz.inc                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/muleabz.inc             ;
; mul_lfrg.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;
; mul_boothc.inc                   ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/mul_boothc.inc          ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;
; dffpipe.inc                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/dffpipe.inc             ;
; mul_lfrg.tdf                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/mul_lfrg.tdf            ;
; mpar_add.tdf                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/mpar_add.tdf            ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;
; addcore.inc                      ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/addcore.inc             ;
; look_add.inc                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/look_add.inc            ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;
; db/add_sub_7ch.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/add_sub_7ch.tdf                                 ;
; altshift.tdf                     ; yes             ; Megafunction                       ; c:/altera/11.0/quartus/libraries/megafunctions/altshift.tdf            ;
; db/mac_out_m321.tdf              ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/mac_out_m321.tdf                                ;
; db/dffpipe_63c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/dffpipe_63c.tdf                                 ;
; db/ded_mult_ihf1.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/ded_mult_ihf1.tdf                               ;
; db/mac_mult_lk31.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/mac_mult_lk31.tdf                               ;
; db/mult_7gp.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/mult_7gp.tdf                                    ;
; db/mac_out_4421.tdf              ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/mac_out_4421.tdf                                ;
; db/dffpipe_f3c.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/esd/SNU_ESD/FPGA/db/dffpipe_f3c.tdf                                 ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 681     ;
;                                             ;         ;
; Total combinational functions               ; 623     ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 234     ;
;     -- 3 input functions                    ; 264     ;
;     -- <=2 input functions                  ; 125     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 374     ;
;     -- arithmetic mode                      ; 249     ;
;                                             ;         ;
; Total registers                             ; 164     ;
;     -- Dedicated logic registers            ; 164     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 179     ;
; Maximum fan-out node                        ; XnRESET ;
; Maximum fan-out                             ; 146     ;
; Total fan-out                               ; 2476    ;
; Average fan-out                             ; 2.56    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                               ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |M3                                            ; 623 (0)           ; 164 (0)      ; 0           ; 0            ; 0       ; 0         ; 179  ; 0            ; |M3                                                                                                                                                                                               ;              ;
;    |host_io:inst|                              ; 1 (1)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|host_io:inst                                                                                                                                                                                  ;              ;
;    |host_itf:inst2|                            ; 133 (133)         ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|host_itf:inst2                                                                                                                                                                                ;              ;
;    |processor:inst3|                           ; 489 (81)          ; 75 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3                                                                                                                                                                               ;              ;
;       |mult_20_18:const2_mult|                 ; 408 (0)           ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult                                                                                                                                                        ;              ;
;          |altmult_add:ALTMULT_ADD_component|   ; 408 (0)           ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component                                                                                                                      ;              ;
;             |mult_add_dqq2:auto_generated|     ; 408 (0)           ; 21 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated                                                                                         ;              ;
;                |ded_mult_h281:ded_mult1|       ; 408 (36)          ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1                                                                 ;              ;
;                   |ded_mult_ihf1:right_mult|   ; 372 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult                                        ;              ;
;                      |mac_mult_lk31:mac_mult4| ; 372 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4                ;              ;
;                         |mult_7gp:mult6|       ; 372 (372)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |M3|processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6 ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                            ; IP Include File                               ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------+
; Altera ; ALTMULT_ADD  ; 11.0    ; N/A          ; N/A          ; |M3|processor:inst3|mult_20_18:const2_mult ; D:/esd/SNU_ESD/FPGA/BS_processor/mult_20_18.v ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------+-----------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------+
; State Machine - |M3|processor:inst3|state                    ;
+----------------+------------+----------------+---------------+
; Name           ; state.IDLE ; state.COMPLETE ; state.RUNNING ;
+----------------+------------+----------------+---------------+
; state.IDLE     ; 0          ; 0              ; 0             ;
; state.RUNNING  ; 1          ; 0              ; 1             ;
; state.COMPLETE ; 1          ; 1              ; 0             ;
+----------------+------------+----------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; host_itf:inst2|HDO[0..15]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; host_itf:inst2|SEG_DATA[0]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; processor:inst3|pseudo_grn[0..14,16..19]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                ;
; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[35,36] ; Merged with processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|external_mult_registers[37] ;
; processor:inst3|state~6                                                                                                                                      ; Lost fanout                                                                                                                                                           ;
; processor:inst3|state~7                                                                                                                                      ; Lost fanout                                                                                                                                                           ;
; Total Number of Removed Registers = 40                                                                                                                       ;                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 164   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 143   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                     ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------+----------------------------+
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; |M3|host_itf:inst2|SEG_DATA[5] ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |M3|host_itf:inst2|SEG_DATA[3] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|dffpipe_63c:pre_result ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                  ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|dffpipe_f3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: host_itf:inst2 ;
+---------------------------+----------+----------------------+
; Parameter Name            ; Value    ; Type                 ;
+---------------------------+----------+----------------------+
; CLK_CNT_FOR_ONE_SEC       ; 49999999 ; Signed Integer       ;
; CLK_CNT_FOR_HALF_MILLISEC ; 24999    ; Signed Integer       ;
+---------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst3 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; CMD_RUN        ; 1     ; Signed Integer                      ;
; CMD_ACK        ; 2     ; Signed Integer                      ;
; IDLE           ; 0     ; Signed Integer                      ;
; RUNNING        ; 1     ; Signed Integer                      ;
; COMPLETE       ; 2     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+-----------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                      ;
+---------------------------------------+-------------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                            ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                   ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                   ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                   ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                   ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                   ;
; ACCUMULATOR                           ; NO                ; Untyped                                                   ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                   ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                   ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                   ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                   ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                   ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                   ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                   ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                   ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                   ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                   ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                   ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                   ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                   ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                   ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; NO                ; Untyped                                                   ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                   ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                   ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                   ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                   ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                   ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                   ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                   ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                   ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                   ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                   ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                   ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                   ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                   ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                   ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                   ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                   ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                   ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                   ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                   ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                   ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                   ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                   ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                   ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                   ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                   ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                   ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                   ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                   ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                   ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                   ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                   ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                   ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                   ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                   ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                   ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                   ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                            ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                   ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                   ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                   ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                   ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                   ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                   ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                   ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                   ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                   ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                   ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                   ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                   ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                   ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                   ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                   ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                   ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                   ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                   ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                   ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                   ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                   ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                   ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                   ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                   ;
; REPRESENTATION_A                      ; SIGNED            ; Untyped                                                   ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                                   ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                   ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                   ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                   ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                   ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                   ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                   ;
; WIDTH_MSB                             ; 17                ; Untyped                                                   ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                   ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                   ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                   ;
; SHIFT_MODE                            ; NO                ; Untyped                                                   ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                   ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                   ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                   ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                   ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                   ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                   ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                   ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                   ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                   ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                   ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                   ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                   ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                   ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                   ;
; WIDTH_A                               ; 20                ; Signed Integer                                            ;
; WIDTH_B                               ; 18                ; Signed Integer                                            ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                   ;
; WIDTH_RESULT                          ; 38                ; Signed Integer                                            ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                   ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                   ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                   ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                   ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                   ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                   ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                   ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                   ;
; CBXI_PARAMETER                        ; mult_add_dqq2     ; Untyped                                                   ;
; DEVICE_FAMILY                         ; Cyclone II        ; Untyped                                                   ;
; WIDTH_C                               ; 22                ; Untyped                                                   ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                   ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                   ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                   ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                   ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                   ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                   ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                   ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                   ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                   ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                   ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                   ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                   ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                   ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                   ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                   ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                   ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                   ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                   ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                   ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                   ;
; COEF0_0                               ; 0                 ; Untyped                                                   ;
; COEF0_1                               ; 0                 ; Untyped                                                   ;
; COEF0_2                               ; 0                 ; Untyped                                                   ;
; COEF0_3                               ; 0                 ; Untyped                                                   ;
; COEF0_4                               ; 0                 ; Untyped                                                   ;
; COEF0_5                               ; 0                 ; Untyped                                                   ;
; COEF0_6                               ; 0                 ; Untyped                                                   ;
; COEF0_7                               ; 0                 ; Untyped                                                   ;
; COEF1_0                               ; 0                 ; Untyped                                                   ;
; COEF1_1                               ; 0                 ; Untyped                                                   ;
; COEF1_2                               ; 0                 ; Untyped                                                   ;
; COEF1_3                               ; 0                 ; Untyped                                                   ;
; COEF1_4                               ; 0                 ; Untyped                                                   ;
; COEF1_5                               ; 0                 ; Untyped                                                   ;
; COEF1_6                               ; 0                 ; Untyped                                                   ;
; COEF1_7                               ; 0                 ; Untyped                                                   ;
; COEF2_0                               ; 0                 ; Untyped                                                   ;
; COEF2_1                               ; 0                 ; Untyped                                                   ;
; COEF2_2                               ; 0                 ; Untyped                                                   ;
; COEF2_3                               ; 0                 ; Untyped                                                   ;
; COEF2_4                               ; 0                 ; Untyped                                                   ;
; COEF2_5                               ; 0                 ; Untyped                                                   ;
; COEF2_6                               ; 0                 ; Untyped                                                   ;
; COEF2_7                               ; 0                 ; Untyped                                                   ;
; COEF3_0                               ; 0                 ; Untyped                                                   ;
; COEF3_1                               ; 0                 ; Untyped                                                   ;
; COEF3_2                               ; 0                 ; Untyped                                                   ;
; COEF3_3                               ; 0                 ; Untyped                                                   ;
; COEF3_4                               ; 0                 ; Untyped                                                   ;
; COEF3_5                               ; 0                 ; Untyped                                                   ;
; COEF3_6                               ; 0                 ; Untyped                                                   ;
; COEF3_7                               ; 0                 ; Untyped                                                   ;
; WIDTH_COEF                            ; 18                ; Untyped                                                   ;
+---------------------------------------+-------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2 ;
+------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name               ; Value   ; Type                                                                                                                                                                             ;
+------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTHS                   ; 1       ; Untyped                                                                                                                                                                          ;
; DATAA_WIDTH                  ; 2       ; Untyped                                                                                                                                                                          ;
; DATAB_WIDTH                  ; 18      ; Untyped                                                                                                                                                                          ;
; DATAA_CLOCK                  ; NONE    ; Untyped                                                                                                                                                                          ;
; DATAB_CLOCK                  ; NONE    ; Untyped                                                                                                                                                                          ;
; SIGNA_CLOCK                  ; NONE    ; Untyped                                                                                                                                                                          ;
; SIGNB_CLOCK                  ; NONE    ; Untyped                                                                                                                                                                          ;
; OUTPUT_CLOCK                 ; NONE    ; Untyped                                                                                                                                                                          ;
; DATAA_CLEAR                  ; NONE    ; Untyped                                                                                                                                                                          ;
; DATAB_CLEAR                  ; NONE    ; Untyped                                                                                                                                                                          ;
; SIGNA_CLEAR                  ; NONE    ; Untyped                                                                                                                                                                          ;
; SIGNB_CLEAR                  ; NONE    ; Untyped                                                                                                                                                                          ;
; OUTPUT_CLEAR                 ; NONE    ; Untyped                                                                                                                                                                          ;
; ROUND_CLOCK                  ; none    ; Untyped                                                                                                                                                                          ;
; ROUND_CLEAR                  ; none    ; Untyped                                                                                                                                                                          ;
; SATURATE_CLOCK               ; none    ; Untyped                                                                                                                                                                          ;
; SATURATE_CLEAR               ; none    ; Untyped                                                                                                                                                                          ;
; BYPASS_MULTIPLIER            ; NO      ; Untyped                                                                                                                                                                          ;
; DYNAMIC_SCAN_CHAIN_SUPPORTED ; NO      ; Untyped                                                                                                                                                                          ;
; USING_ROUNDING               ; NO      ; Untyped                                                                                                                                                                          ;
; USING_SATURATION             ; NO      ; Untyped                                                                                                                                                                          ;
; EXTRA_OUTPUT_CLOCK           ; none    ; Untyped                                                                                                                                                                          ;
; EXTRA_SIGNA_CLOCK            ; none    ; Untyped                                                                                                                                                                          ;
; EXTRA_SIGNB_CLOCK            ; none    ; Untyped                                                                                                                                                                          ;
; EXTRA_OUTPUT_CLEAR           ; none    ; Untyped                                                                                                                                                                          ;
; EXTRA_SIGNA_CLEAR            ; none    ; Untyped                                                                                                                                                                          ;
; EXTRA_SIGNB_CLEAR            ; none    ; Untyped                                                                                                                                                                          ;
; MULT_PIPELINE                ; 0       ; Untyped                                                                                                                                                                          ;
; MULT_CLOCK                   ; none    ; Untyped                                                                                                                                                                          ;
; MULT_CLEAR                   ; none    ; Untyped                                                                                                                                                                          ;
; MULT_REPRESENTATION_A        ; SIGNED  ; Untyped                                                                                                                                                                          ;
; MULT_REPRESENTATION_B        ; SIGNED  ; Untyped                                                                                                                                                                          ;
; MULT_INPUT_A_IS_CONSTANT     ; NO      ; Untyped                                                                                                                                                                          ;
; MULT_INPUT_B_IS_CONSTANT     ; NO      ; Untyped                                                                                                                                                                          ;
; MULT_INPUT_A_FIXED_VALUE     ; Bx      ; Untyped                                                                                                                                                                          ;
; MULT_INPUT_B_FIXED_VALUE     ; Bx      ; Untyped                                                                                                                                                                          ;
; MULT_MAXIMIZE_SPEED          ; 5       ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER               ; NOTHING ; Untyped                                                                                                                                                                          ;
+------------------------------+---------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+--------------------------------------------------------------------------+
; Name                                  ; Value                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                        ;
; Entity Instance                       ; processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; NO                                                                       ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                        ;
;     -- port_signa                     ; PORT_UNUSED                                                              ;
;     -- port_signb                     ; PORT_UNUSED                                                              ;
;     -- REPRESENTATION_A               ; SIGNED                                                                   ;
;     -- REPRESENTATION_B               ; SIGNED                                                                   ;
;     -- WIDTH_A                        ; 20                                                                       ;
;     -- WIDTH_B                        ; 18                                                                       ;
;     -- WIDTH_RESULT                   ; 38                                                                       ;
+---------------------------------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processor:inst3|mult_20_18:const2_mult"                                                      ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; result[14..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition
    Info: Processing started: Sat Jun 20 21:26:30 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3
Warning: Parallel compilation is not licensed and has been disabled
Warning (10090): Verilog HDL syntax warning at processor.v(230): extra block comment delimiter characters /* within block comment
Info: Found 4 design units, including 4 entities, in source file bs_processor/processor.v
    Info: Found entity 1: processor
    Info: Found entity 2: delay_2_cycle
    Info: Found entity 3: sub_23_23
    Info: Found entity 4: special_exp_lut
Info: Found 1 design units, including 1 entities, in source file m3.bdf
    Info: Found entity 1: M3
Info: Found 1 design units, including 1 entities, in source file fpga_if/led.v
    Info: Found entity 1: led_demo
Info: Found 1 design units, including 1 entities, in source file fpga_if/led_pwm_gen.v
    Info: Found entity 1: led_pwm_gen
Info: Found 1 design units, including 1 entities, in source file fpga_if/led_clk_gen.v
    Info: Found entity 1: led_clk_gen
Info: Found 1 design units, including 1 entities, in source file fpga_if/seg.v
    Info: Found entity 1: seg_test
Info: Found 1 design units, including 1 entities, in source file fpga_if/dotmatrix.v
    Info: Found entity 1: dotmatrix_test
Info: Found 1 design units, including 1 entities, in source file fpga_if/dot_disp.v
    Info: Found entity 1: dot_disp
Info: Found 1 design units, including 1 entities, in source file fpga_if/lcd.v
    Info: Found entity 1: lcd_demo
Info: Found 1 design units, including 1 entities, in source file fpga_if/logic_out.v
    Info: Found entity 1: Logic_out
Info: Found 1 design units, including 1 entities, in source file fpga_if/clk_div_gen.v
    Info: Found entity 1: CLK_div_gen
Info: Found 1 design units, including 1 entities, in source file fpga_if/data_cont.v
    Info: Found entity 1: data_CONT
Info: Found 1 design units, including 1 entities, in source file host_if/host_io.v
    Info: Found entity 1: host_io
Info: Found 1 design units, including 1 entities, in source file host_if/host_itf.v
    Info: Found entity 1: host_itf
Info: Found 1 design units, including 1 entities, in source file bs_processor/mult_20_18.v
    Info: Found entity 1: mult_20_18
Info: Elaborating entity "M3" for the top level hierarchy
Warning: Pin "piezo" is missing source
Warning: Pin "SRAM_nOE" is missing source
Warning: Pin "SRAM_nWE" is missing source
Warning: Pin "SRAM_nCS" is missing source
Warning: Pin "key_scan[3..0]" is missing source
Warning: Pin "led[7..0]" is missing source
Warning: Pin "SRAM_ADDR[17..0]" is missing source
Warning: Pin "SRAM_DATA[15..0]" is missing source
Warning: Pin "M_nRESET" not connected
Warning: Pin "XCLKOUT" not connected
Warning: Pin "CPLD_8" not connected
Warning: Pin "CPLD_1" not connected
Warning: Pin "XEINT8" not connected
Warning: Pin "STEP_A" not connected
Warning: Pin "STEP_nA" not connected
Warning: Pin "STEP_B" not connected
Warning: Pin "STEP_nB" not connected
Warning: Pin "GPJ4_0" not connected
Warning: Pin "GPJ4_1" not connected
Warning: Pin "GPJ4_2" not connected
Warning: Pin "GPJ4_3" not connected
Warning: Pin "GPJ4_4" not connected
Warning: Pin "GPJ1_5" not connected
Warning: Pin "SPI_DOUT" not connected
Warning: Pin "SPI_DIN" not connected
Warning: Pin "SPI_SCLK" not connected
Warning: Pin "SPI_DA_CS" not connected
Warning: Pin "SPI_AD_CS" not connected
Warning: Pin "dip_sw" not connected
Warning: Pin "key_data" not connected
Warning: Pin "sel_button" not connected
Info: Elaborating entity "data_CONT" for hierarchy "data_CONT:inst5"
Info: Elaborating entity "CLK_div_gen" for hierarchy "CLK_div_gen:inst12"
Info: Elaborating entity "host_itf" for hierarchy "host_itf:inst2"
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(40): object "x8800_0018" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(41): object "x8800_001A" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(42): object "x8800_001C" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(43): object "x8800_001E" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(44): object "x8800_0020" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(45): object "x8800_0022" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(46): object "x8800_0024" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(47): object "x8800_0026" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(48): object "x8800_0028" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(49): object "x8800_002A" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(50): object "x8800_002C" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at host_itf.v(51): object "x8800_002E" assigned a value but never read
Info: Elaborating entity "host_io" for hierarchy "host_io:inst"
Info: Elaborating entity "processor" for hierarchy "processor:inst3"
Warning (10036): Verilog HDL or VHDL warning at processor.v(54): object "s_niter" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.v(56): object "s_const1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.v(67): object "delay_2_cycle_din" assigned a value but never read
Warning (10858): Verilog HDL warning at processor.v(68): object delay_2_cycle_dout used but never assigned
Warning (10036): Verilog HDL or VHDL warning at processor.v(69): object "special_exp_lut_din" assigned a value but never read
Warning (10858): Verilog HDL warning at processor.v(70): object special_exp_lut_dout used but never assigned
Warning (10036): Verilog HDL or VHDL warning at processor.v(71): object "mult_for_exp_dina" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processor.v(72): object "mult_for_exp_dinb" assigned a value but never read
Warning (10858): Verilog HDL warning at processor.v(73): object mult_for_exp_dout used but never assigned
Warning (10036): Verilog HDL or VHDL warning at processor.v(74): object "const1_mult_din" assigned a value but never read
Warning (10858): Verilog HDL warning at processor.v(75): object const1_mult_dout used but never assigned
Warning (10036): Verilog HDL or VHDL warning at processor.v(76): object "sub_from_k_din" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at processor.v(90): truncated value with size 19 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at processor.v(94): truncated value with size 32 to match size of target (23)
Info (10264): Verilog HDL Case Statement information at processor.v(179): all case item expressions in this case statement are onehot
Warning (10034): Output port "pow_sum_dout" at processor.v(39) has no driver
Info: Elaborating entity "mult_20_18" for hierarchy "processor:inst3|mult_20_18:const2_mult"
Info: Elaborating entity "altmult_add" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component"
Info: Instantiated megafunction "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info: Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info: Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info: Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info: Parameter "dedicated_multiplier_circuitry" = "NO"
    Info: Parameter "input_register_a0" = "UNREGISTERED"
    Info: Parameter "input_register_b0" = "UNREGISTERED"
    Info: Parameter "input_source_a0" = "DATAA"
    Info: Parameter "input_source_b0" = "DATAB"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_type" = "altmult_add"
    Info: Parameter "multiplier1_direction" = "ADD"
    Info: Parameter "multiplier_aclr0" = "ACLR0"
    Info: Parameter "multiplier_register0" = "CLOCK0"
    Info: Parameter "number_of_multipliers" = "1"
    Info: Parameter "output_register" = "UNREGISTERED"
    Info: Parameter "port_addnsub1" = "PORT_UNUSED"
    Info: Parameter "port_signa" = "PORT_UNUSED"
    Info: Parameter "port_signb" = "PORT_UNUSED"
    Info: Parameter "representation_a" = "SIGNED"
    Info: Parameter "representation_b" = "SIGNED"
    Info: Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info: Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info: Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info: Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info: Parameter "signed_register_a" = "UNREGISTERED"
    Info: Parameter "signed_register_b" = "UNREGISTERED"
    Info: Parameter "width_a" = "20"
    Info: Parameter "width_b" = "18"
    Info: Parameter "width_result" = "38"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_dqq2.tdf
    Info: Found entity 1: mult_add_dqq2
Info: Elaborating entity "mult_add_dqq2" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_h281.tdf
    Info: Found entity 1: ded_mult_h281
Info: Elaborating entity "ded_mult_h281" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_o8f1.tdf
    Info: Found entity 1: ded_mult_o8f1
Info: Elaborating entity "ded_mult_o8f1" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult"
Warning: Variable or input pin "aclr" is defined but never used
Warning: Variable or input pin "clock" is defined but never used
Warning: Variable or input pin "ena" is defined but never used
Info: Elaborating entity "alt_mac_mult" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Instantiated megafunction "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2" with the following parameter:
    Info: Parameter "DATAA_CLEAR" = "NONE"
    Info: Parameter "DATAA_CLOCK" = "NONE"
    Info: Parameter "DATAA_WIDTH" = "2"
    Info: Parameter "DATAB_CLEAR" = "NONE"
    Info: Parameter "DATAB_CLOCK" = "NONE"
    Info: Parameter "DATAB_WIDTH" = "18"
    Info: Parameter "MULT_REPRESENTATION_A" = "SIGNED"
    Info: Parameter "MULT_REPRESENTATION_B" = "SIGNED"
    Info: Parameter "OUTPUT_CLEAR" = "NONE"
    Info: Parameter "OUTPUT_CLOCK" = "NONE"
    Info: Parameter "OUTPUT_WIDTH" = "20"
    Info: Parameter "SIGNA_CLEAR" = "NONE"
    Info: Parameter "SIGNA_CLOCK" = "NONE"
    Info: Parameter "SIGNB_CLEAR" = "NONE"
    Info: Parameter "SIGNB_CLOCK" = "NONE"
Info: Elaborating entity "lpm_mult" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborating entity "multcore" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborating entity "mul_lfrg" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mul_lfrg:mul_lfrg_first_mod", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborating entity "mpar_add" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mpar_add:padder"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborating entity "lpm_add_sub" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf
    Info: Found entity 1: add_sub_7ch
Info: Elaborating entity "add_sub_7ch" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated"
Info: Elaborating entity "mul_lfrg" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00030", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborating entity "mul_lfrg" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00032"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|multcore:mult_core|mul_lfrg:$00032", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Elaborating entity "altshift" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|altshift:external_latency_ffs"
Info: Elaborated megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2|lpm_mult:mult|altshift:external_latency_ffs", which is child of megafunction instantiation "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|alt_mac_mult:mac_mult2"
Info: Found 1 design units, including 1 entities, in source file db/mac_out_m321.tdf
    Info: Found entity 1: mac_out_m321
Info: Elaborating entity "mac_out_m321" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|mac_out_m321:mac_out3"
Warning: Variable or input pin "clk" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_63c.tdf
    Info: Found entity 1: dffpipe_63c
Info: Elaborating entity "dffpipe_63c" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_o8f1:left_mult|dffpipe_63c:pre_result"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_ihf1.tdf
    Info: Found entity 1: ded_mult_ihf1
Info: Elaborating entity "ded_mult_ihf1" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult"
Warning: Variable or input pin "aclr" is defined but never used
Warning: Variable or input pin "clock" is defined but never used
Warning: Variable or input pin "ena" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/mac_mult_lk31.tdf
    Info: Found entity 1: mac_mult_lk31
Info: Elaborating entity "mac_mult_lk31" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4"
Warning: Variable or input pin "clk" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/mult_7gp.tdf
    Info: Found entity 1: mult_7gp
Info: Elaborating entity "mult_7gp" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6"
Info: Found 1 design units, including 1 entities, in source file db/mac_out_4421.tdf
    Info: Found entity 1: mac_out_4421
Info: Elaborating entity "mac_out_4421" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_out_4421:mac_out5"
Warning: Variable or input pin "clk" is defined but never used
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_f3c.tdf
    Info: Found entity 1: dffpipe_f3c
Info: Elaborating entity "dffpipe_f3c" for hierarchy "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|dffpipe_f3c:pre_result"
Info: Ignored 548 buffer(s)
    Info: Ignored 18 CARRY_SUM buffer(s)
    Info: Ignored 530 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "lcd_e" is stuck at GND
    Warning (13410): Pin "lcd_rs" is stuck at GND
    Warning (13410): Pin "lcd_rw" is stuck at GND
    Warning (13410): Pin "piezo" is stuck at GND
    Warning (13410): Pin "SRAM_nOE" is stuck at GND
    Warning (13410): Pin "SRAM_nWE" is stuck at GND
    Warning (13410): Pin "SRAM_nCS" is stuck at GND
    Warning (13410): Pin "dot_d[6]" is stuck at GND
    Warning (13410): Pin "dot_d[5]" is stuck at GND
    Warning (13410): Pin "dot_d[4]" is stuck at GND
    Warning (13410): Pin "dot_d[3]" is stuck at GND
    Warning (13410): Pin "dot_d[2]" is stuck at GND
    Warning (13410): Pin "dot_d[1]" is stuck at GND
    Warning (13410): Pin "dot_d[0]" is stuck at GND
    Warning (13410): Pin "dot_scan[9]" is stuck at GND
    Warning (13410): Pin "dot_scan[8]" is stuck at GND
    Warning (13410): Pin "dot_scan[7]" is stuck at GND
    Warning (13410): Pin "dot_scan[6]" is stuck at GND
    Warning (13410): Pin "dot_scan[5]" is stuck at GND
    Warning (13410): Pin "dot_scan[4]" is stuck at GND
    Warning (13410): Pin "dot_scan[3]" is stuck at GND
    Warning (13410): Pin "dot_scan[2]" is stuck at GND
    Warning (13410): Pin "dot_scan[1]" is stuck at GND
    Warning (13410): Pin "dot_scan[0]" is stuck at GND
    Warning (13410): Pin "key_scan[3]" is stuck at GND
    Warning (13410): Pin "key_scan[2]" is stuck at GND
    Warning (13410): Pin "key_scan[1]" is stuck at GND
    Warning (13410): Pin "key_scan[0]" is stuck at GND
    Warning (13410): Pin "lcd_data[7]" is stuck at GND
    Warning (13410): Pin "lcd_data[6]" is stuck at GND
    Warning (13410): Pin "lcd_data[5]" is stuck at GND
    Warning (13410): Pin "lcd_data[4]" is stuck at GND
    Warning (13410): Pin "lcd_data[3]" is stuck at GND
    Warning (13410): Pin "lcd_data[2]" is stuck at GND
    Warning (13410): Pin "lcd_data[1]" is stuck at GND
    Warning (13410): Pin "lcd_data[0]" is stuck at GND
    Warning (13410): Pin "led[7]" is stuck at GND
    Warning (13410): Pin "led[6]" is stuck at GND
    Warning (13410): Pin "led[5]" is stuck at GND
    Warning (13410): Pin "led[4]" is stuck at GND
    Warning (13410): Pin "led[3]" is stuck at GND
    Warning (13410): Pin "led[2]" is stuck at GND
    Warning (13410): Pin "led[1]" is stuck at GND
    Warning (13410): Pin "led[0]" is stuck at GND
    Warning (13410): Pin "seg_disp[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[15]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[14]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[13]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[12]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[11]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[10]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[9]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[8]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[7]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[6]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[5]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[4]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[3]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[2]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[1]" is stuck at GND
    Warning (13410): Pin "SRAM_DATA[0]" is stuck at GND
Info: 2 registers lost all their fanouts during netlist optimizations. The first 2 are displayed below.
    Info: Register "processor:inst3|state~6" lost all its fanouts during netlist optimizations.
    Info: Register "processor:inst3|state~7" lost all its fanouts during netlist optimizations.
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[14]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[7]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[6]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[13]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[12]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[9]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[8]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[19]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[18]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[17]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[11]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[10]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[5]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[4]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[3]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[2]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[1]"
    Info (17048): Logic cell "processor:inst3|mult_20_18:const2_mult|altmult_add:ALTMULT_ADD_component|mult_add_dqq2:auto_generated|ded_mult_h281:ded_mult1|ded_mult_ihf1:right_mult|mac_mult_lk31:mac_mult4|mult_7gp:mult6|le11a[0]"
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Warning: Design contains 46 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "nFPGA_RESET"
    Warning (15610): No output dependent on input pin "XM0_ADDR[20]"
    Warning (15610): No output dependent on input pin "M_nRESET"
    Warning (15610): No output dependent on input pin "XCLKOUT"
    Warning (15610): No output dependent on input pin "CPLD_8"
    Warning (15610): No output dependent on input pin "CPLD_1"
    Warning (15610): No output dependent on input pin "XEINT8"
    Warning (15610): No output dependent on input pin "STEP_A"
    Warning (15610): No output dependent on input pin "STEP_nA"
    Warning (15610): No output dependent on input pin "STEP_B"
    Warning (15610): No output dependent on input pin "STEP_nB"
    Warning (15610): No output dependent on input pin "GPJ4_0"
    Warning (15610): No output dependent on input pin "GPJ4_1"
    Warning (15610): No output dependent on input pin "GPJ4_2"
    Warning (15610): No output dependent on input pin "GPJ4_3"
    Warning (15610): No output dependent on input pin "GPJ4_4"
    Warning (15610): No output dependent on input pin "GPJ1_5"
    Warning (15610): No output dependent on input pin "SPI_DOUT"
    Warning (15610): No output dependent on input pin "SPI_DIN"
    Warning (15610): No output dependent on input pin "SPI_SCLK"
    Warning (15610): No output dependent on input pin "SPI_DA_CS"
    Warning (15610): No output dependent on input pin "SPI_AD_CS"
    Warning (15610): No output dependent on input pin "dip_sw[15]"
    Warning (15610): No output dependent on input pin "dip_sw[14]"
    Warning (15610): No output dependent on input pin "dip_sw[13]"
    Warning (15610): No output dependent on input pin "dip_sw[12]"
    Warning (15610): No output dependent on input pin "dip_sw[11]"
    Warning (15610): No output dependent on input pin "dip_sw[10]"
    Warning (15610): No output dependent on input pin "dip_sw[9]"
    Warning (15610): No output dependent on input pin "dip_sw[8]"
    Warning (15610): No output dependent on input pin "dip_sw[7]"
    Warning (15610): No output dependent on input pin "dip_sw[6]"
    Warning (15610): No output dependent on input pin "dip_sw[5]"
    Warning (15610): No output dependent on input pin "dip_sw[4]"
    Warning (15610): No output dependent on input pin "dip_sw[3]"
    Warning (15610): No output dependent on input pin "dip_sw[2]"
    Warning (15610): No output dependent on input pin "dip_sw[1]"
    Warning (15610): No output dependent on input pin "dip_sw[0]"
    Warning (15610): No output dependent on input pin "key_data[3]"
    Warning (15610): No output dependent on input pin "key_data[2]"
    Warning (15610): No output dependent on input pin "key_data[1]"
    Warning (15610): No output dependent on input pin "key_data[0]"
    Warning (15610): No output dependent on input pin "sel_button[3]"
    Warning (15610): No output dependent on input pin "sel_button[2]"
    Warning (15610): No output dependent on input pin "sel_button[1]"
    Warning (15610): No output dependent on input pin "sel_button[0]"
Info: Implemented 861 device resources after synthesis - the final resource count might be different
    Info: Implemented 71 input pins
    Info: Implemented 92 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 682 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 196 warnings
    Info: Peak virtual memory: 294 megabytes
    Info: Processing ended: Sat Jun 20 21:26:38 2015
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


