F. Barsi , P. Maestrini, Error Correcting Properties of Redundant Residue Number Systems, IEEE Transactions on Computers, v.22 n.3, p.307-315, March 1973[doi>10.1109/T-C.1973.223711]
Susmit Biswas , Frederic T. Chong , Tzvetan S. Metodi , Ryan Kastner, A pageable, defect-tolerant nanoscale memory system, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.85-92, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400862]
Bullis, K.Ultradense molecular memory: Researchers develop a large-scale array of nanoscale memory circuits. http://www.technologyreview.com/nanotech/18100/.
CALMEC. Molecular electronic technology. http://www.calmec.com/.
A. DeHon , S. C. Goldstein , P. J. Kuekes , P. Lincoln, Nonphotolithographic nanoscale memory density prospects, IEEE Transactions on Nanotechnology, v.4 n.2, p.215-228, March 2005[doi>10.1109/TNANO.2004.837849]
Ghosh, S. and Lincoln, P. D.2008. Dynamic low-density parity check codes for fault-tolerant nanoscale memory. http://www.csl.sri.com/users/shalini/ldpc.pdf.
Goh, V. T. and Siddiqi, M. U.2008. Multiple error detection and correction based on redundant residue number systems.IEEE Trans. Comm. 56,3, 325--330.
Nor Zaidi Haron , Said Hamdioui, Residue-based code for reliable hybrid memories, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.27-32, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226359]
Haron, N. Z. and Hamdioui, S.2011. Cost-efficient fault-tolerant decoder for hybrid nanoelectronic memories. InProceedings of Design, Automation and Test in Europe Conference (DATE). To appear.
ITRS. The International Technology Roadmap for Semiconductors. http://www.itrs.net/links/2009itrs/home2009.htm.
C. M. Jeffery , R. J.O. Figueiredo, Hierarchical fault tolerance for nanoscale memories, IEEE Transactions on Nanotechnology, v.5 n.4, p.407-414, July 2006[doi>10.1109/TNANO.2006.877431]
Kish, L. B. and Ajayan, P. M.2005. Terrabyte flash memory with carbon nanotubes.Appl. Phys. Lett. 86,9, 1--2.
Kügeler, C., Meier, M., Rosezin, R., Gilles, S., and Waser, R.2009. High density 3D memory architecture based on the resistive switching effect.J. Solid-State Electron. 53,12, 1287--1292.
Likharev, K. K.2008. Hybrid CMOS/nanoelectronic circuits: Opportunities and challenges.J. Nanoelectron. Optoelectron. 3,3, 203--230.
Lin, S. and Costello, D. J.2004.Error Control Coding: Fundamentals and Applications. Prentice-Hall, Upper Saddle River, NJ.
Patrick Lincoln, Challenges in scalable fault tolerance, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.13-14, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226360]
Luyken, R. J. and Hofmann, F.2003. Concept for hybrid CMOS-molecular non-volatile memories.J. Nanosci. Nanotechnol. 14,2, 273--276.
MathWorks. Reed-Solomon decoder simulation. http://www.mathworks.com/matlabcentral.
Mishra, M. and Goldstein, S. C.2003. Defect tolerance at the end of the roadmap. InProceedings of International Test Conference. IEEE Computer Society, 1201--1210.
Helia Naeimi , André DeHon, Fault secure encoder and decoder for nanomemory applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.4, p.473-486, April 2009[doi>10.1109/TVLSI.2008.2009217]
Gustavo Neuberger , Fernanda de Lima , Luigi Carro , Ricardo Reis, A multiple bit upset tolerant SRAM memory, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.8 n.4, p.577-590, October 2003[doi>10.1145/944027.944038]
Orailoglu, A.2007. Nanoelectronic architectures: Reliable computation on defective devices. InDigest of Workshop on Dependable and Secure Nanocomputing.
Reed, M. A., Chen, J., Rawlett, A. M., Price, D. W., and Tour, J. M.2007. Molecular random access memory cell.Appl. Phys. Lett. 78,23, 3735--3737.
Rispal, L. and Schwalke, U.2008. Large-scale in situ fabrication of voltage-programmable dual-layer high-kappadielectric carbon nanotube memory devices with high on/off ratio.IEEE Electron Device Lett. 29,412, 1349--1352.
Strukov, D. B.2006. Digital architectures for hybrid CMOS/nanodevice circuits. Ph.D. thesis, Stony Brook University, NY.
Strukov, D. B. and Likharev, K. K.2004. Prospects for terabit-scale nanoelectronic memories.J. Nanosci. Nanotechnol. 16,1, 137--148.
Strukov, D. B. and Likharev, K. K.2007. Defect-tolerant architectures for nanoelectronics crossbar memories.J. Nanosci. Nanotechnol. 7, 151--167.
Fei Sun , Tong Zhang, Defect and Transient Fault-Tolerant System Design for Hybrid CMOS/Nanodevice Digital Memories, IEEE Transactions on Nanotechnology, v.6 n.3, p.341-351, May 2007[doi>10.1109/TNANO.2007.893572]
Sun, J. D. and Krishna, H.1992. A coding theory approach to error control in redundant residue number systems - Part II: Multiple error detection and correction.IEEE Trans. Circuits Syst. 39,1, 18--34.
Szabo, N. and Tanaka, R.1967.Residue Arithmetic and its Application to Computer Technology. MC-Graw-Hill, New York.
Waiser, R. and Aono, M.2007. Nanoionics-based resistive switching memories.Nature Materials 6,11, 833--840.
Wang, W., Swamy, M. N. S., Ahmad, M. O., and Wang, Y.2003. A study of the residue-to-binary converters for the three-moduli sets.IEEE Trans. Circuits Syst. I, Fundam. Theory Appl. 50,2, 235--243.
Yang, L.-L. and Hanzo, L.2001. Redundant residue number system based error correction codes. InProceedings of the 54th Vehicular Technology Conference. Vol. 3. 1472--1476.
Zettacore. Zettacore Memory. http://www.zettacore.com/.
