{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 20:43:15 2024 " "Info: Processing started: Wed Jun 05 20:43:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "digital_clock EP1S10F484C5 " "Info: Automatically selected device EP1S10F484C5 for design digital_clock" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1S20F484C5 " "Info: Device EP1S20F484C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "IFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "Info: No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS1 " "Info: Pin MS1 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 24 1688 1864 40 "MS1" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "MS1" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS1 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS2 " "Info: Pin MS2 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 40 1688 1864 56 "MS2" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "MS2" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS2 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS2 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS3 " "Info: Pin MS3 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 72 1688 1864 88 "MS3" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "MS3" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS3 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS3 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS4 " "Info: Pin MS4 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 88 1688 1864 104 "MS4" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "MS4" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS4 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS4 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS5 " "Info: Pin MS5 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 120 1688 1864 136 "MS5" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "MS5" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS5 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS5 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MS6 " "Info: Pin MS6 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 136 1688 1864 152 "MS6" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "MS6" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS6 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { MS6 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OA " "Info: Pin OA not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 288 1688 1864 304 "OA" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OA" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OA } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OA } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OB " "Info: Pin OB not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 1688 1864 320 "OB" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OB" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OB } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OC " "Info: Pin OC not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 320 1688 1864 336 "OC" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OC" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OC } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OC } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OD " "Info: Pin OD not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 336 1688 1864 352 "OD" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OD" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OD } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OD } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OE " "Info: Pin OE not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 352 1688 1864 368 "OE" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OE" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OE } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF " "Info: Pin OF not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 368 1688 1864 384 "OF" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OF" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OG " "Info: Pin OG not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 384 1688 1864 400 "OG" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "OG" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OG } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { OG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dp " "Info: Pin dp not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 464 1688 1864 480 "dp" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "dp" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alert " "Info: Pin alert not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 664 1688 1864 680 "alert" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "alert" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { alert } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { alert } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED_alert " "Info: Pin LED_alert not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 632 1688 1864 648 "LED_alert" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "LED_alert" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { LED_alert } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { LED_alert } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SIG " "Info: Pin SIG not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 232 1688 1864 248 "SIG" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "SIG" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { SIG } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { SIG } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED-H " "Info: Pin LED-H not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { -96 1688 1864 -80 "LED-H" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "LED-H" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { LED-H } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { LED-H } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LED-M " "Info: Pin LED-M not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { -72 1688 1864 -56 "LED-M" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "LED-M" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { LED-M } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { LED-M } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 288 64 232 304 "A" "" } { 208 776 808 224 "A" "" } { 296 1248 1328 312 "A" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "A" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset_alarm " "Info: Pin reset_alarm not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 680 64 232 696 "reset_alarm" "" } { 648 1512 1579 664 "reset_alarm" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "reset_alarm" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { reset_alarm } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { reset_alarm } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Info: Pin B not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 304 64 232 320 "B" "" } { 224 776 808 240 "B" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "B" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TURN " "Info: Pin TURN not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 272 64 232 288 "TURN" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "TURN" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { TURN } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { TURN } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 144 64 232 160 "CLK" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Info: Pin RESET not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 120 64 232 136 "RESET" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1 " "Info: Pin clk1 not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 320 64 232 336 "clk1" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "clk1" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "change " "Info: Pin change not assigned to an exact location on the device" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 336 64 232 352 "change" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "change" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { change } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLK Global clock in PIN M20 " "Info: Automatically promoted signal \"CLK\" to use Global clock in PIN M20" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 144 64 232 160 "CLK" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "control_alarm:inst38\|74153:inst2\|10~20 Global clock " "Info: Automatically promoted signal \"control_alarm:inst38\|74153:inst2\|10~20\" to use Global clock" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "control_alarm:inst38\|74153:inst2\|9~20 Global clock " "Info: Automatically promoted signal \"control_alarm:inst38\|74153:inst2\|9~20\" to use Global clock" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "control_main:inst65\|74153:inst2\|10~30 Global clock " "Info: Automatically promoted signal \"control_main:inst65\|74153:inst2\|10~30\" to use Global clock" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "control_main:inst65\|74153:inst2\|9~103 Global clock " "Info: Automatically promoted signal \"control_main:inst65\|74153:inst2\|9~103\" to use Global clock" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "control_main:inst65\|74153:inst3\|9~18 Global clock " "Info: Automatically promoted signal \"control_main:inst65\|74153:inst3\|9~18\" to use Global clock" {  } { { "74153.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74153.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "RESET Global clock in PIN M21 " "Info: Automatically promoted signal \"RESET\" to use Global clock in PIN M21" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 120 64 232 136 "RESET" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset_alarm Global clock in PIN L20 " "Info: Automatically promoted some destinations of signal \"reset_alarm\" to use Global clock in PIN L20" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LED_alert " "Info: Destination \"LED_alert\" may be non-global or may not use global clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 632 1688 1864 648 "LED_alert" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "alert " "Info: Destination \"alert\" may be non-global or may not use global clock" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 664 1688 1864 680 "alert" "" } } } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0}  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 680 64 232 696 "reset_alarm" "" } { 648 1512 1579 664 "reset_alarm" "" } } } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, RAM blocks, and DSP blocks to improve timing and density" 1 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into LUTs, I/O cells, DSP blocks, and RAM blocks" 1 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" {  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.30 5 19 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.30 VCCIO, 5 input, 19 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 2 27 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 2 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 1 29 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 51 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 1 51 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use unused 0 29 " "Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use unused 0 29 " "Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 52 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 51 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use unused 0 6 " "Info: I/O bank number 9 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use unused 0 0 " "Info: I/O bank number 10 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "11 does not use unused 0 6 " "Info: I/O bank number 11 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "12 does not use unused 0 0 " "Info: I/O bank number 12 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!d! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0}  } {  } 0 0 "Statistics of %1!s!" 0 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.200 ns register register " "Info: Estimated most critical path is register to register delay of 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter1:inst43\|74160:inst\|9 1 REG LAB_X40_Y19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X40_Y19; Fanout = 4; REG Node = 'counter1:inst43\|74160:inst\|9'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { counter1:inst43|74160:inst|9 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 784 1032 1096 864 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.280 ns) 0.526 ns counter1:inst43\|74160:inst\|45~27 2 COMB LAB_X40_Y19 2 " "Info: 2: + IC(0.246 ns) + CELL(0.280 ns) = 0.526 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'counter1:inst43\|74160:inst\|45~27'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.526 ns" { counter1:inst43|74160:inst|9 counter1:inst43|74160:inst|45~27 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.280 ns) 0.994 ns counter1:inst43\|74160:inst\|45 3 COMB LAB_X40_Y19 5 " "Info: 3: + IC(0.188 ns) + CELL(0.280 ns) = 0.994 ns; Loc. = LAB_X40_Y19; Fanout = 5; COMB Node = 'counter1:inst43\|74160:inst\|45'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.468 ns" { counter1:inst43|74160:inst|45~27 counter1:inst43|74160:inst|45 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/74160.bdf" { { 976 1112 1176 1016 "45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.188 ns) + CELL(0.280 ns) 1.462 ns counter1:inst43\|74161:inst5\|f74161:sub\|80 4 COMB LAB_X40_Y19 2 " "Info: 4: + IC(0.188 ns) + CELL(0.280 ns) = 1.462 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|80'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.468 ns" { counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 248 320 384 288 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.102 ns) + CELL(0.366 ns) 1.930 ns counter1:inst43\|74161:inst5\|f74161:sub\|84 5 COMB LAB_X40_Y19 2 " "Info: 5: + IC(0.102 ns) + CELL(0.366 ns) = 1.930 ns; Loc. = LAB_X40_Y19; Fanout = 2; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|84'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.468 ns" { counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 456 320 384 496 "84" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.102 ns) + CELL(0.366 ns) 2.398 ns counter1:inst43\|74161:inst5\|f74161:sub\|94 6 COMB LAB_X40_Y19 1 " "Info: 6: + IC(0.102 ns) + CELL(0.366 ns) = 2.398 ns; Loc. = LAB_X40_Y19; Fanout = 1; COMB Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|94'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.468 ns" { counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 664 320 384 704 "94" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.458 ns) 3.200 ns counter1:inst43\|74161:inst5\|f74161:sub\|110 7 REG LAB_X41_Y19 2 " "Info: 7: + IC(0.344 ns) + CELL(0.458 ns) = 3.200 ns; Loc. = LAB_X41_Y19; Fanout = 2; REG Node = 'counter1:inst43\|74161:inst5\|f74161:sub\|110'" {  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "0.802 ns" { counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "s:/altera/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.030 ns ( 63.44 % ) " "Info: Total cell delay = 2.030 ns ( 63.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.170 ns ( 36.56 % ) " "Info: Total interconnect delay = 1.170 ns ( 36.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "3.200 ns" { counter1:inst43|74160:inst|9 counter1:inst43|74160:inst|45~27 counter1:inst43|74160:inst|45 counter1:inst43|74161:inst5|f74161:sub|80 counter1:inst43|74161:inst5|f74161:sub|84 counter1:inst43|74161:inst5|f74161:sub|94 counter1:inst43|74161:inst5|f74161:sub|110 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 0 " "Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 0%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "x32_y10 x42_y20 " "Info: The peak interconnect region extends from location x32_y10 to location x42_y20" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "dp GND " "Info: Pin dp has GND driving its datain port" {  } { { "digital_clock.bdf" "" { Schematic "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.bdf" { { 464 1688 1864 480 "dp" "" } } } } { "s:/altera/win/Assignment Editor.qase" "" { Assignment "s:/altera/win/Assignment Editor.qase" 1 { { 0 "dp" } } } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } } { "s:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "s:/altera/win/TimingClosureFloorplan.fld" "" "" { dp } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 05 20:43:17 2024 " "Info: Processing ended: Wed Jun 05 20:43:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.fit.smsg " "Info: Generated suppressed messages file D:/Y2/S4/Hardware/DigitalClock/digital_clock/digital_clock.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0}
