$date
	Sat Oct 22 18:57:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#860061
b1010 !
1"
#860062
b1010 &
b1010 %
1$
#860063
0"
#860066
b101 &
b101 %
#860070
b10000 &
b10000 %
#860074
b1000 &
b1000 %
#860078
b100 &
b100 %
#860082
b10 &
b10 %
#860086
b1 &
1#
b1 %
#860090
b0 &
b0 %
0#
0$
#1841063
b10111 !
1"
#1841066
b10111 &
b10111 %
1$
#1841067
0"
#1841070
b1000110 &
b1000110 %
#1841074
b100011 &
b100011 %
#1841078
b1101010 &
b1101010 %
#1841082
b110101 &
b110101 %
#1841086
b10100000 &
b10100000 %
#1841090
b1010000 &
b1010000 %
#1841094
b101000 &
b101000 %
#1841098
b10100 &
b10100 %
#1841102
b1010 &
b1010 %
#1841106
b101 &
b101 %
#1841110
b10000 &
b10000 %
#1841114
b1000 &
b1000 %
#1841118
b100 &
b100 %
#1841122
b10 &
b10 %
#1841126
b1 &
1#
b1 %
#1841130
b0 &
b0 %
0#
0$
#2887430
b1010 &
b1010 %
1$
b1010 !
1"
#2887431
0"
#2887434
b101 &
b101 %
#2887438
b10000 &
b10000 %
#2887442
b1000 &
b1000 %
#2887446
b100 &
b100 %
#2887450
b10 &
b10 %
#2887454
b1 &
1#
b1 %
#2887458
b0 &
b0 %
0#
0$
#4500012
