# Week 2 â€” ðŸ§  VSDBabySoC:Step into Real Chip Design

---

This isnâ€™t just another academic exercise. VSDBabySoC is a **hands-on playground** to learn how real chips are builtâ€”from CPU to analog outputâ€”using open-source tools and actual silicon-ready flows.


Main Project: https://github.com/RupamBora-ASIC/rupambora_RISC-V-SoC-Reference-Tapout-Program_VSD

---

## ðŸ¤” What *Exactly* Is an SoC?

An **SoC (System-on-Chip)** is a full computer squeezed onto a single piece of silicon.  
No separate CPU board. No external memory controller. No extra sound card.  
**Everything lives together on one die.**

Think of your phone:  
ðŸ“± It runs apps, plays music, connects to Wi-Fi, and lasts all day on a tiny battery.  
Thatâ€™s only possible because it uses an SoCâ€”not a bunch of loose chips.

### Why SoCs Rule:
- ðŸ”‹ **Low power**: Shorter wires = less energy wasted  
- ðŸ“ **Tiny footprint**: Fits in wearables, sensors, even medical implants  
- âš¡ **Fast**: No waiting for signals to cross board traces  
- ðŸ’° **Cheaper**: One chip > ten chips + PCB + assembly

![Apple-M1-Architecture-1024x475](https://github.com/user-attachments/assets/a3428bc5-1ddd-4bdc-b3a6-10a74205c8d8)

---

## ðŸ”§ Whatâ€™s Inside a Typical SoC?

Every SoC has four key pieces:

### 1. **CPU** â†’ The brain  
In BabySoC: **RVMYTH**, a minimal RISC-V core. No fancy pipelinesâ€”just enough to run real code.

### 2. **Memory** â†’ Short-term and long-term storage  
BabySoC keeps it simple: external RAM/ROM. Weâ€™re focused on **integration**, not memory controllers.

### 3. **Peripherals (I/O)** â†’ The chipâ€™s senses  
BabySoC includes:
- ðŸ•’ **PLL**: Cleans up the clock so the CPU doesnâ€™t glitch
- ðŸ“¡ **10-bit DAC**: Turns digital numbers into analog voltage (for audio, video, sensors)
- ðŸ”Œ **SPI**: Lets you load code or debug

### 4. **Interconnect** â†’ The nervous system  
A bus (like Wishbone or AXI) that lets CPU talk to DAC, PLL, etc.  
In BabySoC: a simple point-to-point wiringâ€”no fancy NoC needed.

---

## ðŸŽ“ Why BabySoC? (And Why Itâ€™s Perfect for Learning)

Letâ€™s be real: commercial SoCs are **huge**, **complex**, and **closed-source**.  
You canâ€™t see how the GPU talks to the memory controller in a Snapdragon.

**BabySoC is different:**  
âœ… Only **3 blocks**: CPU + PLL + DAC  
âœ… **Fully open-source**â€”read, modify, break, fix  
âœ… Built to **teach fundamentals**, not ship to customers

### How it actually works:
1. You power it on â†’ crystal oscillator starts ticking  
2. **PLL** locks onto that signal and outputs a clean, stable clock  
3. **RVMYTH** boots up and runs your code  
4. Your program writes values to register `r17`  
5. **DAC** reads `r17` and outputs a matching analog voltage â†’ `OUT`  
6. Plug `OUT` into a speaker or TV â†’ hear/see your code in action! ðŸŽ¶ðŸ“º

![333622249-04238eab-4d48-4d57-9061-f8b660a83d6e](https://github.com/user-attachments/assets/38253bb7-b658-496d-a043-15402219e089)
Signal flow: crystal â†’ PLL â†’ CPU â†’ DAC â†’ analog output*

### What youâ€™ll actually learn:
- How clock domains affect timing  
- Why you canâ€™t just feed CPU output directly to analog pins  
- How to verify a full systemâ€”not just a single module  
- The pain (and joy) of integrating IP blocks that werenâ€™t made to work together

---

## ðŸ§ª Why Functional Modeling Comes *Before* RTL

Hereâ€™s a hard truth: **writing RTL too early is a waste of time.**

Before you touch Verilog:
1. **Model the system in C/Python**  
   â†’ Simulate the DAC output when `r17 = 512`  
   â†’ Check if the PLL locks in 10 Âµs or 100 Âµs  
2. **Run your firmware on the model**  
   â†’ Does your sine-wave generator actually produce a sine wave?  
3. **Tweak the architecture**  
   â†’ Need 12-bit DAC instead of 10-bit? Change it nowâ€”not after 2 weeks of RTL

This is how real teams work.  
You donâ€™t start coding until youâ€™ve **proven the idea works** at a high level.

### Where it fits:
```
Spec â†’ ðŸ§  Functional Model â†’ âœï¸ RTL â†’ âš™ï¸ Synthesis â†’ ðŸ—ºï¸ P&R â†’ ðŸ–¨ï¸ GDSII â†’ ðŸ–¥ï¸ Silicon
```

![img_61d89021d8d47 copy](https://github.com/user-attachments/assets/54b5e8f9-f03d-4b53-a535-859360589119)

In BabySoC, your functional model answers:  
â“ *â€œIf the CPU writes 0x200 to r17, what voltage comes out of the DAC?â€*  
Get that right *before* you write a single line of Verilog.

---

## ðŸ’¡ Bottom Line

VSDBabySoC isnâ€™t about building the next iPhone chip.  
Itâ€™s about **learning the right way** to design silicon:  
- Start simple  
- Verify early  
- Integrate step by step  
- Trust **simulation**, but prove it with **GLS**  

And yesâ€”youâ€™ll end up with a real chip that outputs real analog signals.  
Thatâ€™s the magic. ðŸ”®

> â€œDonâ€™t just simulateâ€”**fabricate**.â€  
> â€” Indiaâ€™s Semiconductor Mission ðŸ‡®ðŸ‡³

---

# ðŸ§ª VSDBabySoC: Hands-on Functional Modelling Lab

This lab walks you through **functional simulation** of the **VSDBabySoC**â€”a minimal RISC-V SoC with PLL clock generation and 10-bit DAC analog output. Youâ€™ll use **Icarus Verilog (`iverilog`)** and **GTKWave** to verify system behavior **before synthesis**.

---

## ðŸ› ï¸ Tools Required
- **Icarus Verilog** (`iverilog`, `vvp`) â†’ compiles and simulates Verilog
- **GTKWave** â†’ visualizes waveforms (`.vcd` files)
- **Git** â†’ to clone the project

> âœ… Works on Linux/macOS. Install via:
> ```bash
> # Ubuntu/Debian
> sudo apt install iverilog gtkwave git
> # macOS (with Homebrew)
> brew install icarus-verilog gtkwave git
> ```

---

## ðŸ“‚ Step 1: Clone the Project
```bash
git clone <repo>
```

Expected structure:
```
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/      # .vh header files
â”‚   â””â”€â”€ module/       # rvmyth.v, pll.v, dac.v, vsdbabysoc.v, testbench.v
â””â”€â”€ output/           # simulation outputs (youâ€™ll create this)
```

---

## âš™ï¸ Step 2: Compile & Run Pre-Synthesis Simulation

### Create output directory
```bash
mkdir -p output/pre_synth_sim
```

### Compile with `iverilog`
```bash
iverilog -o output/pre_synth_sim/sim.out \
  -DPRE_SYNTH_SIM \
  -I src/include \
  -I src/module \
  src/module/testbench.v \
  src/module/vsdbabysoc.v \
  src/module/rvmyth.v \
  src/module/avsdpll.v \
  src/module/avsddac.v
```

### Run simulation
```bash
cd output/pre_synth_sim
../sim.out  # generates pre_synth_sim.vcd
```

---

## ðŸ” Step 3: Analyze Waveforms in GTKWave

```bash
gtkwave pre_synth_sim.vcd
```

In GTKWave:
1. Click **`tb`** â†’ expand hierarchy
2. Drag signals to waveform pane:
   - `reset`
   - `CLK` (from PLL)
   - `rvmyth.OUT` (10-bit digital data)
   - `dac.OUT` (analog output)
3. Use **Zoom Fit** (`F`) to see full simulation

ðŸ“Œ *Image placeholder: `screenshots/babysoc_full_wave.png` â€” full waveform view*

---

## ðŸ“Š Key Signals to Observe

### 1. **Reset Behavior**
- At start, `reset = 1` â†’ RISC-V core held in reset
- When `reset = 0`, CPU begins execution
- DAC output stays at 0 during reset

ðŸ“Œ *Image placeholder: `screenshots/reset_phase.png`*  
> **What it shows**: CPU inactive during reset; DAC output = 0.

---

### 2. **PLL Clock Generation**
- `CLK` starts oscillating after PLL locks
- Stable, clean clock drives RISC-V core
- No glitches or jitter in simulation

ðŸ“Œ *Image placeholder: `screenshots/pll_clock.png`*  
> **What it shows**: PLL generates stable clock for CPU.

---

### 3. **Data Flow: CPU â†’ DAC**
- `rvmyth.OUT` updates every few clock cycles (e.g., counting pattern)
- `dac.OUT` mirrors digital value as analog voltage
- Example: `rvmyth.OUT = 10'h200` â†’ `dac.OUT` â‰ˆ mid-scale voltage

ðŸ“Œ *Image placeholder: `screenshots/cpu_to_dac.png`*  
> **What it shows**: Digital data from CPU converted to analog by DAC.

---

### 4. **Analog Output (`dac.OUT`)**
- Smooth step changes (no spikes)
- Output scales with `VREFH` (reference voltage)
- Matches expected DAC transfer function

ðŸ“Œ *Image placeholder: `screenshots/dac_output.png`*  
> **What it shows**: DAC produces correct analog levels for digital inputs.

---

## ðŸ“ Deliverables Checklist

| Item | Location |
|------|--------|
| âœ… Simulation log (`sim.out` compile output) | `output/pre_synth_sim/compile.log` |
| âœ… VCD waveform file | `output/pre_synth_sim/pre_synth_sim.vcd` |
| ðŸ“¸ Screenshot: Reset phase | `screenshots/reset_phase.png` |
| ðŸ“¸ Screenshot: PLL clock | `screenshots/pll_clock.png` |
| ðŸ“¸ Screenshot: CPU â†’ DAC data | `screenshots/cpu_to_dac.png` |
| ðŸ“¸ Screenshot: DAC analog output | `screenshots/dac_output.png` |
| ðŸ“ Short explanation per screenshot | In this README (see above) |

> ðŸ’¡ **Pro tip**: Use `gtkwave`â€™s **zoom** and **cursor** to measure clock period or DAC settling time.

---

## ðŸš¨ Troubleshooting

| Issue | Fix |
|------|-----|
| âŒ `Module redefined` | Donâ€™t include modules in testbench with `` `include ``â€”list them explicitly in `iverilog` command |
| âŒ `File not found` | Double-check `-I` paths; use absolute paths if needed |
| âŒ No `dac.OUT` in GTKWave | Ensure `avsddac.v` is compiled; check testbench `$dumpvars` scope |

---

## ðŸŽ¯ Why This Matters
- **Functional simulation catches bugs early**â€”before synthesis, P&R, or tapeout.
- Youâ€™re verifying **system-level integration**: CPU + clock + analog output.
- This is how real SoC teams validate behavior **before spending weeks on physical design**.

> ðŸ”š **Next step**: After pre-synthesis sim, youâ€™ll synthesize with Yosys and run **post-synthesis GLS** to confirm no mismatches.

---
