{
    "code": "module TopModule (\n    input logic clk,\n    input logic in,\n    input logic reset,\n    output logic [7:0] out_byte,\n    output logic done\n);\n\n    // State encoding\n    typedef enum logic [1:0] {\n        IDLE  = 2'b00,\n        START = 2'b01,\n        DATA  = 2'b10,\n        STOP  = 2'b11\n    } state_t;\n\n    state_t current_state, next_state;\n    logic [7:0] shift_reg;\n    logic [3:0] bit_count;\n\n    // State register with synchronous reset\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= IDLE;\n            shift_reg <= 8'b0;\n            bit_count <= 4'b0;\n            out_byte <= 8'b0;\n            done <= 1'b0;\n        end else begin\n            current_state <= next_state;\n            if (current_state == DATA) begin\n                shift_reg <= {in, shift_reg[7:1]};\n                bit_count <= bit_count + 1;\n            end\n            if (current_state == STOP && in == 1'b1) begin\n                out_byte <= shift_reg;\n                done <= 1'b1;\n            end else begin\n                done <= 1'b0;\n            end\n        end\n    end\n\n    // Next state logic\n    always_comb begin\n        case (current_state)\n            IDLE: begin\n                if (in == 1'b0) // Detect start bit\n                    next_state = START;\n                else\n                    next_state = IDLE;\n            end\n            START: begin\n                next_state = DATA; // Move to DATA state after one cycle\n            end\n            DATA: begin\n                if (bit_count == 3'd7) // After 8 data bits\n                    next_state = STOP;\n                else\n                    next_state = DATA;\n            end\n            STOP: begin\n                if (in == 1'b1) // Verify stop bit\n                    next_state = IDLE;\n                else\n                    next_state = STOP; // Wait for correct stop bit\n            end\n            default: next_state = IDLE;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 74,
        "passfail": "R"
    }
}