<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN"
          "http://www.w3.org/TR/html4/strict.dtd">
<html>

<head>
  <title>ppc440gp-dma</title>
  <style>@import url(style.css);</style>
</head>

<body class="jdocu_main">
<script type="text/javascript">
parent.frames['toc'].d.openTo(1404, true);
</script>
<a name="label9927"></a><p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic265.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic267.html">Next</a></span></p>
<h3 class="jdocu">ppc440gp-dma</h3 class="jdocu">


<a name="label9928"></a><dl class="jdocu_di">


<dt class="jdocu_di"><b>Provided by</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic14.html#label2496">440gp-devices</a></dd>


<dt class="jdocu_di"><b>Class Hierarchy</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic48.html#label4590">conf-object</a> &#8594; <a class="jdocu" href="topic150.html#label7612">log-object</a> &#8594; <b>ppc440gp-dma</b></dd>


<dt class="jdocu_di"><b>Interfaces Implemented</b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17766">log_object</a>, <a class="jdocu" href="topic506.html#label17759">io_memory</a></dd>


<dt class="jdocu_di"><b>Ports</b></dt><dd class="jdocu_di">
Reset (<a class="jdocu" href="topic529.html#label17946">signal</a>)</dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">


The ppc440gp-dma device implements the functionality of the ppc440gp direct memory access (DMA) device.

</dd>

</dl>
<a name="label9929"></a><h4 class="jdocu">Attributes</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic48.html#label4590">conf-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic48.html#label4593">attributes</a></i>, <i><a class="jdocu" href="topic48.html#label4594">classname</a></i>, <i><a class="jdocu" href="topic48.html#label4595">component</a></i>, <i><a class="jdocu" href="topic48.html#label4596">iface</a></i>, <i><a class="jdocu" href="topic48.html#label4597">name</a></i>, <i><a class="jdocu" href="topic48.html#label4598">object_id</a></i>, <i><a class="jdocu" href="topic48.html#label4599">queue</a></i></dd>


<dt class="jdocu_di"><b>Attributes inherited from class <a class="jdocu" href="topic150.html#label7612">log-object</a></b></dt><dd class="jdocu_di">
<i><a class="jdocu" href="topic150.html#label7615">access_count</a></i>, <i><a class="jdocu" href="topic150.html#label7616">log_buffer</a></i>, <i><a class="jdocu" href="topic150.html#label7617">log_buffer_last</a></i>, <i><a class="jdocu" href="topic150.html#label7618">log_buffer_size</a></i>, <i><a class="jdocu" href="topic150.html#label7619">log_group_mask</a></i>, <i><a class="jdocu" href="topic150.html#label7620">log_groups</a></i>, <i><a class="jdocu" href="topic150.html#label7621">log_level</a></i>, <i><a class="jdocu" href="topic150.html#label7622">log_type_mask</a></i></dd>


<dt class="jdocu_di"><b>Attribute List</b></dt><dd class="jdocu_di">
<dl><dt><b><i>DMA0_CR0</i></b></dt><a name="label9930"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Channel Control Register 0</dd></dl>
<dl><dt><b><i>DMA0_CR1</i></b></dt><a name="label9931"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Channel Control Register 1</dd></dl>
<dl><dt><b><i>DMA0_CR2</i></b></dt><a name="label9932"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Channel Control Register 2</dd></dl>
<dl><dt><b><i>DMA0_CR3</i></b></dt><a name="label9933"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Channel Control Register 3</dd></dl>
<dl><dt><b><i>DMA0_CTC0</i></b></dt><a name="label9934"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Count and Control Register 0</dd></dl>
<dl><dt><b><i>DMA0_CTC1</i></b></dt><a name="label9935"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Count and Control Register 1</dd></dl>
<dl><dt><b><i>DMA0_CTC2</i></b></dt><a name="label9936"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Count and Control Register 2</dd></dl>
<dl><dt><b><i>DMA0_CTC3</i></b></dt><a name="label9937"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Count and Control Register 3</dd></dl>
<dl><dt><b><i>DMA0_DAH0</i></b></dt><a name="label9938"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address High Register 0</dd></dl>
<dl><dt><b><i>DMA0_DAH1</i></b></dt><a name="label9939"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address High Register 1</dd></dl>
<dl><dt><b><i>DMA0_DAH2</i></b></dt><a name="label9940"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address High Register 2</dd></dl>
<dl><dt><b><i>DMA0_DAH3</i></b></dt><a name="label9941"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address High Register 3</dd></dl>
<dl><dt><b><i>DMA0_DAL0</i></b></dt><a name="label9942"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address Low Register 0</dd></dl>
<dl><dt><b><i>DMA0_DAL1</i></b></dt><a name="label9943"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address Low Register 1</dd></dl>
<dl><dt><b><i>DMA0_DAL2</i></b></dt><a name="label9944"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address Low Register 2</dd></dl>
<dl><dt><b><i>DMA0_DAL3</i></b></dt><a name="label9945"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Destination Address Low Register 3</dd></dl>
<dl><dt><b><i>DMA0_POL</i></b></dt><a name="label9946"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Polarity Configuration Register</dd></dl>
<dl><dt><b><i>DMA0_SAH0</i></b></dt><a name="label9947"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address High Register 0</dd></dl>
<dl><dt><b><i>DMA0_SAH1</i></b></dt><a name="label9948"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address High Register 1</dd></dl>
<dl><dt><b><i>DMA0_SAH2</i></b></dt><a name="label9949"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address High Register 2</dd></dl>
<dl><dt><b><i>DMA0_SAH3</i></b></dt><a name="label9950"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address High Register 3</dd></dl>
<dl><dt><b><i>DMA0_SAL0</i></b></dt><a name="label9951"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address Low Register 0</dd></dl>
<dl><dt><b><i>DMA0_SAL1</i></b></dt><a name="label9952"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address Low Register 1</dd></dl>
<dl><dt><b><i>DMA0_SAL2</i></b></dt><a name="label9953"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address Low Register 2</dd></dl>
<dl><dt><b><i>DMA0_SAL3</i></b></dt><a name="label9954"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Source Address Low Register 3</dd></dl>
<dl><dt><b><i>DMA0_SGC</i></b></dt><a name="label9955"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Command Register</dd></dl>
<dl><dt><b><i>DMA0_SGH0</i></b></dt><a name="label9956"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address High Register 0</dd></dl>
<dl><dt><b><i>DMA0_SGH1</i></b></dt><a name="label9957"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address High Register 1</dd></dl>
<dl><dt><b><i>DMA0_SGH2</i></b></dt><a name="label9958"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address High Register 2</dd></dl>
<dl><dt><b><i>DMA0_SGH3</i></b></dt><a name="label9959"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address High Register 3</dd></dl>
<dl><dt><b><i>DMA0_SGL0</i></b></dt><a name="label9960"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address Low Register 0</dd></dl>
<dl><dt><b><i>DMA0_SGL1</i></b></dt><a name="label9961"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address Low Register 1</dd></dl>
<dl><dt><b><i>DMA0_SGL2</i></b></dt><a name="label9962"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address Low Register 2</dd></dl>
<dl><dt><b><i>DMA0_SGL3</i></b></dt><a name="label9963"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Scatter/Gather Descriptor Address Low Register 3</dd></dl>
<dl><dt><b><i>DMA0_SLP</i></b></dt><a name="label9964"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Sleep Mode Register</dd></dl>
<dl><dt><b><i>DMA0_SR</i></b></dt><a name="label9965"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Status Register</dd></dl>
<dl><dt><b><i>cpu</i></b></dt><a name="label9966"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
CPU object (for reset callback).</dd></dl>
<dl><dt><b><i>interrupt_device</i></b></dt><a name="label9967"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Object to receive interrupts.</dd></dl>
<dl><dt><b><i>irq_levels</i></b></dt><a name="label9968"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iiii]</b>.
<p>
Interrupt numbers per channel. Default is [12,13,14,15].</dd></dl>
<dl><dt><b><i>memory</i></b></dt><a name="label9969"></a><dd><b>Required</b> attribute; <b>read/write</b> access; type: <b>Object</b>.
<p>
Memory space object for packet transactions.</dd></dl>
<dl><dt><b><i>pending_interrupts</i></b></dt><a name="label9970"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>[iiii]</b>.
<p>
Interrupts that currently are pending (the exact representation is internal to this device model).</dd></dl>
<dl><dt><b><i>transfer_cycles</i></b></dt><a name="label9971"></a><dd><b>Optional</b> attribute; <b>read/write</b> access; type: <b>Integer</b>.
<p>
Number of cycles for each DMA transfer. Default is 1000 cycles.</dd></dl>
</dd>

</dl>

<a name="label9972"></a><h4 class="jdocu">Command List</h4 class="jdocu">


<dl class="jdocu_di">


<dt class="jdocu_di"><b>Commands defined by interface <a class="jdocu" href="topic508.html#label17766">log_object</a></b></dt><dd class="jdocu_di">
<a class="jdocu" href="topic508.html#label17770">log</a>, <a class="jdocu" href="topic508.html#label17772">log-group</a>, <a class="jdocu" href="topic508.html#label17774">log-level</a>, <a class="jdocu" href="topic508.html#label17776">log-size</a>, <a class="jdocu" href="topic508.html#label17778">log-type</a></dd>


<dt class="jdocu_di"><b>Commands</b></dt><dd class="jdocu_di">
<table>
<tr><td class="jdocu_noborder"><b><a class="jdocu" href="#label9974">status</a></b></td><td class="jdocu_noborder">print dynamic information about device</td></tr>
</table>
</dd>

</dl>

<a name="label9973"></a><h4 class="jdocu">Command Descriptions</h4 class="jdocu">




<a name="label9974"></a><a name="label9975"></a><dl class="jdocu_di">

<dt class="jdocu_di_name">
<b>&lt;ppc440gp-dma&gt;.status</b></dt>

<dt class="jdocu_di_synopsis">Synopsis</dt><dd class="jdocu_di_synopsis">
<b>&lt;ppc440gp-dma&gt;.status</b></dd>

<dt class="jdocu_di_description">Description</dt><dd class="jdocu_di_description">
Print detailed dynamic information about the simulated device.<br></dd>

</dl>


<p class="jdocu_navbarp"><span class="jdocu_navbar">VIRTUTECH CONFIDENTIAL&nbsp;&nbsp;&nbsp;&nbsp;<a class="jdocu" href="topic265.html">Previous</a> - <a class="jdocu" href="topic15.html">Up</a> - <a class="jdocu" href="topic267.html">Next</a></span></p>
</body>
</html>
