

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Fri May 23 12:23:03 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.769 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   177677|   177677|  1.777 ms|  1.777 ms|  177678|  177678|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |                Instance                |            Module           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |grp_axil_conv2D_Pipeline_loop_k_fu_141  |axil_conv2D_Pipeline_loop_k  |       19|       19|  0.190 us|  0.190 us|   12|   12|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------+-----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_i   |   177676|   177676|      2066|          -|          -|    86|        no|
        | + loop_j  |     2064|     2064|        24|          -|          -|    86|        no|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    270|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        8|   3|    521|    918|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|     83|    -|
|Register         |        -|   -|    148|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        8|   3|    669|   1271|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        6|   3|      1|      7|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |BUS1_s_axi_U                            |BUS1_s_axi                   |        8|   0|  314|  316|    0|
    |grp_axil_conv2D_Pipeline_loop_k_fu_141  |axil_conv2D_Pipeline_loop_k  |        0|   3|  207|  602|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+
    |Total                                   |                             |        8|   3|  521|  918|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |add_ln28_fu_174_p2             |         +|   0|  0|   14|          13|           7|
    |add_ln56_1_fu_221_p2           |         +|   0|  0|   14|          13|          13|
    |add_ln56_fu_216_p2             |         +|   0|  0|   10|           2|           2|
    |i_2_fu_186_p2                  |         +|   0|  0|   14|           7|           1|
    |j_1_fu_202_p2                  |         +|   0|  0|   14|           7|           1|
    |icmp_ln28_fu_180_p2            |      icmp|   0|  0|   14|           7|           7|
    |icmp_ln30_fu_196_p2            |      icmp|   0|  0|   14|           7|           7|
    |icmp_ln49_fu_261_p2            |      icmp|   0|  0|   14|          13|           1|
    |empty_fu_287_p2                |        or|   0|  0|    2|           1|           1|
    |or_ln56_fu_322_p2              |        or|   0|  0|   32|          32|          32|
    |acc_sat_2_cast_cast_fu_279_p3  |    select|   0|  0|    8|           1|           8|
    |acc_sat_fu_293_p3              |    select|   0|  0|   20|           1|          20|
    |shl_ln56_fu_316_p2             |       shl|   0|  0|  100|          32|          32|
    +-------------------------------+----------+----+---+-----+------------+------------+
    |Total                          |          |   0|  0|  270|         136|         132|
    +-------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  42|          8|    1|          8|
    |i_fu_102                  |   9|          2|    7|         14|
    |image_out_address0_local  |  14|          3|   11|         33|
    |j_reg_129                 |   9|          2|    7|         14|
    |phi_mul_fu_98             |   9|          2|   13|         26|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  83|         17|   39|         95|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |acc_reg_348                                          |  21|   0|   21|          0|
    |add_ln28_reg_361                                     |  13|   0|   13|          0|
    |add_ln56_reg_387                                     |   2|   0|    2|          0|
    |ap_CS_fsm                                            |   7|   0|    7|          0|
    |grp_axil_conv2D_Pipeline_loop_k_fu_141_ap_start_reg  |   1|   0|    1|          0|
    |i_1_reg_356                                          |   7|   0|    7|          0|
    |i_2_reg_369                                          |   7|   0|    7|          0|
    |i_fu_102                                             |   7|   0|    7|          0|
    |image_out_addr_reg_397                               |  11|   0|   11|          0|
    |j_1_reg_382                                          |   7|   0|    7|          0|
    |j_reg_129                                            |   7|   0|    7|          0|
    |lshr_ln_reg_392                                      |  11|   0|   11|          0|
    |or_ln56_reg_402                                      |  32|   0|   32|          0|
    |phi_mul_fu_98                                        |  13|   0|   13|          0|
    |trunc_ln56_reg_374                                   |   2|   0|    2|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                | 148|   0|  148|          0|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_BUS1_AWVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_AWADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_WVALID   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WREADY   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_WDATA    |   in|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_WSTRB    |   in|    4|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARVALID  |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARREADY  |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_ARADDR   |   in|   15|       s_axi|          BUS1|         array|
|s_axi_BUS1_RVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_RDATA    |  out|   32|       s_axi|          BUS1|         array|
|s_axi_BUS1_RRESP    |  out|    2|       s_axi|          BUS1|         array|
|s_axi_BUS1_BVALID   |  out|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BREADY   |   in|    1|       s_axi|          BUS1|         array|
|s_axi_BUS1_BRESP    |  out|    2|       s_axi|          BUS1|         array|
|ap_clk              |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|   axil_conv2D|  return value|
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 8 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %bias"   --->   Operation 10 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%acc_1_loc = alloca i64 1"   --->   Operation 11 'alloca' 'acc_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../../lab1_files/hls/axil_conv2D.cpp:12]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_in, i64 666, i64 207, i64 1"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_in"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %image_out, i64 666, i64 207, i64 1"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_out"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%acc = trunc i32 %bias_read"   --->   Operation 29 'trunc' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 0, i7 %i" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 30 'store' 'store_ln28' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln28 = br void %loop_j" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 32 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 33 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 34 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.67ns)   --->   "%add_ln28 = add i13 %phi_mul_load, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 35 'add' 'add_ln28' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.87ns)   --->   "%icmp_ln28 = icmp_eq  i7 %i_1, i7 86" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 36 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_1, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 37 'add' 'i_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %loop_j.split, void %for.end58" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 38 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln28 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86, i64 86, i64 86" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 40 'specloopname' 'specloopname_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i13 %phi_mul_load" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 41 'trunc' 'trunc_ln56' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%br_ln30 = br void %loop_k" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 42 'br' 'br_ln30' <Predicate = (!icmp_ln28)> <Delay = 1.58>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [../../lab1_files/hls/axil_conv2D.cpp:62]   --->   Operation 43 'ret' 'ret_ln62' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.57>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%j = phi i7 0, void %loop_j.split, i7 %j_1, void %loop_k.split"   --->   Operation 44 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.87ns)   --->   "%icmp_ln30 = icmp_eq  i7 %j, i7 86" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 45 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.87ns)   --->   "%j_1 = add i7 %j, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 46 'add' 'j_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %loop_k.split, void %for.inc56" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 47 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i7 %j" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 48 'zext' 'zext_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.70ns)   --->   "%call_ln28 = call void @axil_conv2D_Pipeline_loop_k, i21 %acc, i7 %i_1, i7 %j, i32 %image_in, i8 %weights, i21 %acc_1_loc" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 49 'call' 'call_ln28' <Predicate = (!icmp_ln30)> <Delay = 2.70> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i7 %j" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 50 'trunc' 'trunc_ln56_1' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.56ns)   --->   "%add_ln56 = add i2 %trunc_ln56, i2 %trunc_ln56_1" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 51 'add' 'add_ln56' <Predicate = (!icmp_ln30)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.67ns)   --->   "%add_ln56_1 = add i13 %phi_mul_load, i13 %zext_ln30" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 52 'add' 'add_ln56_1' <Predicate = (!icmp_ln30)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln56_1, i32 2, i32 12" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 53 'partselect' 'lshr_ln' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln28 = store i7 %i_2, i7 %i" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 54 'store' 'store_ln28' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_3 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln28 = store i13 %add_ln28, i13 %phi_mul" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 55 'store' 'store_ln28' <Predicate = (icmp_ln30)> <Delay = 1.58>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln28 = br void %loop_j" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 56 'br' 'br_ln28' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 57 [1/2] (0.00ns)   --->   "%call_ln28 = call void @axil_conv2D_Pipeline_loop_k, i21 %acc, i7 %i_1, i7 %j, i32 %image_in, i8 %weights, i21 %acc_1_loc" [../../lab1_files/hls/axil_conv2D.cpp:28]   --->   Operation 57 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i11 %lshr_ln" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 58 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i32 %image_out, i64 0, i64 %zext_ln56_1" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 59 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%image_out_load = load i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 60 'load' 'image_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>

State 5 <SV = 4> <Delay = 6.76>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%acc_1_loc_load = load i21 %acc_1_loc"   --->   Operation 61 'load' 'acc_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc_1_loc_load, i32 8, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 62 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.67ns)   --->   "%icmp_ln49 = icmp_sgt  i13 %tmp, i13 0" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 63 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc_1_loc_load, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 64 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%trunc_ln32 = trunc i21 %acc_1_loc_load" [../../lab1_files/hls/axil_conv2D.cpp:32]   --->   Operation 65 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%acc_sat_2_cast_cast = select i1 %icmp_ln49, i20 255, i20 0" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 66 'select' 'acc_sat_2_cast_cast' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%empty = or i1 %icmp_ln49, i1 %tmp_1" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 67 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%acc_sat = select i1 %empty, i20 %acc_sat_2_cast_cast, i20 %trunc_ln32" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 68 'select' 'acc_sat' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%zext_ln32 = zext i20 %acc_sat" [../../lab1_files/hls/axil_conv2D.cpp:32]   --->   Operation 69 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln56, i3 0" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 70 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node shl_ln56)   --->   "%zext_ln56 = zext i5 %shl_ln" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 71 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (4.09ns) (out node of the LUT)   --->   "%shl_ln56 = shl i32 %zext_ln32, i32 %zext_ln56" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 72 'shl' 'shl_ln56' <Predicate = true> <Delay = 4.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/2] (3.25ns)   --->   "%image_out_load = load i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 73 'load' 'image_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_5 : Operation 74 [1/1] (0.99ns)   --->   "%or_ln56 = or i32 %image_out_load, i32 %shl_ln56" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 74 'or' 'or_ln56' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%store_ln56 = store i32 %or_ln56, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 75 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln31 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 86, i64 86, i64 86" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 77 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/2] (3.25ns)   --->   "%store_ln56 = store i32 %or_ln56, i11 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:56]   --->   Operation 78 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1849> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln30 = br void %loop_k" [../../lab1_files/hls/axil_conv2D.cpp:30]   --->   Operation 79 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ image_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ image_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_mul                (alloca           ) [ 01111111]
i                      (alloca           ) [ 01111111]
bias_read              (read             ) [ 00000000]
acc_1_loc              (alloca           ) [ 00111111]
spectopmodule_ln12     (spectopmodule    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specmemcore_ln0        (specmemcore      ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specmemcore_ln0        (specmemcore      ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specmemcore_ln0        (specmemcore      ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
acc                    (trunc            ) [ 00111111]
store_ln28             (store            ) [ 00000000]
store_ln0              (store            ) [ 00000000]
br_ln28                (br               ) [ 00000000]
phi_mul_load           (load             ) [ 00011111]
i_1                    (load             ) [ 00011111]
add_ln28               (add              ) [ 00011111]
icmp_ln28              (icmp             ) [ 00111111]
i_2                    (add              ) [ 00011111]
br_ln28                (br               ) [ 00000000]
speclooptripcount_ln28 (speclooptripcount) [ 00000000]
specloopname_ln28      (specloopname     ) [ 00000000]
trunc_ln56             (trunc            ) [ 00011111]
br_ln30                (br               ) [ 00111111]
ret_ln62               (ret              ) [ 00000000]
j                      (phi              ) [ 00011000]
icmp_ln30              (icmp             ) [ 00111111]
j_1                    (add              ) [ 00111111]
br_ln30                (br               ) [ 00000000]
zext_ln30              (zext             ) [ 00000000]
trunc_ln56_1           (trunc            ) [ 00000000]
add_ln56               (add              ) [ 00001100]
add_ln56_1             (add              ) [ 00000000]
lshr_ln                (partselect       ) [ 00001000]
store_ln28             (store            ) [ 00000000]
store_ln28             (store            ) [ 00000000]
br_ln28                (br               ) [ 00000000]
call_ln28              (call             ) [ 00000000]
zext_ln56_1            (zext             ) [ 00000000]
image_out_addr         (getelementptr    ) [ 00000111]
acc_1_loc_load         (load             ) [ 00000000]
tmp                    (partselect       ) [ 00000000]
icmp_ln49              (icmp             ) [ 00000000]
tmp_1                  (bitselect        ) [ 00000000]
trunc_ln32             (trunc            ) [ 00000000]
acc_sat_2_cast_cast    (select           ) [ 00000000]
empty                  (or               ) [ 00000000]
acc_sat                (select           ) [ 00000000]
zext_ln32              (zext             ) [ 00000000]
shl_ln                 (bitconcatenate   ) [ 00000000]
zext_ln56              (zext             ) [ 00000000]
shl_ln56               (shl              ) [ 00000000]
image_out_load         (load             ) [ 00000000]
or_ln56                (or               ) [ 00000011]
speclooptripcount_ln31 (speclooptripcount) [ 00000000]
specloopname_ln30      (specloopname     ) [ 00000000]
store_ln56             (store            ) [ 00000000]
br_ln30                (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="image_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_in"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_out"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axil_conv2D_Pipeline_loop_k"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i21.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="phi_mul_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="acc_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="bias_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bias_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="image_out_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="11" slack="0"/>
<pin id="120" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_out_addr/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="image_out_load/4 store_ln56/6 "/>
</bind>
</comp>

<comp id="129" class="1005" name="j_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="1"/>
<pin id="131" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="j_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="1" slack="1"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="7" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_axil_conv2D_Pipeline_loop_k_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="21" slack="2"/>
<pin id="144" dir="0" index="2" bw="7" slack="2"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="0" index="4" bw="32" slack="0"/>
<pin id="147" dir="0" index="5" bw="8" slack="0"/>
<pin id="148" dir="0" index="6" bw="21" slack="2"/>
<pin id="149" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln28/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="acc_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln28_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="13" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="phi_mul_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="13" slack="1"/>
<pin id="170" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_1_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="1"/>
<pin id="173" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln28_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="icmp_ln28_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="0" index="1" bw="7" slack="0"/>
<pin id="183" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="i_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="trunc_ln56_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="13" slack="0"/>
<pin id="194" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln30_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="j_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln30_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="0"/>
<pin id="210" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln56_1_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln56_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln56_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="1"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln56_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="13" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln56_1/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="lshr_ln_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="13" slack="0"/>
<pin id="229" dir="0" index="2" bw="3" slack="0"/>
<pin id="230" dir="0" index="3" bw="5" slack="0"/>
<pin id="231" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln28_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="7" slack="1"/>
<pin id="238" dir="0" index="1" bw="7" slack="2"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln28_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="13" slack="1"/>
<pin id="242" dir="0" index="1" bw="13" slack="2"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln56_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="1"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="acc_1_loc_load_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="21" slack="4"/>
<pin id="250" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_1_loc_load/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="13" slack="0"/>
<pin id="253" dir="0" index="1" bw="21" slack="0"/>
<pin id="254" dir="0" index="2" bw="5" slack="0"/>
<pin id="255" dir="0" index="3" bw="6" slack="0"/>
<pin id="256" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="icmp_ln49_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="0"/>
<pin id="263" dir="0" index="1" bw="13" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="21" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="trunc_ln32_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="21" slack="0"/>
<pin id="277" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="acc_sat_2_cast_cast_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="0"/>
<pin id="281" dir="0" index="1" bw="20" slack="0"/>
<pin id="282" dir="0" index="2" bw="20" slack="0"/>
<pin id="283" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat_2_cast_cast/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="empty_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="acc_sat_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="20" slack="0"/>
<pin id="296" dir="0" index="2" bw="20" slack="0"/>
<pin id="297" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="acc_sat/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln32_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="20" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="2" slack="2"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln56_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln56/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="shl_ln56_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="20" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln56/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln56_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln56/5 "/>
</bind>
</comp>

<comp id="328" class="1005" name="phi_mul_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="0"/>
<pin id="330" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="acc_1_loc_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="21" slack="2"/>
<pin id="344" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="acc_1_loc "/>
</bind>
</comp>

<comp id="348" class="1005" name="acc_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="21" slack="2"/>
<pin id="350" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="7" slack="2"/>
<pin id="358" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="361" class="1005" name="add_ln28_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="13" slack="1"/>
<pin id="363" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="369" class="1005" name="i_2_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="7" slack="1"/>
<pin id="371" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="374" class="1005" name="trunc_ln56_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="1"/>
<pin id="376" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln56 "/>
</bind>
</comp>

<comp id="382" class="1005" name="j_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="7" slack="0"/>
<pin id="384" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="add_ln56_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="2"/>
<pin id="389" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="add_ln56 "/>
</bind>
</comp>

<comp id="392" class="1005" name="lshr_ln_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="11" slack="1"/>
<pin id="394" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="397" class="1005" name="image_out_addr_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="11" slack="1"/>
<pin id="399" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="image_out_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="or_ln56_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="1"/>
<pin id="404" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln56 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="78" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="133" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="150"><net_src comp="70" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="133" pin="4"/><net_sink comp="141" pin=3"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="141" pin=4"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="157"><net_src comp="110" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="168" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="171" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="58" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="171" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="60" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="168" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="133" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="58" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="133" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="60" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="133" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="133" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="208" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="221" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="74" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="76" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="247"><net_src comp="244" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="257"><net_src comp="80" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="248" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="82" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="84" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="265"><net_src comp="251" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="54" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="272"><net_src comp="86" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="248" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="278"><net_src comp="248" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="261" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="88" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="286"><net_src comp="90" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="291"><net_src comp="261" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="267" pin="3"/><net_sink comp="287" pin=1"/></net>

<net id="298"><net_src comp="287" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="279" pin="3"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="275" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="92" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="94" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="315"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="301" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="123" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="98" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="338"><net_src comp="102" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="341"><net_src comp="335" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="345"><net_src comp="106" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="141" pin=6"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="351"><net_src comp="154" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="359"><net_src comp="171" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="364"><net_src comp="174" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="372"><net_src comp="186" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="377"><net_src comp="192" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="385"><net_src comp="202" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="390"><net_src comp="216" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="395"><net_src comp="226" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="400"><net_src comp="116" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="405"><net_src comp="322" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="123" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: image_out | {6 7 }
 - Input state : 
	Port: axil_conv2D : image_in | {3 4 }
	Port: axil_conv2D : image_out | {4 5 }
	Port: axil_conv2D : weights | {3 4 }
	Port: axil_conv2D : bias | {1 }
  - Chain level:
	State 1
		store_ln28 : 1
		store_ln0 : 1
	State 2
		add_ln28 : 1
		icmp_ln28 : 1
		i_2 : 1
		br_ln28 : 2
		trunc_ln56 : 1
	State 3
		icmp_ln30 : 1
		j_1 : 1
		br_ln30 : 2
		zext_ln30 : 1
		call_ln28 : 1
		trunc_ln56_1 : 1
		add_ln56 : 2
		add_ln56_1 : 2
		lshr_ln : 3
	State 4
		image_out_addr : 1
		image_out_load : 2
	State 5
		tmp : 1
		icmp_ln49 : 2
		tmp_1 : 1
		trunc_ln32 : 1
		acc_sat_2_cast_cast : 3
		empty : 3
		acc_sat : 3
		zext_ln32 : 4
		zext_ln56 : 1
		shl_ln56 : 5
		or_ln56 : 6
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   call   | grp_axil_conv2D_Pipeline_loop_k_fu_141 |    3    |  12.309 |   281   |   571   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |             add_ln28_fu_174            |    0    |    0    |    0    |    14   |
|          |               i_2_fu_186               |    0    |    0    |    0    |    14   |
|    add   |               j_1_fu_202               |    0    |    0    |    0    |    14   |
|          |             add_ln56_fu_216            |    0    |    0    |    0    |    10   |
|          |            add_ln56_1_fu_221           |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    shl   |             shl_ln56_fu_316            |    0    |    0    |    0    |    51   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln28_fu_180            |    0    |    0    |    0    |    14   |
|   icmp   |            icmp_ln30_fu_196            |    0    |    0    |    0    |    14   |
|          |            icmp_ln49_fu_261            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|  select  |       acc_sat_2_cast_cast_fu_279       |    0    |    0    |    0    |    20   |
|          |             acc_sat_fu_293             |    0    |    0    |    0    |    20   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    or    |              empty_fu_287              |    0    |    0    |    0    |    2    |
|          |             or_ln56_fu_322             |    0    |    0    |    0    |    32   |
|----------|----------------------------------------|---------|---------|---------|---------|
|   read   |          bias_read_read_fu_110         |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               acc_fu_154               |    0    |    0    |    0    |    0    |
|   trunc  |            trunc_ln56_fu_192           |    0    |    0    |    0    |    0    |
|          |           trunc_ln56_1_fu_212          |    0    |    0    |    0    |    0    |
|          |            trunc_ln32_fu_275           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            zext_ln30_fu_208            |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln56_1_fu_244           |    0    |    0    |    0    |    0    |
|          |            zext_ln32_fu_301            |    0    |    0    |    0    |    0    |
|          |            zext_ln56_fu_312            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|             lshr_ln_fu_226             |    0    |    0    |    0    |    0    |
|          |               tmp_fu_251               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_1_fu_267              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|bitconcatenate|              shl_ln_fu_305             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    3    |  12.309 |   281   |   804   |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   acc_1_loc_reg_342  |   21   |
|      acc_reg_348     |   21   |
|   add_ln28_reg_361   |   13   |
|   add_ln56_reg_387   |    2   |
|      i_1_reg_356     |    7   |
|      i_2_reg_369     |    7   |
|       i_reg_335      |    7   |
|image_out_addr_reg_397|   11   |
|      j_1_reg_382     |    7   |
|       j_reg_129      |    7   |
|    lshr_ln_reg_392   |   11   |
|    or_ln56_reg_402   |   32   |
|    phi_mul_reg_328   |   13   |
|  trunc_ln56_reg_374  |    2   |
+----------------------+--------+
|         Total        |   161  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_123 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|     j_reg_129     |  p0  |   2  |   7  |   14   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   36   ||  3.176  ||    0    ||    18   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |   12   |   281  |   804  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   18   |
|  Register |    -   |    -   |   161  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   15   |   442  |   822  |
+-----------+--------+--------+--------+--------+
