// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="norm1_norm1,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=140359,HLS_SYN_TPT=none,HLS_SYN_MEM=238,HLS_SYN_DSP=0,HLS_SYN_FF=28692,HLS_SYN_LUT=41129,HLS_VERSION=2024_2}" *)

module norm1 (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 47'd1;
parameter    ap_ST_fsm_state2 = 47'd2;
parameter    ap_ST_fsm_state3 = 47'd4;
parameter    ap_ST_fsm_state4 = 47'd8;
parameter    ap_ST_fsm_state5 = 47'd16;
parameter    ap_ST_fsm_state6 = 47'd32;
parameter    ap_ST_fsm_state7 = 47'd64;
parameter    ap_ST_fsm_state8 = 47'd128;
parameter    ap_ST_fsm_state9 = 47'd256;
parameter    ap_ST_fsm_state10 = 47'd512;
parameter    ap_ST_fsm_state11 = 47'd1024;
parameter    ap_ST_fsm_state12 = 47'd2048;
parameter    ap_ST_fsm_state13 = 47'd4096;
parameter    ap_ST_fsm_state14 = 47'd8192;
parameter    ap_ST_fsm_state15 = 47'd16384;
parameter    ap_ST_fsm_state16 = 47'd32768;
parameter    ap_ST_fsm_state17 = 47'd65536;
parameter    ap_ST_fsm_state18 = 47'd131072;
parameter    ap_ST_fsm_state19 = 47'd262144;
parameter    ap_ST_fsm_state20 = 47'd524288;
parameter    ap_ST_fsm_state21 = 47'd1048576;
parameter    ap_ST_fsm_state22 = 47'd2097152;
parameter    ap_ST_fsm_state23 = 47'd4194304;
parameter    ap_ST_fsm_state24 = 47'd8388608;
parameter    ap_ST_fsm_state25 = 47'd16777216;
parameter    ap_ST_fsm_state26 = 47'd33554432;
parameter    ap_ST_fsm_state27 = 47'd67108864;
parameter    ap_ST_fsm_state28 = 47'd134217728;
parameter    ap_ST_fsm_state29 = 47'd268435456;
parameter    ap_ST_fsm_state30 = 47'd536870912;
parameter    ap_ST_fsm_state31 = 47'd1073741824;
parameter    ap_ST_fsm_state32 = 47'd2147483648;
parameter    ap_ST_fsm_state33 = 47'd4294967296;
parameter    ap_ST_fsm_state34 = 47'd8589934592;
parameter    ap_ST_fsm_state35 = 47'd17179869184;
parameter    ap_ST_fsm_state36 = 47'd34359738368;
parameter    ap_ST_fsm_state37 = 47'd68719476736;
parameter    ap_ST_fsm_state38 = 47'd137438953472;
parameter    ap_ST_fsm_state39 = 47'd274877906944;
parameter    ap_ST_fsm_state40 = 47'd549755813888;
parameter    ap_ST_fsm_state41 = 47'd1099511627776;
parameter    ap_ST_fsm_state42 = 47'd2199023255552;
parameter    ap_ST_fsm_state43 = 47'd4398046511104;
parameter    ap_ST_fsm_state44 = 47'd8796093022208;
parameter    ap_ST_fsm_state45 = 47'd17592186044416;
parameter    ap_ST_fsm_state46 = 47'd35184372088832;
parameter    ap_ST_fsm_state47 = 47'd70368744177664;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [46:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] inp_img;
wire   [63:0] out_img;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    gmem0_blk_n_AW;
wire    ap_CS_fsm_state12;
reg    gmem0_blk_n_B;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state47;
reg   [63:0] out_img_read_reg_999;
reg   [61:0] trunc_ln_reg_1007;
reg   [61:0] trunc_ln2_reg_1013;
reg   [61:0] trunc_ln3_reg_1029;
wire    ap_CS_fsm_state18;
reg   [61:0] trunc_ln4_reg_1040;
wire    ap_CS_fsm_state25;
reg   [61:0] trunc_ln5_reg_1051;
wire    ap_CS_fsm_state32;
reg   [61:0] trunc_ln6_reg_1057;
reg   [9:0] inp_image_address0;
reg    inp_image_ce0;
reg    inp_image_we0;
wire   [31:0] inp_image_q0;
reg   [9:0] inp_image_1_address0;
reg    inp_image_1_ce0;
reg    inp_image_1_we0;
wire   [31:0] inp_image_1_q0;
reg   [9:0] inp_image_2_address0;
reg    inp_image_2_ce0;
reg    inp_image_2_we0;
wire   [31:0] inp_image_2_q0;
reg   [9:0] inp_image_3_address0;
reg    inp_image_3_ce0;
reg    inp_image_3_we0;
wire   [31:0] inp_image_3_q0;
reg   [9:0] inp_image_4_address0;
reg    inp_image_4_ce0;
reg    inp_image_4_we0;
wire   [31:0] inp_image_4_q0;
reg   [9:0] inp_image_5_address0;
reg    inp_image_5_ce0;
reg    inp_image_5_we0;
wire   [31:0] inp_image_5_q0;
reg   [9:0] inp_image_6_address0;
reg    inp_image_6_ce0;
reg    inp_image_6_we0;
wire   [31:0] inp_image_6_q0;
reg   [9:0] inp_image_7_address0;
reg    inp_image_7_ce0;
reg    inp_image_7_we0;
wire   [31:0] inp_image_7_q0;
reg   [9:0] inp_image_8_address0;
reg    inp_image_8_ce0;
reg    inp_image_8_we0;
wire   [31:0] inp_image_8_q0;
reg   [9:0] inp_image_9_address0;
reg    inp_image_9_ce0;
reg    inp_image_9_we0;
wire   [31:0] inp_image_9_q0;
reg   [9:0] inp_image_10_address0;
reg    inp_image_10_ce0;
reg    inp_image_10_we0;
wire   [31:0] inp_image_10_q0;
reg   [9:0] inp_image_11_address0;
reg    inp_image_11_ce0;
reg    inp_image_11_we0;
wire   [31:0] inp_image_11_q0;
reg   [9:0] inp_image_12_address0;
reg    inp_image_12_ce0;
reg    inp_image_12_we0;
wire   [31:0] inp_image_12_q0;
reg   [9:0] inp_image_13_address0;
reg    inp_image_13_ce0;
reg    inp_image_13_we0;
wire   [31:0] inp_image_13_q0;
reg   [9:0] inp_image_14_address0;
reg    inp_image_14_ce0;
reg    inp_image_14_we0;
wire   [31:0] inp_image_14_q0;
reg   [9:0] inp_image_15_address0;
reg    inp_image_15_ce0;
reg    inp_image_15_we0;
wire   [31:0] inp_image_15_q0;
reg   [9:0] inp_image_16_address0;
reg    inp_image_16_ce0;
reg    inp_image_16_we0;
wire   [31:0] inp_image_16_q0;
reg   [9:0] inp_image_17_address0;
reg    inp_image_17_ce0;
reg    inp_image_17_we0;
wire   [31:0] inp_image_17_q0;
reg   [9:0] inp_image_18_address0;
reg    inp_image_18_ce0;
reg    inp_image_18_we0;
wire   [31:0] inp_image_18_q0;
reg   [9:0] inp_image_19_address0;
reg    inp_image_19_ce0;
reg    inp_image_19_we0;
wire   [31:0] inp_image_19_q0;
reg   [9:0] inp_image_20_address0;
reg    inp_image_20_ce0;
reg    inp_image_20_we0;
wire   [31:0] inp_image_20_q0;
reg   [9:0] inp_image_21_address0;
reg    inp_image_21_ce0;
reg    inp_image_21_we0;
wire   [31:0] inp_image_21_q0;
reg   [9:0] inp_image_22_address0;
reg    inp_image_22_ce0;
reg    inp_image_22_we0;
wire   [31:0] inp_image_22_q0;
reg   [9:0] inp_image_23_address0;
reg    inp_image_23_ce0;
reg    inp_image_23_we0;
wire   [31:0] inp_image_23_q0;
reg   [9:0] inp_image_24_address0;
reg    inp_image_24_ce0;
reg    inp_image_24_we0;
wire   [31:0] inp_image_24_q0;
reg   [9:0] inp_image_25_address0;
reg    inp_image_25_ce0;
reg    inp_image_25_we0;
wire   [31:0] inp_image_25_q0;
reg   [9:0] inp_image_26_address0;
reg    inp_image_26_ce0;
reg    inp_image_26_we0;
wire   [31:0] inp_image_26_q0;
reg   [9:0] inp_image_27_address0;
reg    inp_image_27_ce0;
reg    inp_image_27_we0;
wire   [31:0] inp_image_27_q0;
reg   [9:0] inp_image_28_address0;
reg    inp_image_28_ce0;
reg    inp_image_28_we0;
wire   [31:0] inp_image_28_q0;
reg   [9:0] inp_image_29_address0;
reg    inp_image_29_ce0;
reg    inp_image_29_we0;
wire   [31:0] inp_image_29_q0;
reg   [9:0] inp_image_30_address0;
reg    inp_image_30_ce0;
reg    inp_image_30_we0;
wire   [31:0] inp_image_30_q0;
reg   [9:0] inp_image_31_address0;
reg    inp_image_31_ce0;
reg    inp_image_31_we0;
wire   [31:0] inp_image_31_q0;
reg   [9:0] inp_image_32_address0;
reg    inp_image_32_ce0;
reg    inp_image_32_we0;
wire   [31:0] inp_image_32_q0;
reg   [9:0] inp_image_33_address0;
reg    inp_image_33_ce0;
reg    inp_image_33_we0;
wire   [31:0] inp_image_33_q0;
reg   [9:0] inp_image_34_address0;
reg    inp_image_34_ce0;
reg    inp_image_34_we0;
wire   [31:0] inp_image_34_q0;
reg   [9:0] inp_image_35_address0;
reg    inp_image_35_ce0;
reg    inp_image_35_we0;
wire   [31:0] inp_image_35_q0;
reg   [9:0] inp_image_36_address0;
reg    inp_image_36_ce0;
reg    inp_image_36_we0;
wire   [31:0] inp_image_36_q0;
reg   [9:0] inp_image_37_address0;
reg    inp_image_37_ce0;
reg    inp_image_37_we0;
wire   [31:0] inp_image_37_q0;
reg   [9:0] inp_image_38_address0;
reg    inp_image_38_ce0;
reg    inp_image_38_we0;
wire   [31:0] inp_image_38_q0;
reg   [9:0] inp_image_39_address0;
reg    inp_image_39_ce0;
reg    inp_image_39_we0;
wire   [31:0] inp_image_39_q0;
reg   [9:0] inp_image_40_address0;
reg    inp_image_40_ce0;
reg    inp_image_40_we0;
wire   [31:0] inp_image_40_q0;
reg   [9:0] inp_image_41_address0;
reg    inp_image_41_ce0;
reg    inp_image_41_we0;
wire   [31:0] inp_image_41_q0;
reg   [9:0] inp_image_42_address0;
reg    inp_image_42_ce0;
reg    inp_image_42_we0;
wire   [31:0] inp_image_42_q0;
reg   [9:0] inp_image_43_address0;
reg    inp_image_43_ce0;
reg    inp_image_43_we0;
wire   [31:0] inp_image_43_q0;
reg   [9:0] inp_image_44_address0;
reg    inp_image_44_ce0;
reg    inp_image_44_we0;
wire   [31:0] inp_image_44_q0;
reg   [9:0] inp_image_45_address0;
reg    inp_image_45_ce0;
reg    inp_image_45_we0;
wire   [31:0] inp_image_45_q0;
reg   [9:0] inp_image_46_address0;
reg    inp_image_46_ce0;
reg    inp_image_46_we0;
wire   [31:0] inp_image_46_q0;
reg   [9:0] inp_image_47_address0;
reg    inp_image_47_ce0;
reg    inp_image_47_we0;
wire   [31:0] inp_image_47_q0;
reg   [9:0] inp_image_48_address0;
reg    inp_image_48_ce0;
reg    inp_image_48_we0;
wire   [31:0] inp_image_48_q0;
reg   [9:0] inp_image_49_address0;
reg    inp_image_49_ce0;
reg    inp_image_49_we0;
wire   [31:0] inp_image_49_q0;
reg   [9:0] inp_image_50_address0;
reg    inp_image_50_ce0;
reg    inp_image_50_we0;
wire   [31:0] inp_image_50_q0;
reg   [9:0] inp_image_51_address0;
reg    inp_image_51_ce0;
reg    inp_image_51_we0;
wire   [31:0] inp_image_51_q0;
reg   [9:0] inp_image_52_address0;
reg    inp_image_52_ce0;
reg    inp_image_52_we0;
wire   [31:0] inp_image_52_q0;
reg   [9:0] inp_image_53_address0;
reg    inp_image_53_ce0;
reg    inp_image_53_we0;
wire   [31:0] inp_image_53_q0;
reg   [9:0] inp_image_54_address0;
reg    inp_image_54_ce0;
reg    inp_image_54_we0;
wire   [31:0] inp_image_54_q0;
reg   [9:0] inp_image_55_address0;
reg    inp_image_55_ce0;
reg    inp_image_55_we0;
wire   [31:0] inp_image_55_q0;
reg   [9:0] inp_image_56_address0;
reg    inp_image_56_ce0;
reg    inp_image_56_we0;
wire   [31:0] inp_image_56_q0;
reg   [9:0] inp_image_57_address0;
reg    inp_image_57_ce0;
reg    inp_image_57_we0;
wire   [31:0] inp_image_57_q0;
reg   [9:0] inp_image_58_address0;
reg    inp_image_58_ce0;
reg    inp_image_58_we0;
wire   [31:0] inp_image_58_q0;
reg   [9:0] inp_image_59_address0;
reg    inp_image_59_ce0;
reg    inp_image_59_we0;
wire   [31:0] inp_image_59_q0;
reg   [9:0] inp_image_60_address0;
reg    inp_image_60_ce0;
reg    inp_image_60_we0;
wire   [31:0] inp_image_60_q0;
reg   [9:0] inp_image_61_address0;
reg    inp_image_61_ce0;
reg    inp_image_61_we0;
wire   [31:0] inp_image_61_q0;
reg   [9:0] inp_image_62_address0;
reg    inp_image_62_ce0;
reg    inp_image_62_we0;
wire   [31:0] inp_image_62_q0;
reg   [9:0] inp_image_63_address0;
reg    inp_image_63_ce0;
reg    inp_image_63_we0;
wire   [31:0] inp_image_63_q0;
reg   [9:0] inp_image_64_address0;
reg    inp_image_64_ce0;
reg    inp_image_64_we0;
wire   [31:0] inp_image_64_q0;
reg   [9:0] inp_image_65_address0;
reg    inp_image_65_ce0;
reg    inp_image_65_we0;
wire   [31:0] inp_image_65_q0;
reg   [9:0] inp_image_66_address0;
reg    inp_image_66_ce0;
reg    inp_image_66_we0;
wire   [31:0] inp_image_66_q0;
reg   [9:0] inp_image_67_address0;
reg    inp_image_67_ce0;
reg    inp_image_67_we0;
wire   [31:0] inp_image_67_q0;
reg   [9:0] inp_image_68_address0;
reg    inp_image_68_ce0;
reg    inp_image_68_we0;
wire   [31:0] inp_image_68_q0;
reg   [9:0] inp_image_69_address0;
reg    inp_image_69_ce0;
reg    inp_image_69_we0;
wire   [31:0] inp_image_69_q0;
reg   [9:0] inp_image_70_address0;
reg    inp_image_70_ce0;
reg    inp_image_70_we0;
wire   [31:0] inp_image_70_q0;
reg   [9:0] inp_image_71_address0;
reg    inp_image_71_ce0;
reg    inp_image_71_we0;
wire   [31:0] inp_image_71_q0;
reg   [9:0] inp_image_72_address0;
reg    inp_image_72_ce0;
reg    inp_image_72_we0;
wire   [31:0] inp_image_72_q0;
reg   [9:0] inp_image_73_address0;
reg    inp_image_73_ce0;
reg    inp_image_73_we0;
wire   [31:0] inp_image_73_q0;
reg   [9:0] inp_image_74_address0;
reg    inp_image_74_ce0;
reg    inp_image_74_we0;
wire   [31:0] inp_image_74_q0;
reg   [9:0] inp_image_75_address0;
reg    inp_image_75_ce0;
reg    inp_image_75_we0;
wire   [31:0] inp_image_75_q0;
reg   [9:0] inp_image_76_address0;
reg    inp_image_76_ce0;
reg    inp_image_76_we0;
wire   [31:0] inp_image_76_q0;
reg   [9:0] inp_image_77_address0;
reg    inp_image_77_ce0;
reg    inp_image_77_we0;
wire   [31:0] inp_image_77_q0;
reg   [9:0] inp_image_78_address0;
reg    inp_image_78_ce0;
reg    inp_image_78_we0;
wire   [31:0] inp_image_78_q0;
reg   [9:0] inp_image_79_address0;
reg    inp_image_79_ce0;
reg    inp_image_79_we0;
wire   [31:0] inp_image_79_q0;
reg   [9:0] inp_image_80_address0;
reg    inp_image_80_ce0;
reg    inp_image_80_we0;
wire   [31:0] inp_image_80_q0;
reg   [9:0] inp_image_81_address0;
reg    inp_image_81_ce0;
reg    inp_image_81_we0;
wire   [31:0] inp_image_81_q0;
reg   [9:0] inp_image_82_address0;
reg    inp_image_82_ce0;
reg    inp_image_82_we0;
wire   [31:0] inp_image_82_q0;
reg   [9:0] inp_image_83_address0;
reg    inp_image_83_ce0;
reg    inp_image_83_we0;
wire   [31:0] inp_image_83_q0;
reg   [9:0] inp_image_84_address0;
reg    inp_image_84_ce0;
reg    inp_image_84_we0;
wire   [31:0] inp_image_84_q0;
reg   [9:0] inp_image_85_address0;
reg    inp_image_85_ce0;
reg    inp_image_85_we0;
wire   [31:0] inp_image_85_q0;
reg   [9:0] inp_image_86_address0;
reg    inp_image_86_ce0;
reg    inp_image_86_we0;
wire   [31:0] inp_image_86_q0;
reg   [9:0] inp_image_87_address0;
reg    inp_image_87_ce0;
reg    inp_image_87_we0;
wire   [31:0] inp_image_87_q0;
reg   [9:0] inp_image_88_address0;
reg    inp_image_88_ce0;
reg    inp_image_88_we0;
wire   [31:0] inp_image_88_q0;
reg   [9:0] inp_image_89_address0;
reg    inp_image_89_ce0;
reg    inp_image_89_we0;
wire   [31:0] inp_image_89_q0;
reg   [9:0] inp_image_90_address0;
reg    inp_image_90_ce0;
reg    inp_image_90_we0;
wire   [31:0] inp_image_90_q0;
reg   [9:0] inp_image_91_address0;
reg    inp_image_91_ce0;
reg    inp_image_91_we0;
wire   [31:0] inp_image_91_q0;
reg   [9:0] inp_image_92_address0;
reg    inp_image_92_ce0;
reg    inp_image_92_we0;
wire   [31:0] inp_image_92_q0;
reg   [9:0] inp_image_93_address0;
reg    inp_image_93_ce0;
reg    inp_image_93_we0;
wire   [31:0] inp_image_93_q0;
reg   [9:0] inp_image_94_address0;
reg    inp_image_94_ce0;
reg    inp_image_94_we0;
wire   [31:0] inp_image_94_q0;
reg   [9:0] inp_image_95_address0;
reg    inp_image_95_ce0;
reg    inp_image_95_we0;
wire   [31:0] inp_image_95_q0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_idle;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_ready;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWID;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWUSER;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WSTRB;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WID;
wire   [0:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WUSER;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARID;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARUSER;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_d0;
wire   [9:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0;
wire    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0;
wire   [31:0] grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_d0;
wire    grp_norm1_Pipeline_L2_L3_fu_644_ap_start;
wire    grp_norm1_Pipeline_L2_L3_fu_644_ap_done;
wire    grp_norm1_Pipeline_L2_L3_fu_644_ap_idle;
wire    grp_norm1_Pipeline_L2_L3_fu_644_ap_ready;
wire    grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWID;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWUSER;
wire    grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB;
wire    grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WID;
wire   [0:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WUSER;
wire    grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARID;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARUSER;
wire    grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_RREADY;
wire    grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0;
wire    grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0;
wire   [9:0] grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0;
wire    grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0;
wire   [9:0] grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0;
wire    grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_opcode;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_opcode;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_opcode;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1;
wire   [1:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_opcode;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0;
wire   [63:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1;
wire   [31:0] grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2;
wire    grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce;
wire    grp_norm1_Pipeline_L5_L6_fu_668_ap_start;
wire    grp_norm1_Pipeline_L5_L6_fu_668_ap_done;
wire    grp_norm1_Pipeline_L5_L6_fu_668_ap_idle;
wire    grp_norm1_Pipeline_L5_L6_fu_668_ap_ready;
wire    grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWID;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWUSER;
wire    grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB;
wire    grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WID;
wire   [0:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WUSER;
wire    grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARID;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARUSER;
wire    grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_RREADY;
wire    grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0;
wire    grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0;
wire   [9:0] grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0;
wire    grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0;
wire   [9:0] grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0;
wire    grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0;
wire   [9:0] grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0;
wire    grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_opcode;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_opcode;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_opcode;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_opcode;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1;
wire   [1:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_opcode;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0;
wire   [63:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1;
wire   [31:0] grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2;
wire    grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_idle;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_ready;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWID;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWUSER;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WID;
wire   [0:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WUSER;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARID;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARUSER;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_RREADY;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0;
wire   [9:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_opcode;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_opcode;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_opcode;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_opcode;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1;
wire   [1:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_opcode;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0;
wire   [63:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1;
wire   [31:0] grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2;
wire    grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce;
wire    grp_norm1_Pipeline_L12_L13_fu_810_ap_start;
wire    grp_norm1_Pipeline_L12_L13_fu_810_ap_done;
wire    grp_norm1_Pipeline_L12_L13_fu_810_ap_idle;
wire    grp_norm1_Pipeline_L12_L13_fu_810_ap_ready;
wire    grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWID;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWUSER;
wire    grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB;
wire    grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WID;
wire   [0:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WUSER;
wire    grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARID;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARUSER;
wire    grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_RREADY;
wire    grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0;
wire    grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0;
wire   [9:0] grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0;
wire    grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0;
wire   [9:0] grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0;
wire    grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0;
wire   [9:0] grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0;
wire    grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_opcode;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_opcode;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_opcode;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_opcode;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1;
wire   [1:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_opcode;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0;
wire   [63:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1;
wire   [31:0] grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2;
wire    grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce;
wire    grp_norm1_Pipeline_L15_L16_fu_835_ap_start;
wire    grp_norm1_Pipeline_L15_L16_fu_835_ap_done;
wire    grp_norm1_Pipeline_L15_L16_fu_835_ap_idle;
wire    grp_norm1_Pipeline_L15_L16_fu_835_ap_ready;
wire    grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR;
wire   [0:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWID;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN;
wire   [2:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWSIZE;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWBURST;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLOCK;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWCACHE;
wire   [2:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWPROT;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWQOS;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWREGION;
wire   [0:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWUSER;
wire    grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB;
wire    grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WLAST;
wire   [0:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WID;
wire   [0:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WUSER;
wire    grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARVALID;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARADDR;
wire   [0:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARID;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLEN;
wire   [2:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARSIZE;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARBURST;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLOCK;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARCACHE;
wire   [2:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARPROT;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARQOS;
wire   [3:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARREGION;
wire   [0:0] grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARUSER;
wire    grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_RREADY;
wire    grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY;
wire   [9:0] grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0;
wire    grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0;
wire   [9:0] grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0;
wire    grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0;
wire   [9:0] grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0;
wire    grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_opcode;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_opcode;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_opcode;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1;
wire   [1:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_opcode;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0;
wire   [63:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1;
wire   [31:0] grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2;
wire    grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce;
reg   [31:0] grp_pow_generic_float_s_fu_1103_base_r;
reg   [31:0] grp_pow_generic_float_s_fu_1103_exp;
wire   [31:0] grp_pow_generic_float_s_fu_1103_ap_return;
reg    grp_pow_generic_float_s_fu_1103_ap_ce;
reg   [31:0] grp_pow_generic_float_s_fu_1115_base_r;
reg   [31:0] grp_pow_generic_float_s_fu_1115_exp;
wire   [31:0] grp_pow_generic_float_s_fu_1115_ap_return;
reg    grp_pow_generic_float_s_fu_1115_ap_ce;
reg   [31:0] grp_pow_generic_float_s_fu_1127_base_r;
reg   [31:0] grp_pow_generic_float_s_fu_1127_exp;
wire   [31:0] grp_pow_generic_float_s_fu_1127_ap_return;
reg    grp_pow_generic_float_s_fu_1127_ap_ce;
reg   [31:0] grp_pow_generic_float_s_fu_1139_base_r;
reg   [31:0] grp_pow_generic_float_s_fu_1139_exp;
wire   [31:0] grp_pow_generic_float_s_fu_1139_ap_return;
reg    grp_pow_generic_float_s_fu_1139_ap_ce;
reg   [31:0] grp_pow_generic_float_s_fu_1155_base_r;
reg   [31:0] grp_pow_generic_float_s_fu_1155_exp;
wire   [31:0] grp_pow_generic_float_s_fu_1155_ap_return;
reg    grp_pow_generic_float_s_fu_1155_ap_ce;
reg    gmem0_0_AWVALID;
wire    gmem0_0_AWREADY;
reg   [63:0] gmem0_0_AWADDR;
reg   [31:0] gmem0_0_AWLEN;
reg    gmem0_0_WVALID;
wire    gmem0_0_WREADY;
reg   [31:0] gmem0_0_WDATA;
reg   [3:0] gmem0_0_WSTRB;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
reg   [63:0] gmem0_0_ARADDR;
reg   [31:0] gmem0_0_ARLEN;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [31:0] gmem0_0_RDATA;
wire   [8:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
reg    gmem0_0_BREADY;
reg    grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg;
wire    ap_CS_fsm_state9;
reg   [46:0] ap_NS_fsm;
wire    ap_NS_fsm_state10;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
reg    grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg;
wire    ap_NS_fsm_state27;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
reg    grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
reg    grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire  signed [63:0] sext_ln49_fu_879_p1;
wire  signed [63:0] sext_ln59_fu_889_p1;
wire  signed [63:0] sext_ln74_fu_914_p1;
wire  signed [63:0] sext_ln89_fu_939_p1;
wire  signed [63:0] sext_ln107_fu_979_p1;
wire  signed [63:0] sext_ln120_fu_989_p1;
wire   [63:0] add_ln74_fu_899_p2;
wire   [63:0] add_ln89_fu_924_p2;
wire   [63:0] add_ln107_fu_949_p2;
wire   [63:0] add_ln120_fu_964_p2;
wire   [31:0] grp_fu_1073_p2;
reg   [31:0] grp_fu_1073_p0;
reg   [31:0] grp_fu_1073_p1;
reg    grp_fu_1073_ce;
wire   [31:0] grp_fu_1077_p2;
reg   [31:0] grp_fu_1077_p0;
reg   [31:0] grp_fu_1077_p1;
reg    grp_fu_1077_ce;
wire   [31:0] grp_fu_1081_p2;
reg   [31:0] grp_fu_1081_p0;
reg   [31:0] grp_fu_1081_p1;
reg    grp_fu_1081_ce;
wire   [31:0] grp_fu_1085_p2;
reg   [31:0] grp_fu_1085_p0;
reg   [31:0] grp_fu_1085_p1;
reg    grp_fu_1085_ce;
wire   [31:0] grp_fu_1089_p1;
reg   [63:0] grp_fu_1089_p0;
reg    grp_fu_1089_ce;
wire   [63:0] grp_fu_1092_p1;
reg   [31:0] grp_fu_1092_p0;
reg    grp_fu_1092_ce;
wire   [63:0] grp_fu_1095_p2;
reg   [63:0] grp_fu_1095_p0;
reg   [63:0] grp_fu_1095_p1;
reg    grp_fu_1095_ce;
wire   [63:0] grp_fu_1099_p2;
reg   [63:0] grp_fu_1099_p0;
reg   [63:0] grp_fu_1099_p1;
reg    grp_fu_1099_ce;
wire   [31:0] grp_fu_1151_p2;
reg   [31:0] grp_fu_1151_p0;
reg   [31:0] grp_fu_1151_p1;
reg    grp_fu_1151_ce;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
reg    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
reg    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 47'd1;
#0 grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg = 1'b0;
#0 grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg = 1'b0;
#0 grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg = 1'b0;
#0 grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg = 1'b0;
#0 grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg = 1'b0;
#0 grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg = 1'b0;
end

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_address0),
    .ce0(inp_image_ce0),
    .we0(inp_image_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_d0),
    .q0(inp_image_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_1_address0),
    .ce0(inp_image_1_ce0),
    .we0(inp_image_1_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_d0),
    .q0(inp_image_1_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_2_address0),
    .ce0(inp_image_2_ce0),
    .we0(inp_image_2_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_d0),
    .q0(inp_image_2_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_3_address0),
    .ce0(inp_image_3_ce0),
    .we0(inp_image_3_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_d0),
    .q0(inp_image_3_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_4_address0),
    .ce0(inp_image_4_ce0),
    .we0(inp_image_4_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_d0),
    .q0(inp_image_4_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_5_address0),
    .ce0(inp_image_5_ce0),
    .we0(inp_image_5_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_d0),
    .q0(inp_image_5_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_6_address0),
    .ce0(inp_image_6_ce0),
    .we0(inp_image_6_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_d0),
    .q0(inp_image_6_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_7_address0),
    .ce0(inp_image_7_ce0),
    .we0(inp_image_7_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_d0),
    .q0(inp_image_7_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_8_address0),
    .ce0(inp_image_8_ce0),
    .we0(inp_image_8_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_d0),
    .q0(inp_image_8_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_9_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_9_address0),
    .ce0(inp_image_9_ce0),
    .we0(inp_image_9_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_d0),
    .q0(inp_image_9_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_10_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_10_address0),
    .ce0(inp_image_10_ce0),
    .we0(inp_image_10_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_d0),
    .q0(inp_image_10_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_11_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_11_address0),
    .ce0(inp_image_11_ce0),
    .we0(inp_image_11_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_d0),
    .q0(inp_image_11_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_12_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_12_address0),
    .ce0(inp_image_12_ce0),
    .we0(inp_image_12_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_d0),
    .q0(inp_image_12_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_13_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_13_address0),
    .ce0(inp_image_13_ce0),
    .we0(inp_image_13_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_d0),
    .q0(inp_image_13_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_14_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_14_address0),
    .ce0(inp_image_14_ce0),
    .we0(inp_image_14_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_d0),
    .q0(inp_image_14_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_15_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_15_address0),
    .ce0(inp_image_15_ce0),
    .we0(inp_image_15_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_d0),
    .q0(inp_image_15_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_16_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_16_address0),
    .ce0(inp_image_16_ce0),
    .we0(inp_image_16_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_d0),
    .q0(inp_image_16_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_17_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_17_address0),
    .ce0(inp_image_17_ce0),
    .we0(inp_image_17_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_d0),
    .q0(inp_image_17_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_18_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_18_address0),
    .ce0(inp_image_18_ce0),
    .we0(inp_image_18_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_d0),
    .q0(inp_image_18_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_19_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_19_address0),
    .ce0(inp_image_19_ce0),
    .we0(inp_image_19_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_d0),
    .q0(inp_image_19_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_20_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_20_address0),
    .ce0(inp_image_20_ce0),
    .we0(inp_image_20_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_d0),
    .q0(inp_image_20_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_21_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_21_address0),
    .ce0(inp_image_21_ce0),
    .we0(inp_image_21_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_d0),
    .q0(inp_image_21_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_22_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_22_address0),
    .ce0(inp_image_22_ce0),
    .we0(inp_image_22_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_d0),
    .q0(inp_image_22_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_23_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_23_address0),
    .ce0(inp_image_23_ce0),
    .we0(inp_image_23_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_d0),
    .q0(inp_image_23_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_24_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_24_address0),
    .ce0(inp_image_24_ce0),
    .we0(inp_image_24_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_d0),
    .q0(inp_image_24_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_25_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_25_address0),
    .ce0(inp_image_25_ce0),
    .we0(inp_image_25_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_d0),
    .q0(inp_image_25_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_26_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_26_address0),
    .ce0(inp_image_26_ce0),
    .we0(inp_image_26_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_d0),
    .q0(inp_image_26_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_27_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_27_address0),
    .ce0(inp_image_27_ce0),
    .we0(inp_image_27_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_d0),
    .q0(inp_image_27_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_28_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_28_address0),
    .ce0(inp_image_28_ce0),
    .we0(inp_image_28_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_d0),
    .q0(inp_image_28_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_29_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_29_address0),
    .ce0(inp_image_29_ce0),
    .we0(inp_image_29_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_d0),
    .q0(inp_image_29_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_30_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_30_address0),
    .ce0(inp_image_30_ce0),
    .we0(inp_image_30_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_d0),
    .q0(inp_image_30_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_31_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_31_address0),
    .ce0(inp_image_31_ce0),
    .we0(inp_image_31_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_d0),
    .q0(inp_image_31_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_32_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_32_address0),
    .ce0(inp_image_32_ce0),
    .we0(inp_image_32_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_d0),
    .q0(inp_image_32_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_33_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_33_address0),
    .ce0(inp_image_33_ce0),
    .we0(inp_image_33_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_d0),
    .q0(inp_image_33_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_34_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_34_address0),
    .ce0(inp_image_34_ce0),
    .we0(inp_image_34_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_d0),
    .q0(inp_image_34_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_35_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_35_address0),
    .ce0(inp_image_35_ce0),
    .we0(inp_image_35_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_d0),
    .q0(inp_image_35_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_36_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_36_address0),
    .ce0(inp_image_36_ce0),
    .we0(inp_image_36_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_d0),
    .q0(inp_image_36_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_37_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_37_address0),
    .ce0(inp_image_37_ce0),
    .we0(inp_image_37_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_d0),
    .q0(inp_image_37_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_38_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_38_address0),
    .ce0(inp_image_38_ce0),
    .we0(inp_image_38_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_d0),
    .q0(inp_image_38_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_39_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_39_address0),
    .ce0(inp_image_39_ce0),
    .we0(inp_image_39_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_d0),
    .q0(inp_image_39_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_40_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_40_address0),
    .ce0(inp_image_40_ce0),
    .we0(inp_image_40_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_d0),
    .q0(inp_image_40_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_41_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_41_address0),
    .ce0(inp_image_41_ce0),
    .we0(inp_image_41_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_d0),
    .q0(inp_image_41_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_42_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_42_address0),
    .ce0(inp_image_42_ce0),
    .we0(inp_image_42_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_d0),
    .q0(inp_image_42_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_43_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_43_address0),
    .ce0(inp_image_43_ce0),
    .we0(inp_image_43_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_d0),
    .q0(inp_image_43_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_44_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_44_address0),
    .ce0(inp_image_44_ce0),
    .we0(inp_image_44_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_d0),
    .q0(inp_image_44_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_45_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_45_address0),
    .ce0(inp_image_45_ce0),
    .we0(inp_image_45_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_d0),
    .q0(inp_image_45_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_46_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_46_address0),
    .ce0(inp_image_46_ce0),
    .we0(inp_image_46_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_d0),
    .q0(inp_image_46_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_47_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_47_address0),
    .ce0(inp_image_47_ce0),
    .we0(inp_image_47_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_d0),
    .q0(inp_image_47_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_48_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_48_address0),
    .ce0(inp_image_48_ce0),
    .we0(inp_image_48_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_d0),
    .q0(inp_image_48_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_49_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_49_address0),
    .ce0(inp_image_49_ce0),
    .we0(inp_image_49_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_d0),
    .q0(inp_image_49_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_50_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_50_address0),
    .ce0(inp_image_50_ce0),
    .we0(inp_image_50_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_d0),
    .q0(inp_image_50_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_51_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_51_address0),
    .ce0(inp_image_51_ce0),
    .we0(inp_image_51_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_d0),
    .q0(inp_image_51_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_52_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_52_address0),
    .ce0(inp_image_52_ce0),
    .we0(inp_image_52_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_d0),
    .q0(inp_image_52_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_53_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_53_address0),
    .ce0(inp_image_53_ce0),
    .we0(inp_image_53_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_d0),
    .q0(inp_image_53_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_54_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_54_address0),
    .ce0(inp_image_54_ce0),
    .we0(inp_image_54_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_d0),
    .q0(inp_image_54_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_55_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_55_address0),
    .ce0(inp_image_55_ce0),
    .we0(inp_image_55_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_d0),
    .q0(inp_image_55_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_56_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_56_address0),
    .ce0(inp_image_56_ce0),
    .we0(inp_image_56_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_d0),
    .q0(inp_image_56_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_57_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_57_address0),
    .ce0(inp_image_57_ce0),
    .we0(inp_image_57_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_d0),
    .q0(inp_image_57_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_58_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_58_address0),
    .ce0(inp_image_58_ce0),
    .we0(inp_image_58_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_d0),
    .q0(inp_image_58_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_59_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_59_address0),
    .ce0(inp_image_59_ce0),
    .we0(inp_image_59_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_d0),
    .q0(inp_image_59_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_60_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_60_address0),
    .ce0(inp_image_60_ce0),
    .we0(inp_image_60_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_d0),
    .q0(inp_image_60_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_61_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_61_address0),
    .ce0(inp_image_61_ce0),
    .we0(inp_image_61_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_d0),
    .q0(inp_image_61_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_62_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_62_address0),
    .ce0(inp_image_62_ce0),
    .we0(inp_image_62_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_d0),
    .q0(inp_image_62_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_63_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_63_address0),
    .ce0(inp_image_63_ce0),
    .we0(inp_image_63_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_d0),
    .q0(inp_image_63_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_64_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_64_address0),
    .ce0(inp_image_64_ce0),
    .we0(inp_image_64_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_d0),
    .q0(inp_image_64_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_65_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_65_address0),
    .ce0(inp_image_65_ce0),
    .we0(inp_image_65_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_d0),
    .q0(inp_image_65_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_66_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_66_address0),
    .ce0(inp_image_66_ce0),
    .we0(inp_image_66_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_d0),
    .q0(inp_image_66_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_67_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_67_address0),
    .ce0(inp_image_67_ce0),
    .we0(inp_image_67_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_d0),
    .q0(inp_image_67_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_68_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_68_address0),
    .ce0(inp_image_68_ce0),
    .we0(inp_image_68_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_d0),
    .q0(inp_image_68_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_69_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_69_address0),
    .ce0(inp_image_69_ce0),
    .we0(inp_image_69_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_d0),
    .q0(inp_image_69_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_70_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_70_address0),
    .ce0(inp_image_70_ce0),
    .we0(inp_image_70_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_d0),
    .q0(inp_image_70_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_71_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_71_address0),
    .ce0(inp_image_71_ce0),
    .we0(inp_image_71_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_d0),
    .q0(inp_image_71_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_72_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_72_address0),
    .ce0(inp_image_72_ce0),
    .we0(inp_image_72_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_d0),
    .q0(inp_image_72_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_73_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_73_address0),
    .ce0(inp_image_73_ce0),
    .we0(inp_image_73_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_d0),
    .q0(inp_image_73_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_74_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_74_address0),
    .ce0(inp_image_74_ce0),
    .we0(inp_image_74_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_d0),
    .q0(inp_image_74_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_75_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_75_address0),
    .ce0(inp_image_75_ce0),
    .we0(inp_image_75_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_d0),
    .q0(inp_image_75_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_76_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_76_address0),
    .ce0(inp_image_76_ce0),
    .we0(inp_image_76_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_d0),
    .q0(inp_image_76_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_77_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_77_address0),
    .ce0(inp_image_77_ce0),
    .we0(inp_image_77_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_d0),
    .q0(inp_image_77_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_78_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_78_address0),
    .ce0(inp_image_78_ce0),
    .we0(inp_image_78_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_d0),
    .q0(inp_image_78_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_79_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_79_address0),
    .ce0(inp_image_79_ce0),
    .we0(inp_image_79_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_d0),
    .q0(inp_image_79_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_80_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_80_address0),
    .ce0(inp_image_80_ce0),
    .we0(inp_image_80_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_d0),
    .q0(inp_image_80_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_81_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_81_address0),
    .ce0(inp_image_81_ce0),
    .we0(inp_image_81_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_d0),
    .q0(inp_image_81_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_82_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_82_address0),
    .ce0(inp_image_82_ce0),
    .we0(inp_image_82_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_d0),
    .q0(inp_image_82_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_83_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_83_address0),
    .ce0(inp_image_83_ce0),
    .we0(inp_image_83_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_d0),
    .q0(inp_image_83_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_84_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_84_address0),
    .ce0(inp_image_84_ce0),
    .we0(inp_image_84_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_d0),
    .q0(inp_image_84_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_85_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_85_address0),
    .ce0(inp_image_85_ce0),
    .we0(inp_image_85_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_d0),
    .q0(inp_image_85_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_86_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_86_address0),
    .ce0(inp_image_86_ce0),
    .we0(inp_image_86_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_d0),
    .q0(inp_image_86_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_87_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_87_address0),
    .ce0(inp_image_87_ce0),
    .we0(inp_image_87_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_d0),
    .q0(inp_image_87_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_88_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_88_address0),
    .ce0(inp_image_88_ce0),
    .we0(inp_image_88_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_d0),
    .q0(inp_image_88_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_89_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_89_address0),
    .ce0(inp_image_89_ce0),
    .we0(inp_image_89_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_d0),
    .q0(inp_image_89_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_90_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_90_address0),
    .ce0(inp_image_90_ce0),
    .we0(inp_image_90_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_d0),
    .q0(inp_image_90_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_91_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_91_address0),
    .ce0(inp_image_91_ce0),
    .we0(inp_image_91_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_d0),
    .q0(inp_image_91_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_92_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_92_address0),
    .ce0(inp_image_92_ce0),
    .we0(inp_image_92_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_d0),
    .q0(inp_image_92_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_93_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_93_address0),
    .ce0(inp_image_93_ce0),
    .we0(inp_image_93_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_d0),
    .q0(inp_image_93_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_94_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_94_address0),
    .ce0(inp_image_94_ce0),
    .we0(inp_image_94_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_d0),
    .q0(inp_image_94_q0)
);

norm1_inp_image_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 729 ),
    .AddressWidth( 10 ))
inp_image_95_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inp_image_95_address0),
    .ce0(inp_image_95_ce0),
    .we0(inp_image_95_we0),
    .d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_d0),
    .q0(inp_image_95_q0)
);

norm1_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2 grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start),
    .ap_done(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done),
    .ap_idle(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_idle),
    .ap_ready(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(1'b0),
    .m_axi_gmem0_0_AWADDR(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(1'b0),
    .m_axi_gmem0_0_WDATA(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(gmem0_0_ARREADY),
    .m_axi_gmem0_0_ARADDR(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(gmem0_0_RVALID),
    .m_axi_gmem0_0_RREADY(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(gmem0_0_RDATA),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(gmem0_0_RFIFONUM),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(1'b0),
    .m_axi_gmem0_0_BREADY(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln49(trunc_ln_reg_1007),
    .inp_image_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0),
    .inp_image_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0),
    .inp_image_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0),
    .inp_image_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_d0),
    .inp_image_1_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0),
    .inp_image_1_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0),
    .inp_image_1_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0),
    .inp_image_1_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_d0),
    .inp_image_2_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0),
    .inp_image_2_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0),
    .inp_image_2_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0),
    .inp_image_2_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_d0),
    .inp_image_3_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0),
    .inp_image_3_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0),
    .inp_image_3_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0),
    .inp_image_3_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_d0),
    .inp_image_4_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0),
    .inp_image_4_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0),
    .inp_image_4_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0),
    .inp_image_4_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_d0),
    .inp_image_5_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0),
    .inp_image_5_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0),
    .inp_image_5_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0),
    .inp_image_5_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_d0),
    .inp_image_6_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0),
    .inp_image_6_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0),
    .inp_image_6_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0),
    .inp_image_6_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_d0),
    .inp_image_7_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0),
    .inp_image_7_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0),
    .inp_image_7_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0),
    .inp_image_7_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_d0),
    .inp_image_8_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0),
    .inp_image_8_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0),
    .inp_image_8_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0),
    .inp_image_8_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_d0),
    .inp_image_9_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0),
    .inp_image_9_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0),
    .inp_image_9_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0),
    .inp_image_9_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_d0),
    .inp_image_10_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0),
    .inp_image_10_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0),
    .inp_image_10_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0),
    .inp_image_10_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_d0),
    .inp_image_11_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0),
    .inp_image_11_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0),
    .inp_image_11_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0),
    .inp_image_11_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_d0),
    .inp_image_12_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0),
    .inp_image_12_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0),
    .inp_image_12_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0),
    .inp_image_12_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_d0),
    .inp_image_13_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0),
    .inp_image_13_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0),
    .inp_image_13_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0),
    .inp_image_13_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_d0),
    .inp_image_14_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0),
    .inp_image_14_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0),
    .inp_image_14_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0),
    .inp_image_14_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_d0),
    .inp_image_15_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0),
    .inp_image_15_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0),
    .inp_image_15_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0),
    .inp_image_15_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_d0),
    .inp_image_16_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0),
    .inp_image_16_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0),
    .inp_image_16_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0),
    .inp_image_16_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_d0),
    .inp_image_17_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0),
    .inp_image_17_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0),
    .inp_image_17_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0),
    .inp_image_17_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_d0),
    .inp_image_18_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0),
    .inp_image_18_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0),
    .inp_image_18_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0),
    .inp_image_18_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_d0),
    .inp_image_19_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0),
    .inp_image_19_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0),
    .inp_image_19_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0),
    .inp_image_19_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_d0),
    .inp_image_20_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0),
    .inp_image_20_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0),
    .inp_image_20_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0),
    .inp_image_20_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_d0),
    .inp_image_21_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0),
    .inp_image_21_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0),
    .inp_image_21_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0),
    .inp_image_21_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_d0),
    .inp_image_22_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0),
    .inp_image_22_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0),
    .inp_image_22_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0),
    .inp_image_22_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_d0),
    .inp_image_23_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0),
    .inp_image_23_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0),
    .inp_image_23_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0),
    .inp_image_23_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_d0),
    .inp_image_24_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0),
    .inp_image_24_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0),
    .inp_image_24_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0),
    .inp_image_24_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_d0),
    .inp_image_25_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0),
    .inp_image_25_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0),
    .inp_image_25_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0),
    .inp_image_25_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_d0),
    .inp_image_26_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0),
    .inp_image_26_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0),
    .inp_image_26_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0),
    .inp_image_26_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_d0),
    .inp_image_27_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0),
    .inp_image_27_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0),
    .inp_image_27_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0),
    .inp_image_27_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_d0),
    .inp_image_28_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0),
    .inp_image_28_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0),
    .inp_image_28_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0),
    .inp_image_28_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_d0),
    .inp_image_29_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0),
    .inp_image_29_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0),
    .inp_image_29_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0),
    .inp_image_29_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_d0),
    .inp_image_30_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0),
    .inp_image_30_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0),
    .inp_image_30_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0),
    .inp_image_30_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_d0),
    .inp_image_31_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0),
    .inp_image_31_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0),
    .inp_image_31_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0),
    .inp_image_31_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_d0),
    .inp_image_32_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0),
    .inp_image_32_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0),
    .inp_image_32_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0),
    .inp_image_32_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_d0),
    .inp_image_33_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0),
    .inp_image_33_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0),
    .inp_image_33_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0),
    .inp_image_33_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_d0),
    .inp_image_34_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0),
    .inp_image_34_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0),
    .inp_image_34_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0),
    .inp_image_34_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_d0),
    .inp_image_35_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0),
    .inp_image_35_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0),
    .inp_image_35_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0),
    .inp_image_35_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_d0),
    .inp_image_36_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0),
    .inp_image_36_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0),
    .inp_image_36_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0),
    .inp_image_36_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_d0),
    .inp_image_37_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0),
    .inp_image_37_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0),
    .inp_image_37_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0),
    .inp_image_37_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_d0),
    .inp_image_38_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0),
    .inp_image_38_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0),
    .inp_image_38_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0),
    .inp_image_38_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_d0),
    .inp_image_39_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0),
    .inp_image_39_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0),
    .inp_image_39_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0),
    .inp_image_39_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_d0),
    .inp_image_40_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0),
    .inp_image_40_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0),
    .inp_image_40_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0),
    .inp_image_40_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_d0),
    .inp_image_41_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0),
    .inp_image_41_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0),
    .inp_image_41_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0),
    .inp_image_41_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_d0),
    .inp_image_42_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0),
    .inp_image_42_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0),
    .inp_image_42_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0),
    .inp_image_42_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_d0),
    .inp_image_43_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0),
    .inp_image_43_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0),
    .inp_image_43_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0),
    .inp_image_43_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_d0),
    .inp_image_44_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0),
    .inp_image_44_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0),
    .inp_image_44_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0),
    .inp_image_44_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_d0),
    .inp_image_45_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0),
    .inp_image_45_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0),
    .inp_image_45_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0),
    .inp_image_45_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_d0),
    .inp_image_46_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0),
    .inp_image_46_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0),
    .inp_image_46_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0),
    .inp_image_46_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_d0),
    .inp_image_47_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0),
    .inp_image_47_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0),
    .inp_image_47_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0),
    .inp_image_47_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_d0),
    .inp_image_48_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0),
    .inp_image_48_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0),
    .inp_image_48_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0),
    .inp_image_48_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_d0),
    .inp_image_49_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0),
    .inp_image_49_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0),
    .inp_image_49_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0),
    .inp_image_49_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_d0),
    .inp_image_50_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0),
    .inp_image_50_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0),
    .inp_image_50_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0),
    .inp_image_50_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_d0),
    .inp_image_51_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0),
    .inp_image_51_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0),
    .inp_image_51_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0),
    .inp_image_51_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_d0),
    .inp_image_52_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0),
    .inp_image_52_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0),
    .inp_image_52_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0),
    .inp_image_52_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_d0),
    .inp_image_53_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0),
    .inp_image_53_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0),
    .inp_image_53_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0),
    .inp_image_53_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_d0),
    .inp_image_54_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0),
    .inp_image_54_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0),
    .inp_image_54_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0),
    .inp_image_54_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_d0),
    .inp_image_55_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0),
    .inp_image_55_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0),
    .inp_image_55_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0),
    .inp_image_55_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_d0),
    .inp_image_56_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0),
    .inp_image_56_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0),
    .inp_image_56_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0),
    .inp_image_56_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_d0),
    .inp_image_57_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0),
    .inp_image_57_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0),
    .inp_image_57_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0),
    .inp_image_57_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_d0),
    .inp_image_58_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0),
    .inp_image_58_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0),
    .inp_image_58_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0),
    .inp_image_58_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_d0),
    .inp_image_59_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0),
    .inp_image_59_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0),
    .inp_image_59_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0),
    .inp_image_59_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_d0),
    .inp_image_60_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0),
    .inp_image_60_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0),
    .inp_image_60_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0),
    .inp_image_60_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_d0),
    .inp_image_61_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0),
    .inp_image_61_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0),
    .inp_image_61_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0),
    .inp_image_61_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_d0),
    .inp_image_62_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0),
    .inp_image_62_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0),
    .inp_image_62_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0),
    .inp_image_62_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_d0),
    .inp_image_63_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0),
    .inp_image_63_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0),
    .inp_image_63_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0),
    .inp_image_63_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_d0),
    .inp_image_64_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0),
    .inp_image_64_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0),
    .inp_image_64_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0),
    .inp_image_64_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_d0),
    .inp_image_65_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0),
    .inp_image_65_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0),
    .inp_image_65_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0),
    .inp_image_65_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_d0),
    .inp_image_66_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0),
    .inp_image_66_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0),
    .inp_image_66_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0),
    .inp_image_66_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_d0),
    .inp_image_67_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0),
    .inp_image_67_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0),
    .inp_image_67_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0),
    .inp_image_67_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_d0),
    .inp_image_68_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0),
    .inp_image_68_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0),
    .inp_image_68_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0),
    .inp_image_68_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_d0),
    .inp_image_69_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0),
    .inp_image_69_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0),
    .inp_image_69_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0),
    .inp_image_69_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_d0),
    .inp_image_70_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0),
    .inp_image_70_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0),
    .inp_image_70_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0),
    .inp_image_70_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_d0),
    .inp_image_71_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0),
    .inp_image_71_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0),
    .inp_image_71_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0),
    .inp_image_71_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_d0),
    .inp_image_72_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0),
    .inp_image_72_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0),
    .inp_image_72_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0),
    .inp_image_72_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_d0),
    .inp_image_73_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0),
    .inp_image_73_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0),
    .inp_image_73_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0),
    .inp_image_73_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_d0),
    .inp_image_74_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0),
    .inp_image_74_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0),
    .inp_image_74_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0),
    .inp_image_74_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_d0),
    .inp_image_75_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0),
    .inp_image_75_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0),
    .inp_image_75_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0),
    .inp_image_75_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_d0),
    .inp_image_76_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0),
    .inp_image_76_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0),
    .inp_image_76_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0),
    .inp_image_76_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_d0),
    .inp_image_77_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0),
    .inp_image_77_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0),
    .inp_image_77_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0),
    .inp_image_77_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_d0),
    .inp_image_78_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0),
    .inp_image_78_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0),
    .inp_image_78_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0),
    .inp_image_78_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_d0),
    .inp_image_79_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0),
    .inp_image_79_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0),
    .inp_image_79_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0),
    .inp_image_79_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_d0),
    .inp_image_80_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0),
    .inp_image_80_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0),
    .inp_image_80_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0),
    .inp_image_80_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_d0),
    .inp_image_81_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0),
    .inp_image_81_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0),
    .inp_image_81_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0),
    .inp_image_81_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_d0),
    .inp_image_82_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0),
    .inp_image_82_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0),
    .inp_image_82_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0),
    .inp_image_82_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_d0),
    .inp_image_83_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0),
    .inp_image_83_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0),
    .inp_image_83_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0),
    .inp_image_83_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_d0),
    .inp_image_84_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0),
    .inp_image_84_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0),
    .inp_image_84_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0),
    .inp_image_84_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_d0),
    .inp_image_85_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0),
    .inp_image_85_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0),
    .inp_image_85_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0),
    .inp_image_85_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_d0),
    .inp_image_86_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0),
    .inp_image_86_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0),
    .inp_image_86_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0),
    .inp_image_86_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_d0),
    .inp_image_87_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0),
    .inp_image_87_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0),
    .inp_image_87_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0),
    .inp_image_87_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_d0),
    .inp_image_88_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0),
    .inp_image_88_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0),
    .inp_image_88_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0),
    .inp_image_88_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_d0),
    .inp_image_89_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0),
    .inp_image_89_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0),
    .inp_image_89_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0),
    .inp_image_89_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_d0),
    .inp_image_90_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0),
    .inp_image_90_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0),
    .inp_image_90_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0),
    .inp_image_90_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_d0),
    .inp_image_91_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0),
    .inp_image_91_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0),
    .inp_image_91_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0),
    .inp_image_91_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_d0),
    .inp_image_92_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0),
    .inp_image_92_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0),
    .inp_image_92_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0),
    .inp_image_92_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_d0),
    .inp_image_93_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0),
    .inp_image_93_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0),
    .inp_image_93_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0),
    .inp_image_93_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_d0),
    .inp_image_94_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0),
    .inp_image_94_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0),
    .inp_image_94_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0),
    .inp_image_94_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_d0),
    .inp_image_95_address0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0),
    .inp_image_95_ce0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0),
    .inp_image_95_we0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0),
    .inp_image_95_d0(grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_d0)
);

norm1_norm1_Pipeline_L2_L3 grp_norm1_Pipeline_L2_L3_fu_644(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_norm1_Pipeline_L2_L3_fu_644_ap_start),
    .ap_done(grp_norm1_Pipeline_L2_L3_fu_644_ap_done),
    .ap_idle(grp_norm1_Pipeline_L2_L3_fu_644_ap_idle),
    .ap_ready(grp_norm1_Pipeline_L2_L3_fu_644_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(9'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln59(trunc_ln2_reg_1013),
    .inp_image_address0(grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0),
    .inp_image_ce0(grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0),
    .inp_image_q0(inp_image_q0),
    .inp_image_1_address0(grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0),
    .inp_image_1_ce0(grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0),
    .inp_image_1_q0(inp_image_1_q0),
    .inp_image_2_address0(grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0),
    .inp_image_2_ce0(grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0),
    .inp_image_2_q0(inp_image_2_q0),
    .grp_fu_1073_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0),
    .grp_fu_1073_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1),
    .grp_fu_1073_p_opcode(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_opcode),
    .grp_fu_1073_p_dout0(grp_fu_1073_p2),
    .grp_fu_1073_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce),
    .grp_fu_1077_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0),
    .grp_fu_1077_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1),
    .grp_fu_1077_p_opcode(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_opcode),
    .grp_fu_1077_p_dout0(grp_fu_1077_p2),
    .grp_fu_1077_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce),
    .grp_fu_1081_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0),
    .grp_fu_1081_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1),
    .grp_fu_1081_p_opcode(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_opcode),
    .grp_fu_1081_p_dout0(grp_fu_1081_p2),
    .grp_fu_1081_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce),
    .grp_fu_1085_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0),
    .grp_fu_1085_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1),
    .grp_fu_1085_p_dout0(grp_fu_1085_p2),
    .grp_fu_1085_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce),
    .grp_fu_1089_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0),
    .grp_fu_1089_p_dout0(grp_fu_1089_p1),
    .grp_fu_1089_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce),
    .grp_fu_1092_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0),
    .grp_fu_1092_p_dout0(grp_fu_1092_p1),
    .grp_fu_1092_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce),
    .grp_fu_1095_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0),
    .grp_fu_1095_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1),
    .grp_fu_1095_p_opcode(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_opcode),
    .grp_fu_1095_p_dout0(grp_fu_1095_p2),
    .grp_fu_1095_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce),
    .grp_fu_1099_p_din0(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0),
    .grp_fu_1099_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1),
    .grp_fu_1099_p_dout0(grp_fu_1099_p2),
    .grp_fu_1099_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce),
    .grp_pow_generic_float_s_fu_1103_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1),
    .grp_pow_generic_float_s_fu_1103_p_din2(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2),
    .grp_pow_generic_float_s_fu_1103_p_dout0(grp_pow_generic_float_s_fu_1103_ap_return),
    .grp_pow_generic_float_s_fu_1103_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce),
    .grp_pow_generic_float_s_fu_1115_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1),
    .grp_pow_generic_float_s_fu_1115_p_din2(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2),
    .grp_pow_generic_float_s_fu_1115_p_dout0(grp_pow_generic_float_s_fu_1115_ap_return),
    .grp_pow_generic_float_s_fu_1115_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce),
    .grp_pow_generic_float_s_fu_1127_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1),
    .grp_pow_generic_float_s_fu_1127_p_din2(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2),
    .grp_pow_generic_float_s_fu_1127_p_dout0(grp_pow_generic_float_s_fu_1127_ap_return),
    .grp_pow_generic_float_s_fu_1127_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce),
    .grp_pow_generic_float_s_fu_1139_p_din1(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1),
    .grp_pow_generic_float_s_fu_1139_p_din2(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2),
    .grp_pow_generic_float_s_fu_1139_p_dout0(grp_pow_generic_float_s_fu_1139_ap_return),
    .grp_pow_generic_float_s_fu_1139_p_ce(grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce)
);

norm1_norm1_Pipeline_L5_L6 grp_norm1_Pipeline_L5_L6_fu_668(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_norm1_Pipeline_L5_L6_fu_668_ap_start),
    .ap_done(grp_norm1_Pipeline_L5_L6_fu_668_ap_done),
    .ap_idle(grp_norm1_Pipeline_L5_L6_fu_668_ap_idle),
    .ap_ready(grp_norm1_Pipeline_L5_L6_fu_668_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(9'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln74(trunc_ln3_reg_1029),
    .inp_image_address0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0),
    .inp_image_ce0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0),
    .inp_image_q0(inp_image_q0),
    .inp_image_1_address0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0),
    .inp_image_1_ce0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0),
    .inp_image_1_q0(inp_image_1_q0),
    .inp_image_2_address0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0),
    .inp_image_2_ce0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0),
    .inp_image_2_q0(inp_image_2_q0),
    .inp_image_3_address0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0),
    .inp_image_3_ce0(grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0),
    .inp_image_3_q0(inp_image_3_q0),
    .grp_fu_1073_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0),
    .grp_fu_1073_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1),
    .grp_fu_1073_p_opcode(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_opcode),
    .grp_fu_1073_p_dout0(grp_fu_1073_p2),
    .grp_fu_1073_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce),
    .grp_fu_1077_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0),
    .grp_fu_1077_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1),
    .grp_fu_1077_p_opcode(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_opcode),
    .grp_fu_1077_p_dout0(grp_fu_1077_p2),
    .grp_fu_1077_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce),
    .grp_fu_1081_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0),
    .grp_fu_1081_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1),
    .grp_fu_1081_p_opcode(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_opcode),
    .grp_fu_1081_p_dout0(grp_fu_1081_p2),
    .grp_fu_1081_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce),
    .grp_fu_1151_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0),
    .grp_fu_1151_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1),
    .grp_fu_1151_p_opcode(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_opcode),
    .grp_fu_1151_p_dout0(grp_fu_1151_p2),
    .grp_fu_1151_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce),
    .grp_fu_1085_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0),
    .grp_fu_1085_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1),
    .grp_fu_1085_p_dout0(grp_fu_1085_p2),
    .grp_fu_1085_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce),
    .grp_fu_1089_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0),
    .grp_fu_1089_p_dout0(grp_fu_1089_p1),
    .grp_fu_1089_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce),
    .grp_fu_1092_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0),
    .grp_fu_1092_p_dout0(grp_fu_1092_p1),
    .grp_fu_1092_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce),
    .grp_fu_1095_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0),
    .grp_fu_1095_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1),
    .grp_fu_1095_p_opcode(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_opcode),
    .grp_fu_1095_p_dout0(grp_fu_1095_p2),
    .grp_fu_1095_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce),
    .grp_fu_1099_p_din0(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0),
    .grp_fu_1099_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1),
    .grp_fu_1099_p_dout0(grp_fu_1099_p2),
    .grp_fu_1099_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce),
    .grp_pow_generic_float_s_fu_1103_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1),
    .grp_pow_generic_float_s_fu_1103_p_din2(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2),
    .grp_pow_generic_float_s_fu_1103_p_dout0(grp_pow_generic_float_s_fu_1103_ap_return),
    .grp_pow_generic_float_s_fu_1103_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce),
    .grp_pow_generic_float_s_fu_1115_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1),
    .grp_pow_generic_float_s_fu_1115_p_din2(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2),
    .grp_pow_generic_float_s_fu_1115_p_dout0(grp_pow_generic_float_s_fu_1115_ap_return),
    .grp_pow_generic_float_s_fu_1115_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce),
    .grp_pow_generic_float_s_fu_1127_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1),
    .grp_pow_generic_float_s_fu_1127_p_din2(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2),
    .grp_pow_generic_float_s_fu_1127_p_dout0(grp_pow_generic_float_s_fu_1127_ap_return),
    .grp_pow_generic_float_s_fu_1127_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce),
    .grp_pow_generic_float_s_fu_1139_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1),
    .grp_pow_generic_float_s_fu_1139_p_din2(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2),
    .grp_pow_generic_float_s_fu_1139_p_dout0(grp_pow_generic_float_s_fu_1139_ap_return),
    .grp_pow_generic_float_s_fu_1139_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce),
    .grp_pow_generic_float_s_fu_1155_p_din1(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1),
    .grp_pow_generic_float_s_fu_1155_p_din2(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2),
    .grp_pow_generic_float_s_fu_1155_p_dout0(grp_pow_generic_float_s_fu_1155_ap_return),
    .grp_pow_generic_float_s_fu_1155_p_ce(grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce)
);

norm1_norm1_Pipeline_L8_L9_L10 grp_norm1_Pipeline_L8_L9_L10_fu_693(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start),
    .ap_done(grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done),
    .ap_idle(grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_idle),
    .ap_ready(grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(9'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln89(trunc_ln4_reg_1040),
    .inp_image_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0),
    .inp_image_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0),
    .inp_image_q0(inp_image_q0),
    .inp_image_1_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0),
    .inp_image_1_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0),
    .inp_image_1_q0(inp_image_1_q0),
    .inp_image_2_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0),
    .inp_image_2_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0),
    .inp_image_2_q0(inp_image_2_q0),
    .inp_image_3_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0),
    .inp_image_3_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0),
    .inp_image_3_q0(inp_image_3_q0),
    .inp_image_4_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0),
    .inp_image_4_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0),
    .inp_image_4_q0(inp_image_4_q0),
    .inp_image_5_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0),
    .inp_image_5_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0),
    .inp_image_5_q0(inp_image_5_q0),
    .inp_image_6_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0),
    .inp_image_6_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0),
    .inp_image_6_q0(inp_image_6_q0),
    .inp_image_7_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0),
    .inp_image_7_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0),
    .inp_image_7_q0(inp_image_7_q0),
    .inp_image_8_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0),
    .inp_image_8_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0),
    .inp_image_8_q0(inp_image_8_q0),
    .inp_image_9_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0),
    .inp_image_9_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0),
    .inp_image_9_q0(inp_image_9_q0),
    .inp_image_10_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0),
    .inp_image_10_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0),
    .inp_image_10_q0(inp_image_10_q0),
    .inp_image_11_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0),
    .inp_image_11_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0),
    .inp_image_11_q0(inp_image_11_q0),
    .inp_image_12_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0),
    .inp_image_12_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0),
    .inp_image_12_q0(inp_image_12_q0),
    .inp_image_13_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0),
    .inp_image_13_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0),
    .inp_image_13_q0(inp_image_13_q0),
    .inp_image_14_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0),
    .inp_image_14_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0),
    .inp_image_14_q0(inp_image_14_q0),
    .inp_image_15_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0),
    .inp_image_15_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0),
    .inp_image_15_q0(inp_image_15_q0),
    .inp_image_16_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0),
    .inp_image_16_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0),
    .inp_image_16_q0(inp_image_16_q0),
    .inp_image_17_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0),
    .inp_image_17_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0),
    .inp_image_17_q0(inp_image_17_q0),
    .inp_image_18_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0),
    .inp_image_18_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0),
    .inp_image_18_q0(inp_image_18_q0),
    .inp_image_19_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0),
    .inp_image_19_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0),
    .inp_image_19_q0(inp_image_19_q0),
    .inp_image_20_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0),
    .inp_image_20_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0),
    .inp_image_20_q0(inp_image_20_q0),
    .inp_image_21_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0),
    .inp_image_21_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0),
    .inp_image_21_q0(inp_image_21_q0),
    .inp_image_22_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0),
    .inp_image_22_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0),
    .inp_image_22_q0(inp_image_22_q0),
    .inp_image_23_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0),
    .inp_image_23_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0),
    .inp_image_23_q0(inp_image_23_q0),
    .inp_image_24_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0),
    .inp_image_24_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0),
    .inp_image_24_q0(inp_image_24_q0),
    .inp_image_25_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0),
    .inp_image_25_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0),
    .inp_image_25_q0(inp_image_25_q0),
    .inp_image_26_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0),
    .inp_image_26_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0),
    .inp_image_26_q0(inp_image_26_q0),
    .inp_image_27_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0),
    .inp_image_27_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0),
    .inp_image_27_q0(inp_image_27_q0),
    .inp_image_28_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0),
    .inp_image_28_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0),
    .inp_image_28_q0(inp_image_28_q0),
    .inp_image_29_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0),
    .inp_image_29_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0),
    .inp_image_29_q0(inp_image_29_q0),
    .inp_image_30_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0),
    .inp_image_30_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0),
    .inp_image_30_q0(inp_image_30_q0),
    .inp_image_31_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0),
    .inp_image_31_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0),
    .inp_image_31_q0(inp_image_31_q0),
    .inp_image_32_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0),
    .inp_image_32_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0),
    .inp_image_32_q0(inp_image_32_q0),
    .inp_image_33_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0),
    .inp_image_33_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0),
    .inp_image_33_q0(inp_image_33_q0),
    .inp_image_34_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0),
    .inp_image_34_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0),
    .inp_image_34_q0(inp_image_34_q0),
    .inp_image_35_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0),
    .inp_image_35_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0),
    .inp_image_35_q0(inp_image_35_q0),
    .inp_image_36_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0),
    .inp_image_36_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0),
    .inp_image_36_q0(inp_image_36_q0),
    .inp_image_37_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0),
    .inp_image_37_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0),
    .inp_image_37_q0(inp_image_37_q0),
    .inp_image_38_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0),
    .inp_image_38_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0),
    .inp_image_38_q0(inp_image_38_q0),
    .inp_image_39_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0),
    .inp_image_39_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0),
    .inp_image_39_q0(inp_image_39_q0),
    .inp_image_40_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0),
    .inp_image_40_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0),
    .inp_image_40_q0(inp_image_40_q0),
    .inp_image_41_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0),
    .inp_image_41_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0),
    .inp_image_41_q0(inp_image_41_q0),
    .inp_image_42_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0),
    .inp_image_42_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0),
    .inp_image_42_q0(inp_image_42_q0),
    .inp_image_43_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0),
    .inp_image_43_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0),
    .inp_image_43_q0(inp_image_43_q0),
    .inp_image_44_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0),
    .inp_image_44_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0),
    .inp_image_44_q0(inp_image_44_q0),
    .inp_image_45_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0),
    .inp_image_45_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0),
    .inp_image_45_q0(inp_image_45_q0),
    .inp_image_46_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0),
    .inp_image_46_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0),
    .inp_image_46_q0(inp_image_46_q0),
    .inp_image_47_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0),
    .inp_image_47_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0),
    .inp_image_47_q0(inp_image_47_q0),
    .inp_image_48_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0),
    .inp_image_48_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0),
    .inp_image_48_q0(inp_image_48_q0),
    .inp_image_49_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0),
    .inp_image_49_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0),
    .inp_image_49_q0(inp_image_49_q0),
    .inp_image_50_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0),
    .inp_image_50_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0),
    .inp_image_50_q0(inp_image_50_q0),
    .inp_image_51_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0),
    .inp_image_51_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0),
    .inp_image_51_q0(inp_image_51_q0),
    .inp_image_52_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0),
    .inp_image_52_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0),
    .inp_image_52_q0(inp_image_52_q0),
    .inp_image_53_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0),
    .inp_image_53_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0),
    .inp_image_53_q0(inp_image_53_q0),
    .inp_image_54_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0),
    .inp_image_54_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0),
    .inp_image_54_q0(inp_image_54_q0),
    .inp_image_55_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0),
    .inp_image_55_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0),
    .inp_image_55_q0(inp_image_55_q0),
    .inp_image_56_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0),
    .inp_image_56_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0),
    .inp_image_56_q0(inp_image_56_q0),
    .inp_image_57_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0),
    .inp_image_57_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0),
    .inp_image_57_q0(inp_image_57_q0),
    .inp_image_58_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0),
    .inp_image_58_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0),
    .inp_image_58_q0(inp_image_58_q0),
    .inp_image_59_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0),
    .inp_image_59_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0),
    .inp_image_59_q0(inp_image_59_q0),
    .inp_image_60_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0),
    .inp_image_60_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0),
    .inp_image_60_q0(inp_image_60_q0),
    .inp_image_61_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0),
    .inp_image_61_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0),
    .inp_image_61_q0(inp_image_61_q0),
    .inp_image_62_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0),
    .inp_image_62_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0),
    .inp_image_62_q0(inp_image_62_q0),
    .inp_image_63_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0),
    .inp_image_63_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0),
    .inp_image_63_q0(inp_image_63_q0),
    .inp_image_64_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0),
    .inp_image_64_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0),
    .inp_image_64_q0(inp_image_64_q0),
    .inp_image_65_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0),
    .inp_image_65_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0),
    .inp_image_65_q0(inp_image_65_q0),
    .inp_image_66_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0),
    .inp_image_66_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0),
    .inp_image_66_q0(inp_image_66_q0),
    .inp_image_67_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0),
    .inp_image_67_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0),
    .inp_image_67_q0(inp_image_67_q0),
    .inp_image_68_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0),
    .inp_image_68_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0),
    .inp_image_68_q0(inp_image_68_q0),
    .inp_image_69_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0),
    .inp_image_69_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0),
    .inp_image_69_q0(inp_image_69_q0),
    .inp_image_70_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0),
    .inp_image_70_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0),
    .inp_image_70_q0(inp_image_70_q0),
    .inp_image_71_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0),
    .inp_image_71_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0),
    .inp_image_71_q0(inp_image_71_q0),
    .inp_image_72_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0),
    .inp_image_72_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0),
    .inp_image_72_q0(inp_image_72_q0),
    .inp_image_73_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0),
    .inp_image_73_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0),
    .inp_image_73_q0(inp_image_73_q0),
    .inp_image_74_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0),
    .inp_image_74_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0),
    .inp_image_74_q0(inp_image_74_q0),
    .inp_image_75_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0),
    .inp_image_75_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0),
    .inp_image_75_q0(inp_image_75_q0),
    .inp_image_76_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0),
    .inp_image_76_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0),
    .inp_image_76_q0(inp_image_76_q0),
    .inp_image_77_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0),
    .inp_image_77_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0),
    .inp_image_77_q0(inp_image_77_q0),
    .inp_image_78_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0),
    .inp_image_78_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0),
    .inp_image_78_q0(inp_image_78_q0),
    .inp_image_79_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0),
    .inp_image_79_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0),
    .inp_image_79_q0(inp_image_79_q0),
    .inp_image_80_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0),
    .inp_image_80_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0),
    .inp_image_80_q0(inp_image_80_q0),
    .inp_image_81_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0),
    .inp_image_81_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0),
    .inp_image_81_q0(inp_image_81_q0),
    .inp_image_82_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0),
    .inp_image_82_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0),
    .inp_image_82_q0(inp_image_82_q0),
    .inp_image_83_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0),
    .inp_image_83_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0),
    .inp_image_83_q0(inp_image_83_q0),
    .inp_image_84_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0),
    .inp_image_84_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0),
    .inp_image_84_q0(inp_image_84_q0),
    .inp_image_85_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0),
    .inp_image_85_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0),
    .inp_image_85_q0(inp_image_85_q0),
    .inp_image_86_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0),
    .inp_image_86_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0),
    .inp_image_86_q0(inp_image_86_q0),
    .inp_image_87_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0),
    .inp_image_87_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0),
    .inp_image_87_q0(inp_image_87_q0),
    .inp_image_88_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0),
    .inp_image_88_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0),
    .inp_image_88_q0(inp_image_88_q0),
    .inp_image_89_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0),
    .inp_image_89_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0),
    .inp_image_89_q0(inp_image_89_q0),
    .inp_image_90_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0),
    .inp_image_90_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0),
    .inp_image_90_q0(inp_image_90_q0),
    .inp_image_91_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0),
    .inp_image_91_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0),
    .inp_image_91_q0(inp_image_91_q0),
    .inp_image_92_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0),
    .inp_image_92_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0),
    .inp_image_92_q0(inp_image_92_q0),
    .inp_image_93_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0),
    .inp_image_93_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0),
    .inp_image_93_q0(inp_image_93_q0),
    .inp_image_94_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0),
    .inp_image_94_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0),
    .inp_image_94_q0(inp_image_94_q0),
    .inp_image_95_address0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0),
    .inp_image_95_ce0(grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0),
    .inp_image_95_q0(inp_image_95_q0),
    .grp_fu_1073_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0),
    .grp_fu_1073_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1),
    .grp_fu_1073_p_opcode(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_opcode),
    .grp_fu_1073_p_dout0(grp_fu_1073_p2),
    .grp_fu_1073_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce),
    .grp_fu_1077_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0),
    .grp_fu_1077_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1),
    .grp_fu_1077_p_opcode(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_opcode),
    .grp_fu_1077_p_dout0(grp_fu_1077_p2),
    .grp_fu_1077_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce),
    .grp_fu_1081_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0),
    .grp_fu_1081_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1),
    .grp_fu_1081_p_opcode(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_opcode),
    .grp_fu_1081_p_dout0(grp_fu_1081_p2),
    .grp_fu_1081_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce),
    .grp_fu_1151_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0),
    .grp_fu_1151_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1),
    .grp_fu_1151_p_opcode(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_opcode),
    .grp_fu_1151_p_dout0(grp_fu_1151_p2),
    .grp_fu_1151_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce),
    .grp_fu_1085_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0),
    .grp_fu_1085_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1),
    .grp_fu_1085_p_dout0(grp_fu_1085_p2),
    .grp_fu_1085_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce),
    .grp_fu_1089_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0),
    .grp_fu_1089_p_dout0(grp_fu_1089_p1),
    .grp_fu_1089_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce),
    .grp_fu_1092_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0),
    .grp_fu_1092_p_dout0(grp_fu_1092_p1),
    .grp_fu_1092_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce),
    .grp_fu_1095_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0),
    .grp_fu_1095_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1),
    .grp_fu_1095_p_opcode(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_opcode),
    .grp_fu_1095_p_dout0(grp_fu_1095_p2),
    .grp_fu_1095_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce),
    .grp_fu_1099_p_din0(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0),
    .grp_fu_1099_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1),
    .grp_fu_1099_p_dout0(grp_fu_1099_p2),
    .grp_fu_1099_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce),
    .grp_pow_generic_float_s_fu_1103_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1),
    .grp_pow_generic_float_s_fu_1103_p_din2(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2),
    .grp_pow_generic_float_s_fu_1103_p_dout0(grp_pow_generic_float_s_fu_1103_ap_return),
    .grp_pow_generic_float_s_fu_1103_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce),
    .grp_pow_generic_float_s_fu_1115_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1),
    .grp_pow_generic_float_s_fu_1115_p_din2(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2),
    .grp_pow_generic_float_s_fu_1115_p_dout0(grp_pow_generic_float_s_fu_1115_ap_return),
    .grp_pow_generic_float_s_fu_1115_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce),
    .grp_pow_generic_float_s_fu_1127_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1),
    .grp_pow_generic_float_s_fu_1127_p_din2(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2),
    .grp_pow_generic_float_s_fu_1127_p_dout0(grp_pow_generic_float_s_fu_1127_ap_return),
    .grp_pow_generic_float_s_fu_1127_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce),
    .grp_pow_generic_float_s_fu_1139_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1),
    .grp_pow_generic_float_s_fu_1139_p_din2(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2),
    .grp_pow_generic_float_s_fu_1139_p_dout0(grp_pow_generic_float_s_fu_1139_ap_return),
    .grp_pow_generic_float_s_fu_1139_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce),
    .grp_pow_generic_float_s_fu_1155_p_din1(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1),
    .grp_pow_generic_float_s_fu_1155_p_din2(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2),
    .grp_pow_generic_float_s_fu_1155_p_dout0(grp_pow_generic_float_s_fu_1155_ap_return),
    .grp_pow_generic_float_s_fu_1155_p_ce(grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce)
);

norm1_norm1_Pipeline_L12_L13 grp_norm1_Pipeline_L12_L13_fu_810(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_norm1_Pipeline_L12_L13_fu_810_ap_start),
    .ap_done(grp_norm1_Pipeline_L12_L13_fu_810_ap_done),
    .ap_idle(grp_norm1_Pipeline_L12_L13_fu_810_ap_idle),
    .ap_ready(grp_norm1_Pipeline_L12_L13_fu_810_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(9'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln107(trunc_ln5_reg_1051),
    .inp_image_92_address0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0),
    .inp_image_92_ce0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0),
    .inp_image_92_q0(inp_image_92_q0),
    .inp_image_93_address0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0),
    .inp_image_93_ce0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0),
    .inp_image_93_q0(inp_image_93_q0),
    .inp_image_94_address0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0),
    .inp_image_94_ce0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0),
    .inp_image_94_q0(inp_image_94_q0),
    .inp_image_95_address0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0),
    .inp_image_95_ce0(grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0),
    .inp_image_95_q0(inp_image_95_q0),
    .grp_fu_1073_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0),
    .grp_fu_1073_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1),
    .grp_fu_1073_p_opcode(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_opcode),
    .grp_fu_1073_p_dout0(grp_fu_1073_p2),
    .grp_fu_1073_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce),
    .grp_fu_1077_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0),
    .grp_fu_1077_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1),
    .grp_fu_1077_p_opcode(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_opcode),
    .grp_fu_1077_p_dout0(grp_fu_1077_p2),
    .grp_fu_1077_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce),
    .grp_fu_1081_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0),
    .grp_fu_1081_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1),
    .grp_fu_1081_p_opcode(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_opcode),
    .grp_fu_1081_p_dout0(grp_fu_1081_p2),
    .grp_fu_1081_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce),
    .grp_fu_1151_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0),
    .grp_fu_1151_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1),
    .grp_fu_1151_p_opcode(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_opcode),
    .grp_fu_1151_p_dout0(grp_fu_1151_p2),
    .grp_fu_1151_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce),
    .grp_fu_1085_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0),
    .grp_fu_1085_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1),
    .grp_fu_1085_p_dout0(grp_fu_1085_p2),
    .grp_fu_1085_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce),
    .grp_fu_1089_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0),
    .grp_fu_1089_p_dout0(grp_fu_1089_p1),
    .grp_fu_1089_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce),
    .grp_fu_1092_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0),
    .grp_fu_1092_p_dout0(grp_fu_1092_p1),
    .grp_fu_1092_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce),
    .grp_fu_1095_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0),
    .grp_fu_1095_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1),
    .grp_fu_1095_p_opcode(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_opcode),
    .grp_fu_1095_p_dout0(grp_fu_1095_p2),
    .grp_fu_1095_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce),
    .grp_fu_1099_p_din0(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0),
    .grp_fu_1099_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1),
    .grp_fu_1099_p_dout0(grp_fu_1099_p2),
    .grp_fu_1099_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce),
    .grp_pow_generic_float_s_fu_1103_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1),
    .grp_pow_generic_float_s_fu_1103_p_din2(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2),
    .grp_pow_generic_float_s_fu_1103_p_dout0(grp_pow_generic_float_s_fu_1103_ap_return),
    .grp_pow_generic_float_s_fu_1103_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce),
    .grp_pow_generic_float_s_fu_1115_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1),
    .grp_pow_generic_float_s_fu_1115_p_din2(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2),
    .grp_pow_generic_float_s_fu_1115_p_dout0(grp_pow_generic_float_s_fu_1115_ap_return),
    .grp_pow_generic_float_s_fu_1115_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce),
    .grp_pow_generic_float_s_fu_1127_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1),
    .grp_pow_generic_float_s_fu_1127_p_din2(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2),
    .grp_pow_generic_float_s_fu_1127_p_dout0(grp_pow_generic_float_s_fu_1127_ap_return),
    .grp_pow_generic_float_s_fu_1127_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce),
    .grp_pow_generic_float_s_fu_1139_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1),
    .grp_pow_generic_float_s_fu_1139_p_din2(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2),
    .grp_pow_generic_float_s_fu_1139_p_dout0(grp_pow_generic_float_s_fu_1139_ap_return),
    .grp_pow_generic_float_s_fu_1139_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce),
    .grp_pow_generic_float_s_fu_1155_p_din1(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1),
    .grp_pow_generic_float_s_fu_1155_p_din2(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2),
    .grp_pow_generic_float_s_fu_1155_p_dout0(grp_pow_generic_float_s_fu_1155_ap_return),
    .grp_pow_generic_float_s_fu_1155_p_ce(grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce)
);

norm1_norm1_Pipeline_L15_L16 grp_norm1_Pipeline_L15_L16_fu_835(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_norm1_Pipeline_L15_L16_fu_835_ap_start),
    .ap_done(grp_norm1_Pipeline_L15_L16_fu_835_ap_done),
    .ap_idle(grp_norm1_Pipeline_L15_L16_fu_835_ap_idle),
    .ap_ready(grp_norm1_Pipeline_L15_L16_fu_835_ap_ready),
    .m_axi_gmem0_0_AWVALID(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID),
    .m_axi_gmem0_0_AWREADY(gmem0_0_AWREADY),
    .m_axi_gmem0_0_AWADDR(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR),
    .m_axi_gmem0_0_AWID(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWID),
    .m_axi_gmem0_0_AWLEN(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN),
    .m_axi_gmem0_0_AWSIZE(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWSIZE),
    .m_axi_gmem0_0_AWBURST(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWBURST),
    .m_axi_gmem0_0_AWLOCK(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLOCK),
    .m_axi_gmem0_0_AWCACHE(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWCACHE),
    .m_axi_gmem0_0_AWPROT(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWPROT),
    .m_axi_gmem0_0_AWQOS(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWQOS),
    .m_axi_gmem0_0_AWREGION(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWREGION),
    .m_axi_gmem0_0_AWUSER(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWUSER),
    .m_axi_gmem0_0_WVALID(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID),
    .m_axi_gmem0_0_WREADY(gmem0_0_WREADY),
    .m_axi_gmem0_0_WDATA(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA),
    .m_axi_gmem0_0_WSTRB(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB),
    .m_axi_gmem0_0_WLAST(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WLAST),
    .m_axi_gmem0_0_WID(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WID),
    .m_axi_gmem0_0_WUSER(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WUSER),
    .m_axi_gmem0_0_ARVALID(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARVALID),
    .m_axi_gmem0_0_ARREADY(1'b0),
    .m_axi_gmem0_0_ARADDR(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARADDR),
    .m_axi_gmem0_0_ARID(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARID),
    .m_axi_gmem0_0_ARLEN(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLEN),
    .m_axi_gmem0_0_ARSIZE(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARSIZE),
    .m_axi_gmem0_0_ARBURST(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARBURST),
    .m_axi_gmem0_0_ARLOCK(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARLOCK),
    .m_axi_gmem0_0_ARCACHE(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARCACHE),
    .m_axi_gmem0_0_ARPROT(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARPROT),
    .m_axi_gmem0_0_ARQOS(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARQOS),
    .m_axi_gmem0_0_ARREGION(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARREGION),
    .m_axi_gmem0_0_ARUSER(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_ARUSER),
    .m_axi_gmem0_0_RVALID(1'b0),
    .m_axi_gmem0_0_RREADY(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_RREADY),
    .m_axi_gmem0_0_RDATA(32'd0),
    .m_axi_gmem0_0_RLAST(1'b0),
    .m_axi_gmem0_0_RID(1'd0),
    .m_axi_gmem0_0_RFIFONUM(9'd0),
    .m_axi_gmem0_0_RUSER(1'd0),
    .m_axi_gmem0_0_RRESP(2'd0),
    .m_axi_gmem0_0_BVALID(gmem0_0_BVALID),
    .m_axi_gmem0_0_BREADY(grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY),
    .m_axi_gmem0_0_BRESP(2'd0),
    .m_axi_gmem0_0_BID(1'd0),
    .m_axi_gmem0_0_BUSER(1'd0),
    .sext_ln120(trunc_ln6_reg_1057),
    .inp_image_93_address0(grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0),
    .inp_image_93_ce0(grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0),
    .inp_image_93_q0(inp_image_93_q0),
    .inp_image_94_address0(grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0),
    .inp_image_94_ce0(grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0),
    .inp_image_94_q0(inp_image_94_q0),
    .inp_image_95_address0(grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0),
    .inp_image_95_ce0(grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0),
    .inp_image_95_q0(inp_image_95_q0),
    .grp_fu_1073_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0),
    .grp_fu_1073_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1),
    .grp_fu_1073_p_opcode(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_opcode),
    .grp_fu_1073_p_dout0(grp_fu_1073_p2),
    .grp_fu_1073_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce),
    .grp_fu_1077_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0),
    .grp_fu_1077_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1),
    .grp_fu_1077_p_opcode(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_opcode),
    .grp_fu_1077_p_dout0(grp_fu_1077_p2),
    .grp_fu_1077_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce),
    .grp_fu_1081_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0),
    .grp_fu_1081_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1),
    .grp_fu_1081_p_opcode(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_opcode),
    .grp_fu_1081_p_dout0(grp_fu_1081_p2),
    .grp_fu_1081_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce),
    .grp_fu_1085_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0),
    .grp_fu_1085_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1),
    .grp_fu_1085_p_dout0(grp_fu_1085_p2),
    .grp_fu_1085_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce),
    .grp_fu_1089_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0),
    .grp_fu_1089_p_dout0(grp_fu_1089_p1),
    .grp_fu_1089_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce),
    .grp_fu_1092_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0),
    .grp_fu_1092_p_dout0(grp_fu_1092_p1),
    .grp_fu_1092_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce),
    .grp_fu_1095_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0),
    .grp_fu_1095_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1),
    .grp_fu_1095_p_opcode(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_opcode),
    .grp_fu_1095_p_dout0(grp_fu_1095_p2),
    .grp_fu_1095_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce),
    .grp_fu_1099_p_din0(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0),
    .grp_fu_1099_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1),
    .grp_fu_1099_p_dout0(grp_fu_1099_p2),
    .grp_fu_1099_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce),
    .grp_pow_generic_float_s_fu_1103_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1),
    .grp_pow_generic_float_s_fu_1103_p_din2(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2),
    .grp_pow_generic_float_s_fu_1103_p_dout0(grp_pow_generic_float_s_fu_1103_ap_return),
    .grp_pow_generic_float_s_fu_1103_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce),
    .grp_pow_generic_float_s_fu_1115_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1),
    .grp_pow_generic_float_s_fu_1115_p_din2(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2),
    .grp_pow_generic_float_s_fu_1115_p_dout0(grp_pow_generic_float_s_fu_1115_ap_return),
    .grp_pow_generic_float_s_fu_1115_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce),
    .grp_pow_generic_float_s_fu_1127_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1),
    .grp_pow_generic_float_s_fu_1127_p_din2(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2),
    .grp_pow_generic_float_s_fu_1127_p_dout0(grp_pow_generic_float_s_fu_1127_ap_return),
    .grp_pow_generic_float_s_fu_1127_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce),
    .grp_pow_generic_float_s_fu_1139_p_din1(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1),
    .grp_pow_generic_float_s_fu_1139_p_din2(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2),
    .grp_pow_generic_float_s_fu_1139_p_dout0(grp_pow_generic_float_s_fu_1139_ap_return),
    .grp_pow_generic_float_s_fu_1139_p_ce(grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce)
);

norm1_pow_generic_float_s grp_pow_generic_float_s_fu_1103(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .base_r(grp_pow_generic_float_s_fu_1103_base_r),
    .exp(grp_pow_generic_float_s_fu_1103_exp),
    .ap_return(grp_pow_generic_float_s_fu_1103_ap_return),
    .ap_ce(grp_pow_generic_float_s_fu_1103_ap_ce)
);

norm1_pow_generic_float_s grp_pow_generic_float_s_fu_1115(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .base_r(grp_pow_generic_float_s_fu_1115_base_r),
    .exp(grp_pow_generic_float_s_fu_1115_exp),
    .ap_return(grp_pow_generic_float_s_fu_1115_ap_return),
    .ap_ce(grp_pow_generic_float_s_fu_1115_ap_ce)
);

norm1_pow_generic_float_s grp_pow_generic_float_s_fu_1127(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .base_r(grp_pow_generic_float_s_fu_1127_base_r),
    .exp(grp_pow_generic_float_s_fu_1127_exp),
    .ap_return(grp_pow_generic_float_s_fu_1127_ap_return),
    .ap_ce(grp_pow_generic_float_s_fu_1127_ap_ce)
);

norm1_pow_generic_float_s grp_pow_generic_float_s_fu_1139(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .base_r(grp_pow_generic_float_s_fu_1139_base_r),
    .exp(grp_pow_generic_float_s_fu_1139_exp),
    .ap_return(grp_pow_generic_float_s_fu_1139_ap_return),
    .ap_ce(grp_pow_generic_float_s_fu_1139_ap_ce)
);

norm1_pow_generic_float_s grp_pow_generic_float_s_fu_1155(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .base_r(grp_pow_generic_float_s_fu_1155_base_r),
    .exp(grp_pow_generic_float_s_fu_1155_exp),
    .ap_return(grp_pow_generic_float_s_fu_1155_ap_return),
    .ap_ce(grp_pow_generic_float_s_fu_1155_ap_ce)
);

norm1_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .inp_img(inp_img),
    .out_img(out_img),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

norm1_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 9 ),
    .CH0_USER_DW( 32 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(gmem0_0_ARADDR),
    .I_CH0_ARLEN(gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(gmem0_0_AWVALID),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(gmem0_0_AWADDR),
    .I_CH0_AWLEN(gmem0_0_AWLEN),
    .I_CH0_WVALID(gmem0_0_WVALID),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(gmem0_0_WDATA),
    .I_CH0_WSTRB(gmem0_0_WSTRB),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(gmem0_0_BREADY)
);

norm1_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U312(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1073_p0),
    .din1(grp_fu_1073_p1),
    .ce(grp_fu_1073_ce),
    .dout(grp_fu_1073_p2)
);

norm1_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U313(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1077_p0),
    .din1(grp_fu_1077_p1),
    .ce(grp_fu_1077_ce),
    .dout(grp_fu_1077_p2)
);

norm1_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U314(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1081_p0),
    .din1(grp_fu_1081_p1),
    .ce(grp_fu_1081_ce),
    .dout(grp_fu_1081_p2)
);

norm1_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U315(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1085_p0),
    .din1(grp_fu_1085_p1),
    .ce(grp_fu_1085_ce),
    .dout(grp_fu_1085_p2)
);

norm1_fptrunc_64ns_32_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 32 ))
fptrunc_64ns_32_2_no_dsp_1_U316(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1089_p0),
    .ce(grp_fu_1089_ce),
    .dout(grp_fu_1089_p1)
);

norm1_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U317(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1092_p0),
    .ce(grp_fu_1092_ce),
    .dout(grp_fu_1092_p1)
);

norm1_dadd_64ns_64ns_64_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dadd_64ns_64ns_64_5_full_dsp_1_U318(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1095_p0),
    .din1(grp_fu_1095_p1),
    .ce(grp_fu_1095_ce),
    .dout(grp_fu_1095_p2)
);

norm1_dmul_64ns_64ns_64_5_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_5_max_dsp_1_U319(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1099_p0),
    .din1(grp_fu_1099_p1),
    .ce(grp_fu_1099_ce),
    .dout(grp_fu_1099_p2)
);

norm1_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U320(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1151_p0),
    .din1(grp_fu_1151_p1),
    .ce(grp_fu_1151_ce),
    .dout(grp_fu_1151_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state34)) begin
            grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg <= 1'b1;
        end else if ((grp_norm1_Pipeline_L12_L13_fu_810_ap_ready == 1'b1)) begin
            grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state41)) begin
            grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg <= 1'b1;
        end else if ((grp_norm1_Pipeline_L15_L16_fu_835_ap_ready == 1'b1)) begin
            grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state10) & (1'b1 == ap_CS_fsm_state9))) begin
            grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg <= 1'b1;
        end else if ((grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_ready == 1'b1)) begin
            grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state13)) begin
            grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg <= 1'b1;
        end else if ((grp_norm1_Pipeline_L2_L3_fu_644_ap_ready == 1'b1)) begin
            grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg <= 1'b1;
        end else if ((grp_norm1_Pipeline_L5_L6_fu_668_ap_ready == 1'b1)) begin
            grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state27) & (1'b1 == ap_CS_fsm_state26))) begin
            grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg <= 1'b1;
        end else if ((grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_ready == 1'b1)) begin
            grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        out_img_read_reg_999 <= out_img;
        trunc_ln2_reg_1013 <= {{out_img[63:2]}};
        trunc_ln_reg_1007 <= {{inp_img[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        trunc_ln3_reg_1029 <= {{add_ln74_fu_899_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        trunc_ln4_reg_1040 <= {{add_ln89_fu_924_p2[63:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        trunc_ln5_reg_1051 <= {{add_ln107_fu_949_p2[63:2]}};
        trunc_ln6_reg_1057 <= {{add_ln120_fu_964_p2[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem0_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((grp_norm1_Pipeline_L2_L3_fu_644_ap_done == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_norm1_Pipeline_L5_L6_fu_668_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((gmem0_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state33_blk = 1'b1;
    end else begin
        ap_ST_fsm_state33_blk = 1'b0;
    end
end

assign ap_ST_fsm_state34_blk = 1'b0;

always @ (*) begin
    if ((grp_norm1_Pipeline_L12_L13_fu_810_ap_done == 1'b0)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0))) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

always @ (*) begin
    if ((grp_norm1_Pipeline_L15_L16_fu_835_ap_done == 1'b0)) begin
        ap_ST_fsm_state42_blk = 1'b1;
    end else begin
        ap_ST_fsm_state42_blk = 1'b0;
    end
end

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((gmem0_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_0_ARADDR = sext_ln49_fu_879_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_0_ARADDR = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARADDR;
    end else begin
        gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_0_ARLEN = 64'd69984;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_0_ARLEN = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARLEN;
    end else begin
        gmem0_0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        gmem0_0_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_0_ARVALID = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_ARVALID;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40))) begin
        gmem0_0_AWADDR = sext_ln120_fu_989_p1;
    end else if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33))) begin
        gmem0_0_AWADDR = sext_ln107_fu_979_p1;
    end else if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        gmem0_0_AWADDR = sext_ln89_fu_939_p1;
    end else if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
        gmem0_0_AWADDR = sext_ln74_fu_914_p1;
    end else if (((gmem0_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_0_AWADDR = sext_ln59_fu_889_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_AWADDR = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_AWADDR = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_AWADDR = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_AWADDR = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_AWADDR = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWADDR;
    end else begin
        gmem0_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
        gmem0_0_AWLEN = 64'd67068;
    end else if (((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | ((gmem0_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        gmem0_0_AWLEN = 64'd729;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_AWLEN = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_AWLEN = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_AWLEN = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_AWLEN = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_AWLEN = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWLEN;
    end else begin
        gmem0_0_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)) | ((gmem0_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        gmem0_0_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_AWVALID = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_AWVALID = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_AWVALID = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_AWVALID = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_AWVALID = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_AWVALID;
    end else begin
        gmem0_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26)) | (~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19)))) begin
        gmem0_0_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_BREADY = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_BREADY = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_BREADY = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_BREADY = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_BREADY = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_BREADY;
    end else begin
        gmem0_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        gmem0_0_RREADY = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_m_axi_gmem0_0_RREADY;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_WDATA = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_WDATA = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_WDATA = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_WDATA = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_WDATA = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WDATA;
    end else begin
        gmem0_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_WSTRB = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_WSTRB = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_WSTRB = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_WSTRB = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_WSTRB = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WSTRB;
    end else begin
        gmem0_0_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        gmem0_0_WVALID = grp_norm1_Pipeline_L15_L16_fu_835_m_axi_gmem0_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34))) begin
        gmem0_0_WVALID = grp_norm1_Pipeline_L12_L13_fu_810_m_axi_gmem0_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        gmem0_0_WVALID = grp_norm1_Pipeline_L8_L9_L10_fu_693_m_axi_gmem0_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        gmem0_0_WVALID = grp_norm1_Pipeline_L5_L6_fu_668_m_axi_gmem0_0_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13))) begin
        gmem0_0_WVALID = grp_norm1_Pipeline_L2_L3_fu_644_m_axi_gmem0_0_WVALID;
    end else begin
        gmem0_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state12))) begin
        gmem0_blk_n_AW = m_axi_gmem0_AWREADY;
    end else begin
        gmem0_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19))) begin
        gmem0_blk_n_B = m_axi_gmem0_BVALID;
    end else begin
        gmem0_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1073_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1073_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1073_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1073_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1073_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_ce;
    end else begin
        grp_fu_1073_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1073_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1073_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1073_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1073_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1073_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din0;
    end else begin
        grp_fu_1073_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1073_p1 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1073_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1073_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1073_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1073_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1073_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1073_p1 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1073_p_din1;
    end else begin
        grp_fu_1073_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1077_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1077_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1077_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1077_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1077_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_ce;
    end else begin
        grp_fu_1077_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1077_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1077_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1077_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1077_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1077_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din0;
    end else begin
        grp_fu_1077_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1077_p1 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1077_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1077_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1077_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1077_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1077_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1077_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1077_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1077_p1 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1077_p_din1;
    end else begin
        grp_fu_1077_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1081_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1081_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1081_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1081_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1081_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_ce;
    end else begin
        grp_fu_1081_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1081_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1081_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1081_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1081_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1081_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din0;
    end else begin
        grp_fu_1081_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1081_p1 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1081_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1081_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1081_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1081_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1081_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1081_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1081_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1081_p1 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1081_p_din1;
    end else begin
        grp_fu_1081_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1085_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1085_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1085_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1085_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1085_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_ce;
    end else begin
        grp_fu_1085_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1085_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1085_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1085_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1085_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1085_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din0;
    end else begin
        grp_fu_1085_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1085_p1 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1085_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1085_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1085_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1085_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1085_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1085_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1085_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1085_p1 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1085_p_din1;
    end else begin
        grp_fu_1085_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1089_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1089_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1089_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1089_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1089_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_ce;
    end else begin
        grp_fu_1089_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1089_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1089_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1089_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1089_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1089_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1089_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1089_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1089_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1089_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1089_p_din0;
    end else begin
        grp_fu_1089_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1092_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1092_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1092_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1092_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1092_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_ce;
    end else begin
        grp_fu_1092_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1092_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1092_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1092_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1092_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1092_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1092_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1092_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1092_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1092_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1092_p_din0;
    end else begin
        grp_fu_1092_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1095_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1095_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1095_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1095_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1095_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_ce;
    end else begin
        grp_fu_1095_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1095_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1095_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1095_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1095_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1095_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din0;
    end else begin
        grp_fu_1095_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1095_p1 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1095_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1095_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1095_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1095_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1095_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1095_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1095_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1095_p1 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1095_p_din1;
    end else begin
        grp_fu_1095_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1099_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1099_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1099_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1099_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1099_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_ce;
    end else begin
        grp_fu_1099_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1099_p0 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1099_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1099_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1099_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1099_p0 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din0;
    end else begin
        grp_fu_1099_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_fu_1099_p1 = grp_norm1_Pipeline_L15_L16_fu_835_grp_fu_1099_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1099_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1099_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1099_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1099_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1099_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1099_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_1099_p1 = grp_norm1_Pipeline_L2_L3_fu_644_grp_fu_1099_p_din1;
    end else begin
        grp_fu_1099_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1151_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1151_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1151_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_ce;
    end else begin
        grp_fu_1151_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1151_p0 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din0;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1151_p0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1151_p0 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din0;
    end else begin
        grp_fu_1151_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_fu_1151_p1 = grp_norm1_Pipeline_L12_L13_fu_810_grp_fu_1151_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_fu_1151_p1 = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_fu_1151_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_fu_1151_p1 = grp_norm1_Pipeline_L5_L6_fu_668_grp_fu_1151_p_din1;
    end else begin
        grp_fu_1151_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1103_ap_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1103_ap_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1103_ap_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1103_ap_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1103_ap_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_pow_generic_float_s_fu_1103_ap_ce = 1'b0;
    end else begin
        grp_pow_generic_float_s_fu_1103_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1103_base_r = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1103_base_r = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1103_base_r = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1103_base_r = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1103_base_r = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din1;
    end else begin
        grp_pow_generic_float_s_fu_1103_base_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1103_exp = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1103_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1103_exp = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1103_p_din2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1103_exp = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1103_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1103_exp = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1103_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1103_exp = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1103_p_din2;
    end else begin
        grp_pow_generic_float_s_fu_1103_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1115_ap_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1115_ap_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1115_ap_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1115_ap_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1115_ap_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_pow_generic_float_s_fu_1115_ap_ce = 1'b0;
    end else begin
        grp_pow_generic_float_s_fu_1115_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1115_base_r = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1115_base_r = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1115_base_r = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1115_base_r = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1115_base_r = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din1;
    end else begin
        grp_pow_generic_float_s_fu_1115_base_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1115_exp = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1115_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1115_exp = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1115_p_din2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1115_exp = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1115_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1115_exp = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1115_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1115_exp = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1115_p_din2;
    end else begin
        grp_pow_generic_float_s_fu_1115_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1127_ap_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1127_ap_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1127_ap_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1127_ap_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1127_ap_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_pow_generic_float_s_fu_1127_ap_ce = 1'b0;
    end else begin
        grp_pow_generic_float_s_fu_1127_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1127_base_r = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1127_base_r = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1127_base_r = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1127_base_r = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1127_base_r = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din1;
    end else begin
        grp_pow_generic_float_s_fu_1127_base_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1127_exp = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1127_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1127_exp = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1127_p_din2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1127_exp = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1127_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1127_exp = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1127_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1127_exp = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1127_p_din2;
    end else begin
        grp_pow_generic_float_s_fu_1127_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1139_ap_ce = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1139_ap_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1139_ap_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1139_ap_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1139_ap_ce = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_pow_generic_float_s_fu_1139_ap_ce = 1'b0;
    end else begin
        grp_pow_generic_float_s_fu_1139_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1139_base_r = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1139_base_r = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1139_base_r = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1139_base_r = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1139_base_r = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din1;
    end else begin
        grp_pow_generic_float_s_fu_1139_base_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_pow_generic_float_s_fu_1139_exp = grp_norm1_Pipeline_L15_L16_fu_835_grp_pow_generic_float_s_fu_1139_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1139_exp = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1139_p_din2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1139_exp = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1139_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1139_exp = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1139_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_pow_generic_float_s_fu_1139_exp = grp_norm1_Pipeline_L2_L3_fu_644_grp_pow_generic_float_s_fu_1139_p_din2;
    end else begin
        grp_pow_generic_float_s_fu_1139_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1155_ap_ce = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_ce;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1155_ap_ce = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1155_ap_ce = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_ce;
    end else if (~(1'b1 == 1'b1)) begin
        grp_pow_generic_float_s_fu_1155_ap_ce = 1'b0;
    end else begin
        grp_pow_generic_float_s_fu_1155_ap_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1155_base_r = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din1;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1155_base_r = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1155_base_r = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din1;
    end else begin
        grp_pow_generic_float_s_fu_1155_base_r = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        grp_pow_generic_float_s_fu_1155_exp = grp_norm1_Pipeline_L12_L13_fu_810_grp_pow_generic_float_s_fu_1155_p_din2;
    end else if (((1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27))) begin
        grp_pow_generic_float_s_fu_1155_exp = grp_norm1_Pipeline_L8_L9_L10_fu_693_grp_pow_generic_float_s_fu_1155_p_din2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        grp_pow_generic_float_s_fu_1155_exp = grp_norm1_Pipeline_L5_L6_fu_668_grp_pow_generic_float_s_fu_1155_p_din2;
    end else begin
        grp_pow_generic_float_s_fu_1155_exp = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_10_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_10_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_address0;
    end else begin
        inp_image_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_10_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_10_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_10_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_ce0;
    end else begin
        inp_image_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_10_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_10_we0;
    end else begin
        inp_image_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_11_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_11_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_address0;
    end else begin
        inp_image_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_11_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_11_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_11_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_ce0;
    end else begin
        inp_image_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_11_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_11_we0;
    end else begin
        inp_image_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_12_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_12_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_address0;
    end else begin
        inp_image_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_12_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_12_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_12_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_ce0;
    end else begin
        inp_image_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_12_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_12_we0;
    end else begin
        inp_image_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_13_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_13_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_address0;
    end else begin
        inp_image_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_13_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_13_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_13_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_ce0;
    end else begin
        inp_image_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_13_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_13_we0;
    end else begin
        inp_image_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_14_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_14_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_address0;
    end else begin
        inp_image_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_14_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_14_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_14_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_ce0;
    end else begin
        inp_image_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_14_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_14_we0;
    end else begin
        inp_image_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_15_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_15_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_address0;
    end else begin
        inp_image_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_15_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_15_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_15_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_ce0;
    end else begin
        inp_image_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_15_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_15_we0;
    end else begin
        inp_image_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_16_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_16_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_address0;
    end else begin
        inp_image_16_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_16_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_16_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_16_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_ce0;
    end else begin
        inp_image_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_16_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_16_we0;
    end else begin
        inp_image_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_17_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_17_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_address0;
    end else begin
        inp_image_17_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_17_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_17_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_17_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_ce0;
    end else begin
        inp_image_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_17_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_17_we0;
    end else begin
        inp_image_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_18_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_18_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_address0;
    end else begin
        inp_image_18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_18_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_18_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_ce0;
    end else begin
        inp_image_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_18_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_18_we0;
    end else begin
        inp_image_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_19_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_19_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_address0;
    end else begin
        inp_image_19_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_19_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_19_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_19_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_ce0;
    end else begin
        inp_image_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_19_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_19_we0;
    end else begin
        inp_image_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_1_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_1_address0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_image_1_address0 = grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_1_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_address0;
    end else begin
        inp_image_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_1_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_1_ce0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_image_1_ce0 = grp_norm1_Pipeline_L2_L3_fu_644_inp_image_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_1_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_ce0;
    end else begin
        inp_image_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_1_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_1_we0;
    end else begin
        inp_image_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_20_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_20_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_address0;
    end else begin
        inp_image_20_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_20_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_20_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_20_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_ce0;
    end else begin
        inp_image_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_20_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_20_we0;
    end else begin
        inp_image_20_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_21_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_21_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_address0;
    end else begin
        inp_image_21_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_21_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_21_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_21_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_ce0;
    end else begin
        inp_image_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_21_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_21_we0;
    end else begin
        inp_image_21_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_22_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_22_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_address0;
    end else begin
        inp_image_22_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_22_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_22_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_22_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_ce0;
    end else begin
        inp_image_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_22_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_22_we0;
    end else begin
        inp_image_22_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_23_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_23_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_address0;
    end else begin
        inp_image_23_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_23_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_23_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_23_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_ce0;
    end else begin
        inp_image_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_23_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_23_we0;
    end else begin
        inp_image_23_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_24_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_24_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_address0;
    end else begin
        inp_image_24_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_24_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_24_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_24_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_ce0;
    end else begin
        inp_image_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_24_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_24_we0;
    end else begin
        inp_image_24_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_25_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_25_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_address0;
    end else begin
        inp_image_25_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_25_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_25_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_25_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_ce0;
    end else begin
        inp_image_25_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_25_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_25_we0;
    end else begin
        inp_image_25_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_26_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_26_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_address0;
    end else begin
        inp_image_26_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_26_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_26_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_26_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_ce0;
    end else begin
        inp_image_26_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_26_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_26_we0;
    end else begin
        inp_image_26_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_27_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_27_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_address0;
    end else begin
        inp_image_27_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_27_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_27_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_27_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_ce0;
    end else begin
        inp_image_27_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_27_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_27_we0;
    end else begin
        inp_image_27_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_28_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_28_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_address0;
    end else begin
        inp_image_28_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_28_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_28_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_28_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_ce0;
    end else begin
        inp_image_28_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_28_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_28_we0;
    end else begin
        inp_image_28_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_29_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_29_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_address0;
    end else begin
        inp_image_29_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_29_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_29_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_29_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_ce0;
    end else begin
        inp_image_29_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_29_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_29_we0;
    end else begin
        inp_image_29_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_2_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_2_address0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_image_2_address0 = grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_2_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_address0;
    end else begin
        inp_image_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_2_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_2_ce0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_image_2_ce0 = grp_norm1_Pipeline_L2_L3_fu_644_inp_image_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_2_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_ce0;
    end else begin
        inp_image_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_2_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_2_we0;
    end else begin
        inp_image_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_30_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_30_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_address0;
    end else begin
        inp_image_30_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_30_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_30_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_30_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_ce0;
    end else begin
        inp_image_30_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_30_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_30_we0;
    end else begin
        inp_image_30_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_31_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_31_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_address0;
    end else begin
        inp_image_31_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_31_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_31_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_31_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_ce0;
    end else begin
        inp_image_31_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_31_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_31_we0;
    end else begin
        inp_image_31_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_32_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_32_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_address0;
    end else begin
        inp_image_32_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_32_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_32_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_32_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_ce0;
    end else begin
        inp_image_32_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_32_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_32_we0;
    end else begin
        inp_image_32_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_33_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_33_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_address0;
    end else begin
        inp_image_33_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_33_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_33_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_33_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_ce0;
    end else begin
        inp_image_33_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_33_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_33_we0;
    end else begin
        inp_image_33_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_34_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_34_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_address0;
    end else begin
        inp_image_34_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_34_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_34_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_34_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_ce0;
    end else begin
        inp_image_34_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_34_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_34_we0;
    end else begin
        inp_image_34_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_35_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_35_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_address0;
    end else begin
        inp_image_35_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_35_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_35_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_35_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_ce0;
    end else begin
        inp_image_35_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_35_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_35_we0;
    end else begin
        inp_image_35_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_36_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_36_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_address0;
    end else begin
        inp_image_36_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_36_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_36_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_36_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_ce0;
    end else begin
        inp_image_36_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_36_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_36_we0;
    end else begin
        inp_image_36_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_37_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_37_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_address0;
    end else begin
        inp_image_37_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_37_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_37_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_37_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_ce0;
    end else begin
        inp_image_37_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_37_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_37_we0;
    end else begin
        inp_image_37_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_38_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_38_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_address0;
    end else begin
        inp_image_38_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_38_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_38_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_38_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_ce0;
    end else begin
        inp_image_38_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_38_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_38_we0;
    end else begin
        inp_image_38_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_39_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_39_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_address0;
    end else begin
        inp_image_39_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_39_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_39_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_39_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_ce0;
    end else begin
        inp_image_39_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_39_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_39_we0;
    end else begin
        inp_image_39_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_3_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_3_address0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_3_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_address0;
    end else begin
        inp_image_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_3_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_3_ce0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_3_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_ce0;
    end else begin
        inp_image_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_3_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_3_we0;
    end else begin
        inp_image_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_40_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_40_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_address0;
    end else begin
        inp_image_40_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_40_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_40_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_40_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_ce0;
    end else begin
        inp_image_40_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_40_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_40_we0;
    end else begin
        inp_image_40_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_41_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_41_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_address0;
    end else begin
        inp_image_41_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_41_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_41_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_41_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_ce0;
    end else begin
        inp_image_41_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_41_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_41_we0;
    end else begin
        inp_image_41_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_42_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_42_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_address0;
    end else begin
        inp_image_42_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_42_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_42_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_42_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_ce0;
    end else begin
        inp_image_42_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_42_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_42_we0;
    end else begin
        inp_image_42_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_43_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_43_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_address0;
    end else begin
        inp_image_43_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_43_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_43_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_43_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_ce0;
    end else begin
        inp_image_43_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_43_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_43_we0;
    end else begin
        inp_image_43_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_44_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_44_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_address0;
    end else begin
        inp_image_44_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_44_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_44_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_44_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_ce0;
    end else begin
        inp_image_44_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_44_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_44_we0;
    end else begin
        inp_image_44_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_45_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_45_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_address0;
    end else begin
        inp_image_45_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_45_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_45_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_45_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_ce0;
    end else begin
        inp_image_45_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_45_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_45_we0;
    end else begin
        inp_image_45_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_46_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_46_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_address0;
    end else begin
        inp_image_46_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_46_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_46_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_46_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_ce0;
    end else begin
        inp_image_46_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_46_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_46_we0;
    end else begin
        inp_image_46_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_47_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_47_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_address0;
    end else begin
        inp_image_47_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_47_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_47_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_47_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_ce0;
    end else begin
        inp_image_47_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_47_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_47_we0;
    end else begin
        inp_image_47_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_48_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_48_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_address0;
    end else begin
        inp_image_48_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_48_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_48_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_48_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_ce0;
    end else begin
        inp_image_48_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_48_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_48_we0;
    end else begin
        inp_image_48_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_49_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_49_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_address0;
    end else begin
        inp_image_49_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_49_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_49_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_49_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_ce0;
    end else begin
        inp_image_49_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_49_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_49_we0;
    end else begin
        inp_image_49_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_4_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_4_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_address0;
    end else begin
        inp_image_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_4_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_4_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_ce0;
    end else begin
        inp_image_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_4_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_4_we0;
    end else begin
        inp_image_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_50_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_50_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_address0;
    end else begin
        inp_image_50_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_50_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_50_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_50_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_ce0;
    end else begin
        inp_image_50_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_50_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_50_we0;
    end else begin
        inp_image_50_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_51_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_51_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_address0;
    end else begin
        inp_image_51_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_51_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_51_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_51_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_ce0;
    end else begin
        inp_image_51_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_51_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_51_we0;
    end else begin
        inp_image_51_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_52_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_52_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_address0;
    end else begin
        inp_image_52_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_52_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_52_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_52_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_ce0;
    end else begin
        inp_image_52_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_52_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_52_we0;
    end else begin
        inp_image_52_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_53_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_53_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_address0;
    end else begin
        inp_image_53_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_53_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_53_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_53_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_ce0;
    end else begin
        inp_image_53_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_53_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_53_we0;
    end else begin
        inp_image_53_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_54_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_54_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_address0;
    end else begin
        inp_image_54_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_54_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_54_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_54_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_ce0;
    end else begin
        inp_image_54_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_54_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_54_we0;
    end else begin
        inp_image_54_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_55_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_55_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_address0;
    end else begin
        inp_image_55_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_55_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_55_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_55_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_ce0;
    end else begin
        inp_image_55_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_55_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_55_we0;
    end else begin
        inp_image_55_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_56_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_56_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_address0;
    end else begin
        inp_image_56_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_56_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_56_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_56_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_ce0;
    end else begin
        inp_image_56_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_56_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_56_we0;
    end else begin
        inp_image_56_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_57_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_57_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_address0;
    end else begin
        inp_image_57_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_57_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_57_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_57_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_ce0;
    end else begin
        inp_image_57_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_57_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_57_we0;
    end else begin
        inp_image_57_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_58_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_58_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_address0;
    end else begin
        inp_image_58_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_58_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_58_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_58_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_ce0;
    end else begin
        inp_image_58_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_58_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_58_we0;
    end else begin
        inp_image_58_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_59_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_59_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_address0;
    end else begin
        inp_image_59_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_59_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_59_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_59_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_ce0;
    end else begin
        inp_image_59_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_59_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_59_we0;
    end else begin
        inp_image_59_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_5_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_5_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_address0;
    end else begin
        inp_image_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_5_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_5_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_ce0;
    end else begin
        inp_image_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_5_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_5_we0;
    end else begin
        inp_image_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_60_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_60_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_address0;
    end else begin
        inp_image_60_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_60_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_60_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_60_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_ce0;
    end else begin
        inp_image_60_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_60_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_60_we0;
    end else begin
        inp_image_60_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_61_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_61_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_address0;
    end else begin
        inp_image_61_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_61_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_61_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_61_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_ce0;
    end else begin
        inp_image_61_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_61_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_61_we0;
    end else begin
        inp_image_61_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_62_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_62_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_address0;
    end else begin
        inp_image_62_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_62_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_62_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_62_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_ce0;
    end else begin
        inp_image_62_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_62_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_62_we0;
    end else begin
        inp_image_62_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_63_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_63_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_address0;
    end else begin
        inp_image_63_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_63_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_63_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_63_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_ce0;
    end else begin
        inp_image_63_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_63_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_63_we0;
    end else begin
        inp_image_63_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_64_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_64_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_address0;
    end else begin
        inp_image_64_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_64_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_64_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_64_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_ce0;
    end else begin
        inp_image_64_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_64_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_64_we0;
    end else begin
        inp_image_64_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_65_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_65_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_address0;
    end else begin
        inp_image_65_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_65_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_65_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_65_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_ce0;
    end else begin
        inp_image_65_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_65_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_65_we0;
    end else begin
        inp_image_65_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_66_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_66_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_address0;
    end else begin
        inp_image_66_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_66_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_66_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_66_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_ce0;
    end else begin
        inp_image_66_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_66_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_66_we0;
    end else begin
        inp_image_66_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_67_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_67_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_address0;
    end else begin
        inp_image_67_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_67_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_67_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_67_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_ce0;
    end else begin
        inp_image_67_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_67_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_67_we0;
    end else begin
        inp_image_67_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_68_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_68_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_address0;
    end else begin
        inp_image_68_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_68_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_68_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_68_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_ce0;
    end else begin
        inp_image_68_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_68_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_68_we0;
    end else begin
        inp_image_68_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_69_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_69_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_address0;
    end else begin
        inp_image_69_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_69_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_69_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_69_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_ce0;
    end else begin
        inp_image_69_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_69_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_69_we0;
    end else begin
        inp_image_69_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_6_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_6_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_address0;
    end else begin
        inp_image_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_6_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_6_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_ce0;
    end else begin
        inp_image_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_6_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_6_we0;
    end else begin
        inp_image_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_70_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_70_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_address0;
    end else begin
        inp_image_70_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_70_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_70_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_70_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_ce0;
    end else begin
        inp_image_70_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_70_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_70_we0;
    end else begin
        inp_image_70_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_71_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_71_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_address0;
    end else begin
        inp_image_71_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_71_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_71_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_71_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_ce0;
    end else begin
        inp_image_71_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_71_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_71_we0;
    end else begin
        inp_image_71_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_72_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_72_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_address0;
    end else begin
        inp_image_72_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_72_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_72_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_72_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_ce0;
    end else begin
        inp_image_72_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_72_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_72_we0;
    end else begin
        inp_image_72_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_73_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_73_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_address0;
    end else begin
        inp_image_73_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_73_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_73_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_73_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_ce0;
    end else begin
        inp_image_73_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_73_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_73_we0;
    end else begin
        inp_image_73_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_74_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_74_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_address0;
    end else begin
        inp_image_74_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_74_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_74_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_74_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_ce0;
    end else begin
        inp_image_74_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_74_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_74_we0;
    end else begin
        inp_image_74_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_75_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_75_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_address0;
    end else begin
        inp_image_75_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_75_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_75_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_75_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_ce0;
    end else begin
        inp_image_75_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_75_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_75_we0;
    end else begin
        inp_image_75_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_76_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_76_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_address0;
    end else begin
        inp_image_76_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_76_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_76_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_76_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_ce0;
    end else begin
        inp_image_76_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_76_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_76_we0;
    end else begin
        inp_image_76_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_77_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_77_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_address0;
    end else begin
        inp_image_77_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_77_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_77_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_77_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_ce0;
    end else begin
        inp_image_77_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_77_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_77_we0;
    end else begin
        inp_image_77_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_78_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_78_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_address0;
    end else begin
        inp_image_78_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_78_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_78_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_78_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_ce0;
    end else begin
        inp_image_78_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_78_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_78_we0;
    end else begin
        inp_image_78_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_79_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_79_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_address0;
    end else begin
        inp_image_79_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_79_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_79_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_79_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_ce0;
    end else begin
        inp_image_79_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_79_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_79_we0;
    end else begin
        inp_image_79_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_7_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_7_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_address0;
    end else begin
        inp_image_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_7_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_7_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_ce0;
    end else begin
        inp_image_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_7_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_7_we0;
    end else begin
        inp_image_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_80_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_80_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_address0;
    end else begin
        inp_image_80_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_80_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_80_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_80_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_ce0;
    end else begin
        inp_image_80_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_80_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_80_we0;
    end else begin
        inp_image_80_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_81_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_81_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_address0;
    end else begin
        inp_image_81_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_81_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_81_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_81_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_ce0;
    end else begin
        inp_image_81_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_81_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_81_we0;
    end else begin
        inp_image_81_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_82_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_82_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_address0;
    end else begin
        inp_image_82_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_82_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_82_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_82_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_ce0;
    end else begin
        inp_image_82_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_82_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_82_we0;
    end else begin
        inp_image_82_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_83_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_83_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_address0;
    end else begin
        inp_image_83_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_83_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_83_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_83_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_ce0;
    end else begin
        inp_image_83_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_83_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_83_we0;
    end else begin
        inp_image_83_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_84_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_84_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_address0;
    end else begin
        inp_image_84_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_84_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_84_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_84_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_ce0;
    end else begin
        inp_image_84_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_84_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_84_we0;
    end else begin
        inp_image_84_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_85_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_85_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_address0;
    end else begin
        inp_image_85_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_85_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_85_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_85_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_ce0;
    end else begin
        inp_image_85_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_85_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_85_we0;
    end else begin
        inp_image_85_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_86_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_86_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_address0;
    end else begin
        inp_image_86_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_86_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_86_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_86_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_ce0;
    end else begin
        inp_image_86_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_86_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_86_we0;
    end else begin
        inp_image_86_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_87_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_87_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_address0;
    end else begin
        inp_image_87_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_87_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_87_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_87_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_ce0;
    end else begin
        inp_image_87_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_87_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_87_we0;
    end else begin
        inp_image_87_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_88_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_88_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_address0;
    end else begin
        inp_image_88_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_88_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_88_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_88_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_ce0;
    end else begin
        inp_image_88_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_88_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_88_we0;
    end else begin
        inp_image_88_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_89_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_89_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_address0;
    end else begin
        inp_image_89_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_89_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_89_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_89_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_ce0;
    end else begin
        inp_image_89_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_89_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_89_we0;
    end else begin
        inp_image_89_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_8_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_8_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_address0;
    end else begin
        inp_image_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_8_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_8_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_ce0;
    end else begin
        inp_image_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_8_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_8_we0;
    end else begin
        inp_image_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_90_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_90_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_address0;
    end else begin
        inp_image_90_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_90_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_90_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_90_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_ce0;
    end else begin
        inp_image_90_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_90_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_90_we0;
    end else begin
        inp_image_90_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_91_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_91_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_address0;
    end else begin
        inp_image_91_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_91_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_91_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_91_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_ce0;
    end else begin
        inp_image_91_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_91_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_91_we0;
    end else begin
        inp_image_91_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_92_address0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_92_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_92_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_address0;
    end else begin
        inp_image_92_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_92_ce0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_92_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_92_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_92_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_92_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_ce0;
    end else begin
        inp_image_92_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_92_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_92_we0;
    end else begin
        inp_image_92_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inp_image_93_address0 = grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_93_address0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_93_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_93_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_address0;
    end else begin
        inp_image_93_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inp_image_93_ce0 = grp_norm1_Pipeline_L15_L16_fu_835_inp_image_93_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_93_ce0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_93_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_93_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_93_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_93_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_ce0;
    end else begin
        inp_image_93_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_93_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_93_we0;
    end else begin
        inp_image_93_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inp_image_94_address0 = grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_94_address0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_94_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_94_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_address0;
    end else begin
        inp_image_94_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inp_image_94_ce0 = grp_norm1_Pipeline_L15_L16_fu_835_inp_image_94_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_94_ce0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_94_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_94_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_94_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_94_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_ce0;
    end else begin
        inp_image_94_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_94_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_94_we0;
    end else begin
        inp_image_94_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inp_image_95_address0 = grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_address0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_95_address0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_95_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_95_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_address0;
    end else begin
        inp_image_95_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        inp_image_95_ce0 = grp_norm1_Pipeline_L15_L16_fu_835_inp_image_95_ce0;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        inp_image_95_ce0 = grp_norm1_Pipeline_L12_L13_fu_810_inp_image_95_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_95_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_95_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_95_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_ce0;
    end else begin
        inp_image_95_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_95_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_95_we0;
    end else begin
        inp_image_95_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_9_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_9_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_address0;
    end else begin
        inp_image_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_9_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_9_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_9_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_ce0;
    end else begin
        inp_image_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_9_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_9_we0;
    end else begin
        inp_image_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_address0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_address0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_address0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_image_address0 = grp_norm1_Pipeline_L2_L3_fu_644_inp_image_address0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_address0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_address0;
    end else begin
        inp_image_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        inp_image_ce0 = grp_norm1_Pipeline_L8_L9_L10_fu_693_inp_image_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        inp_image_ce0 = grp_norm1_Pipeline_L5_L6_fu_668_inp_image_ce0;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        inp_image_ce0 = grp_norm1_Pipeline_L2_L3_fu_644_inp_image_ce0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_ce0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_ce0;
    end else begin
        inp_image_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inp_image_we0 = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_inp_image_we0;
    end else begin
        inp_image_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((gmem0_0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((gmem0_0_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (grp_norm1_Pipeline_L2_L3_fu_644_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (grp_norm1_Pipeline_L5_L6_fu_668_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state33))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((grp_norm1_Pipeline_L12_L13_fu_810_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if ((~((gmem0_0_BVALID == 1'b0) | (gmem0_0_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_norm1_Pipeline_L15_L16_fu_835_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((gmem0_0_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln107_fu_949_p2 = (out_img_read_reg_999 + 64'd274104);

assign add_ln120_fu_964_p2 = (out_img_read_reg_999 + 64'd277020);

assign add_ln74_fu_899_p2 = (out_img_read_reg_999 + 64'd2916);

assign add_ln89_fu_924_p2 = (out_img_read_reg_999 + 64'd5832);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state10 = ap_NS_fsm[32'd9];

assign ap_NS_fsm_state27 = ap_NS_fsm[32'd26];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_norm1_Pipeline_L12_L13_fu_810_ap_start = grp_norm1_Pipeline_L12_L13_fu_810_ap_start_reg;

assign grp_norm1_Pipeline_L15_L16_fu_835_ap_start = grp_norm1_Pipeline_L15_L16_fu_835_ap_start_reg;

assign grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start = grp_norm1_Pipeline_L1_VITIS_LOOP_50_1_VITIS_LOOP_51_2_fu_541_ap_start_reg;

assign grp_norm1_Pipeline_L2_L3_fu_644_ap_start = grp_norm1_Pipeline_L2_L3_fu_644_ap_start_reg;

assign grp_norm1_Pipeline_L5_L6_fu_668_ap_start = grp_norm1_Pipeline_L5_L6_fu_668_ap_start_reg;

assign grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start = grp_norm1_Pipeline_L8_L9_L10_fu_693_ap_start_reg;

assign sext_ln107_fu_979_p1 = $signed(trunc_ln5_reg_1051);

assign sext_ln120_fu_989_p1 = $signed(trunc_ln6_reg_1057);

assign sext_ln49_fu_879_p1 = $signed(trunc_ln_reg_1007);

assign sext_ln59_fu_889_p1 = $signed(trunc_ln2_reg_1013);

assign sext_ln74_fu_914_p1 = $signed(trunc_ln3_reg_1029);

assign sext_ln89_fu_939_p1 = $signed(trunc_ln4_reg_1040);

endmodule //norm1
