Single cycle MIPS architecture 
To simulate the processor in verilog do as follows
1) Write an assembly code that you want to run in the designed processor.The written document should of ".vsat" format and saved in the directory "..\MIPS_architecture\assembly_codes". 
2)