<profile>

<section name = "Vitis HLS Report for 'dense_output_7_Pipeline_VITIS_LOOP_67_1'" level="0">
<item name = "Date">Thu Aug 29 18:14:00 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">vitis_test</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.544 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">45, 45, 0.450 us, 0.450 us, 45, 45, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_exp_17_9_s_fu_435">exp_17_9_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_67_1">43, 43, 25, 1, 1, 20, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 16, -, -, -</column>
<column name="Expression">-, -, 0, 251, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 3, 585, 492, -</column>
<column name="Memory">8, -, 8, 3, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 853, 192, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 5, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_exp_17_9_s_fu_435">exp_17_9_s, 0, 3, 585, 492, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U57">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U58">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U59">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U60">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U61">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U62">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U63">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U64">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U65">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U66">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U67">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U68">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U69">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U70">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mac_muladd_16s_9s_24ns_24_4_1_U71">mac_muladd_16s_9s_24ns_24_4_1, i0 * i1 + i2</column>
<column name="mul_mul_16s_9s_24_4_1_U56">mul_mul_16s_9s_24_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_biases_7_V_U">dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_biases_7_V_ROM_AUTO_1R, 0, 8, 3, 0, 20, 8, 1, 160</column>
<column name="dense_weights_7_V_U">dense_output_7_Pipeline_VITIS_LOOP_67_1_dense_weights_7_V_ROM_AUTO_1R, 8, 0, 0, 0, 320, 9, 1, 2880</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln67_fu_525_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln70_10_fu_881_p2">+, 0, 0, 16, 9, 8</column>
<column name="add_ln70_11_fu_913_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln70_12_fu_944_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln70_13_fu_975_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln70_1_fu_563_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln70_2_fu_580_p2">+, 0, 0, 14, 7, 6</column>
<column name="add_ln70_3_fu_612_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln70_4_fu_643_p2">+, 0, 0, 13, 6, 6</column>
<column name="add_ln70_5_fu_681_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln70_6_fu_713_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln70_7_fu_777_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln70_8_fu_808_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln70_9_fu_843_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln70_fu_548_p2">+, 0, 0, 13, 6, 5</column>
<column name="grp_exp_17_9_s_fu_435_x">+, 0, 0, 24, 17, 17</column>
<column name="icmp_ln67_fu_519_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 5, 10</column>
<column name="i_fu_116">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter17">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter18">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter19">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter20">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter21">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter22">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter23">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter24">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter16_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter17_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter18_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter19_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter20_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter21_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter22_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter23_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="grp_exp_17_9_s_fu_435_ap_start_reg">1, 0, 1, 0</column>
<column name="i_4_reg_1277">5, 0, 5, 0</column>
<column name="i_cast12_reg_1374">5, 0, 8, 3</column>
<column name="i_cast13_reg_1470">5, 0, 9, 4</column>
<column name="i_cast14_reg_1290">5, 0, 64, 59</column>
<column name="i_cast20_reg_1301">5, 0, 6, 1</column>
<column name="i_cast27_reg_1327">5, 0, 7, 2</column>
<column name="i_fu_116">5, 0, 5, 0</column>
<column name="sext_ln1347_10_cast_reg_1217">24, 0, 24, 0</column>
<column name="sext_ln1347_11_cast_reg_1212">24, 0, 24, 0</column>
<column name="sext_ln1347_12_cast_reg_1207">24, 0, 24, 0</column>
<column name="sext_ln1347_13_cast_reg_1202">24, 0, 24, 0</column>
<column name="sext_ln1347_14_cast_reg_1197">24, 0, 24, 0</column>
<column name="sext_ln1347_1_cast_reg_1262">24, 0, 24, 0</column>
<column name="sext_ln1347_2_cast_reg_1257">24, 0, 24, 0</column>
<column name="sext_ln1347_3_cast_reg_1252">24, 0, 24, 0</column>
<column name="sext_ln1347_4_cast_reg_1247">24, 0, 24, 0</column>
<column name="sext_ln1347_5_cast_reg_1242">24, 0, 24, 0</column>
<column name="sext_ln1347_6_cast_reg_1237">24, 0, 24, 0</column>
<column name="sext_ln1347_7_cast_reg_1232">24, 0, 24, 0</column>
<column name="sext_ln1347_8_cast_reg_1227">24, 0, 24, 0</column>
<column name="sext_ln1347_9_cast_reg_1222">24, 0, 24, 0</column>
<column name="sext_ln1347_cast_reg_1267">24, 0, 24, 0</column>
<column name="sext_ln818_cast_reg_1272">24, 0, 24, 0</column>
<column name="i_4_reg_1277">64, 32, 5, 0</column>
<column name="i_cast12_reg_1374">64, 32, 8, 3</column>
<column name="i_cast13_reg_1470">64, 32, 9, 4</column>
<column name="i_cast14_reg_1290">64, 32, 64, 59</column>
<column name="i_cast20_reg_1301">64, 32, 6, 1</column>
<column name="i_cast27_reg_1327">64, 32, 7, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_output_7_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_output_7_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_output_7_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_output_7_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_output_7_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_output_7_Pipeline_VITIS_LOOP_67_1, return value</column>
<column name="sext_ln818">in, 16, ap_none, sext_ln818, scalar</column>
<column name="sext_ln1347">in, 16, ap_none, sext_ln1347, scalar</column>
<column name="sext_ln1347_1">in, 16, ap_none, sext_ln1347_1, scalar</column>
<column name="sext_ln1347_2">in, 16, ap_none, sext_ln1347_2, scalar</column>
<column name="sext_ln1347_3">in, 16, ap_none, sext_ln1347_3, scalar</column>
<column name="sext_ln1347_4">in, 16, ap_none, sext_ln1347_4, scalar</column>
<column name="sext_ln1347_5">in, 16, ap_none, sext_ln1347_5, scalar</column>
<column name="sext_ln1347_6">in, 16, ap_none, sext_ln1347_6, scalar</column>
<column name="sext_ln1347_7">in, 16, ap_none, sext_ln1347_7, scalar</column>
<column name="sext_ln1347_8">in, 16, ap_none, sext_ln1347_8, scalar</column>
<column name="sext_ln1347_9">in, 16, ap_none, sext_ln1347_9, scalar</column>
<column name="sext_ln1347_10">in, 16, ap_none, sext_ln1347_10, scalar</column>
<column name="sext_ln1347_11">in, 16, ap_none, sext_ln1347_11, scalar</column>
<column name="sext_ln1347_12">in, 16, ap_none, sext_ln1347_12, scalar</column>
<column name="sext_ln1347_13">in, 16, ap_none, sext_ln1347_13, scalar</column>
<column name="sext_ln1347_14">in, 16, ap_none, sext_ln1347_14, scalar</column>
<column name="output_r_address0">out, 5, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
