Fitter Place Stage Report for test1280M
Wed May 26 20:44:58 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary
  3. Fitter Resource Utilization by Entity
  4. Fitter Partition Statistics
  5. Non-Global High Fan-Out Signals
  6. Fitter RAM Summary
  7. Fitter Physical RAM Information
  8. Place Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                ;
+-------------------------------------------------------------+------------------------+-------+
; Resource                                                    ; Usage                  ; %     ;
+-------------------------------------------------------------+------------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 648 / 80,330           ; < 1 % ;
; ALMs needed [=A-B+C]                                        ; 648                    ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 809 / 80,330           ; 1 %   ;
;         [a] ALMs used for LUT logic and registers           ; 245                    ;       ;
;         [b] ALMs used for LUT logic                         ; 151                    ;       ;
;         [c] ALMs used for registers                         ; 413                    ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 163 / 80,330           ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 2 / 80,330             ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                      ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                      ;       ;
;         [c] Due to LAB input limits                         ; 2                      ;       ;
;         [d] Due to virtual I/Os                             ; 0                      ;       ;
;                                                             ;                        ;       ;
; Difficulty packing design                                   ; Low                    ;       ;
;                                                             ;                        ;       ;
; Total LABs:  partially or completely used                   ; 175 / 8,033            ; 2 %   ;
;     -- Logic LABs                                           ; 175                    ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ;       ;
;                                                             ;                        ;       ;
; Combinational ALUT usage for logic                          ; 635                    ;       ;
;     -- 7 input functions                                    ; 88                     ;       ;
;     -- 6 input functions                                    ; 83                     ;       ;
;     -- 5 input functions                                    ; 132                    ;       ;
;     -- 4 input functions                                    ; 38                     ;       ;
;     -- <=3 input functions                                  ; 294                    ;       ;
; Combinational ALUT usage for route-throughs                 ; 803                    ;       ;
;                                                             ;                        ;       ;
; Dedicated logic registers                                   ; 1,835                  ;       ;
;     -- By type:                                             ;                        ;       ;
;         -- Primary logic registers                          ; 1,314 / 160,660        ; < 1 % ;
;         -- Secondary logic registers                        ; 521 / 160,660          ; < 1 % ;
;     -- By function:                                         ;                        ;       ;
;         -- Design implementation registers                  ; 1,835                  ;       ;
;         -- Routing optimization registers                   ; 0                      ;       ;
;                                                             ;                        ;       ;
; ALMs adjustment for power estimation                        ; 128                    ;       ;
;                                                             ;                        ;       ;
; Virtual pins                                                ; 0                      ;       ;
; I/O pins                                                    ; 24 / 340               ; 7 %   ;
;     -- Clock pins                                           ; 1 / 16                 ; 6 %   ;
;     -- Dedicated input pins                                 ; 3 / 35                 ; 9 %   ;
;                                                             ;                        ;       ;
; M20K blocks                                                 ; 168 / 587              ; 29 %  ;
; Total MLAB memory bits                                      ; 0                      ;       ;
; Total block memory bits                                     ; 2,752,512 / 12,021,760 ; 23 %  ;
; Total block memory implementation bits                      ; 3,440,640 / 12,021,760 ; 29 %  ;
;                                                             ;                        ;       ;
; DSP Blocks Needed [=A+B-C]                                  ; 0 / 192                ; 0 %   ;
;     [A] Total Fixed Point DSP Blocks                        ; 0                      ;       ;
;     [B] Total Floating Point DSP Blocks                     ; 0                      ;       ;
;     [C] Estimate of DSP Blocks recoverable by dense merging ; 0                      ;       ;
;                                                             ;                        ;       ;
; IOPLLs                                                      ; 1 / 6                  ; 17 %  ;
; FPLLs                                                       ; 0 / 8                  ; 0 %   ;
; Global signals                                              ; 1                      ;       ;
;     -- Global clocks                                        ; 1 / 32                 ; 3 %   ;
;     -- Regional clocks                                      ; 0 / 8                  ; 0 %   ;
;     -- Periphery clocks                                     ; 0 / 144                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                  ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                  ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                  ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                  ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                  ; 0 %   ;
; PCIe Hard IPs                                               ; 0 / 1                  ; 0 %   ;
; HSSI RX PCSs                                                ; 0 / 12                 ; 0 %   ;
; HSSI PMA RX DESERs                                          ; 0 / 12                 ; 0 %   ;
; HSSI TX PCSs                                                ; 0 / 12                 ; 0 %   ;
; HSSI PMA TX SERs                                            ; 0 / 12                 ; 0 %   ;
; HSSI CDR PLL                                                ; 0 / 12                 ; 0 %   ;
;     -- CDR PLLs for Unused RX Clock Workaround              ; 0 / 12                 ; 0 %   ;
; HSSI ATX PLL                                                ; 0 / 4                  ; 0 %   ;
; Impedance control blocks                                    ; 0 / 7                  ; 0 %   ;
; Maximum fan-out                                             ; 1331                   ;       ;
; Highest non-global fan-out                                  ; 841                    ;       ;
; Total fan-out                                               ; 13668                  ;       ;
; Average fan-out                                             ; 4.80                   ;       ;
+-------------------------------------------------------------+------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; Compilation Hierarchy Node                                                             ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M20Ks ; DSP Blocks ; Pins ; Virtual Pins ; IOPLLs ; Full Hierarchy Name                                                                                                                                                                                                                                                                        ; Entity Name                                                           ; Library Name      ;
+----------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; |                                                                                      ; 647.5 (0.8)          ; 807.5 (1.0)                      ; 162.0 (0.2)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 635 (2)             ; 1835 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 24   ; 0            ; 1 (0)  ; |                                                                                                                                                                                                                                                                                          ; test1280M                                                             ; altera_work       ;
;    |auto_fab_0|                                                                        ; 584.5 (1.0)          ; 741.0 (1.0)                      ; 158.5 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 537 (2)             ; 1674 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0                                                                                                                                                                                                                                                                                 ; alt_sld_fab_0                                                         ; N/A               ;
;       |alt_sld_fab_0|                                                                  ; 583.5 (0.0)          ; 740.0 (0.0)                      ; 158.5 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 535 (0)             ; 1674 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0                                                                                                                                                                                                                                                                   ; alt_sld_fab_0_alt_sld_fab_0_10_mgvf7lq                                ; N/A               ;
;          |alt_sld_fab_0|                                                               ; 583.5 (0.0)          ; 740.0 (0.0)                      ; 158.5 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 535 (0)             ; 1674 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0                                                                                                                                                                                                                                                     ; alt_sld_fab_0_alt_sld_fab_1920_godky2y                                ; N/A               ;
;             |auto_signaltap_auto_signaltap_0|                                          ; 523.2 (0.0)          ; 673.6 (0.0)                      ; 152.4 (0.0)                                       ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 449 (0)             ; 1584 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0                                                                                                                                                                                                                     ; altera_signaltap_agent_wrapper                                        ; N/A               ;
;                |sld_signaltap_inst|                                                    ; 523.2 (14.4)         ; 673.6 (37.8)                     ; 152.4 (23.4)                                      ; 2.0 (0.1)                        ; 0.0 (0.0)            ; 449 (0)             ; 1584 (167)                ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst                                                                                                                                                                                                  ; sld_signaltap                                                         ; N/A               ;
;                   |sld_signaltap_body|                                                 ; 508.7 (0.0)          ; 635.8 (0.0)                      ; 129.0 (0.0)                                       ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 449 (0)             ; 1417 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body                                                                                                                                                                               ; sld_signaltap_impl                                                    ; N/A               ;
;                      |sld_signaltap_body|                                              ; 508.7 (0.0)          ; 635.8 (0.0)                      ; 129.0 (0.0)                                       ; 1.9 (0.0)                        ; 0.0 (0.0)            ; 449 (0)             ; 1417 (0)                  ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body                                                                                                                                                            ; sld_signaltap_jtag                                                    ; N/A               ;
;                         |acq_core|                                                     ; 263.8 (86.6)         ; 359.0 (126.9)                    ; 96.1 (40.9)                                       ; 0.9 (0.6)                        ; 0.0 (0.0)            ; 206 (11)            ; 1030 (490)                ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core                                                                                                                                                   ; sld_stp_acq_core                                                      ; N/A               ;
;                            |ela_control|                                               ; 119.7 (2.0)          ; 164.2 (2.7)                      ; 44.5 (0.7)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 105 (3)             ; 439 (6)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control                                                                                                                                       ; sld_ela_control                                                       ; N/A               ;
;                               |basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|    ; 101.4 (0.0)          ; 141.7 (0.0)                      ; 40.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 415 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm                                                                                   ; sld_ela_basic_multi_level_trigger                                     ; N/A               ;
;                                  |trigger_condition_deserialize|                       ; 36.8 (36.8)          ; 73.6 (73.6)                      ; 36.7 (36.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 249 (249)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize                                                     ; LPM_SHIFTREG                                                          ; N/A               ;
;                                  |trigger_modules_gen[0].trigger_match|                ; 64.5 (0.0)           ; 68.2 (0.0)                       ; 3.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 83 (0)              ; 166 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match                                              ; sld_mbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[0].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[0].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[10].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[10].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[11].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[11].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[12].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[12].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[13].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[13].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[14].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[14].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[15].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[15].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[16].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[16].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[17].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[17].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[18].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[18].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[19].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[19].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[1].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[1].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[20].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[20].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[21].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[21].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[22].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[22].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[23].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[23].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[24].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[24].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[25].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[25].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[26].sm1|     ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[26].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[27].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[27].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[28].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[28].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[29].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[29].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[2].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[2].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[30].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[30].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[31].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[31].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[32].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[32].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[33].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[33].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[34].sm1|     ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[34].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[35].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[35].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[36].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[36].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[37].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[37].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[38].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[38].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[39].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[39].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[3].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[3].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[40].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[40].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[41].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[41].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[42].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[42].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[43].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[43].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[44].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[44].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[45].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[45].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[46].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[46].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[47].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[47].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[48].sm1|     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[48].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[49].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[49].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[4].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[4].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[50].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[50].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[51].sm1|     ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[51].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[52].sm1|     ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[52].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[53].sm1|     ; 0.9 (0.9)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[53].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[54].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[54].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[55].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[55].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[56].sm1|     ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[56].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[57].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[57].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[58].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[58].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[59].sm1|     ; 0.8 (0.8)            ; 1.3 (1.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[59].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[5].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[5].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[60].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[60].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[61].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[61].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[62].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[62].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[63].sm1|     ; 0.3 (0.3)            ; 0.8 (0.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[63].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[64].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[64].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[65].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[65].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[66].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[66].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[67].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[67].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[68].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[68].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[69].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[69].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[6].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[6].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[70].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[70].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[71].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[71].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[72].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[72].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[73].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[73].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[74].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[74].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[75].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[75].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[76].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[76].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[77].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[77].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[78].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[78].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[79].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[79].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[7].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[7].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[80].sm1|     ; 0.3 (0.3)            ; 1.1 (1.1)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[80].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[81].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[81].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[82].sm1|     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[82].sm1 ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[8].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[8].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                                     |gen_sbpmg_pipeline_less_than_two.sm0[9].sm1|      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_modules_gen[0].trigger_match|gen_sbpmg_pipeline_less_than_two.sm0[9].sm1  ; sld_sbpmg                                                             ; N/A               ;
;                               |builtin.ela_trigger_flow_mgr_entity|                    ; 15.3 (14.2)          ; 17.2 (14.2)                      ; 1.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 11 (1)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity                                                                                                   ; sld_ela_trigger_flow_mgr                                              ; N/A               ;
;                                  |trigger_config_deserialize|                          ; 0.0 (0.0)            ; 3.0 (3.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|builtin.ela_trigger_flow_mgr_entity|trigger_config_deserialize                                                                        ; LPM_SHIFTREG                                                          ; N/A               ;
;                               |storage_on_enable_bit.trigger_condition_deserialize|    ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|storage_on_enable_bit.trigger_condition_deserialize                                                                                   ; LPM_SHIFTREG                                                          ; N/A               ;
;                               |trigger_config_deserialize|                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|trigger_config_deserialize                                                                                                            ; LPM_SHIFTREG                                                          ; N/A               ;
;                               |trigger_in_trigger_module_enabled_gen.trigger_in_match| ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|trigger_in_trigger_module_enabled_gen.trigger_in_match                                                                                ; sld_mbpmg                                                             ; N/A               ;
;                                  |gen_sbpmg_pipeline_less_than_two.sm0[0].sm1|         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|trigger_in_trigger_module_enabled_gen.trigger_in_match|gen_sbpmg_pipeline_less_than_two.sm0[0].sm1                                    ; sld_sbpmg                                                             ; N/A               ;
;                            |segment_offset_config_deserialize|                         ; 3.8 (3.8)            ; 5.3 (5.3)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|segment_offset_config_deserialize                                                                                                                 ; LPM_SHIFTREG                                                          ; N/A               ;
;                            |sld_buffer_manager_inst|                                   ; 53.0 (53.0)          ; 62.0 (62.0)                      ; 9.3 (9.3)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 89 (89)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|sld_buffer_manager_inst                                                                                                                           ; sld_buffer_manager                                                    ; N/A               ;
;                            |stp_non_zero_ram_gen.gap_detect_on.gap_detector|           ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|stp_non_zero_ram_gen.gap_detect_on.gap_detector                                                                                                   ; sld_gap_detector                                                      ; N/A               ;
;                         |jtag_acq_clk_xing|                                            ; 31.3 (0.0)           ; 60.4 (0.0)                       ; 29.2 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (0)              ; 125 (0)                   ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing                                                                                                                                          ; sld_stp_comm_acq_domain_xing                                          ; N/A               ;
;                            |intel_stp_status_bits_cdc_u1|                              ; 9.5 (9.5)            ; 11.0 (11.0)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|intel_stp_status_bits_cdc_u1                                                                                                             ; intel_stp_status_bits_cdc                                             ; N/A               ;
;                            |reset_all_sync|                                            ; 0.0 (0.0)            ; 2.0 (2.0)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|reset_all_sync                                                                                                                           ; sld_reset_synchronizer                                                ; N/A               ;
;                            |stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|      ; 21.2 (20.5)          ; 46.3 (45.5)                      ; 25.0 (25.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 94 (94)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem                                                                                     ; altdpram                                                              ; N/A               ;
;                               |wdecoder|                                               ; 0.8 (0.0)            ; 0.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|wdecoder                                                                            ; lpm_decode                                                            ; N/A               ;
;                                  |auto_generated|                                      ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.attribute_mem_gen.attribute_mem|wdecoder|auto_generated                                                             ; decode_d7b                                                            ; N/A               ;
;                            |stp_non_zero_ram_gen.stp_buffer_ram|                       ; 0.5 (0.0)            ; 1.2 (0.0)                        ; 0.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (0)                     ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram                                                                                                      ; altsyncram                                                            ; N/A               ;
;                               |auto_generated|                                         ; 0.5 (0.0)            ; 1.2 (0.3)                        ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 1 (1)                     ; 0 (0)         ; 2752512           ; 168   ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated                                                                                       ; altsyncram_v9q2                                                       ; N/A               ;
;                                  |decode2|                                             ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|decode2                                                                               ; decode_fsa                                                            ; N/A               ;
;                         |jtag_comm|                                                    ; 213.6 (50.2)         ; 216.4 (50.2)                     ; 3.7 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 222 (60)            ; 262 (50)                  ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm                                                                                                                                                  ; sld_stp_comm_jtag                                                     ; N/A               ;
;                            |crc_rom_sr|                                                ; 8.7 (8.7)            ; 9.5 (9.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr                                                                                                                                       ; sld_rom_sr                                                            ; N/A               ;
;                            |status_register|                                           ; 9.0 (9.0)            ; 10.0 (10.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register                                                                                                                                  ; LPM_SHIFTREG                                                          ; N/A               ;
;                            |stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|  ; 140.8 (6.8)          ; 140.4 (7.8)                      ; 0.6 (1.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 130 (11)            ; 174 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst                                                                                         ; sld_offload_buffer_mgr                                                ; N/A               ;
;                               |adv_point_3_and_more.advance_pointer_counter|           ; 4.3 (0.0)            ; 4.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 7 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|adv_point_3_and_more.advance_pointer_counter                                            ; LPM_COUNTER                                                           ; N/A               ;
;                                  |auto_generated|                                      ; 4.3 (4.3)            ; 4.3 (4.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|adv_point_3_and_more.advance_pointer_counter|auto_generated                             ; cntr_7fg                                                              ; N/A               ;
;                               |info_data_shift_out|                                    ; 15.5 (15.5)          ; 15.5 (15.5)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|info_data_shift_out                                                                     ; LPM_SHIFTREG                                                          ; N/A               ;
;                               |ram_data_shift_out|                                     ; 85.0 (85.0)          ; 84.0 (84.0)                      ; 0.0 (0.0)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 84 (84)             ; 84 (84)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out                                                                      ; LPM_SHIFTREG                                                          ; N/A               ;
;                               |read_pointer_counter|                                   ; 8.0 (0.0)            ; 8.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (0)              ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter                                                                    ; LPM_COUNTER                                                           ; N/A               ;
;                                  |auto_generated|                                      ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated                                                     ; cntr_klg                                                              ; N/A               ;
;                               |status_advance_pointer_counter|                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_advance_pointer_counter                                                          ; LPM_COUNTER                                                           ; N/A               ;
;                                  |auto_generated|                                      ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated                                           ; cntr_teg                                                              ; N/A               ;
;                               |status_data_shift_out|                                  ; 15.8 (15.8)          ; 15.8 (15.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_data_shift_out                                                                   ; LPM_SHIFTREG                                                          ; N/A               ;
;                               |status_read_pointer_counter|                            ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 1 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_read_pointer_counter                                                             ; LPM_COUNTER                                                           ; N/A               ;
;                                  |auto_generated|                                      ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated                                              ; cntr_6dg                                                              ; N/A               ;
;                            |tdo_crc_gen.tdo_crc_calc|                                  ; 5.0 (5.0)            ; 6.3 (6.3)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_crc_gen.tdo_crc_calc                                                                                                                         ; serial_crc_16                                                         ; N/A               ;
;             |configresetfabric|                                                        ; 0.5 (0.0)            ; 0.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric                                                                                                                                                                                                                                   ; alt_sld_fab_0_intel_configuration_debug_reset_release_hub_203_nlkpsuq ; N/A               ;
;                |conf_reset_src|                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|configresetfabric|conf_reset_src                                                                                                                                                                                                                    ; intel_configuration_reset_release_for_debug                           ; N/A               ;
;             |jtagpins|                                                                 ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins                                                                                                                                                                                                                                            ; altera_jtag_wys_atom                                                  ; N/A               ;
;                |atom_inst|                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst                                                                                                                                                                                                                                  ; altera_jtag_wys_atom_bare                                             ; N/A               ;
;             |sldfabric|                                                                ; 59.5 (0.0)           ; 65.6 (0.0)                       ; 6.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (0)              ; 89 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric                                                                                                                                                                                                                                           ; alt_sld_fab_0_altera_sld_jtag_hub_1920_aw4y6oq                        ; N/A               ;
;                |jtag_hub_gen.real_sld_jtag_hub|                                        ; 59.5 (42.2)          ; 65.6 (46.5)                      ; 6.1 (4.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 85 (54)             ; 89 (61)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub                                                                                                                                                                                                            ; sld_jtag_hub                                                          ; N/A               ;
;                   |hub_info_reg|                                                       ; 8.3 (8.3)            ; 9.3 (9.3)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|hub_info_reg                                                                                                                                                                                               ; sld_rom_sr                                                            ; N/A               ;
;                   |shadow_jsm|                                                         ; 9.0 (9.0)            ; 9.8 (9.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm                                                                                                                                                                                                 ; sld_shadow_jsm                                                        ; N/A               ;
;    |genclk_u0|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 1 (0)  ; genclk_u0                                                                                                                                                                                                                                                                                  ; genclktree                                                            ; genclktree        ;
;       |iopll_0|                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 1 (0)  ; genclk_u0|iopll_0                                                                                                                                                                                                                                                                          ; genclktree_altera_iopll_1931_jay5pui                                  ; altera_iopll_1931 ;
;          |altera_iopll_i|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 1 (0)  ; genclk_u0|iopll_0|altera_iopll_i                                                                                                                                                                                                                                                           ; altera_iopll                                                          ; altera_work       ;
;             |c10gx_pll|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 1 (1)  ; genclk_u0|iopll_0|altera_iopll_i|c10gx_pll                                                                                                                                                                                                                                                 ; cyclone10gx_iopll_ip                                                  ; altera_work       ;
;    |prbs_source_inst0|                                                                 ; 45.3 (45.3)          ; 47.8 (47.8)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 64 (64)             ; 127 (127)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; prbs_source_inst0                                                                                                                                                                                                                                                                          ; prbs_source                                                           ; altera_work       ;
;    |simple_counter_inst0|                                                              ; 8.5 (8.5)            ; 8.5 (8.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; simple_counter_inst0                                                                                                                                                                                                                                                                       ; simple_counter                                                        ; altera_work       ;
;    |source_gen_inst0|                                                                  ; 8.4 (8.4)            ; 9.2 (9.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 18 (18)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; 0 (0)  ; source_gen_inst0                                                                                                                                                                                                                                                                           ; source_gen                                                            ; altera_work       ;
+----------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                               ;
+-------------------------------------------------------+-------------------------+-------------------------+
; Statistic                                             ; |                       ; auto_fab_0              ;
+-------------------------------------------------------+-------------------------+-------------------------+
; ALMs needed [=A-B+C]                                  ; 647.5 / 80330 ( < 1 % ) ; 584.5 / 80330 ( < 1 % ) ;
;     [A] ALMs used in final placement                  ; 807.5 / 80330 ( 1 % )   ; 741.0 / 80330 ( < 1 % ) ;
;     [B] Estimate of ALMs recoverable by dense packing ; 162.0 / 80330 ( < 1 % ) ; 158.5 / 80330 ( < 1 % ) ;
;     [C] Estimate of ALMs unavailable                  ; 2.0 / 80330 ( < 1 % )   ; 2.0 / 80330 ( < 1 % )   ;
; ALMs used for memory                                  ; 0.0                     ; 0.0                     ;
; Combinational ALUTs                                   ; 635                     ; 537                     ;
; Dedicated Logic Registers                             ; 1835 / 321320 ( < 1 % ) ; 1674 / 321320 ( < 1 % ) ;
; I/O Registers                                         ; 0                       ; 0                       ;
; Block Memory Bits                                     ; 2752512                 ; 2752512                 ;
; M20Ks                                                 ; 168 / 587 ( 28 % )      ; 168 / 587 ( 28 % )      ;
; DSP Blocks                                            ; 0 / 192 ( 0 % )         ; 0 / 192 ( 0 % )         ;
; Pins                                                  ; 24                      ; 0                       ;
; Virtual Pins                                          ; 0                       ; 0                       ;
; IOPLLs                                                ; 1                       ; 0                       ;
;                                                       ;                         ;                         ;
; Region Placement                                      ; -                       ; -                       ;
;                                                       ;                         ;                         ;
; Partition Ports                                       ;                         ;                         ;
;     -- Input Ports                                    ; 8                       ; 287                     ;
;     -- Output Ports                                   ; 19                      ; 4                       ;
;                                                       ;                         ;                         ;
; Connections                                           ;                         ;                         ;
;     -- Input Connections                              ; 1455                    ; 4                       ;
;     -- Registered Input Connections                   ; 0                       ; 1                       ;
;     -- Output Connections                             ; 4                       ; 1455                    ;
;     -- Registered Output Connections                  ; 0                       ; 1169                    ;
;                                                       ;                         ;                         ;
; Internal Connections                                  ;                         ;                         ;
;     -- Total Connections                              ; 2035                    ; 15794                   ;
;     -- Registered Connections                         ; 194                     ; 12211                   ;
;                                                       ;                         ;                         ;
; External Connections                                  ;                         ;                         ;
;     -- |                                              ; 0                       ; 1459                    ;
;     -- auto_fab_0                                     ; 1459                    ; 0                       ;
+-------------------------------------------------------+-------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                 ;
+--------------------------------------------------------------------+---------+------------------+
; Name                                                               ; Fan-Out ; Physical Fan-Out ;
+--------------------------------------------------------------------+---------+------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|core_tck ; 841     ; 253              ;
+--------------------------------------------------------------------+---------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; Name                                                                                                                                                                                                            ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M20K blocks ; MLABs ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Mixed Port RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 32768        ; 84           ; 32768        ; 84           ; yes                    ; no                      ; yes                    ; no                      ; 2752512 ; 32768                       ; 84                          ; 32768                       ; 84                          ; 2752512             ; 168         ; 0     ; None ; M20K_X94_Y18_N0, M20K_X94_Y10_N0, M20K_X64_Y29_N0, M20K_X40_Y23_N0, M20K_X40_Y37_N0, M20K_X64_Y32_N0, M20K_X58_Y29_N0, M20K_X40_Y34_N0, M20K_X64_Y23_N0, M20K_X94_Y23_N0, M20K_X58_Y13_N0, M20K_X58_Y15_N0, M20K_X40_Y22_N0, M20K_X40_Y14_N0, M20K_X64_Y45_N0, M20K_X64_Y25_N0, M20K_X40_Y10_N0, M20K_X64_Y11_N0, M20K_X64_Y20_N0, M20K_X40_Y24_N0, M20K_X94_Y9_N0, M20K_X94_Y6_N0, M20K_X40_Y1_N0, M20K_X40_Y2_N0, M20K_X58_Y5_N0, M20K_X40_Y3_N0, M20K_X40_Y33_N0, M20K_X58_Y3_N0, M20K_X40_Y8_N0, M20K_X40_Y12_N0, M20K_X64_Y5_N0, M20K_X58_Y12_N0, M20K_X94_Y28_N0, M20K_X58_Y18_N0, M20K_X40_Y29_N0, M20K_X58_Y38_N0, M20K_X40_Y27_N0, M20K_X40_Y26_N0, M20K_X40_Y39_N0, M20K_X64_Y39_N0, M20K_X64_Y15_N0, M20K_X40_Y5_N0, M20K_X64_Y22_N0, M20K_X64_Y30_N0, M20K_X64_Y19_N0, M20K_X94_Y13_N0, M20K_X64_Y3_N0, M20K_X58_Y7_N0, M20K_X58_Y25_N0, M20K_X64_Y14_N0, M20K_X64_Y31_N0, M20K_X94_Y39_N0, M20K_X58_Y30_N0, M20K_X40_Y16_N0, M20K_X58_Y8_N0, M20K_X58_Y21_N0, M20K_X64_Y17_N0, M20K_X40_Y18_N0, M20K_X64_Y12_N0, M20K_X40_Y20_N0, M20K_X94_Y7_N0, M20K_X94_Y15_N0, M20K_X64_Y24_N0, M20K_X58_Y42_N0, M20K_X94_Y24_N0, M20K_X64_Y47_N0, M20K_X94_Y16_N0, M20K_X94_Y17_N0, M20K_X64_Y37_N0, M20K_X58_Y39_N0, M20K_X40_Y13_N0, M20K_X40_Y9_N0, M20K_X94_Y37_N0, M20K_X58_Y6_N0, M20K_X94_Y11_N0, M20K_X64_Y42_N0, M20K_X58_Y11_N0, M20K_X58_Y43_N0, M20K_X58_Y28_N0, M20K_X58_Y34_N0, M20K_X40_Y6_N0, M20K_X40_Y4_N0, M20K_X64_Y26_N0, M20K_X64_Y7_N0, M20K_X64_Y18_N0, M20K_X64_Y2_N0, M20K_X40_Y15_N0, M20K_X40_Y21_N0, M20K_X58_Y4_N0, M20K_X58_Y2_N0, M20K_X58_Y26_N0, M20K_X58_Y36_N0, M20K_X40_Y25_N0, M20K_X58_Y9_N0, M20K_X64_Y8_N0, M20K_X64_Y6_N0, M20K_X64_Y44_N0, M20K_X64_Y40_N0, M20K_X64_Y34_N0, M20K_X58_Y40_N0, M20K_X58_Y10_N0, M20K_X58_Y37_N0, M20K_X40_Y11_N0, M20K_X40_Y7_N0, M20K_X94_Y29_N0, M20K_X94_Y8_N0, M20K_X94_Y19_N0, M20K_X94_Y5_N0, M20K_X94_Y36_N0, M20K_X94_Y26_N0, M20K_X94_Y31_N0, M20K_X94_Y34_N0, M20K_X94_Y43_N0, M20K_X94_Y40_N0, M20K_X94_Y38_N0, M20K_X94_Y30_N0, M20K_X58_Y23_N0, M20K_X40_Y17_N0, M20K_X40_Y19_N0, M20K_X64_Y36_N0, M20K_X94_Y35_N0, M20K_X94_Y32_N0, M20K_X94_Y22_N0, M20K_X94_Y27_N0, M20K_X58_Y22_N0, M20K_X64_Y28_N0, M20K_X64_Y4_N0, M20K_X58_Y19_N0, M20K_X94_Y33_N0, M20K_X64_Y35_N0, M20K_X40_Y31_N0, M20K_X40_Y28_N0, M20K_X40_Y35_N0, M20K_X58_Y45_N0, M20K_X58_Y31_N0, M20K_X58_Y27_N0, M20K_X64_Y33_N0, M20K_X58_Y44_N0, M20K_X58_Y35_N0, M20K_X58_Y17_N0, M20K_X94_Y20_N0, M20K_X94_Y21_N0, M20K_X64_Y16_N0, M20K_X64_Y10_N0, M20K_X64_Y27_N0, M20K_X64_Y43_N0, M20K_X58_Y41_N0, M20K_X64_Y41_N0, M20K_X58_Y33_N0, M20K_X40_Y32_N0, M20K_X58_Y1_N0, M20K_X64_Y21_N0, M20K_X40_Y36_N0, M20K_X64_Y38_N0, M20K_X58_Y24_N0, M20K_X58_Y32_N0, M20K_X58_Y14_N0, M20K_X94_Y14_N0, M20K_X64_Y46_N0, M20K_X58_Y46_N0, M20K_X58_Y16_N0, M20K_X58_Y20_N0, M20K_X64_Y9_N0, M20K_X94_Y12_N0, M20K_X64_Y1_N0, M20K_X40_Y30_N0, M20K_X64_Y13_N0, M20K_X94_Y25_N0 ; Don't care          ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------+-----------------+----------+------------------------+-----------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Physical RAM Information                                                                                                                                                                                                                                                                   ;
+-----------------------+-------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Physical RAM Location ; Physical RAM Usage Bits ; Physical RAM Usage Percentage ; Logical RAM Name                                                                                                                                                                                                ;
+-----------------------+-------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; M20K_X40_Y10_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y11_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y12_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y13_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y14_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y15_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y16_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y17_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y18_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y19_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y1_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y20_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y21_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y22_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y23_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y24_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y25_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y26_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y27_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y28_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y29_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y2_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y30_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y31_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y32_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y33_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y34_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y35_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y36_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y37_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y39_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y3_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y4_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y5_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y6_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y7_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y8_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X40_Y9_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y10_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y11_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y12_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y13_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y14_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y15_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y16_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y17_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y18_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y19_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y1_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y20_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y21_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y22_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y23_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y24_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y25_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y26_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y27_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y28_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y29_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y2_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y30_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y31_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y32_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y33_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y34_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y35_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y36_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y37_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y38_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y39_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y3_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y40_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y41_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y42_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y43_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y44_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y45_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y46_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y4_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y5_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y6_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y7_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y8_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X58_Y9_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y10_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y11_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y12_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y13_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y14_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y15_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y16_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y17_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y18_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y19_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y1_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y20_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y21_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y22_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y23_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y24_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y25_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y26_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y27_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y28_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y29_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y2_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y30_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y31_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y32_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y33_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y34_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y35_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y36_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y37_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y38_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y39_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y3_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y40_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y41_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y42_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y43_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y44_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y45_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y46_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y47_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y4_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y5_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y6_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y7_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y8_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X64_Y9_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y10_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y11_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y12_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y13_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y14_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y15_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y16_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y17_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y18_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y19_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y20_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y21_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y22_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y23_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y24_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y25_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y26_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y27_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y28_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y29_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y30_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y31_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y32_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y33_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y34_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y35_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y36_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y37_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y38_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y39_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y40_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y43_N0       ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y5_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y6_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y7_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y8_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
; M20K_X94_Y9_N0        ; 16384                   ; 80.0                          ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ALTSYNCRAM ;
+-----------------------+-------------------------+-------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: This table shows up to 500 physical rams that are least utilized. You can change this number by setting PHYSICAL_RAM_RPT_MAX_ROW in qsf file.


+----------------+
; Place Messages ;
+----------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Wed May 26 20:43:09 2021
    Info: System process ID: 7036
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off test1280M -c test1280M
Info: qfit2_default_script.tcl version: #1
Info: Project  = test1280M
Info: Revision = test1280M
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "ECLK0" is assigned to location or region, but does not exist in design
    Warning (15706): Node "ECLK0(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EDIN00" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EDIN00(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EDIN00_test" is assigned to location or region, but does not exist in design
    Warning (15706): Node "EDIN00_test(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "FPGA_CLK(n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[0](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[10](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[11](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[12](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[13](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[14](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[15](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[1](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[2](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[3](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[4](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[5](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[6](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[7](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[8](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "counter_out[9](n)" is assigned to location or region, but does not exist in design
    Warning (15706): Node "probe" is assigned to location or region, but does not exist in design
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:31
Info (170189): Fitter placement preparation operations beginning
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:16
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Info (11888): Total time spent on timing analysis during Placement is 2.04 seconds.


