#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Jun  2 18:19:21 2022
# Process ID: 24373
# Current directory: /home/muheet/stableEnv/nova_project
# Command line: vivado nova_project.xpr
# Log file: /home/muheet/stableEnv/nova_project/vivado.log
# Journal file: /home/muheet/stableEnv/nova_project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project nova_project.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 7601.805 ; gain = 58.090 ; free physical = 11102 ; free virtual = 24385
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd}
Reading block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>...
CRITICAL WARNING: [BD 41-1287] Associated interface by name SMU_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name ethernet_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name BAR1 not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name hydra_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTML_s not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name DDR_m not found for clock port /s_axi_aclk_0
CRITICAL WARNING: [BD 41-1287] Associated interface by name MTML_m not found for clock port /s_axi_aclk_0
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - axi_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - axi_protocol_convert_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - axi_crossbar_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Successfully read diagram <xlx_design_subsystem> from block design file </home/muheet/stableEnv/nova_project/nova_project.srcs/sources_1/bd/xlx_design_subsystem/xlx_design_subsystem.bd>
