 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : registeredFPM
Version: U-2022.12-SP7
Date   : Sun Dec 24 13:12:39 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: AB/out_reg[33]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[33]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[33]/Q (DFFX1)                 0.30       0.30 f
  AB/U39/Q (AO22X1)                        0.18       0.48 f
  AB/out_reg[33]/D (DFFX1)                 0.04       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[33]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: AB/out_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[1]/CLK (DFFX1)                0.00       0.00 r
  AB/out_reg[1]/Q (DFFX1)                  0.30       0.30 f
  AB/U7/Q (AO22X1)                         0.18       0.48 f
  AB/out_reg[1]/D (DFFX1)                  0.04       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[1]/CLK (DFFX1)                0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: AB/out_reg[63]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[63]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[63]/Q (DFFX1)                 0.31       0.31 f
  AB/U69/Q (AO22X1)                        0.18       0.49 f
  AB/out_reg[63]/D (DFFX1)                 0.04       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[63]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: AB/out_reg[31]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[31]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[31]/Q (DFFX1)                 0.31       0.31 f
  AB/U37/Q (AO22X1)                        0.18       0.49 f
  AB/out_reg[31]/D (DFFX1)                 0.04       0.52 f
  data arrival time                                   0.52

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[31]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.52
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: AB/out_reg[32]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[32]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[32]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[32]/Q (DFFX1)                 0.31       0.31 f
  AB/U38/Q (AO22X1)                        0.18       0.49 f
  AB/out_reg[32]/D (DFFX1)                 0.04       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[32]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: AB/out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[0]/CLK (DFFX1)                0.00       0.00 r
  AB/out_reg[0]/Q (DFFX1)                  0.31       0.31 f
  AB/U6/Q (AO22X1)                         0.18       0.49 f
  AB/out_reg[0]/D (DFFX1)                  0.04       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[0]/CLK (DFFX1)                0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: AB/out_reg[39]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[39]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[39]/Q (DFFX1)                 0.31       0.31 f
  AB/U45/Q (AO22X1)                        0.18       0.49 f
  AB/out_reg[39]/D (DFFX1)                 0.04       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[39]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: AB/out_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[7]/CLK (DFFX1)                0.00       0.00 r
  AB/out_reg[7]/Q (DFFX1)                  0.31       0.31 f
  AB/U13/Q (AO22X1)                        0.18       0.49 f
  AB/out_reg[7]/D (DFFX1)                  0.04       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[7]/CLK (DFFX1)                0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: AB/out_reg[14]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[14]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[14]/CLK (DFFX1)               0.00       0.00 r
  AB/out_reg[14]/Q (DFFX1)                 0.31       0.31 f
  AB/U20/Q (AO22X1)                        0.18       0.49 f
  AB/out_reg[14]/D (DFFX1)                 0.04       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[14]/CLK (DFFX1)               0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


  Startpoint: AB/out_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: AB/out_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  registeredFPM      35000                 saed90nm_typ_ht
  genericRegister_N64
                     8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[3]/CLK (DFFX1)                0.00       0.00 r
  AB/out_reg[3]/Q (DFFX1)                  0.31       0.31 f
  AB/U9/Q (AO22X1)                         0.18       0.49 f
  AB/out_reg[3]/D (DFFX1)                  0.04       0.53 f
  data arrival time                                   0.53

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  AB/out_reg[3]/CLK (DFFX1)                0.00       0.00 r
  library hold time                       -0.03      -0.03
  data required time                                 -0.03
  -----------------------------------------------------------
  data required time                                 -0.03
  data arrival time                                  -0.53
  -----------------------------------------------------------
  slack (MET)                                         0.56


1
