// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "10/26/2023 15:13:41"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi_top (
	wb_clk_in,
	wb_rst_in,
	wb_adr_in,
	wb_dat_o,
	wb_sel_in,
	wb_we_in,
	wb_stb_in,
	wb_cyc_in,
	wb_ack_out,
	wb_int_o,
	wb_dat_in,
	ss_pad_o,
	sclk_out,
	mosi,
	miso);
input 	wb_clk_in;
input 	wb_rst_in;
input 	[4:0] wb_adr_in;
output 	[31:0] wb_dat_o;
input 	[3:0] wb_sel_in;
input 	wb_we_in;
input 	wb_stb_in;
input 	wb_cyc_in;
output 	wb_ack_out;
output 	wb_int_o;
input 	[31:0] wb_dat_in;
output 	[7:0] ss_pad_o;
output 	sclk_out;
output 	mosi;
input 	miso;

// Design Ports Information
// wb_dat_o[0]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[1]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[3]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[4]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[5]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[7]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[8]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[9]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[10]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[11]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[12]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[13]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[14]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[15]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[16]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[17]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[18]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[19]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[20]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[21]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[22]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[23]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[24]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[25]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[26]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[27]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[28]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[29]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[30]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_o[31]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel_in[2]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel_in[3]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_ack_out	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_int_o	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[14]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[15]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[16]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[17]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[18]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[19]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[20]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[21]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[22]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[23]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[24]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[25]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[26]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[27]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[28]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[29]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[30]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[31]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[2]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[3]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[5]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[6]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ss_pad_o[7]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sclk_out	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// mosi	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_adr_in[4]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_adr_in[2]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_adr_in[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_clk_in	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_rst_in	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_adr_in[0]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_adr_in[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_stb_in	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_cyc_in	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[0]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel_in[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_we_in	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[13]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_sel_in[1]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[2]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[3]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[4]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[5]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[6]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[7]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// miso	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[8]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[9]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[10]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[11]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wb_dat_in[12]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \wb_sel_in[2]~input_o ;
wire \wb_sel_in[3]~input_o ;
wire \wb_dat_in[14]~input_o ;
wire \wb_dat_in[15]~input_o ;
wire \wb_dat_in[16]~input_o ;
wire \wb_dat_in[17]~input_o ;
wire \wb_dat_in[18]~input_o ;
wire \wb_dat_in[19]~input_o ;
wire \wb_dat_in[20]~input_o ;
wire \wb_dat_in[21]~input_o ;
wire \wb_dat_in[22]~input_o ;
wire \wb_dat_in[23]~input_o ;
wire \wb_dat_in[24]~input_o ;
wire \wb_dat_in[25]~input_o ;
wire \wb_dat_in[26]~input_o ;
wire \wb_dat_in[27]~input_o ;
wire \wb_dat_in[28]~input_o ;
wire \wb_dat_in[29]~input_o ;
wire \wb_dat_in[30]~input_o ;
wire \wb_dat_in[31]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \wb_clk_in~input_o ;
wire \wb_clk_in~inputCLKENA0_outclk ;
wire \wb_adr_in[4]~input_o ;
wire \wb_dat_in[0]~input_o ;
wire \wb_adr_in[3]~input_o ;
wire \wb_adr_in[2]~input_o ;
wire \Decoder0~3_combout ;
wire \wb_sel_in[1]~input_o ;
wire \wb_sel_in[0]~input_o ;
wire \wb_adr_in[1]~input_o ;
wire \wb_stb_in~input_o ;
wire \wb_we_in~input_o ;
wire \wb_cyc_in~input_o ;
wire \wb_adr_in[0]~input_o ;
wire \SR|char_count[0]~feeder_combout ;
wire \SR|char_count[0]~_wirecell_combout ;
wire \wb_rst_in~input_o ;
wire \wb_dat_in[2]~input_o ;
wire \Decoder0~2_combout ;
wire \wb_ack_out~0_combout ;
wire \divider[0]~0_combout ;
wire \divider[0]~1_combout ;
wire \wb_dat_in[3]~input_o ;
wire \wb_dat_in[1]~input_o ;
wire \SC|count[1]~2_combout ;
wire \SC|count[1]~DUPLICATE_q ;
wire \SC|count[2]~3_combout ;
wire \SC|count[2]~DUPLICATE_q ;
wire \SC|count~1_combout ;
wire \SC|Equal1~0_combout ;
wire \SC|Equal1~1_combout ;
wire \SC|count[3]~0_combout ;
wire \SR|char_count[0]~DUPLICATE_q ;
wire \ctrl[0]~2_combout ;
wire \ctrl[0]~3_combout ;
wire \SR|char_count~3_combout ;
wire \SR|char_count[1]~DUPLICATE_q ;
wire \SR|char_count~1_combout ;
wire \SR|char_count~0_combout ;
wire \SC|sclk~q ;
wire \SC|sclk~0_combout ;
wire \SC|sclk~1_combout ;
wire \SC|sclk~DUPLICATE_q ;
wire \SC|cpol_0~0_combout ;
wire \SC|cpol_0~1_combout ;
wire \SC|cpol_0~DUPLICATE_q ;
wire \SR|char_count[1]~2_combout ;
wire \SC|cpol_0~q ;
wire \SR|tip~0_combout ;
wire \SR|tip~feeder_combout ;
wire \always3~0_combout ;
wire \wb_dat_in[8]~input_o ;
wire \ctrl[8]~4_combout ;
wire \SR|tip~q ;
wire \SR|always3~1_combout ;
wire \ctrl[0]~1_combout ;
wire \ss[0]~0_combout ;
wire \ss[0]~1_combout ;
wire \SR|always3~0_combout ;
wire \SC|cpol_1~0_combout ;
wire \SC|cpol_1~q ;
wire \wb_dat_in[9]~input_o ;
wire \ctrl[13]~0_combout ;
wire \SR|rx_clk~0_combout ;
wire \SR|master_data[0]~0_combout ;
wire \SR|master_data[0]~3_combout ;
wire \SR|master_data[0]~4_combout ;
wire \miso~input_o ;
wire \SR|master_data[0]~1_combout ;
wire \wb_dat_in[11]~input_o ;
wire \SR|rx_bit_pos[2]~0_combout ;
wire \SR|Add2~14_cout ;
wire \SR|Add2~6 ;
wire \SR|Add2~10 ;
wire \SR|Add2~1_sumout ;
wire \SR|rx_bit_pos[2]~1_combout ;
wire \SR|Add2~9_sumout ;
wire \SR|Add2~5_sumout ;
wire \SR|master_data[0]~2_combout ;
wire \SR|master_data[0]~5_combout ;
wire \Selector31~0_combout ;
wire \wb_dat_o[0]~reg0_q ;
wire \SR|master_data[1]~8_combout ;
wire \SR|master_data[1]~7_combout ;
wire \SR|rx_bit_pos[0]~2_combout ;
wire \SR|rx_bit_pos[1]~3_combout ;
wire \SR|master_data[1]~6_combout ;
wire \SR|master_data[1]~9_combout ;
wire \Selector30~0_combout ;
wire \wb_dat_o[1]~reg0_q ;
wire \SR|master_data[2]~27_combout ;
wire \SR|master_data[2]~28_combout ;
wire \SR|rx_bit_pos[1]~4_combout ;
wire \SR|master_data[2]~10_combout ;
wire \Selector29~0_combout ;
wire \wb_dat_o[2]~reg0feeder_combout ;
wire \wb_dat_o[2]~reg0_q ;
wire \SR|master_data[3]~12_combout ;
wire \SR|master_data[3]~13_combout ;
wire \SR|master_data[2]~11_combout ;
wire \SR|master_data[3]~14_combout ;
wire \Selector28~0_combout ;
wire \wb_dat_o[3]~reg0feeder_combout ;
wire \wb_dat_o[3]~reg0_q ;
wire \Decoder0~0_combout ;
wire \wb_dat_o[6]~0_combout ;
wire \wb_dat_in[4]~input_o ;
wire \SR|master_data[4]~15_combout ;
wire \SR|master_data[4]~16_combout ;
wire \SR|master_data[4]~17_combout ;
wire \Selector27~0_combout ;
wire \wb_dat_o[4]~reg0_q ;
wire \wb_dat_in[5]~input_o ;
wire \SR|master_data[5]~19_combout ;
wire \SR|master_data[5]~20_combout ;
wire \SR|master_data[5]~18_combout ;
wire \SR|master_data[5]~21_combout ;
wire \Selector26~0_combout ;
wire \wb_dat_o[5]~reg0_q ;
wire \wb_dat_in[6]~input_o ;
wire \SR|master_data[6]~29_combout ;
wire \SR|master_data[6]~30_combout ;
wire \SR|master_data[6]~22_combout ;
wire \Selector25~0_combout ;
wire \wb_dat_o[6]~reg0_q ;
wire \wb_dat_in[7]~input_o ;
wire \SR|master_data[7]~25_combout ;
wire \SR|master_data[7]~24_combout ;
wire \SR|master_data[6]~23_combout ;
wire \SR|master_data[7]~26_combout ;
wire \Selector24~0_combout ;
wire \wb_dat_o[7]~reg0_q ;
wire \Decoder0~1_combout ;
wire \Selector23~0_combout ;
wire \wb_dat_o[8]~reg0_q ;
wire \Selector22~0_combout ;
wire \wb_dat_o[9]~reg0_q ;
wire \wb_dat_in[10]~input_o ;
wire \Selector21~0_combout ;
wire \wb_dat_o[10]~reg0_q ;
wire \Selector20~0_combout ;
wire \wb_dat_o[11]~reg0_q ;
wire \wb_dat_in[12]~input_o ;
wire \Selector19~0_combout ;
wire \wb_dat_o[12]~reg0_q ;
wire \wb_dat_in[13]~input_o ;
wire \Selector18~0_combout ;
wire \wb_dat_o[13]~reg0_q ;
wire \wb_ack_out~1_combout ;
wire \wb_ack_out~reg0_q ;
wire \wb_int_o~0_combout ;
wire \wb_int_o~reg0_q ;
wire \ss_pad_o~0_combout ;
wire \ss_pad_o~1_combout ;
wire \ss_pad_o~2_combout ;
wire \ss_pad_o~3_combout ;
wire \ss_pad_o~4_combout ;
wire \ss_pad_o~5_combout ;
wire \ss_pad_o~6_combout ;
wire \ss_pad_o~7_combout ;
wire \SR|WideOr0~combout ;
wire \SR|Add0~0_combout ;
wire \SR|tx_bit_pos[2]~0_combout ;
wire \SR|tx_bit_pos[1]~1_combout ;
wire \SR|tx_bit_pos[0]~2_combout ;
wire \SR|Mux0~4_combout ;
wire \SR|Mux0~0_combout ;
wire \SR|mosi~0_combout ;
wire \SR|mosi~q ;
wire [3:0] divider;
wire [3:0] \SR|char_count ;
wire [7:0] \SR|master_data ;
wire [7:0] ss;
wire [13:0] ctrl;
wire [3:0] \SC|count ;


// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \wb_dat_o[0]~output (
	.i(\wb_dat_o[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[0]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[0]~output .bus_hold = "false";
defparam \wb_dat_o[0]~output .open_drain_output = "false";
defparam \wb_dat_o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \wb_dat_o[1]~output (
	.i(\wb_dat_o[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[1]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[1]~output .bus_hold = "false";
defparam \wb_dat_o[1]~output .open_drain_output = "false";
defparam \wb_dat_o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \wb_dat_o[2]~output (
	.i(\wb_dat_o[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[2]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[2]~output .bus_hold = "false";
defparam \wb_dat_o[2]~output .open_drain_output = "false";
defparam \wb_dat_o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \wb_dat_o[3]~output (
	.i(\wb_dat_o[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[3]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[3]~output .bus_hold = "false";
defparam \wb_dat_o[3]~output .open_drain_output = "false";
defparam \wb_dat_o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \wb_dat_o[4]~output (
	.i(\wb_dat_o[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[4]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[4]~output .bus_hold = "false";
defparam \wb_dat_o[4]~output .open_drain_output = "false";
defparam \wb_dat_o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \wb_dat_o[5]~output (
	.i(\wb_dat_o[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[5]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[5]~output .bus_hold = "false";
defparam \wb_dat_o[5]~output .open_drain_output = "false";
defparam \wb_dat_o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \wb_dat_o[6]~output (
	.i(\wb_dat_o[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[6]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[6]~output .bus_hold = "false";
defparam \wb_dat_o[6]~output .open_drain_output = "false";
defparam \wb_dat_o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \wb_dat_o[7]~output (
	.i(\wb_dat_o[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[7]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[7]~output .bus_hold = "false";
defparam \wb_dat_o[7]~output .open_drain_output = "false";
defparam \wb_dat_o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \wb_dat_o[8]~output (
	.i(\wb_dat_o[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[8]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[8]~output .bus_hold = "false";
defparam \wb_dat_o[8]~output .open_drain_output = "false";
defparam \wb_dat_o[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \wb_dat_o[9]~output (
	.i(\wb_dat_o[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[9]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[9]~output .bus_hold = "false";
defparam \wb_dat_o[9]~output .open_drain_output = "false";
defparam \wb_dat_o[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \wb_dat_o[10]~output (
	.i(\wb_dat_o[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[10]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[10]~output .bus_hold = "false";
defparam \wb_dat_o[10]~output .open_drain_output = "false";
defparam \wb_dat_o[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \wb_dat_o[11]~output (
	.i(\wb_dat_o[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[11]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[11]~output .bus_hold = "false";
defparam \wb_dat_o[11]~output .open_drain_output = "false";
defparam \wb_dat_o[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \wb_dat_o[12]~output (
	.i(\wb_dat_o[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[12]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[12]~output .bus_hold = "false";
defparam \wb_dat_o[12]~output .open_drain_output = "false";
defparam \wb_dat_o[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \wb_dat_o[13]~output (
	.i(\wb_dat_o[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[13]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[13]~output .bus_hold = "false";
defparam \wb_dat_o[13]~output .open_drain_output = "false";
defparam \wb_dat_o[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y81_N36
cyclonev_io_obuf \wb_dat_o[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[14]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[14]~output .bus_hold = "false";
defparam \wb_dat_o[14]~output .open_drain_output = "false";
defparam \wb_dat_o[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y81_N2
cyclonev_io_obuf \wb_dat_o[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[15]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[15]~output .bus_hold = "false";
defparam \wb_dat_o[15]~output .open_drain_output = "false";
defparam \wb_dat_o[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N20
cyclonev_io_obuf \wb_dat_o[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[16]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[16]~output .bus_hold = "false";
defparam \wb_dat_o[16]~output .open_drain_output = "false";
defparam \wb_dat_o[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \wb_dat_o[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[17]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[17]~output .bus_hold = "false";
defparam \wb_dat_o[17]~output .open_drain_output = "false";
defparam \wb_dat_o[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \wb_dat_o[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[18]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[18]~output .bus_hold = "false";
defparam \wb_dat_o[18]~output .open_drain_output = "false";
defparam \wb_dat_o[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \wb_dat_o[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[19]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[19]~output .bus_hold = "false";
defparam \wb_dat_o[19]~output .open_drain_output = "false";
defparam \wb_dat_o[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \wb_dat_o[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[20]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[20]~output .bus_hold = "false";
defparam \wb_dat_o[20]~output .open_drain_output = "false";
defparam \wb_dat_o[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \wb_dat_o[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[21]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[21]~output .bus_hold = "false";
defparam \wb_dat_o[21]~output .open_drain_output = "false";
defparam \wb_dat_o[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \wb_dat_o[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[22]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[22]~output .bus_hold = "false";
defparam \wb_dat_o[22]~output .open_drain_output = "false";
defparam \wb_dat_o[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N53
cyclonev_io_obuf \wb_dat_o[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[23]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[23]~output .bus_hold = "false";
defparam \wb_dat_o[23]~output .open_drain_output = "false";
defparam \wb_dat_o[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \wb_dat_o[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[24]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[24]~output .bus_hold = "false";
defparam \wb_dat_o[24]~output .open_drain_output = "false";
defparam \wb_dat_o[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y81_N2
cyclonev_io_obuf \wb_dat_o[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[25]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[25]~output .bus_hold = "false";
defparam \wb_dat_o[25]~output .open_drain_output = "false";
defparam \wb_dat_o[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y81_N54
cyclonev_io_obuf \wb_dat_o[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[26]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[26]~output .bus_hold = "false";
defparam \wb_dat_o[26]~output .open_drain_output = "false";
defparam \wb_dat_o[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y81_N2
cyclonev_io_obuf \wb_dat_o[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[27]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[27]~output .bus_hold = "false";
defparam \wb_dat_o[27]~output .open_drain_output = "false";
defparam \wb_dat_o[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \wb_dat_o[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[28]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[28]~output .bus_hold = "false";
defparam \wb_dat_o[28]~output .open_drain_output = "false";
defparam \wb_dat_o[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \wb_dat_o[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[29]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[29]~output .bus_hold = "false";
defparam \wb_dat_o[29]~output .open_drain_output = "false";
defparam \wb_dat_o[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y81_N93
cyclonev_io_obuf \wb_dat_o[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[30]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[30]~output .bus_hold = "false";
defparam \wb_dat_o[30]~output .open_drain_output = "false";
defparam \wb_dat_o[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \wb_dat_o[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_dat_o[31]),
	.obar());
// synopsys translate_off
defparam \wb_dat_o[31]~output .bus_hold = "false";
defparam \wb_dat_o[31]~output .open_drain_output = "false";
defparam \wb_dat_o[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \wb_ack_out~output (
	.i(\wb_ack_out~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_ack_out),
	.obar());
// synopsys translate_off
defparam \wb_ack_out~output .bus_hold = "false";
defparam \wb_ack_out~output .open_drain_output = "false";
defparam \wb_ack_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \wb_int_o~output (
	.i(\wb_int_o~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wb_int_o),
	.obar());
// synopsys translate_off
defparam \wb_int_o~output .bus_hold = "false";
defparam \wb_int_o~output .open_drain_output = "false";
defparam \wb_int_o~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \ss_pad_o[0]~output (
	.i(!\ss_pad_o~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[0]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[0]~output .bus_hold = "false";
defparam \ss_pad_o[0]~output .open_drain_output = "false";
defparam \ss_pad_o[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \ss_pad_o[1]~output (
	.i(!\ss_pad_o~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[1]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[1]~output .bus_hold = "false";
defparam \ss_pad_o[1]~output .open_drain_output = "false";
defparam \ss_pad_o[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \ss_pad_o[2]~output (
	.i(!\ss_pad_o~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[2]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[2]~output .bus_hold = "false";
defparam \ss_pad_o[2]~output .open_drain_output = "false";
defparam \ss_pad_o[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \ss_pad_o[3]~output (
	.i(!\ss_pad_o~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[3]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[3]~output .bus_hold = "false";
defparam \ss_pad_o[3]~output .open_drain_output = "false";
defparam \ss_pad_o[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \ss_pad_o[4]~output (
	.i(!\ss_pad_o~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[4]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[4]~output .bus_hold = "false";
defparam \ss_pad_o[4]~output .open_drain_output = "false";
defparam \ss_pad_o[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \ss_pad_o[5]~output (
	.i(!\ss_pad_o~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[5]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[5]~output .bus_hold = "false";
defparam \ss_pad_o[5]~output .open_drain_output = "false";
defparam \ss_pad_o[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \ss_pad_o[6]~output (
	.i(!\ss_pad_o~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[6]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[6]~output .bus_hold = "false";
defparam \ss_pad_o[6]~output .open_drain_output = "false";
defparam \ss_pad_o[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \ss_pad_o[7]~output (
	.i(!\ss_pad_o~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ss_pad_o[7]),
	.obar());
// synopsys translate_off
defparam \ss_pad_o[7]~output .bus_hold = "false";
defparam \ss_pad_o[7]~output .open_drain_output = "false";
defparam \ss_pad_o[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \sclk_out~output (
	.i(\SC|sclk~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(sclk_out),
	.obar());
// synopsys translate_off
defparam \sclk_out~output .bus_hold = "false";
defparam \sclk_out~output .open_drain_output = "false";
defparam \sclk_out~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \mosi~output (
	.i(\SR|mosi~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(mosi),
	.obar());
// synopsys translate_off
defparam \mosi~output .bus_hold = "false";
defparam \mosi~output .open_drain_output = "false";
defparam \mosi~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \wb_clk_in~input (
	.i(wb_clk_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_clk_in~input_o ));
// synopsys translate_off
defparam \wb_clk_in~input .bus_hold = "false";
defparam \wb_clk_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \wb_clk_in~inputCLKENA0 (
	.inclk(\wb_clk_in~input_o ),
	.ena(vcc),
	.outclk(\wb_clk_in~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \wb_clk_in~inputCLKENA0 .clock_type = "global clock";
defparam \wb_clk_in~inputCLKENA0 .disable_mode = "low";
defparam \wb_clk_in~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \wb_clk_in~inputCLKENA0 .ena_register_power_up = "high";
defparam \wb_clk_in~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \wb_adr_in[4]~input (
	.i(wb_adr_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_adr_in[4]~input_o ));
// synopsys translate_off
defparam \wb_adr_in[4]~input .bus_hold = "false";
defparam \wb_adr_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \wb_dat_in[0]~input (
	.i(wb_dat_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[0]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[0]~input .bus_hold = "false";
defparam \wb_dat_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \wb_adr_in[3]~input (
	.i(wb_adr_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_adr_in[3]~input_o ));
// synopsys translate_off
defparam \wb_adr_in[3]~input .bus_hold = "false";
defparam \wb_adr_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \wb_adr_in[2]~input (
	.i(wb_adr_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_adr_in[2]~input_o ));
// synopsys translate_off
defparam \wb_adr_in[2]~input .bus_hold = "false";
defparam \wb_adr_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \Decoder0~3 (
// Equation(s):
// \Decoder0~3_combout  = (!\wb_adr_in[3]~input_o  & (!\wb_adr_in[2]~input_o  & \wb_adr_in[4]~input_o ))

	.dataa(!\wb_adr_in[3]~input_o ),
	.datab(!\wb_adr_in[2]~input_o ),
	.datac(!\wb_adr_in[4]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~3 .extended_lut = "off";
defparam \Decoder0~3 .lut_mask = 64'h0808080808080808;
defparam \Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N92
cyclonev_io_ibuf \wb_sel_in[1]~input (
	.i(wb_sel_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel_in[1]~input_o ));
// synopsys translate_off
defparam \wb_sel_in[1]~input .bus_hold = "false";
defparam \wb_sel_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N58
cyclonev_io_ibuf \wb_sel_in[0]~input (
	.i(wb_sel_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel_in[0]~input_o ));
// synopsys translate_off
defparam \wb_sel_in[0]~input .bus_hold = "false";
defparam \wb_sel_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \wb_adr_in[1]~input (
	.i(wb_adr_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_adr_in[1]~input_o ));
// synopsys translate_off
defparam \wb_adr_in[1]~input .bus_hold = "false";
defparam \wb_adr_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N35
cyclonev_io_ibuf \wb_stb_in~input (
	.i(wb_stb_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_stb_in~input_o ));
// synopsys translate_off
defparam \wb_stb_in~input .bus_hold = "false";
defparam \wb_stb_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N41
cyclonev_io_ibuf \wb_we_in~input (
	.i(wb_we_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_we_in~input_o ));
// synopsys translate_off
defparam \wb_we_in~input .bus_hold = "false";
defparam \wb_we_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \wb_cyc_in~input (
	.i(wb_cyc_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_cyc_in~input_o ));
// synopsys translate_off
defparam \wb_cyc_in~input .bus_hold = "false";
defparam \wb_cyc_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \wb_adr_in[0]~input (
	.i(wb_adr_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_adr_in[0]~input_o ));
// synopsys translate_off
defparam \wb_adr_in[0]~input .bus_hold = "false";
defparam \wb_adr_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N3
cyclonev_lcell_comb \SR|char_count[0]~feeder (
// Equation(s):
// \SR|char_count[0]~feeder_combout  = ( ctrl[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|char_count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|char_count[0]~feeder .extended_lut = "off";
defparam \SR|char_count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \SR|char_count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N24
cyclonev_lcell_comb \SR|char_count[0]~_wirecell (
// Equation(s):
// \SR|char_count[0]~_wirecell_combout  = ( !\SR|char_count [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\SR|char_count [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|char_count[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|char_count[0]~_wirecell .extended_lut = "off";
defparam \SR|char_count[0]~_wirecell .lut_mask = 64'hFFFF0000FFFF0000;
defparam \SR|char_count[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N75
cyclonev_io_ibuf \wb_rst_in~input (
	.i(wb_rst_in),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_rst_in~input_o ));
// synopsys translate_off
defparam \wb_rst_in~input .bus_hold = "false";
defparam \wb_rst_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \wb_dat_in[2]~input (
	.i(wb_dat_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[2]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[2]~input .bus_hold = "false";
defparam \wb_dat_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N51
cyclonev_lcell_comb \Decoder0~2 (
// Equation(s):
// \Decoder0~2_combout  = ( !\wb_adr_in[1]~input_o  & ( !\wb_adr_in[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wb_adr_in[0]~input_o ),
	.datae(gnd),
	.dataf(!\wb_adr_in[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~2 .extended_lut = "off";
defparam \Decoder0~2 .lut_mask = 64'hFF00FF0000000000;
defparam \Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N3
cyclonev_lcell_comb \wb_ack_out~0 (
// Equation(s):
// \wb_ack_out~0_combout  = ( \wb_cyc_in~input_o  & ( \wb_stb_in~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_stb_in~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_cyc_in~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_ack_out~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_ack_out~0 .extended_lut = "off";
defparam \wb_ack_out~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \wb_ack_out~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N27
cyclonev_lcell_comb \divider[0]~0 (
// Equation(s):
// \divider[0]~0_combout  = (!\wb_adr_in[3]~input_o  & (\wb_adr_in[4]~input_o  & \wb_adr_in[2]~input_o ))

	.dataa(!\wb_adr_in[3]~input_o ),
	.datab(!\wb_adr_in[4]~input_o ),
	.datac(!\wb_adr_in[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider[0]~0 .extended_lut = "off";
defparam \divider[0]~0 .lut_mask = 64'h0202020202020202;
defparam \divider[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N0
cyclonev_lcell_comb \divider[0]~1 (
// Equation(s):
// \divider[0]~1_combout  = ( \divider[0]~0_combout  & ( \wb_we_in~input_o  & ( (\Decoder0~2_combout  & (\wb_sel_in[0]~input_o  & (!\SR|tip~q  & \wb_ack_out~0_combout ))) ) ) )

	.dataa(!\Decoder0~2_combout ),
	.datab(!\wb_sel_in[0]~input_o ),
	.datac(!\SR|tip~q ),
	.datad(!\wb_ack_out~0_combout ),
	.datae(!\divider[0]~0_combout ),
	.dataf(!\wb_we_in~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\divider[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \divider[0]~1 .extended_lut = "off";
defparam \divider[0]~1 .lut_mask = 64'h0000000000000010;
defparam \divider[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N29
dffeas \divider[2] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[2]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divider[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[2]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[2] .is_wysiwyg = "true";
defparam \divider[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \wb_dat_in[3]~input (
	.i(wb_dat_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[3]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[3]~input .bus_hold = "false";
defparam \wb_dat_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N32
dffeas \divider[3] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[3]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divider[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[3]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[3] .is_wysiwyg = "true";
defparam \divider[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N52
cyclonev_io_ibuf \wb_dat_in[1]~input (
	.i(wb_dat_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[1]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[1]~input .bus_hold = "false";
defparam \wb_dat_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X22_Y4_N35
dffeas \divider[1] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[1]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divider[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[1]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[1] .is_wysiwyg = "true";
defparam \divider[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N26
dffeas \divider[0] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[0]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\divider[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[0]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[0] .is_wysiwyg = "true";
defparam \divider[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N52
dffeas \SC|count[1] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|count[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SC|count[1] .is_wysiwyg = "true";
defparam \SC|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N51
cyclonev_lcell_comb \SC|count[1]~2 (
// Equation(s):
// \SC|count[1]~2_combout  = ( \SC|Equal1~1_combout  & ( (!\SR|tip~q  & \SC|count [1]) ) ) # ( !\SC|Equal1~1_combout  & ( !\SC|count [1] $ (((!\SR|tip~q ) # (\SC|count [0]))) ) )

	.dataa(!\SR|tip~q ),
	.datab(gnd),
	.datac(!\SC|count [0]),
	.datad(!\SC|count [1]),
	.datae(gnd),
	.dataf(!\SC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|count[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|count[1]~2 .extended_lut = "off";
defparam \SC|count[1]~2 .lut_mask = 64'h50AF50AF00AA00AA;
defparam \SC|count[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N53
dffeas \SC|count[1]~DUPLICATE (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|count[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SC|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N50
dffeas \SC|count[2] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|count[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SC|count[2] .is_wysiwyg = "true";
defparam \SC|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N48
cyclonev_lcell_comb \SC|count[2]~3 (
// Equation(s):
// \SC|count[2]~3_combout  = ( \SC|Equal1~1_combout  & ( (!\SR|tip~q  & \SC|count [2]) ) ) # ( !\SC|Equal1~1_combout  & ( !\SC|count [2] $ (((!\SR|tip~q ) # ((!\SC|count[1]~DUPLICATE_q ) # (\SC|count [0])))) ) )

	.dataa(!\SR|tip~q ),
	.datab(!\SC|count [0]),
	.datac(!\SC|count[1]~DUPLICATE_q ),
	.datad(!\SC|count [2]),
	.datae(gnd),
	.dataf(!\SC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|count[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|count[2]~3 .extended_lut = "off";
defparam \SC|count[2]~3 .lut_mask = 64'h04FB04FB00AA00AA;
defparam \SC|count[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N49
dffeas \SC|count[2]~DUPLICATE (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|count[2]~3_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SC|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N42
cyclonev_lcell_comb \SC|count~1 (
// Equation(s):
// \SC|count~1_combout  = ( \SC|count [0] & ( \SC|count [1] & ( !\SR|tip~q  ) ) ) # ( !\SC|count [0] & ( \SC|count [1] & ( (!\SC|Equal1~1_combout  & \SR|tip~q ) ) ) ) # ( \SC|count [0] & ( !\SC|count [1] & ( (!\SR|tip~q  & ((\SC|count[2]~DUPLICATE_q ) # 
// (\SC|count [3]))) ) ) ) # ( !\SC|count [0] & ( !\SC|count [1] & ( (!\SC|Equal1~1_combout  & \SR|tip~q ) ) ) )

	.dataa(!\SC|count [3]),
	.datab(!\SC|Equal1~1_combout ),
	.datac(!\SR|tip~q ),
	.datad(!\SC|count[2]~DUPLICATE_q ),
	.datae(!\SC|count [0]),
	.dataf(!\SC|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|count~1 .extended_lut = "off";
defparam \SC|count~1 .lut_mask = 64'h0C0C50F00C0CF0F0;
defparam \SC|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N44
dffeas \SC|count[0] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|count~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SC|count[0] .is_wysiwyg = "true";
defparam \SC|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N33
cyclonev_lcell_comb \SC|Equal1~0 (
// Equation(s):
// \SC|Equal1~0_combout  = ( divider[1] & ( \SC|count[1]~DUPLICATE_q  & ( (!divider[0] & (!\SC|count [0] & (!\SC|count[2]~DUPLICATE_q  $ (divider[2])))) ) ) ) # ( !divider[1] & ( \SC|count[1]~DUPLICATE_q  & ( (divider[0] & (\SC|count [0] & 
// (!\SC|count[2]~DUPLICATE_q  $ (divider[2])))) ) ) ) # ( divider[1] & ( !\SC|count[1]~DUPLICATE_q  & ( (divider[0] & (\SC|count [0] & (!\SC|count[2]~DUPLICATE_q  $ (!divider[2])))) ) ) ) # ( !divider[1] & ( !\SC|count[1]~DUPLICATE_q  & ( (!divider[0] & 
// (!\SC|count [0] & (!\SC|count[2]~DUPLICATE_q  $ (divider[2])))) ) ) )

	.dataa(!divider[0]),
	.datab(!\SC|count [0]),
	.datac(!\SC|count[2]~DUPLICATE_q ),
	.datad(!divider[2]),
	.datae(!divider[1]),
	.dataf(!\SC|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|Equal1~0 .extended_lut = "off";
defparam \SC|Equal1~0 .lut_mask = 64'h8008011010018008;
defparam \SC|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N24
cyclonev_lcell_comb \SC|Equal1~1 (
// Equation(s):
// \SC|Equal1~1_combout  = ( divider[0] & ( \SC|Equal1~0_combout  & ( (!divider[3] & (!\SC|count [3] $ (((divider[2] & divider[1]))))) # (divider[3] & (\SC|count [3] & ((!divider[2]) # (!divider[1])))) ) ) ) # ( !divider[0] & ( \SC|Equal1~0_combout  & ( 
// !divider[3] $ (\SC|count [3]) ) ) )

	.dataa(!divider[2]),
	.datab(!divider[3]),
	.datac(!divider[1]),
	.datad(!\SC|count [3]),
	.datae(!divider[0]),
	.dataf(!\SC|Equal1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|Equal1~1 .extended_lut = "off";
defparam \SC|Equal1~1 .lut_mask = 64'h00000000CC33C836;
defparam \SC|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \SC|count[3]~0 (
// Equation(s):
// \SC|count[3]~0_combout  = ( \SC|count [3] & ( \SC|count [1] & ( (!\SR|tip~q ) # ((!\SC|Equal1~1_combout  & ((!\SC|count [2]) # (\SC|count [0])))) ) ) ) # ( !\SC|count [3] & ( \SC|count [1] & ( (\SR|tip~q  & (!\SC|Equal1~1_combout  & (\SC|count [2] & 
// !\SC|count [0]))) ) ) ) # ( \SC|count [3] & ( !\SC|count [1] & ( (!\SR|tip~q ) # (!\SC|Equal1~1_combout ) ) ) )

	.dataa(!\SR|tip~q ),
	.datab(!\SC|Equal1~1_combout ),
	.datac(!\SC|count [2]),
	.datad(!\SC|count [0]),
	.datae(!\SC|count [3]),
	.dataf(!\SC|count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|count[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|count[3]~0 .extended_lut = "off";
defparam \SC|count[3]~0 .lut_mask = 64'h0000EEEE0400EAEE;
defparam \SC|count[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N37
dffeas \SC|count[3] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|count[3]~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SC|count[3] .is_wysiwyg = "true";
defparam \SC|count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \SR|char_count[0]~DUPLICATE (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|char_count[0]~feeder_combout ),
	.asdata(\SR|char_count[0]~_wirecell_combout ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SR|tip~q ),
	.ena(\SR|char_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|char_count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR|char_count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \SR|char_count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \ctrl[0]~2 (
// Equation(s):
// \ctrl[0]~2_combout  = (!\wb_sel_in[0]~input_o  & !\wb_sel_in[1]~input_o )

	.dataa(!\wb_sel_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wb_sel_in[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl[0]~2 .extended_lut = "off";
defparam \ctrl[0]~2 .lut_mask = 64'hAA00AA00AA00AA00;
defparam \ctrl[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N36
cyclonev_lcell_comb \ctrl[0]~3 (
// Equation(s):
// \ctrl[0]~3_combout  = ( \Decoder0~3_combout  & ( !\SR|tip~q  & ( (\Decoder0~2_combout  & (!\ctrl[0]~2_combout  & (\wb_we_in~input_o  & \wb_ack_out~0_combout ))) ) ) )

	.dataa(!\Decoder0~2_combout ),
	.datab(!\ctrl[0]~2_combout ),
	.datac(!\wb_we_in~input_o ),
	.datad(!\wb_ack_out~0_combout ),
	.datae(!\Decoder0~3_combout ),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl[0]~3 .extended_lut = "off";
defparam \ctrl[0]~3 .lut_mask = 64'h0000000400000000;
defparam \ctrl[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \ctrl[1] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[1]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[1] .is_wysiwyg = "true";
defparam \ctrl[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \SR|char_count~3 (
// Equation(s):
// \SR|char_count~3_combout  = ( \SR|char_count [0] & ( (!\SR|tip~q  & (ctrl[1])) # (\SR|tip~q  & ((\SR|char_count [1]))) ) ) # ( !\SR|char_count [0] & ( (!\SR|tip~q  & (ctrl[1])) # (\SR|tip~q  & ((!\SR|char_count [1]))) ) )

	.dataa(!\SR|tip~q ),
	.datab(gnd),
	.datac(!ctrl[1]),
	.datad(!\SR|char_count [1]),
	.datae(gnd),
	.dataf(!\SR|char_count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|char_count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|char_count~3 .extended_lut = "off";
defparam \SR|char_count~3 .lut_mask = 64'h5F0A5F0A0A5F0A5F;
defparam \SR|char_count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N49
dffeas \SR|char_count[1] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|char_count~3_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SR|char_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|char_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|char_count[1] .is_wysiwyg = "true";
defparam \SR|char_count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \ctrl[2] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[2]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[2] .is_wysiwyg = "true";
defparam \ctrl[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \SR|char_count[1]~DUPLICATE (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|char_count~3_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SR|char_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|char_count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR|char_count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SR|char_count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \SR|char_count~1 (
// Equation(s):
// \SR|char_count~1_combout  = ( \SR|char_count[1]~DUPLICATE_q  & ( (!\SR|tip~q  & (ctrl[2])) # (\SR|tip~q  & ((\SR|char_count [2]))) ) ) # ( !\SR|char_count[1]~DUPLICATE_q  & ( (!\SR|tip~q  & (((ctrl[2])))) # (\SR|tip~q  & (!\SR|char_count [0] $ 
// (((\SR|char_count [2]))))) ) )

	.dataa(!\SR|tip~q ),
	.datab(!\SR|char_count [0]),
	.datac(!ctrl[2]),
	.datad(!\SR|char_count [2]),
	.datae(gnd),
	.dataf(!\SR|char_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|char_count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|char_count~1 .extended_lut = "off";
defparam \SR|char_count~1 .lut_mask = 64'h4E1B4E1B0A5F0A5F;
defparam \SR|char_count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N53
dffeas \SR|char_count[2] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|char_count~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SR|char_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|char_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|char_count[2] .is_wysiwyg = "true";
defparam \SR|char_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N15
cyclonev_lcell_comb \SR|char_count~0 (
// Equation(s):
// \SR|char_count~0_combout  = ( \SR|char_count [2] & ( \SR|char_count [3] ) ) # ( !\SR|char_count [2] & ( !\SR|char_count [3] $ ((((!\SC|cpol_0~DUPLICATE_q ) # (\SR|char_count [1])) # (\SR|char_count [0]))) ) )

	.dataa(!\SR|char_count [0]),
	.datab(!\SR|char_count [1]),
	.datac(!\SR|char_count [3]),
	.datad(!\SC|cpol_0~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SR|char_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|char_count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|char_count~0 .extended_lut = "off";
defparam \SR|char_count~0 .lut_mask = 64'h0F870F870F0F0F0F;
defparam \SR|char_count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \SR|char_count[3] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SR|char_count~0_combout ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(!\SR|tip~q ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|char_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|char_count[3] .is_wysiwyg = "true";
defparam \SR|char_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \SC|sclk (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|sclk~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|sclk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|sclk .is_wysiwyg = "true";
defparam \SC|sclk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \SC|sclk~0 (
// Equation(s):
// \SC|sclk~0_combout  = ( !\SR|char_count [2] & ( (!\SR|char_count[0]~DUPLICATE_q  & (!\SR|char_count [1] & (!\SR|char_count [3] & !\SC|sclk~q ))) ) )

	.dataa(!\SR|char_count[0]~DUPLICATE_q ),
	.datab(!\SR|char_count [1]),
	.datac(!\SR|char_count [3]),
	.datad(!\SC|sclk~q ),
	.datae(gnd),
	.dataf(!\SR|char_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|sclk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|sclk~0 .extended_lut = "off";
defparam \SC|sclk~0 .lut_mask = 64'h8000800000000000;
defparam \SC|sclk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \SC|sclk~1 (
// Equation(s):
// \SC|sclk~1_combout  = ( \SC|Equal1~1_combout  & ( !\SC|sclk~q  $ (((!\SR|tip~q ) # (\SC|sclk~0_combout ))) ) ) # ( !\SC|Equal1~1_combout  & ( \SC|sclk~q  ) )

	.dataa(!\SR|tip~q ),
	.datab(gnd),
	.datac(!\SC|sclk~0_combout ),
	.datad(!\SC|sclk~q ),
	.datae(gnd),
	.dataf(!\SC|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|sclk~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|sclk~1 .extended_lut = "off";
defparam \SC|sclk~1 .lut_mask = 64'h00FF00FF50AF50AF;
defparam \SC|sclk~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N28
dffeas \SC|sclk~DUPLICATE (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|sclk~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|sclk~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|sclk~DUPLICATE .is_wysiwyg = "true";
defparam \SC|sclk~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N21
cyclonev_lcell_comb \SC|cpol_0~0 (
// Equation(s):
// \SC|cpol_0~0_combout  = ( \SC|count [0] & ( (!divider[0] & (!divider[1] $ (\SC|count [1]))) ) ) # ( !\SC|count [0] & ( (divider[0] & (!divider[1] $ (\SC|count [1]))) ) )

	.dataa(!divider[1]),
	.datab(gnd),
	.datac(!\SC|count [1]),
	.datad(!divider[0]),
	.datae(gnd),
	.dataf(!\SC|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|cpol_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|cpol_0~0 .extended_lut = "off";
defparam \SC|cpol_0~0 .lut_mask = 64'h00A500A5A500A500;
defparam \SC|cpol_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N54
cyclonev_lcell_comb \SC|cpol_0~1 (
// Equation(s):
// \SC|cpol_0~1_combout  = ( \SC|count[2]~DUPLICATE_q  & ( divider[2] & ( (!\SC|sclk~DUPLICATE_q  & (\SC|cpol_0~0_combout  & (!\SC|count [3] $ (divider[3])))) ) ) ) # ( !\SC|count[2]~DUPLICATE_q  & ( !divider[2] & ( (!\SC|sclk~DUPLICATE_q  & 
// (\SC|cpol_0~0_combout  & (!\SC|count [3] $ (divider[3])))) ) ) )

	.dataa(!\SC|count [3]),
	.datab(!\SC|sclk~DUPLICATE_q ),
	.datac(!\SC|cpol_0~0_combout ),
	.datad(!divider[3]),
	.datae(!\SC|count[2]~DUPLICATE_q ),
	.dataf(!divider[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|cpol_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|cpol_0~1 .extended_lut = "off";
defparam \SC|cpol_0~1 .lut_mask = 64'h0804000000000804;
defparam \SC|cpol_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N55
dffeas \SC|cpol_0~DUPLICATE (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|cpol_0~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(!\SR|tip~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|cpol_0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|cpol_0~DUPLICATE .is_wysiwyg = "true";
defparam \SC|cpol_0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N12
cyclonev_lcell_comb \SR|char_count[1]~2 (
// Equation(s):
// \SR|char_count[1]~2_combout  = ( \SR|tip~q  & ( \SC|cpol_0~DUPLICATE_q  ) ) # ( !\SR|tip~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SC|cpol_0~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|char_count[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|char_count[1]~2 .extended_lut = "off";
defparam \SR|char_count[1]~2 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \SR|char_count[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N4
dffeas \SR|char_count[0] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|char_count[0]~feeder_combout ),
	.asdata(\SR|char_count[0]~_wirecell_combout ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\SR|tip~q ),
	.ena(\SR|char_count[1]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|char_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|char_count[0] .is_wysiwyg = "true";
defparam \SR|char_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N56
dffeas \SC|cpol_0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|cpol_0~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(!\SR|tip~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|cpol_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|cpol_0 .is_wysiwyg = "true";
defparam \SC|cpol_0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N0
cyclonev_lcell_comb \SR|tip~0 (
// Equation(s):
// \SR|tip~0_combout  = ( \SR|char_count [3] ) # ( !\SR|char_count [3] & ( ((!\SC|cpol_0~q ) # ((\SR|char_count [1]) # (\SR|char_count [2]))) # (\SR|char_count [0]) ) )

	.dataa(!\SR|char_count [0]),
	.datab(!\SC|cpol_0~q ),
	.datac(!\SR|char_count [2]),
	.datad(!\SR|char_count [1]),
	.datae(gnd),
	.dataf(!\SR|char_count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|tip~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|tip~0 .extended_lut = "off";
defparam \SR|tip~0 .lut_mask = 64'hDFFFDFFFFFFFFFFF;
defparam \SR|tip~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N9
cyclonev_lcell_comb \SR|tip~feeder (
// Equation(s):
// \SR|tip~feeder_combout  = \SR|tip~0_combout 

	.dataa(!\SR|tip~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|tip~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|tip~feeder .extended_lut = "off";
defparam \SR|tip~feeder .lut_mask = 64'h5555555555555555;
defparam \SR|tip~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N48
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( \SR|tip~q  & ( !\SR|tip~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SR|tip~0_combout ),
	.datae(gnd),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h00000000FF00FF00;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \wb_dat_in[8]~input (
	.i(wb_dat_in[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[8]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[8]~input .bus_hold = "false";
defparam \wb_dat_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N18
cyclonev_lcell_comb \ctrl[8]~4 (
// Equation(s):
// \ctrl[8]~4_combout  = ( ctrl[8] & ( \SR|always3~1_combout  & ( (!\Decoder0~3_combout  & (!\always3~0_combout )) # (\Decoder0~3_combout  & (((!\always3~0_combout  & !\wb_sel_in[1]~input_o )) # (\wb_dat_in[8]~input_o ))) ) ) ) # ( !ctrl[8] & ( 
// \SR|always3~1_combout  & ( (\Decoder0~3_combout  & (\wb_dat_in[8]~input_o  & ((\wb_sel_in[1]~input_o ) # (\always3~0_combout )))) ) ) ) # ( ctrl[8] & ( !\SR|always3~1_combout  & ( !\always3~0_combout  ) ) )

	.dataa(!\always3~0_combout ),
	.datab(!\wb_sel_in[1]~input_o ),
	.datac(!\Decoder0~3_combout ),
	.datad(!\wb_dat_in[8]~input_o ),
	.datae(!ctrl[8]),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl[8]~4 .extended_lut = "off";
defparam \ctrl[8]~4 .lut_mask = 64'h0000AAAA0007A8AF;
defparam \ctrl[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \ctrl[8] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\ctrl[8]~4_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[8]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[8] .is_wysiwyg = "true";
defparam \ctrl[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N11
dffeas \SR|tip (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|tip~feeder_combout ),
	.asdata(ctrl[8]),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\SR|tip~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|tip~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR|tip .is_wysiwyg = "true";
defparam \SR|tip .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N30
cyclonev_lcell_comb \SR|always3~1 (
// Equation(s):
// \SR|always3~1_combout  = ( !\wb_adr_in[0]~input_o  & ( !\SR|tip~q  & ( (!\wb_adr_in[1]~input_o  & (\wb_stb_in~input_o  & (\wb_we_in~input_o  & \wb_cyc_in~input_o ))) ) ) )

	.dataa(!\wb_adr_in[1]~input_o ),
	.datab(!\wb_stb_in~input_o ),
	.datac(!\wb_we_in~input_o ),
	.datad(!\wb_cyc_in~input_o ),
	.datae(!\wb_adr_in[0]~input_o ),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|always3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|always3~1 .extended_lut = "off";
defparam \SR|always3~1 .lut_mask = 64'h0002000000000000;
defparam \SR|always3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \ctrl[0]~1 (
// Equation(s):
// \ctrl[0]~1_combout  = ( \wb_sel_in[0]~input_o  & ( \SR|always3~1_combout  & ( (!\Decoder0~3_combout  & (((ctrl[0])))) # (\Decoder0~3_combout  & (((!\wb_sel_in[1]~input_o  & ctrl[0])) # (\wb_dat_in[0]~input_o ))) ) ) ) # ( !\wb_sel_in[0]~input_o  & ( 
// \SR|always3~1_combout  & ( (!\Decoder0~3_combout  & (((ctrl[0])))) # (\Decoder0~3_combout  & ((!\wb_sel_in[1]~input_o  & ((ctrl[0]))) # (\wb_sel_in[1]~input_o  & (\wb_dat_in[0]~input_o )))) ) ) ) # ( \wb_sel_in[0]~input_o  & ( !\SR|always3~1_combout  & ( 
// ctrl[0] ) ) ) # ( !\wb_sel_in[0]~input_o  & ( !\SR|always3~1_combout  & ( ctrl[0] ) ) )

	.dataa(!\wb_dat_in[0]~input_o ),
	.datab(!\Decoder0~3_combout ),
	.datac(!\wb_sel_in[1]~input_o ),
	.datad(!ctrl[0]),
	.datae(!\wb_sel_in[0]~input_o ),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl[0]~1 .extended_lut = "off";
defparam \ctrl[0]~1 .lut_mask = 64'h00FF00FF01FD11FD;
defparam \ctrl[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N47
dffeas \ctrl[0] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrl[0]~1_combout ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[0] .is_wysiwyg = "true";
defparam \ctrl[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \ss[0]~0 (
// Equation(s):
// \ss[0]~0_combout  = (\wb_adr_in[3]~input_o  & (!\wb_adr_in[2]~input_o  & \wb_adr_in[4]~input_o ))

	.dataa(!\wb_adr_in[3]~input_o ),
	.datab(!\wb_adr_in[2]~input_o ),
	.datac(gnd),
	.datad(!\wb_adr_in[4]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss[0]~0 .extended_lut = "off";
defparam \ss[0]~0 .lut_mask = 64'h0044004400440044;
defparam \ss[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N3
cyclonev_lcell_comb \ss[0]~1 (
// Equation(s):
// \ss[0]~1_combout  = ( \ss[0]~0_combout  & ( \wb_we_in~input_o  & ( (\Decoder0~2_combout  & (\wb_sel_in[0]~input_o  & (\wb_ack_out~0_combout  & !\SR|tip~q ))) ) ) )

	.dataa(!\Decoder0~2_combout ),
	.datab(!\wb_sel_in[0]~input_o ),
	.datac(!\wb_ack_out~0_combout ),
	.datad(!\SR|tip~q ),
	.datae(!\ss[0]~0_combout ),
	.dataf(!\wb_we_in~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss[0]~1 .extended_lut = "off";
defparam \ss[0]~1 .lut_mask = 64'h0000000000000100;
defparam \ss[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N56
dffeas \ss[0] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[0]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[0] .is_wysiwyg = "true";
defparam \ss[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \SR|always3~0 (
// Equation(s):
// \SR|always3~0_combout  = ( !\wb_adr_in[3]~input_o  & ( (!\wb_adr_in[2]~input_o  & !\wb_adr_in[4]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wb_adr_in[2]~input_o ),
	.datad(!\wb_adr_in[4]~input_o ),
	.datae(gnd),
	.dataf(!\wb_adr_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|always3~0 .extended_lut = "off";
defparam \SR|always3~0 .lut_mask = 64'hF000F00000000000;
defparam \SR|always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N6
cyclonev_lcell_comb \SC|cpol_1~0 (
// Equation(s):
// \SC|cpol_1~0_combout  = ( \SC|count[2]~DUPLICATE_q  & ( divider[2] & ( (\SC|sclk~DUPLICATE_q  & (\SC|cpol_0~0_combout  & (!\SC|count [3] $ (divider[3])))) ) ) ) # ( !\SC|count[2]~DUPLICATE_q  & ( !divider[2] & ( (\SC|sclk~DUPLICATE_q  & 
// (\SC|cpol_0~0_combout  & (!\SC|count [3] $ (divider[3])))) ) ) )

	.dataa(!\SC|count [3]),
	.datab(!\SC|sclk~DUPLICATE_q ),
	.datac(!\SC|cpol_0~0_combout ),
	.datad(!divider[3]),
	.datae(!\SC|count[2]~DUPLICATE_q ),
	.dataf(!divider[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SC|cpol_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SC|cpol_1~0 .extended_lut = "off";
defparam \SC|cpol_1~0 .lut_mask = 64'h0201000000000201;
defparam \SC|cpol_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y4_N7
dffeas \SC|cpol_1 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SC|cpol_1~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(!\SR|tip~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SC|cpol_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SC|cpol_1 .is_wysiwyg = "true";
defparam \SC|cpol_1 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \wb_dat_in[9]~input (
	.i(wb_dat_in[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[9]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[9]~input .bus_hold = "false";
defparam \wb_dat_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N45
cyclonev_lcell_comb \ctrl[13]~0 (
// Equation(s):
// \ctrl[13]~0_combout  = ( \Decoder0~3_combout  & ( !\SR|tip~q  & ( (\wb_we_in~input_o  & (\wb_ack_out~0_combout  & (\wb_sel_in[1]~input_o  & \Decoder0~2_combout ))) ) ) )

	.dataa(!\wb_we_in~input_o ),
	.datab(!\wb_ack_out~0_combout ),
	.datac(!\wb_sel_in[1]~input_o ),
	.datad(!\Decoder0~2_combout ),
	.datae(!\Decoder0~3_combout ),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrl[13]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrl[13]~0 .extended_lut = "off";
defparam \ctrl[13]~0 .lut_mask = 64'h0000000100000000;
defparam \ctrl[13]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \ctrl[9] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[9]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[9]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[9] .is_wysiwyg = "true";
defparam \ctrl[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \SR|rx_clk~0 (
// Equation(s):
// \SR|rx_clk~0_combout  = ( \SC|cpol_0~DUPLICATE_q  & ( (!ctrl[9]) # (\SC|cpol_1~q ) ) ) # ( !\SC|cpol_0~DUPLICATE_q  & ( (\SC|cpol_1~q  & ctrl[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SC|cpol_1~q ),
	.datad(!ctrl[9]),
	.datae(gnd),
	.dataf(!\SC|cpol_0~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|rx_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|rx_clk~0 .extended_lut = "off";
defparam \SR|rx_clk~0 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \SR|rx_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \SR|master_data[0]~0 (
// Equation(s):
// \SR|master_data[0]~0_combout  = ( \SR|rx_clk~0_combout  & ( (!\SC|sclk~0_combout  & ((!\SR|always3~0_combout ) # (!\SR|always3~1_combout ))) ) )

	.dataa(!\SC|sclk~0_combout ),
	.datab(gnd),
	.datac(!\SR|always3~0_combout ),
	.datad(!\SR|always3~1_combout ),
	.datae(gnd),
	.dataf(!\SR|rx_clk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[0]~0 .extended_lut = "off";
defparam \SR|master_data[0]~0 .lut_mask = 64'h00000000AAA0AAA0;
defparam \SR|master_data[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \SR|master_data[0]~3 (
// Equation(s):
// \SR|master_data[0]~3_combout  = ( \SR|always3~1_combout  & ( (\SR|always3~0_combout  & (\wb_dat_in[0]~input_o  & \wb_sel_in[0]~input_o )) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(gnd),
	.datac(!\wb_dat_in[0]~input_o ),
	.datad(!\wb_sel_in[0]~input_o ),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[0]~3 .extended_lut = "off";
defparam \SR|master_data[0]~3 .lut_mask = 64'h0000000000050005;
defparam \SR|master_data[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \SR|master_data[0]~4 (
// Equation(s):
// \SR|master_data[0]~4_combout  = ( \SR|always3~1_combout  & ( (\SR|master_data [0] & ((!\wb_sel_in[0]~input_o ) # (!\SR|always3~0_combout ))) ) ) # ( !\SR|always3~1_combout  & ( \SR|master_data [0] ) )

	.dataa(!\wb_sel_in[0]~input_o ),
	.datab(!\SR|always3~0_combout ),
	.datac(gnd),
	.datad(!\SR|master_data [0]),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[0]~4 .extended_lut = "off";
defparam \SR|master_data[0]~4 .lut_mask = 64'h00FF00FF00EE00EE;
defparam \SR|master_data[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \miso~input (
	.i(miso),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\miso~input_o ));
// synopsys translate_off
defparam \miso~input .bus_hold = "false";
defparam \miso~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \SR|master_data[0]~1 (
// Equation(s):
// \SR|master_data[0]~1_combout  = ( !\SC|sclk~0_combout  & ( (\SR|rx_clk~0_combout  & (\miso~input_o  & ((!\SR|always3~1_combout ) # (!\SR|always3~0_combout )))) ) )

	.dataa(!\SR|rx_clk~0_combout ),
	.datab(!\SR|always3~1_combout ),
	.datac(!\miso~input_o ),
	.datad(!\SR|always3~0_combout ),
	.datae(gnd),
	.dataf(!\SC|sclk~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[0]~1 .extended_lut = "off";
defparam \SR|master_data[0]~1 .lut_mask = 64'h0504050400000000;
defparam \SR|master_data[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \wb_dat_in[11]~input (
	.i(wb_dat_in[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[11]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[11]~input .bus_hold = "false";
defparam \wb_dat_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \ctrl[11] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[11]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[11]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[11] .is_wysiwyg = "true";
defparam \ctrl[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \SR|rx_bit_pos[2]~0 (
// Equation(s):
// \SR|rx_bit_pos[2]~0_combout  = ( \SR|char_count [2] & ( ((ctrl[9]) # (\SR|char_count [1])) # (\SR|char_count [0]) ) ) # ( !\SR|char_count [2] & ( (!\SR|char_count [0] & (!\SR|char_count [1] & !ctrl[9])) ) )

	.dataa(gnd),
	.datab(!\SR|char_count [0]),
	.datac(!\SR|char_count [1]),
	.datad(!ctrl[9]),
	.datae(gnd),
	.dataf(!\SR|char_count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|rx_bit_pos[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|rx_bit_pos[2]~0 .extended_lut = "off";
defparam \SR|rx_bit_pos[2]~0 .lut_mask = 64'hC000C0003FFF3FFF;
defparam \SR|rx_bit_pos[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \SR|Add2~14 (
// Equation(s):
// \SR|Add2~14_cout  = CARRY(( !ctrl[9] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ctrl[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\SR|Add2~14_cout ),
	.shareout());
// synopsys translate_off
defparam \SR|Add2~14 .extended_lut = "off";
defparam \SR|Add2~14 .lut_mask = 64'h000000000000F0F0;
defparam \SR|Add2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \SR|Add2~5 (
// Equation(s):
// \SR|Add2~5_sumout  = SUM(( !\SR|char_count[0]~DUPLICATE_q  ) + ( ctrl[0] ) + ( \SR|Add2~14_cout  ))
// \SR|Add2~6  = CARRY(( !\SR|char_count[0]~DUPLICATE_q  ) + ( ctrl[0] ) + ( \SR|Add2~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!ctrl[0]),
	.datad(!\SR|char_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SR|Add2~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\SR|Add2~5_sumout ),
	.cout(\SR|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \SR|Add2~5 .extended_lut = "off";
defparam \SR|Add2~5 .lut_mask = 64'h0000F0F00000FF00;
defparam \SR|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \SR|Add2~9 (
// Equation(s):
// \SR|Add2~9_sumout  = SUM(( !\SR|char_count [1] ) + ( ctrl[1] ) + ( \SR|Add2~6  ))
// \SR|Add2~10  = CARRY(( !\SR|char_count [1] ) + ( ctrl[1] ) + ( \SR|Add2~6  ))

	.dataa(!ctrl[1]),
	.datab(gnd),
	.datac(!\SR|char_count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\SR|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SR|Add2~9_sumout ),
	.cout(\SR|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \SR|Add2~9 .extended_lut = "off";
defparam \SR|Add2~9 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \SR|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \SR|Add2~1 (
// Equation(s):
// \SR|Add2~1_sumout  = SUM(( ctrl[2] ) + ( !\SR|char_count [2] ) + ( \SR|Add2~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!ctrl[2]),
	.datae(gnd),
	.dataf(!\SR|char_count [2]),
	.datag(gnd),
	.cin(\SR|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\SR|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|Add2~1 .extended_lut = "off";
defparam \SR|Add2~1 .lut_mask = 64'h000000FF000000FF;
defparam \SR|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \SR|rx_bit_pos[2]~1 (
// Equation(s):
// \SR|rx_bit_pos[2]~1_combout  = ( \SR|Add2~1_sumout  & ( (\SR|rx_bit_pos[2]~0_combout ) # (ctrl[11]) ) ) # ( !\SR|Add2~1_sumout  & ( (!ctrl[11] & \SR|rx_bit_pos[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!ctrl[11]),
	.datac(gnd),
	.datad(!\SR|rx_bit_pos[2]~0_combout ),
	.datae(gnd),
	.dataf(!\SR|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|rx_bit_pos[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|rx_bit_pos[2]~1 .extended_lut = "off";
defparam \SR|rx_bit_pos[2]~1 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \SR|rx_bit_pos[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \SR|master_data[0]~2 (
// Equation(s):
// \SR|master_data[0]~2_combout  = ( \SR|Add2~9_sumout  & ( \SR|Add2~5_sumout  & ( (!\SR|char_count [1] & (!ctrl[11] & (!\SR|char_count [0] $ (!ctrl[9])))) ) ) ) # ( !\SR|Add2~9_sumout  & ( \SR|Add2~5_sumout  & ( (!\SR|char_count [1] & (!ctrl[11] & 
// (!\SR|char_count [0] $ (!ctrl[9])))) ) ) ) # ( \SR|Add2~9_sumout  & ( !\SR|Add2~5_sumout  & ( (!\SR|char_count [1] & (!ctrl[11] & (!\SR|char_count [0] $ (!ctrl[9])))) ) ) ) # ( !\SR|Add2~9_sumout  & ( !\SR|Add2~5_sumout  & ( ((!\SR|char_count [1] & 
// (!\SR|char_count [0] $ (!ctrl[9])))) # (ctrl[11]) ) ) )

	.dataa(!\SR|char_count [1]),
	.datab(!\SR|char_count [0]),
	.datac(!ctrl[9]),
	.datad(!ctrl[11]),
	.datae(!\SR|Add2~9_sumout ),
	.dataf(!\SR|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[0]~2 .extended_lut = "off";
defparam \SR|master_data[0]~2 .lut_mask = 64'h28FF280028002800;
defparam \SR|master_data[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \SR|master_data[0]~5 (
// Equation(s):
// \SR|master_data[0]~5_combout  = ( \SR|rx_bit_pos[2]~1_combout  & ( \SR|master_data[0]~2_combout  & ( (\SR|master_data[0]~4_combout ) # (\SR|master_data[0]~3_combout ) ) ) ) # ( !\SR|rx_bit_pos[2]~1_combout  & ( \SR|master_data[0]~2_combout  & ( 
// (((!\SR|master_data[0]~0_combout  & \SR|master_data[0]~4_combout )) # (\SR|master_data[0]~1_combout )) # (\SR|master_data[0]~3_combout ) ) ) ) # ( \SR|rx_bit_pos[2]~1_combout  & ( !\SR|master_data[0]~2_combout  & ( (\SR|master_data[0]~4_combout ) # 
// (\SR|master_data[0]~3_combout ) ) ) ) # ( !\SR|rx_bit_pos[2]~1_combout  & ( !\SR|master_data[0]~2_combout  & ( (\SR|master_data[0]~4_combout ) # (\SR|master_data[0]~3_combout ) ) ) )

	.dataa(!\SR|master_data[0]~0_combout ),
	.datab(!\SR|master_data[0]~3_combout ),
	.datac(!\SR|master_data[0]~4_combout ),
	.datad(!\SR|master_data[0]~1_combout ),
	.datae(!\SR|rx_bit_pos[2]~1_combout ),
	.dataf(!\SR|master_data[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[0]~5 .extended_lut = "off";
defparam \SR|master_data[0]~5 .lut_mask = 64'h3F3F3F3F3BFF3F3F;
defparam \SR|master_data[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N8
dffeas \SR|master_data[0] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[0] .is_wysiwyg = "true";
defparam \SR|master_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( !\wb_adr_in[3]~input_o  & ( (!\wb_adr_in[4]~input_o  & (((!\wb_adr_in[2]~input_o  & (\SR|master_data [0]))))) # (\wb_adr_in[4]~input_o  & ((!\wb_adr_in[2]~input_o  & (ctrl[0])) # (\wb_adr_in[2]~input_o  & (((divider[0])))))) ) ) 
// # ( \wb_adr_in[3]~input_o  & ( (\wb_adr_in[4]~input_o  & (((ss[0])))) ) )

	.dataa(!\wb_adr_in[4]~input_o ),
	.datab(!ctrl[0]),
	.datac(!ss[0]),
	.datad(!\SR|master_data [0]),
	.datae(!\wb_adr_in[3]~input_o ),
	.dataf(!divider[0]),
	.datag(!\wb_adr_in[2]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "on";
defparam \Selector31~0 .lut_mask = 64'h10B0050515B50505;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N37
dffeas \wb_dat_o[0]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~0_combout ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[0]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \SR|master_data[1]~8 (
// Equation(s):
// \SR|master_data[1]~8_combout  = ( \SR|always3~1_combout  & ( (\SR|master_data [1] & ((!\SR|always3~0_combout ) # (!\wb_sel_in[0]~input_o ))) ) ) # ( !\SR|always3~1_combout  & ( \SR|master_data [1] ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(gnd),
	.datac(!\SR|master_data [1]),
	.datad(!\wb_sel_in[0]~input_o ),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[1]~8 .extended_lut = "off";
defparam \SR|master_data[1]~8 .lut_mask = 64'h0F0F0F0F0F0A0F0A;
defparam \SR|master_data[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \SR|master_data[1]~7 (
// Equation(s):
// \SR|master_data[1]~7_combout  = ( \SR|always3~1_combout  & ( (\SR|always3~0_combout  & (\wb_dat_in[1]~input_o  & \wb_sel_in[0]~input_o )) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(gnd),
	.datac(!\wb_dat_in[1]~input_o ),
	.datad(!\wb_sel_in[0]~input_o ),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[1]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[1]~7 .extended_lut = "off";
defparam \SR|master_data[1]~7 .lut_mask = 64'h0000000000050005;
defparam \SR|master_data[1]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \SR|rx_bit_pos[0]~2 (
// Equation(s):
// \SR|rx_bit_pos[0]~2_combout  = ( \SR|Add2~5_sumout  & ( (!ctrl[9] $ (\SR|char_count [0])) # (ctrl[11]) ) ) # ( !\SR|Add2~5_sumout  & ( (!ctrl[11] & (!ctrl[9] $ (\SR|char_count [0]))) ) )

	.dataa(!ctrl[9]),
	.datab(!ctrl[11]),
	.datac(!\SR|char_count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SR|Add2~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|rx_bit_pos[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|rx_bit_pos[0]~2 .extended_lut = "off";
defparam \SR|rx_bit_pos[0]~2 .lut_mask = 64'h84848484B7B7B7B7;
defparam \SR|rx_bit_pos[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \SR|rx_bit_pos[1]~3 (
// Equation(s):
// \SR|rx_bit_pos[1]~3_combout  = ( \SR|char_count[1]~DUPLICATE_q  & ( (ctrl[9]) # (\SR|char_count[0]~DUPLICATE_q ) ) ) # ( !\SR|char_count[1]~DUPLICATE_q  & ( (!\SR|char_count[0]~DUPLICATE_q  & !ctrl[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SR|char_count[0]~DUPLICATE_q ),
	.datad(!ctrl[9]),
	.datae(gnd),
	.dataf(!\SR|char_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|rx_bit_pos[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|rx_bit_pos[1]~3 .extended_lut = "off";
defparam \SR|rx_bit_pos[1]~3 .lut_mask = 64'hF000F0000FFF0FFF;
defparam \SR|rx_bit_pos[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \SR|master_data[1]~6 (
// Equation(s):
// \SR|master_data[1]~6_combout  = ( \SR|Add2~1_sumout  & ( (!ctrl[11] & (!\SR|rx_bit_pos[2]~0_combout  & !\SR|rx_bit_pos[1]~3_combout )) ) ) # ( !\SR|Add2~1_sumout  & ( (!ctrl[11] & (!\SR|rx_bit_pos[2]~0_combout  & (!\SR|rx_bit_pos[1]~3_combout ))) # 
// (ctrl[11] & (((!\SR|Add2~9_sumout )))) ) )

	.dataa(!ctrl[11]),
	.datab(!\SR|rx_bit_pos[2]~0_combout ),
	.datac(!\SR|rx_bit_pos[1]~3_combout ),
	.datad(!\SR|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\SR|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[1]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[1]~6 .extended_lut = "off";
defparam \SR|master_data[1]~6 .lut_mask = 64'hD580D58080808080;
defparam \SR|master_data[1]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \SR|master_data[1]~9 (
// Equation(s):
// \SR|master_data[1]~9_combout  = ( \SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[1]~6_combout  & ( (((\SR|master_data[1]~8_combout  & !\SR|master_data[0]~0_combout )) # (\SR|master_data[0]~1_combout )) # (\SR|master_data[1]~7_combout ) ) ) ) # ( 
// !\SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[1]~6_combout  & ( (\SR|master_data[1]~7_combout ) # (\SR|master_data[1]~8_combout ) ) ) ) # ( \SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[1]~6_combout  & ( (\SR|master_data[1]~7_combout ) # 
// (\SR|master_data[1]~8_combout ) ) ) ) # ( !\SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[1]~6_combout  & ( (\SR|master_data[1]~7_combout ) # (\SR|master_data[1]~8_combout ) ) ) )

	.dataa(!\SR|master_data[1]~8_combout ),
	.datab(!\SR|master_data[1]~7_combout ),
	.datac(!\SR|master_data[0]~0_combout ),
	.datad(!\SR|master_data[0]~1_combout ),
	.datae(!\SR|rx_bit_pos[0]~2_combout ),
	.dataf(!\SR|master_data[1]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[1]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[1]~9 .extended_lut = "off";
defparam \SR|master_data[1]~9 .lut_mask = 64'h77777777777773FF;
defparam \SR|master_data[1]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \SR|master_data[1] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[1] .is_wysiwyg = "true";
defparam \SR|master_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N17
dffeas \ss[1] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[1]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[1] .is_wysiwyg = "true";
defparam \ss[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( !\wb_adr_in[3]~input_o  & ( (!\wb_adr_in[4]~input_o  & (\SR|master_data [1] & (!\wb_adr_in[2]~input_o ))) # (\wb_adr_in[4]~input_o  & (((!\wb_adr_in[2]~input_o  & (ctrl[1])) # (\wb_adr_in[2]~input_o  & ((divider[1])))))) ) ) # ( 
// \wb_adr_in[3]~input_o  & ( (\wb_adr_in[4]~input_o  & (((ss[1])))) ) )

	.dataa(!\wb_adr_in[4]~input_o ),
	.datab(!\SR|master_data [1]),
	.datac(!ss[1]),
	.datad(!ctrl[1]),
	.datae(!\wb_adr_in[3]~input_o ),
	.dataf(!divider[1]),
	.datag(!\wb_adr_in[2]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "on";
defparam \Selector30~0 .lut_mask = 64'h2070050525750505;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \wb_dat_o[1]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[1]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y4_N14
dffeas \ss[2] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[2]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[2] .is_wysiwyg = "true";
defparam \ss[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \SR|master_data[2]~27 (
// Equation(s):
// \SR|master_data[2]~27_combout  = ( \SR|master_data [2] & ( (!\SR|always3~0_combout ) # ((!\SR|always3~1_combout ) # ((!\wb_sel_in[0]~input_o ) # (\wb_dat_in[2]~input_o ))) ) ) # ( !\SR|master_data [2] & ( (\SR|always3~0_combout  & (\SR|always3~1_combout  
// & (\wb_sel_in[0]~input_o  & \wb_dat_in[2]~input_o ))) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(!\SR|always3~1_combout ),
	.datac(!\wb_sel_in[0]~input_o ),
	.datad(!\wb_dat_in[2]~input_o ),
	.datae(gnd),
	.dataf(!\SR|master_data [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[2]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[2]~27 .extended_lut = "off";
defparam \SR|master_data[2]~27 .lut_mask = 64'h00010001FEFFFEFF;
defparam \SR|master_data[2]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \SR|master_data[2]~28 (
// Equation(s):
// \SR|master_data[2]~28_combout  = ( \SR|master_data[2]~27_combout  & ( (!\SR|rx_clk~0_combout ) # (((\SR|always3~0_combout  & \SR|always3~1_combout )) # (\miso~input_o )) ) ) # ( !\SR|master_data[2]~27_combout  & ( (\SR|rx_clk~0_combout  & (\miso~input_o  
// & ((!\SR|always3~0_combout ) # (!\SR|always3~1_combout )))) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(!\SR|always3~1_combout ),
	.datac(!\SR|rx_clk~0_combout ),
	.datad(!\miso~input_o ),
	.datae(gnd),
	.dataf(!\SR|master_data[2]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[2]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[2]~28 .extended_lut = "off";
defparam \SR|master_data[2]~28 .lut_mask = 64'h000E000EF1FFF1FF;
defparam \SR|master_data[2]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \SR|rx_bit_pos[1]~4 (
// Equation(s):
// \SR|rx_bit_pos[1]~4_combout  = ( \SR|Add2~9_sumout  & ( (ctrl[11]) # (\SR|rx_bit_pos[1]~3_combout ) ) ) # ( !\SR|Add2~9_sumout  & ( (\SR|rx_bit_pos[1]~3_combout  & !ctrl[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SR|rx_bit_pos[1]~3_combout ),
	.datad(!ctrl[11]),
	.datae(gnd),
	.dataf(!\SR|Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|rx_bit_pos[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|rx_bit_pos[1]~4 .extended_lut = "off";
defparam \SR|rx_bit_pos[1]~4 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \SR|rx_bit_pos[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \SR|master_data[2]~10 (
// Equation(s):
// \SR|master_data[2]~10_combout  = ( \SR|rx_bit_pos[2]~1_combout  & ( \SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[2]~27_combout  ) ) ) # ( !\SR|rx_bit_pos[2]~1_combout  & ( \SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[2]~27_combout  ) ) ) # ( 
// \SR|rx_bit_pos[2]~1_combout  & ( !\SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[2]~27_combout  ) ) ) # ( !\SR|rx_bit_pos[2]~1_combout  & ( !\SR|rx_bit_pos[0]~2_combout  & ( (!\SC|sclk~0_combout  & ((!\SR|rx_bit_pos[1]~4_combout  & 
// ((\SR|master_data[2]~27_combout ))) # (\SR|rx_bit_pos[1]~4_combout  & (\SR|master_data[2]~28_combout )))) # (\SC|sclk~0_combout  & (((\SR|master_data[2]~27_combout )))) ) ) )

	.dataa(!\SR|master_data[2]~28_combout ),
	.datab(!\SC|sclk~0_combout ),
	.datac(!\SR|rx_bit_pos[1]~4_combout ),
	.datad(!\SR|master_data[2]~27_combout ),
	.datae(!\SR|rx_bit_pos[2]~1_combout ),
	.dataf(!\SR|rx_bit_pos[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[2]~10 .extended_lut = "off";
defparam \SR|master_data[2]~10 .lut_mask = 64'h04F700FF00FF00FF;
defparam \SR|master_data[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N50
dffeas \SR|master_data[2] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[2]~10_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[2] .is_wysiwyg = "true";
defparam \SR|master_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( !\wb_adr_in[3]~input_o  & ( (!\wb_adr_in[4]~input_o  & (((!\wb_adr_in[2]~input_o  & (\SR|master_data [2]))))) # (\wb_adr_in[4]~input_o  & ((!\wb_adr_in[2]~input_o  & (ctrl[2])) # (\wb_adr_in[2]~input_o  & (((divider[2])))))) ) ) 
// # ( \wb_adr_in[3]~input_o  & ( (\wb_adr_in[4]~input_o  & (((ss[2])))) ) )

	.dataa(!\wb_adr_in[4]~input_o ),
	.datab(!ctrl[2]),
	.datac(!ss[2]),
	.datad(!\SR|master_data [2]),
	.datae(!\wb_adr_in[3]~input_o ),
	.dataf(!divider[2]),
	.datag(!\wb_adr_in[2]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "on";
defparam \Selector29~0 .lut_mask = 64'h10B0050515B50505;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N51
cyclonev_lcell_comb \wb_dat_o[2]~reg0feeder (
// Equation(s):
// \wb_dat_o[2]~reg0feeder_combout  = ( \Selector29~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_dat_o[2]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_dat_o[2]~reg0feeder .extended_lut = "off";
defparam \wb_dat_o[2]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wb_dat_o[2]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N52
dffeas \wb_dat_o[2]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\wb_dat_o[2]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[2]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \ctrl[3] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[3]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[3] .is_wysiwyg = "true";
defparam \ctrl[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N41
dffeas \ss[3] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[3]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[3] .is_wysiwyg = "true";
defparam \ss[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N18
cyclonev_lcell_comb \SR|master_data[3]~12 (
// Equation(s):
// \SR|master_data[3]~12_combout  = ( \SR|always3~1_combout  & ( (\wb_sel_in[0]~input_o  & (\SR|always3~0_combout  & \wb_dat_in[3]~input_o )) ) )

	.dataa(gnd),
	.datab(!\wb_sel_in[0]~input_o ),
	.datac(!\SR|always3~0_combout ),
	.datad(!\wb_dat_in[3]~input_o ),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[3]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[3]~12 .extended_lut = "off";
defparam \SR|master_data[3]~12 .lut_mask = 64'h0000000000030003;
defparam \SR|master_data[3]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \SR|master_data[3]~13 (
// Equation(s):
// \SR|master_data[3]~13_combout  = ( \SR|always3~1_combout  & ( (\SR|master_data [3] & ((!\wb_sel_in[0]~input_o ) # (!\SR|always3~0_combout ))) ) ) # ( !\SR|always3~1_combout  & ( \SR|master_data [3] ) )

	.dataa(!\wb_sel_in[0]~input_o ),
	.datab(!\SR|always3~0_combout ),
	.datac(!\SR|master_data [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[3]~13 .extended_lut = "off";
defparam \SR|master_data[3]~13 .lut_mask = 64'h0F0F0F0F0E0E0E0E;
defparam \SR|master_data[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \SR|master_data[2]~11 (
// Equation(s):
// \SR|master_data[2]~11_combout  = ( \SR|Add2~1_sumout  & ( (!ctrl[11] & (!\SR|rx_bit_pos[2]~0_combout  & \SR|rx_bit_pos[1]~3_combout )) ) ) # ( !\SR|Add2~1_sumout  & ( (!ctrl[11] & (!\SR|rx_bit_pos[2]~0_combout  & (\SR|rx_bit_pos[1]~3_combout ))) # 
// (ctrl[11] & (((\SR|Add2~9_sumout )))) ) )

	.dataa(!ctrl[11]),
	.datab(!\SR|rx_bit_pos[2]~0_combout ),
	.datac(!\SR|rx_bit_pos[1]~3_combout ),
	.datad(!\SR|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\SR|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[2]~11 .extended_lut = "off";
defparam \SR|master_data[2]~11 .lut_mask = 64'h085D085D08080808;
defparam \SR|master_data[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \SR|master_data[3]~14 (
// Equation(s):
// \SR|master_data[3]~14_combout  = ( \SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[2]~11_combout  & ( (((\SR|master_data[3]~13_combout  & !\SR|master_data[0]~0_combout )) # (\SR|master_data[0]~1_combout )) # (\SR|master_data[3]~12_combout ) ) ) ) # ( 
// !\SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[2]~11_combout  & ( (\SR|master_data[3]~13_combout ) # (\SR|master_data[3]~12_combout ) ) ) ) # ( \SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[2]~11_combout  & ( (\SR|master_data[3]~13_combout ) # 
// (\SR|master_data[3]~12_combout ) ) ) ) # ( !\SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[2]~11_combout  & ( (\SR|master_data[3]~13_combout ) # (\SR|master_data[3]~12_combout ) ) ) )

	.dataa(!\SR|master_data[3]~12_combout ),
	.datab(!\SR|master_data[3]~13_combout ),
	.datac(!\SR|master_data[0]~0_combout ),
	.datad(!\SR|master_data[0]~1_combout ),
	.datae(!\SR|rx_bit_pos[0]~2_combout ),
	.dataf(!\SR|master_data[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[3]~14 .extended_lut = "off";
defparam \SR|master_data[3]~14 .lut_mask = 64'h77777777777775FF;
defparam \SR|master_data[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \SR|master_data[3] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[3] .is_wysiwyg = "true";
defparam \SR|master_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N12
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( !\wb_adr_in[3]~input_o  & ( (!\wb_adr_in[4]~input_o  & (((!\wb_adr_in[2]~input_o  & (\SR|master_data [3]))))) # (\wb_adr_in[4]~input_o  & ((!\wb_adr_in[2]~input_o  & (ctrl[3])) # (\wb_adr_in[2]~input_o  & (((divider[3])))))) ) ) 
// # ( \wb_adr_in[3]~input_o  & ( (\wb_adr_in[4]~input_o  & (((ss[3])))) ) )

	.dataa(!\wb_adr_in[4]~input_o ),
	.datab(!ctrl[3]),
	.datac(!ss[3]),
	.datad(!\SR|master_data [3]),
	.datae(!\wb_adr_in[3]~input_o ),
	.dataf(!divider[3]),
	.datag(!\wb_adr_in[2]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "on";
defparam \Selector28~0 .lut_mask = 64'h10B0050515B50505;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \wb_dat_o[3]~reg0feeder (
// Equation(s):
// \wb_dat_o[3]~reg0feeder_combout  = ( \Selector28~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_dat_o[3]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_dat_o[3]~reg0feeder .extended_lut = "off";
defparam \wb_dat_o[3]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wb_dat_o[3]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N10
dffeas \wb_dat_o[3]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\wb_dat_o[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[3]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \Decoder0~0 (
// Equation(s):
// \Decoder0~0_combout  = (!\wb_adr_in[3]~input_o  & !\wb_adr_in[2]~input_o )

	.dataa(!\wb_adr_in[3]~input_o ),
	.datab(!\wb_adr_in[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~0 .extended_lut = "off";
defparam \Decoder0~0 .lut_mask = 64'h8888888888888888;
defparam \Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \wb_dat_o[6]~0 (
// Equation(s):
// \wb_dat_o[6]~0_combout  = ( !\wb_adr_in[2]~input_o  & ( !\wb_adr_in[4]~input_o  $ (\wb_adr_in[3]~input_o ) ) )

	.dataa(!\wb_adr_in[4]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wb_adr_in[3]~input_o ),
	.datae(gnd),
	.dataf(!\wb_adr_in[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_dat_o[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_dat_o[6]~0 .extended_lut = "off";
defparam \wb_dat_o[6]~0 .lut_mask = 64'hAA55AA5500000000;
defparam \wb_dat_o[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \wb_dat_in[4]~input (
	.i(wb_dat_in[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[4]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[4]~input .bus_hold = "false";
defparam \wb_dat_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N44
dffeas \ss[4] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[4]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[4] .is_wysiwyg = "true";
defparam \ss[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N15
cyclonev_lcell_comb \SR|master_data[4]~15 (
// Equation(s):
// \SR|master_data[4]~15_combout  = ( \SR|always3~1_combout  & ( (\wb_dat_in[4]~input_o  & (\wb_sel_in[0]~input_o  & \SR|always3~0_combout )) ) )

	.dataa(!\wb_dat_in[4]~input_o ),
	.datab(!\wb_sel_in[0]~input_o ),
	.datac(!\SR|always3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[4]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[4]~15 .extended_lut = "off";
defparam \SR|master_data[4]~15 .lut_mask = 64'h0000000001010101;
defparam \SR|master_data[4]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \SR|master_data[4]~16 (
// Equation(s):
// \SR|master_data[4]~16_combout  = ( \SR|always3~1_combout  & ( (\SR|master_data [4] & ((!\wb_sel_in[0]~input_o ) # (!\SR|always3~0_combout ))) ) ) # ( !\SR|always3~1_combout  & ( \SR|master_data [4] ) )

	.dataa(!\wb_sel_in[0]~input_o ),
	.datab(!\SR|always3~0_combout ),
	.datac(gnd),
	.datad(!\SR|master_data [4]),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[4]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[4]~16 .extended_lut = "off";
defparam \SR|master_data[4]~16 .lut_mask = 64'h00FF00FF00EE00EE;
defparam \SR|master_data[4]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \SR|master_data[4]~17 (
// Equation(s):
// \SR|master_data[4]~17_combout  = ( \SR|rx_bit_pos[2]~1_combout  & ( \SR|master_data[0]~2_combout  & ( (((!\SR|master_data[0]~0_combout  & \SR|master_data[4]~16_combout )) # (\SR|master_data[4]~15_combout )) # (\SR|master_data[0]~1_combout ) ) ) ) # ( 
// !\SR|rx_bit_pos[2]~1_combout  & ( \SR|master_data[0]~2_combout  & ( (\SR|master_data[4]~16_combout ) # (\SR|master_data[4]~15_combout ) ) ) ) # ( \SR|rx_bit_pos[2]~1_combout  & ( !\SR|master_data[0]~2_combout  & ( (\SR|master_data[4]~16_combout ) # 
// (\SR|master_data[4]~15_combout ) ) ) ) # ( !\SR|rx_bit_pos[2]~1_combout  & ( !\SR|master_data[0]~2_combout  & ( (\SR|master_data[4]~16_combout ) # (\SR|master_data[4]~15_combout ) ) ) )

	.dataa(!\SR|master_data[0]~0_combout ),
	.datab(!\SR|master_data[0]~1_combout ),
	.datac(!\SR|master_data[4]~15_combout ),
	.datad(!\SR|master_data[4]~16_combout ),
	.datae(!\SR|rx_bit_pos[2]~1_combout ),
	.dataf(!\SR|master_data[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[4]~17 .extended_lut = "off";
defparam \SR|master_data[4]~17 .lut_mask = 64'h0FFF0FFF0FFF3FBF;
defparam \SR|master_data[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \SR|master_data[4] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[4]~17_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[4] .is_wysiwyg = "true";
defparam \SR|master_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N19
dffeas \ctrl[4] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[4]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[4] .is_wysiwyg = "true";
defparam \ctrl[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N3
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( ctrl[4] & ( (!\Decoder0~0_combout  & (\wb_dat_o[6]~0_combout  & (ss[4]))) # (\Decoder0~0_combout  & ((!\wb_dat_o[6]~0_combout ) # ((\SR|master_data [4])))) ) ) # ( !ctrl[4] & ( (\wb_dat_o[6]~0_combout  & ((!\Decoder0~0_combout  
// & (ss[4])) # (\Decoder0~0_combout  & ((\SR|master_data [4]))))) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\wb_dat_o[6]~0_combout ),
	.datac(!ss[4]),
	.datad(!\SR|master_data [4]),
	.datae(gnd),
	.dataf(!ctrl[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h0213021346574657;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N4
dffeas \wb_dat_o[4]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[4]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \wb_dat_in[5]~input (
	.i(wb_dat_in[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[5]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[5]~input .bus_hold = "false";
defparam \wb_dat_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \ss[5] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[5]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[5] .is_wysiwyg = "true";
defparam \ss[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \SR|master_data[5]~19 (
// Equation(s):
// \SR|master_data[5]~19_combout  = ( \SR|always3~1_combout  & ( (\wb_sel_in[0]~input_o  & (\SR|always3~0_combout  & \wb_dat_in[5]~input_o )) ) )

	.dataa(!\wb_sel_in[0]~input_o ),
	.datab(gnd),
	.datac(!\SR|always3~0_combout ),
	.datad(!\wb_dat_in[5]~input_o ),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[5]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[5]~19 .extended_lut = "off";
defparam \SR|master_data[5]~19 .lut_mask = 64'h0000000000050005;
defparam \SR|master_data[5]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \SR|master_data[5]~20 (
// Equation(s):
// \SR|master_data[5]~20_combout  = ( \SR|always3~1_combout  & ( (\SR|master_data [5] & ((!\SR|always3~0_combout ) # (!\wb_sel_in[0]~input_o ))) ) ) # ( !\SR|always3~1_combout  & ( \SR|master_data [5] ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(gnd),
	.datac(!\wb_sel_in[0]~input_o ),
	.datad(!\SR|master_data [5]),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[5]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[5]~20 .extended_lut = "off";
defparam \SR|master_data[5]~20 .lut_mask = 64'h00FF00FF00FA00FA;
defparam \SR|master_data[5]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \SR|master_data[5]~18 (
// Equation(s):
// \SR|master_data[5]~18_combout  = ( \SR|Add2~1_sumout  & ( (!ctrl[11] & (\SR|rx_bit_pos[2]~0_combout  & (!\SR|rx_bit_pos[1]~3_combout ))) # (ctrl[11] & (((!\SR|Add2~9_sumout )))) ) ) # ( !\SR|Add2~1_sumout  & ( (!ctrl[11] & (\SR|rx_bit_pos[2]~0_combout  & 
// !\SR|rx_bit_pos[1]~3_combout )) ) )

	.dataa(!ctrl[11]),
	.datab(!\SR|rx_bit_pos[2]~0_combout ),
	.datac(!\SR|rx_bit_pos[1]~3_combout ),
	.datad(!\SR|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\SR|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[5]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[5]~18 .extended_lut = "off";
defparam \SR|master_data[5]~18 .lut_mask = 64'h2020202075207520;
defparam \SR|master_data[5]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \SR|master_data[5]~21 (
// Equation(s):
// \SR|master_data[5]~21_combout  = ( \SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[5]~18_combout  & ( (((!\SR|master_data[0]~0_combout  & \SR|master_data[5]~20_combout )) # (\SR|master_data[5]~19_combout )) # (\SR|master_data[0]~1_combout ) ) ) ) # ( 
// !\SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[5]~18_combout  & ( (\SR|master_data[5]~20_combout ) # (\SR|master_data[5]~19_combout ) ) ) ) # ( \SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[5]~18_combout  & ( (\SR|master_data[5]~20_combout ) # 
// (\SR|master_data[5]~19_combout ) ) ) ) # ( !\SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[5]~18_combout  & ( (\SR|master_data[5]~20_combout ) # (\SR|master_data[5]~19_combout ) ) ) )

	.dataa(!\SR|master_data[0]~1_combout ),
	.datab(!\SR|master_data[5]~19_combout ),
	.datac(!\SR|master_data[0]~0_combout ),
	.datad(!\SR|master_data[5]~20_combout ),
	.datae(!\SR|rx_bit_pos[0]~2_combout ),
	.dataf(!\SR|master_data[5]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[5]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[5]~21 .extended_lut = "off";
defparam \SR|master_data[5]~21 .lut_mask = 64'h33FF33FF33FF77F7;
defparam \SR|master_data[5]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \SR|master_data[5] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[5]~21_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[5] .is_wysiwyg = "true";
defparam \SR|master_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \ctrl[5] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[5]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[5]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[5] .is_wysiwyg = "true";
defparam \ctrl[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( ctrl[5] & ( (!\Decoder0~0_combout  & (\wb_dat_o[6]~0_combout  & (ss[5]))) # (\Decoder0~0_combout  & ((!\wb_dat_o[6]~0_combout ) # ((\SR|master_data [5])))) ) ) # ( !ctrl[5] & ( (\wb_dat_o[6]~0_combout  & ((!\Decoder0~0_combout  
// & (ss[5])) # (\Decoder0~0_combout  & ((\SR|master_data [5]))))) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\wb_dat_o[6]~0_combout ),
	.datac(!ss[5]),
	.datad(!\SR|master_data [5]),
	.datae(gnd),
	.dataf(!ctrl[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h0213021346574657;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N7
dffeas \wb_dat_o[5]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[5]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \wb_dat_in[6]~input (
	.i(wb_dat_in[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[6]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[6]~input .bus_hold = "false";
defparam \wb_dat_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N32
dffeas \ss[6] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[6]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[6] .is_wysiwyg = "true";
defparam \ss[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \SR|master_data[6]~29 (
// Equation(s):
// \SR|master_data[6]~29_combout  = ( \SR|master_data [6] & ( (!\SR|always3~0_combout ) # ((!\SR|always3~1_combout ) # ((!\wb_sel_in[0]~input_o ) # (\wb_dat_in[6]~input_o ))) ) ) # ( !\SR|master_data [6] & ( (\SR|always3~0_combout  & (\SR|always3~1_combout  
// & (\wb_sel_in[0]~input_o  & \wb_dat_in[6]~input_o ))) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(!\SR|always3~1_combout ),
	.datac(!\wb_sel_in[0]~input_o ),
	.datad(!\wb_dat_in[6]~input_o ),
	.datae(gnd),
	.dataf(!\SR|master_data [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[6]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[6]~29 .extended_lut = "off";
defparam \SR|master_data[6]~29 .lut_mask = 64'h00010001FEFFFEFF;
defparam \SR|master_data[6]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N9
cyclonev_lcell_comb \SR|master_data[6]~30 (
// Equation(s):
// \SR|master_data[6]~30_combout  = ( \SR|master_data[6]~29_combout  & ( (!\SR|rx_clk~0_combout ) # (((\SR|always3~0_combout  & \SR|always3~1_combout )) # (\miso~input_o )) ) ) # ( !\SR|master_data[6]~29_combout  & ( (\SR|rx_clk~0_combout  & (\miso~input_o  
// & ((!\SR|always3~0_combout ) # (!\SR|always3~1_combout )))) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(!\SR|always3~1_combout ),
	.datac(!\SR|rx_clk~0_combout ),
	.datad(!\miso~input_o ),
	.datae(gnd),
	.dataf(!\SR|master_data[6]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[6]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[6]~30 .extended_lut = "off";
defparam \SR|master_data[6]~30 .lut_mask = 64'h000E000EF1FFF1FF;
defparam \SR|master_data[6]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N30
cyclonev_lcell_comb \SR|master_data[6]~22 (
// Equation(s):
// \SR|master_data[6]~22_combout  = ( \SR|master_data[6]~30_combout  & ( \SR|rx_bit_pos[1]~4_combout  & ( ((!\SC|sclk~0_combout  & (\SR|rx_bit_pos[2]~1_combout  & !\SR|rx_bit_pos[0]~2_combout ))) # (\SR|master_data[6]~29_combout ) ) ) ) # ( 
// !\SR|master_data[6]~30_combout  & ( \SR|rx_bit_pos[1]~4_combout  & ( (\SR|master_data[6]~29_combout  & (((!\SR|rx_bit_pos[2]~1_combout ) # (\SR|rx_bit_pos[0]~2_combout )) # (\SC|sclk~0_combout ))) ) ) ) # ( \SR|master_data[6]~30_combout  & ( 
// !\SR|rx_bit_pos[1]~4_combout  & ( \SR|master_data[6]~29_combout  ) ) ) # ( !\SR|master_data[6]~30_combout  & ( !\SR|rx_bit_pos[1]~4_combout  & ( \SR|master_data[6]~29_combout  ) ) )

	.dataa(!\SC|sclk~0_combout ),
	.datab(!\SR|master_data[6]~29_combout ),
	.datac(!\SR|rx_bit_pos[2]~1_combout ),
	.datad(!\SR|rx_bit_pos[0]~2_combout ),
	.datae(!\SR|master_data[6]~30_combout ),
	.dataf(!\SR|rx_bit_pos[1]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[6]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[6]~22 .extended_lut = "off";
defparam \SR|master_data[6]~22 .lut_mask = 64'h3333333331333B33;
defparam \SR|master_data[6]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N32
dffeas \SR|master_data[6] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[6]~22_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[6] .is_wysiwyg = "true";
defparam \SR|master_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N28
dffeas \ctrl[6] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[6]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[6]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[6] .is_wysiwyg = "true";
defparam \ctrl[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( ctrl[6] & ( (!\Decoder0~0_combout  & (\wb_dat_o[6]~0_combout  & (ss[6]))) # (\Decoder0~0_combout  & ((!\wb_dat_o[6]~0_combout ) # ((\SR|master_data [6])))) ) ) # ( !ctrl[6] & ( (\wb_dat_o[6]~0_combout  & ((!\Decoder0~0_combout  
// & (ss[6])) # (\Decoder0~0_combout  & ((\SR|master_data [6]))))) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\wb_dat_o[6]~0_combout ),
	.datac(!ss[6]),
	.datad(!\SR|master_data [6]),
	.datae(gnd),
	.dataf(!ctrl[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h0213021346574657;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N1
dffeas \wb_dat_o[6]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[6]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \wb_dat_in[7]~input (
	.i(wb_dat_in[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[7]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[7]~input .bus_hold = "false";
defparam \wb_dat_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X23_Y4_N25
dffeas \ctrl[7] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[7]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[7] .is_wysiwyg = "true";
defparam \ctrl[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \SR|master_data[7]~25 (
// Equation(s):
// \SR|master_data[7]~25_combout  = ( \wb_sel_in[0]~input_o  & ( \SR|always3~1_combout  & ( (!\SR|always3~0_combout  & \SR|master_data [7]) ) ) ) # ( !\wb_sel_in[0]~input_o  & ( \SR|always3~1_combout  & ( \SR|master_data [7] ) ) ) # ( \wb_sel_in[0]~input_o  
// & ( !\SR|always3~1_combout  & ( \SR|master_data [7] ) ) ) # ( !\wb_sel_in[0]~input_o  & ( !\SR|always3~1_combout  & ( \SR|master_data [7] ) ) )

	.dataa(!\SR|always3~0_combout ),
	.datab(gnd),
	.datac(!\SR|master_data [7]),
	.datad(gnd),
	.datae(!\wb_sel_in[0]~input_o ),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[7]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[7]~25 .extended_lut = "off";
defparam \SR|master_data[7]~25 .lut_mask = 64'h0F0F0F0F0F0F0A0A;
defparam \SR|master_data[7]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \SR|master_data[7]~24 (
// Equation(s):
// \SR|master_data[7]~24_combout  = ( \SR|always3~1_combout  & ( (\wb_sel_in[0]~input_o  & (\SR|always3~0_combout  & \wb_dat_in[7]~input_o )) ) )

	.dataa(!\wb_sel_in[0]~input_o ),
	.datab(!\SR|always3~0_combout ),
	.datac(gnd),
	.datad(!\wb_dat_in[7]~input_o ),
	.datae(gnd),
	.dataf(!\SR|always3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[7]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[7]~24 .extended_lut = "off";
defparam \SR|master_data[7]~24 .lut_mask = 64'h0000000000110011;
defparam \SR|master_data[7]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N51
cyclonev_lcell_comb \SR|master_data[6]~23 (
// Equation(s):
// \SR|master_data[6]~23_combout  = ( \SR|Add2~1_sumout  & ( (!ctrl[11] & (\SR|rx_bit_pos[2]~0_combout  & (\SR|rx_bit_pos[1]~3_combout ))) # (ctrl[11] & (((\SR|Add2~9_sumout )))) ) ) # ( !\SR|Add2~1_sumout  & ( (!ctrl[11] & (\SR|rx_bit_pos[2]~0_combout  & 
// \SR|rx_bit_pos[1]~3_combout )) ) )

	.dataa(!ctrl[11]),
	.datab(!\SR|rx_bit_pos[2]~0_combout ),
	.datac(!\SR|rx_bit_pos[1]~3_combout ),
	.datad(!\SR|Add2~9_sumout ),
	.datae(gnd),
	.dataf(!\SR|Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[6]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[6]~23 .extended_lut = "off";
defparam \SR|master_data[6]~23 .lut_mask = 64'h0202020202570257;
defparam \SR|master_data[6]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \SR|master_data[7]~26 (
// Equation(s):
// \SR|master_data[7]~26_combout  = ( \SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[6]~23_combout  & ( (((\SR|master_data[7]~25_combout  & !\SR|master_data[0]~0_combout )) # (\SR|master_data[0]~1_combout )) # (\SR|master_data[7]~24_combout ) ) ) ) # ( 
// !\SR|rx_bit_pos[0]~2_combout  & ( \SR|master_data[6]~23_combout  & ( (\SR|master_data[7]~24_combout ) # (\SR|master_data[7]~25_combout ) ) ) ) # ( \SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[6]~23_combout  & ( (\SR|master_data[7]~24_combout ) # 
// (\SR|master_data[7]~25_combout ) ) ) ) # ( !\SR|rx_bit_pos[0]~2_combout  & ( !\SR|master_data[6]~23_combout  & ( (\SR|master_data[7]~24_combout ) # (\SR|master_data[7]~25_combout ) ) ) )

	.dataa(!\SR|master_data[7]~25_combout ),
	.datab(!\SR|master_data[7]~24_combout ),
	.datac(!\SR|master_data[0]~0_combout ),
	.datad(!\SR|master_data[0]~1_combout ),
	.datae(!\SR|rx_bit_pos[0]~2_combout ),
	.dataf(!\SR|master_data[6]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|master_data[7]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|master_data[7]~26 .extended_lut = "off";
defparam \SR|master_data[7]~26 .lut_mask = 64'h77777777777773FF;
defparam \SR|master_data[7]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N20
dffeas \SR|master_data[7] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|master_data[7]~26_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|master_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SR|master_data[7] .is_wysiwyg = "true";
defparam \SR|master_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N56
dffeas \ss[7] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[7]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ss[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ss[7]),
	.prn(vcc));
// synopsys translate_off
defparam \ss[7] .is_wysiwyg = "true";
defparam \ss[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( ss[7] & ( (!\Decoder0~0_combout  & (\wb_dat_o[6]~0_combout )) # (\Decoder0~0_combout  & ((!\wb_dat_o[6]~0_combout  & (ctrl[7])) # (\wb_dat_o[6]~0_combout  & ((\SR|master_data [7]))))) ) ) # ( !ss[7] & ( (\Decoder0~0_combout  & 
// ((!\wb_dat_o[6]~0_combout  & (ctrl[7])) # (\wb_dat_o[6]~0_combout  & ((\SR|master_data [7]))))) ) )

	.dataa(!\Decoder0~0_combout ),
	.datab(!\wb_dat_o[6]~0_combout ),
	.datac(!ctrl[7]),
	.datad(!\SR|master_data [7]),
	.datae(gnd),
	.dataf(!ss[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h0415041526372637;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N10
dffeas \wb_dat_o[7]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[7]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \Decoder0~1 (
// Equation(s):
// \Decoder0~1_combout  = ( !\wb_adr_in[0]~input_o  & ( (!\wb_adr_in[3]~input_o  & (!\wb_adr_in[2]~input_o  & (!\wb_adr_in[1]~input_o  & \wb_adr_in[4]~input_o ))) ) )

	.dataa(!\wb_adr_in[3]~input_o ),
	.datab(!\wb_adr_in[2]~input_o ),
	.datac(!\wb_adr_in[1]~input_o ),
	.datad(!\wb_adr_in[4]~input_o ),
	.datae(gnd),
	.dataf(!\wb_adr_in[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder0~1 .extended_lut = "off";
defparam \Decoder0~1 .lut_mask = 64'h0080008000000000;
defparam \Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N12
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( ctrl[8] & ( \Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N13
dffeas \wb_dat_o[8]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[8]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( ctrl[9] & ( \Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N7
dffeas \wb_dat_o[9]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[9]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \wb_dat_in[10]~input (
	.i(wb_dat_in[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[10]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[10]~input .bus_hold = "false";
defparam \wb_dat_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y4_N47
dffeas \ctrl[10] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[10]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[10]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[10] .is_wysiwyg = "true";
defparam \ctrl[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N6
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( ctrl[10] & ( \Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \wb_dat_o[10]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[10]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( ctrl[11] & ( \Decoder0~1_combout  ) )

	.dataa(!\Decoder0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0000000055555555;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \wb_dat_o[11]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[11]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X6_Y0_N18
cyclonev_io_ibuf \wb_dat_in[12]~input (
	.i(wb_dat_in[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[12]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[12]~input .bus_hold = "false";
defparam \wb_dat_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \ctrl[12] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[12]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[12]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[12] .is_wysiwyg = "true";
defparam \ctrl[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( ctrl[12] & ( \Decoder0~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder0~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \wb_dat_o[12]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[12]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \wb_dat_in[13]~input (
	.i(wb_dat_in[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[13]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[13]~input .bus_hold = "false";
defparam \wb_dat_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y4_N17
dffeas \ctrl[13] (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_dat_in[13]~input_o ),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ctrl[13]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrl[13]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrl[13] .is_wysiwyg = "true";
defparam \ctrl[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = (\Decoder0~1_combout  & ctrl[13])

	.dataa(!\Decoder0~1_combout ),
	.datab(gnd),
	.datac(!ctrl[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0505050505050505;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N28
dffeas \wb_dat_o[13]~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_dat_o[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_dat_o[13]~reg0 .is_wysiwyg = "true";
defparam \wb_dat_o[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N57
cyclonev_lcell_comb \wb_ack_out~1 (
// Equation(s):
// \wb_ack_out~1_combout  = (\wb_ack_out~0_combout  & !\wb_ack_out~reg0_q )

	.dataa(!\wb_ack_out~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wb_ack_out~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_ack_out~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_ack_out~1 .extended_lut = "off";
defparam \wb_ack_out~1 .lut_mask = 64'h5500550055005500;
defparam \wb_ack_out~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N59
dffeas \wb_ack_out~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\wb_ack_out~1_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_ack_out~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_ack_out~reg0 .is_wysiwyg = "true";
defparam \wb_ack_out~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y4_N54
cyclonev_lcell_comb \wb_int_o~0 (
// Equation(s):
// \wb_int_o~0_combout  = ( \wb_ack_out~reg0_q  & ( (ctrl[12] & \always3~0_combout ) ) ) # ( !\wb_ack_out~reg0_q  & ( ((ctrl[12] & \always3~0_combout )) # (\wb_int_o~reg0_q ) ) )

	.dataa(gnd),
	.datab(!ctrl[12]),
	.datac(!\always3~0_combout ),
	.datad(!\wb_int_o~reg0_q ),
	.datae(gnd),
	.dataf(!\wb_ack_out~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_int_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_int_o~0 .extended_lut = "off";
defparam \wb_int_o~0 .lut_mask = 64'h03FF03FF03030303;
defparam \wb_int_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N55
dffeas \wb_int_o~reg0 (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\wb_int_o~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wb_int_o~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wb_int_o~reg0 .is_wysiwyg = "true";
defparam \wb_int_o~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \ss_pad_o~0 (
// Equation(s):
// \ss_pad_o~0_combout  = ( \SR|tip~q  & ( ss[0] ) ) # ( !\SR|tip~q  & ( (!ctrl[13] & ss[0]) ) )

	.dataa(gnd),
	.datab(!ctrl[13]),
	.datac(!ss[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~0 .extended_lut = "off";
defparam \ss_pad_o~0 .lut_mask = 64'h0C0C0C0C0F0F0F0F;
defparam \ss_pad_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \ss_pad_o~1 (
// Equation(s):
// \ss_pad_o~1_combout  = ( ctrl[13] & ( (\SR|tip~q  & ss[1]) ) ) # ( !ctrl[13] & ( ss[1] ) )

	.dataa(gnd),
	.datab(!\SR|tip~q ),
	.datac(!ss[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!ctrl[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~1 .extended_lut = "off";
defparam \ss_pad_o~1 .lut_mask = 64'h0F0F0F0F03030303;
defparam \ss_pad_o~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \ss_pad_o~2 (
// Equation(s):
// \ss_pad_o~2_combout  = (ss[2] & ((!ctrl[13]) # (\SR|tip~q )))

	.dataa(!ctrl[13]),
	.datab(!\SR|tip~q ),
	.datac(!ss[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~2 .extended_lut = "off";
defparam \ss_pad_o~2 .lut_mask = 64'h0B0B0B0B0B0B0B0B;
defparam \ss_pad_o~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \ss_pad_o~3 (
// Equation(s):
// \ss_pad_o~3_combout  = (ss[3] & ((!ctrl[13]) # (\SR|tip~q )))

	.dataa(!ctrl[13]),
	.datab(!\SR|tip~q ),
	.datac(gnd),
	.datad(!ss[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~3 .extended_lut = "off";
defparam \ss_pad_o~3 .lut_mask = 64'h00BB00BB00BB00BB;
defparam \ss_pad_o~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \ss_pad_o~4 (
// Equation(s):
// \ss_pad_o~4_combout  = ( \SR|tip~q  & ( ss[4] ) ) # ( !\SR|tip~q  & ( (!ctrl[13] & ss[4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ctrl[13]),
	.datad(!ss[4]),
	.datae(gnd),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~4 .extended_lut = "off";
defparam \ss_pad_o~4 .lut_mask = 64'h00F000F000FF00FF;
defparam \ss_pad_o~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \ss_pad_o~5 (
// Equation(s):
// \ss_pad_o~5_combout  = ( \SR|tip~q  & ( ss[5] ) ) # ( !\SR|tip~q  & ( (!ctrl[13] & ss[5]) ) )

	.dataa(!ctrl[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(!ss[5]),
	.datae(gnd),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~5 .extended_lut = "off";
defparam \ss_pad_o~5 .lut_mask = 64'h00AA00AA00FF00FF;
defparam \ss_pad_o~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N48
cyclonev_lcell_comb \ss_pad_o~6 (
// Equation(s):
// \ss_pad_o~6_combout  = (ss[6] & ((!ctrl[13]) # (\SR|tip~q )))

	.dataa(!ctrl[13]),
	.datab(!\SR|tip~q ),
	.datac(gnd),
	.datad(!ss[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~6 .extended_lut = "off";
defparam \ss_pad_o~6 .lut_mask = 64'h00BB00BB00BB00BB;
defparam \ss_pad_o~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \ss_pad_o~7 (
// Equation(s):
// \ss_pad_o~7_combout  = ( \SR|tip~q  & ( ss[7] ) ) # ( !\SR|tip~q  & ( (ss[7] & !ctrl[13]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!ss[7]),
	.datad(!ctrl[13]),
	.datae(gnd),
	.dataf(!\SR|tip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss_pad_o~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss_pad_o~7 .extended_lut = "off";
defparam \ss_pad_o~7 .lut_mask = 64'h0F000F000F0F0F0F;
defparam \ss_pad_o~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \SR|WideOr0 (
// Equation(s):
// \SR|WideOr0~combout  = ( !\SR|char_count[1]~DUPLICATE_q  & ( (!\SR|char_count[0]~DUPLICATE_q  & (!\SR|char_count [3] & !\SR|char_count [2])) ) )

	.dataa(!\SR|char_count[0]~DUPLICATE_q ),
	.datab(!\SR|char_count [3]),
	.datac(!\SR|char_count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SR|char_count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|WideOr0 .extended_lut = "off";
defparam \SR|WideOr0 .lut_mask = 64'h8080808000000000;
defparam \SR|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \SR|Add0~0 (
// Equation(s):
// \SR|Add0~0_combout  = ( \SR|char_count [1] & ( (!ctrl[1]) # ((!ctrl[0] & \SR|char_count [0])) ) ) # ( !\SR|char_count [1] & ( (!ctrl[1] & (!ctrl[0] & \SR|char_count [0])) ) )

	.dataa(gnd),
	.datab(!ctrl[1]),
	.datac(!ctrl[0]),
	.datad(!\SR|char_count [0]),
	.datae(gnd),
	.dataf(!\SR|char_count [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|Add0~0 .extended_lut = "off";
defparam \SR|Add0~0 .lut_mask = 64'h00C000C0CCFCCCFC;
defparam \SR|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \SR|tx_bit_pos[2]~0 (
// Equation(s):
// \SR|tx_bit_pos[2]~0_combout  = ( ctrl[11] & ( \SR|Add0~0_combout  & ( !ctrl[2] $ (\SR|char_count [2]) ) ) ) # ( !ctrl[11] & ( \SR|Add0~0_combout  & ( !\SR|char_count [2] $ (((\SR|char_count [1]) # (\SR|char_count [0]))) ) ) ) # ( ctrl[11] & ( 
// !\SR|Add0~0_combout  & ( !ctrl[2] $ (!\SR|char_count [2]) ) ) ) # ( !ctrl[11] & ( !\SR|Add0~0_combout  & ( !\SR|char_count [2] $ (((\SR|char_count [1]) # (\SR|char_count [0]))) ) ) )

	.dataa(!ctrl[2]),
	.datab(!\SR|char_count [0]),
	.datac(!\SR|char_count [1]),
	.datad(!\SR|char_count [2]),
	.datae(!ctrl[11]),
	.dataf(!\SR|Add0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|tx_bit_pos[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|tx_bit_pos[2]~0 .extended_lut = "off";
defparam \SR|tx_bit_pos[2]~0 .lut_mask = 64'hC03F55AAC03FAA55;
defparam \SR|tx_bit_pos[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \SR|tx_bit_pos[1]~1 (
// Equation(s):
// \SR|tx_bit_pos[1]~1_combout  = ( ctrl[1] & ( !\SR|char_count [1] $ (((\SR|char_count[0]~DUPLICATE_q  & ((!ctrl[11]) # (!ctrl[0]))))) ) ) # ( !ctrl[1] & ( !\SR|char_count [1] $ (((!ctrl[11] & ((\SR|char_count[0]~DUPLICATE_q ))) # (ctrl[11] & 
// ((!\SR|char_count[0]~DUPLICATE_q ) # (ctrl[0]))))) ) )

	.dataa(!ctrl[11]),
	.datab(!\SR|char_count [1]),
	.datac(!ctrl[0]),
	.datad(!\SR|char_count[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!ctrl[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|tx_bit_pos[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|tx_bit_pos[1]~1 .extended_lut = "off";
defparam \SR|tx_bit_pos[1]~1 .lut_mask = 64'h99639963CC36CC36;
defparam \SR|tx_bit_pos[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \SR|tx_bit_pos[0]~2 (
// Equation(s):
// \SR|tx_bit_pos[0]~2_combout  = ( ctrl[0] & ( !\SR|char_count[0]~DUPLICATE_q  ) ) # ( !ctrl[0] & ( !\SR|char_count[0]~DUPLICATE_q  $ (ctrl[11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\SR|char_count[0]~DUPLICATE_q ),
	.datad(!ctrl[11]),
	.datae(gnd),
	.dataf(!ctrl[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|tx_bit_pos[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|tx_bit_pos[0]~2 .extended_lut = "off";
defparam \SR|tx_bit_pos[0]~2 .lut_mask = 64'hF00FF00FF0F0F0F0;
defparam \SR|tx_bit_pos[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \SR|Mux0~4 (
// Equation(s):
// \SR|Mux0~4_combout  = ( !\SR|tx_bit_pos[1]~1_combout  & ( ((!\SR|tx_bit_pos[0]~2_combout  & (((\SR|master_data [0] & !\SR|tx_bit_pos[2]~0_combout )))) # (\SR|tx_bit_pos[0]~2_combout  & (((\SR|tx_bit_pos[2]~0_combout )) # (\SR|master_data [1])))) ) ) # ( 
// \SR|tx_bit_pos[1]~1_combout  & ( ((!\SR|tx_bit_pos[0]~2_combout  & (((\SR|master_data [2] & !\SR|tx_bit_pos[2]~0_combout )))) # (\SR|tx_bit_pos[0]~2_combout  & (((\SR|tx_bit_pos[2]~0_combout )) # (\SR|master_data [3])))) ) )

	.dataa(!\SR|master_data [1]),
	.datab(!\SR|master_data [3]),
	.datac(!\SR|master_data [2]),
	.datad(!\SR|tx_bit_pos[0]~2_combout ),
	.datae(!\SR|tx_bit_pos[1]~1_combout ),
	.dataf(!\SR|tx_bit_pos[2]~0_combout ),
	.datag(!\SR|master_data [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|Mux0~4 .extended_lut = "on";
defparam \SR|Mux0~4 .lut_mask = 64'h0F550F3300FF00FF;
defparam \SR|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \SR|Mux0~0 (
// Equation(s):
// \SR|Mux0~0_combout  = ( !\SR|tx_bit_pos[1]~1_combout  & ( (!\SR|tx_bit_pos[2]~0_combout  & ((((\SR|Mux0~4_combout ))))) # (\SR|tx_bit_pos[2]~0_combout  & (((!\SR|Mux0~4_combout  & ((\SR|master_data [4]))) # (\SR|Mux0~4_combout  & (\SR|master_data [5]))))) 
// ) ) # ( \SR|tx_bit_pos[1]~1_combout  & ( (!\SR|tx_bit_pos[2]~0_combout  & ((((\SR|Mux0~4_combout ))))) # (\SR|tx_bit_pos[2]~0_combout  & (((!\SR|Mux0~4_combout  & (\SR|master_data [6])) # (\SR|Mux0~4_combout  & ((\SR|master_data [7])))))) ) )

	.dataa(!\SR|tx_bit_pos[2]~0_combout ),
	.datab(!\SR|master_data [5]),
	.datac(!\SR|master_data [6]),
	.datad(!\SR|master_data [7]),
	.datae(!\SR|tx_bit_pos[1]~1_combout ),
	.dataf(!\SR|Mux0~4_combout ),
	.datag(!\SR|master_data [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|Mux0~0 .extended_lut = "on";
defparam \SR|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \SR|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \SR|mosi~0 (
// Equation(s):
// \SR|mosi~0_combout  = ( \SR|mosi~q  & ( \SR|Mux0~0_combout  ) ) # ( !\SR|mosi~q  & ( \SR|Mux0~0_combout  & ( (!\SR|WideOr0~combout  & ((!ctrl[10] & (\SC|cpol_0~DUPLICATE_q )) # (ctrl[10] & ((\SC|cpol_1~q ))))) ) ) ) # ( \SR|mosi~q  & ( !\SR|Mux0~0_combout 
//  & ( ((!ctrl[10] & (!\SC|cpol_0~DUPLICATE_q )) # (ctrl[10] & ((!\SC|cpol_1~q )))) # (\SR|WideOr0~combout ) ) ) )

	.dataa(!\SR|WideOr0~combout ),
	.datab(!ctrl[10]),
	.datac(!\SC|cpol_0~DUPLICATE_q ),
	.datad(!\SC|cpol_1~q ),
	.datae(!\SR|mosi~q ),
	.dataf(!\SR|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SR|mosi~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SR|mosi~0 .extended_lut = "off";
defparam \SR|mosi~0 .lut_mask = 64'h0000F7D5082AFFFF;
defparam \SR|mosi~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N19
dffeas \SR|mosi (
	.clk(\wb_clk_in~inputCLKENA0_outclk ),
	.d(\SR|mosi~0_combout ),
	.asdata(vcc),
	.clrn(!\wb_rst_in~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SR|mosi~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SR|mosi .is_wysiwyg = "true";
defparam \SR|mosi .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N75
cyclonev_io_ibuf \wb_sel_in[2]~input (
	.i(wb_sel_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel_in[2]~input_o ));
// synopsys translate_off
defparam \wb_sel_in[2]~input .bus_hold = "false";
defparam \wb_sel_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y81_N35
cyclonev_io_ibuf \wb_sel_in[3]~input (
	.i(wb_sel_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_sel_in[3]~input_o ));
// synopsys translate_off
defparam \wb_sel_in[3]~input .bus_hold = "false";
defparam \wb_sel_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \wb_dat_in[14]~input (
	.i(wb_dat_in[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[14]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[14]~input .bus_hold = "false";
defparam \wb_dat_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y38_N4
cyclonev_io_ibuf \wb_dat_in[15]~input (
	.i(wb_dat_in[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[15]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[15]~input .bus_hold = "false";
defparam \wb_dat_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \wb_dat_in[16]~input (
	.i(wb_dat_in[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[16]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[16]~input .bus_hold = "false";
defparam \wb_dat_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \wb_dat_in[17]~input (
	.i(wb_dat_in[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[17]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[17]~input .bus_hold = "false";
defparam \wb_dat_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N1
cyclonev_io_ibuf \wb_dat_in[18]~input (
	.i(wb_dat_in[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[18]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[18]~input .bus_hold = "false";
defparam \wb_dat_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \wb_dat_in[19]~input (
	.i(wb_dat_in[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[19]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[19]~input .bus_hold = "false";
defparam \wb_dat_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \wb_dat_in[20]~input (
	.i(wb_dat_in[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[20]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[20]~input .bus_hold = "false";
defparam \wb_dat_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y81_N35
cyclonev_io_ibuf \wb_dat_in[21]~input (
	.i(wb_dat_in[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[21]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[21]~input .bus_hold = "false";
defparam \wb_dat_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \wb_dat_in[22]~input (
	.i(wb_dat_in[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[22]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[22]~input .bus_hold = "false";
defparam \wb_dat_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N18
cyclonev_io_ibuf \wb_dat_in[23]~input (
	.i(wb_dat_in[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[23]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[23]~input .bus_hold = "false";
defparam \wb_dat_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y81_N52
cyclonev_io_ibuf \wb_dat_in[24]~input (
	.i(wb_dat_in[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[24]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[24]~input .bus_hold = "false";
defparam \wb_dat_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N41
cyclonev_io_ibuf \wb_dat_in[25]~input (
	.i(wb_dat_in[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[25]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[25]~input .bus_hold = "false";
defparam \wb_dat_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \wb_dat_in[26]~input (
	.i(wb_dat_in[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[26]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[26]~input .bus_hold = "false";
defparam \wb_dat_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N35
cyclonev_io_ibuf \wb_dat_in[27]~input (
	.i(wb_dat_in[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[27]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[27]~input .bus_hold = "false";
defparam \wb_dat_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N58
cyclonev_io_ibuf \wb_dat_in[28]~input (
	.i(wb_dat_in[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[28]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[28]~input .bus_hold = "false";
defparam \wb_dat_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N18
cyclonev_io_ibuf \wb_dat_in[29]~input (
	.i(wb_dat_in[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[29]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[29]~input .bus_hold = "false";
defparam \wb_dat_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \wb_dat_in[30]~input (
	.i(wb_dat_in[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[30]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[30]~input .bus_hold = "false";
defparam \wb_dat_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N18
cyclonev_io_ibuf \wb_dat_in[31]~input (
	.i(wb_dat_in[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wb_dat_in[31]~input_o ));
// synopsys translate_off
defparam \wb_dat_in[31]~input .bus_hold = "false";
defparam \wb_dat_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X88_Y66_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
