From 0e2511e8dc6fdc09541d5ede6c6acb2a7b7b727a Mon Sep 17 00:00:00 2001
From: dtodoroff <d.todorov@vekatech.com>
Date: Thu, 7 Dec 2023 10:54:02 +0200
Subject: [PATCH] add vkrzv2l board support

---
 plat/renesas/rz/board/vkrzv2l/rz_board.mk     |  12 ++
 plat/renesas/rz/common/drivers/cpg.c          |  11 +-
 .../common/drivers/ddr/param_swizzle_T1bc.c   |   2 +-
 .../spi_multi/MX25U25645G/spi_multi_device.c  |  58 +++++++++
 .../MX25U25645G/spi_multi_reg_values.h        | 119 ++++++++++++++++++
 .../g2l/drivers/ddr/param_mc_C-011_D4-01-1.c  |   4 +-
 .../g2l/drivers/ddr/param_mc_C-011_D4-01-2.c  |   4 +-
 7 files changed, 201 insertions(+), 9 deletions(-)
 create mode 100644 plat/renesas/rz/board/vkrzv2l/rz_board.mk
 create mode 100644 plat/renesas/rz/common/drivers/spi_multi/MX25U25645G/spi_multi_device.c
 create mode 100644 plat/renesas/rz/common/include/drivers/spi_multi/MX25U25645G/spi_multi_reg_values.h

diff --git a/plat/renesas/rz/board/vkrzv2l/rz_board.mk b/plat/renesas/rz/board/vkrzv2l/rz_board.mk
new file mode 100644
index 000000000..fc4e10ebf
--- /dev/null
+++ b/plat/renesas/rz/board/vkrzv2l/rz_board.mk
@@ -0,0 +1,12 @@
+#
+# Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
+#
+# SPDX-License-Identifier: BSD-3-Clause
+#
+
+DDR_SOURCES +=  plat/renesas/rz/soc/${PLAT}/drivers/ddr/param_mc_C-011_D4-01-1.c \
+				plat/renesas/rz/common/drivers/ddr/param_swizzle_T1vbc.c
+
+DDR_PLL4    := 1600
+$(eval $(call add_define,DDR_PLL4))
+
diff --git a/plat/renesas/rz/common/drivers/cpg.c b/plat/renesas/rz/common/drivers/cpg.c
index 610ed1966..1820c52b9 100644
--- a/plat/renesas/rz/common/drivers/cpg.c
+++ b/plat/renesas/rz/common/drivers/cpg.c
@@ -899,10 +899,13 @@ void cpg_early_setup(void)
 
 void cpg_wdtrst_sel_setup(void)
 {
-	mmio_write_32(CPG_WDTRST_SEL, mmio_read_32(CPG_WDTRST_SEL) |
-					WDTRST_SEL_WDTRSTSEL0 |
-					WDTRST_SEL_WDTRSTSEL1 |
-					WDTRST_SEL_WDTRSTSEL2);
+	uint32_t reg;
+	reg = mmio_read_32(CPG_WDTRST_SEL);
+	reg |=
+		WDTRST_SEL_WDTRSTSEL0 | WDTRST_SEL_WDTRSTSEL0_WEN |
+		WDTRST_SEL_WDTRSTSEL1 | WDTRST_SEL_WDTRSTSEL1_WEN |
+		WDTRST_SEL_WDTRSTSEL2 | WDTRST_SEL_WDTRSTSEL2_WEN ;
+	mmio_write_32(CPG_WDTRST_SEL, reg);
 }
 
 void cpg_setup(void)
diff --git a/plat/renesas/rz/common/drivers/ddr/param_swizzle_T1bc.c b/plat/renesas/rz/common/drivers/ddr/param_swizzle_T1bc.c
index b35c4c27d..9e686c887 100644
--- a/plat/renesas/rz/common/drivers/ddr/param_swizzle_T1bc.c
+++ b/plat/renesas/rz/common/drivers/ddr/param_swizzle_T1bc.c
@@ -1,7 +1,7 @@
 /*
  * Copyright (c) 2020-2022, Renesas Electronics Corporation. All rights reserved.
  * SPDX-License-Identifier: BSD-3-Clause
- * This code was generated with RZ/G2L, G2UL, Five, A3UL DDR config generation tool v3.0.0
+ * This code was generated with RZ/G2L, G2UL, Five, A3UL DDR config generation tool v3.0.1
  */
 
 #include <stdint.h>
diff --git a/plat/renesas/rz/common/drivers/spi_multi/MX25U25645G/spi_multi_device.c b/plat/renesas/rz/common/drivers/spi_multi/MX25U25645G/spi_multi_device.c
new file mode 100644
index 000000000..8e168270c
--- /dev/null
+++ b/plat/renesas/rz/common/drivers/spi_multi/MX25U25645G/spi_multi_device.c
@@ -0,0 +1,58 @@
+/*
+ * Copyright (c) 2020, Renesas Electronics Corporation. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+#include <stdint.h>
+#include <lib/utils_def.h>
+#include <lib/mmio.h>
+#include <arch_helpers.h>
+#include <spi_multi_regs.h>
+#include <spi_multi.h>
+#include <spi_multi_reg_values.h>
+
+#include <drivers/delay_timer.h>
+
+void spi_multi_setup_device( void )
+{
+
+    uint32_t val;
+    uint8_t read_status, read_config;
+ 
+    mmio_write_32(SPIM_PHYOFFSET1, SPIM_PHYOFFSET1_SET_VALUE);
+    mmio_write_32(SPIM_PHYOFFSET2, SPIM_PHYOFFSET2_SET_VALUE);
+    spi_multi_timing_set();
+
+    /*  Set Data read option */
+    /* Required when command 0xEB is specified.
+     * Not required when a command other than is specified,
+     * but there is no problem in operation.
+     */
+    val = SPIM_DROPR_SET_VALUE;
+    mmio_write_32(SPIM_DROPR, val);
+
+    read_status = spi_multi_cmd_read(SMCMR_CMD_READ_STATUS_REGISTER);
+    if ((read_status & STATUS_1_QE) == STATUS_1_QE) {
+        return;
+    }
+
+    read_config = spi_multi_cmd_read(SMCMR_CMD_READ_CONFIG_REGISTER);
+
+
+    /* Write Enable Command */
+    spi_multi_cmd_write(SMCMR_CMD_WRITE_ENABLE,SPI_MANUAL_COMMAND_SIZE_0,0);
+    /* Write Status Register Command Quad Enable */
+    val = ((STATUS_1_QE | read_status) << SMWDR0_1BYTE_DATA_BIT_SHIFT) | (read_config << 16);
+    spi_multi_cmd_write(SMCMR_CMD_WRITE_STATUS_REGISTER,SPI_MANUAL_COMMAND_SIZE_8_BIT,val);
+    /* status 1 BUSY check */
+    while(1) {
+        read_status = spi_multi_cmd_read(SMCMR_CMD_READ_STATUS_REGISTER);
+        if (( read_status & STATUS_1_BUSY_BIT) == STATUS_1_BUSY) {
+            udelay(STATUS_BUSY_READ_DELAY_TIME);
+            continue;
+        } else {
+            break;
+        }
+    }
+    return;
+}
diff --git a/plat/renesas/rz/common/include/drivers/spi_multi/MX25U25645G/spi_multi_reg_values.h b/plat/renesas/rz/common/include/drivers/spi_multi/MX25U25645G/spi_multi_reg_values.h
new file mode 100644
index 000000000..bc019d291
--- /dev/null
+++ b/plat/renesas/rz/common/include/drivers/spi_multi/MX25U25645G/spi_multi_reg_values.h
@@ -0,0 +1,119 @@
+/*
+ * Copyright (c) 2021, Renesas Electronics Corporation. All rights reserved.
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
+/* MX25U25645G */
+#ifndef _SPI_MULTI_REG_VALUES_H_
+#define _SPI_MULTI_REG_VALUES_H_
+/*
+ * Selectable definitions
+ */
+/* In the case of addr width 24bit */
+#define SET_DRENR_ADE_VALUE  DRENR_ADE_ADD23_OUT
+#define SET_DREAR_EAC_VALUE  DREAR_EAC_EXADDR24
+
+/* In the case of bit width 1-1-1 and addr width 24bit              */
+/* #define SET_DRCMR_CMD_VALUE  DRCMR_CMD_FAST_READ_3B              */
+/* #define SET_DRENR_ADB_VALUE  DRENR_ADB_1BIT                      */
+/* #define SET_DRENR_DRDB_VALUE DRENR_DRDB_1BIT                     */
+/* #define SET_DRDMCR_VALUE     SPI_MULTI_DUMMY_8CYCLE              */
+/* #define SET_DRENR_SET_VALUE (DRENR_CDB_1BIT | DRENR_OCDB_1BIT | SET_DRENR_ADB_VALUE |    \   */
+/*              DRENR_OPDB_1BIT | SET_DRENR_DRDB_VALUE | DRENR_CDE | DRENR_DME |            \   */
+/*              SET_DRENR_ADE_VALUE)                                */
+
+/* In the case of bit width 1-1-4 and addr width 24bit              */
+/* #define SET_DRCMR_CMD_VALUE  DRCMR_CMD_QUAD_OUTPUT_FAST_READ_3B  */
+/* #define SET_DRENR_ADB_VALUE  DRENR_ADB_1BIT                      */
+/* #define SET_DRENR_DRDB_VALUE DRENR_DRDB_4BIT                     */
+/* #define SET_DRDMCR_VALUE     SPI_MULTI_DUMMY_8CYCLE              */
+/* #define SET_DRENR_SET_VALUE (DRENR_CDB_1BIT | DRENR_OCDB_1BIT | SET_DRENR_ADB_VALUE |    \   */
+/*              DRENR_OPDB_1BIT | SET_DRENR_DRDB_VALUE | DRENR_CDE | DRENR_DME |            \   */
+/*              SET_DRENR_ADE_VALUE)                                */
+
+/* In the case of bit width 1-4-4 and addr width 24bi               */
+#define SET_DRCMR_CMD_VALUE  DRCMR_CMD_QUAD_INPUT_OUTPUT_FAST_READ_3B
+#define SET_DRENR_ADB_VALUE  DRENR_ADB_4BIT
+#define SET_DRENR_DRDB_VALUE DRENR_DRDB_4BIT
+#define SET_DRDMCR_VALUE     SPI_MULTI_DUMMY_4CYCLE
+#define SET_DRENR_SET_VALUE (DRENR_CDB_1BIT | DRENR_OCDB_1BIT | SET_DRENR_ADB_VALUE |   \
+                DRENR_OPDB_1BIT | SET_DRENR_DRDB_VALUE | DRENR_CDE | DRENR_DME |        \
+                SET_DRENR_ADE_VALUE |   DRENR_OPDB_4BIT | DRENR_OPDE_OPD3_OUT)
+
+/* SDR mode serial flash settings */
+#define SPIM_PHYCNT_SET_VALUE (PHYCNT_DEF_DATA | PHYCNT_PHYMEM_SDR_MODE |   \
+                PHYCNT_WBUF_NOT_USED | PHYCNT_WBUF2_NOT_USED |              \
+                PHYCNT_CKSEL_SLOW | PHYCNT_HS_OTHER_MODE |                  \
+                PHYCNT_OCT_OTHER_MODE | PHYCNT_EXDS_NOT_USED |              \
+                PHYCNT_OCTA_HYPER_FLASH | PHYCNT_ALT_ALIGN_NOT_SUPPORTED |  \
+                PHYCNT_CAL_NOT_PERFOMED)
+#define SPIM_PHYCNT_SDR_TIM_ADJ_SET_VALUE (SPIM_PHYCNT_SET_VALUE | PHYCNT_CKSEL_FAST)
+/* Read timing setting */
+#define SPIM_PHYOFFSET1_SET_VALUE (PHYOFFSET1_DEF_DATA | PHYOFFSET1_DDRTMG_SPIDRE_0)
+#define SPIM_PHYOFFSET2_SET_VALUE (PHYOFFSET2_DEF_DATA | PHYOFFSET2_OCTTMG_HYPER_FLASH)
+
+/* Set the QSPIn_SSL setting value */
+#define SPIM_CMNCR_EXTREAD_SET_VALUE (CMNCR_IO0FV_OUT_PREV | CMNCR_IO2FV_OUT_PREV | \
+                    CMNCR_IO3FV_OUT_PREV | CMNCR_MOIIO0_OUT1 |                      \
+                    CMNCR_MOIIO1_OUT1    | CMNCR_MOIIO2_OUT1 |                      \
+                    CMNCR_MOIIO3_OUT1    | CMNCR_DEF_DATA |                         \
+                    CMNCR_MD_EXT_READ)
+
+#define SPIM_CMNCR_MANUAL_SET_VALUE (CMNCR_IO0FV_OUT_PREV | CMNCR_IO2FV_OUT_PREV |  \
+                    CMNCR_IO3FV_OUT_PREV | CMNCR_MOIIO0_OUT1 |                      \
+                    CMNCR_MOIIO1_OUT1    | CMNCR_MOIIO2_OUT1 |                      \
+                    CMNCR_MOIIO3_OUT1    | CMNCR_DEF_DATA |                         \
+                    CMNCR_MD_MANUAL)
+
+/* Set SSL delay setting value */
+#define SPIM_SSLDR_SET_VALUE (SSLDR_SCKDL_4_5 | SSLDR_SLNDL_4QSPIn | SSLDR_SPNDL_4QSPIn)
+
+/* Set the RBE bit and RCF bit and RBURST */
+#define SPIM_DRCR_SET_VALUE (DRCR_RBE | DRCR_RCF | DRCR_RBURST_32_DATALEN)
+
+/* Set the data read command */
+#define SPIM_DRCMR_SET_VALUE (SET_DRCMR_CMD_VALUE)
+
+/* Extended external address setting */
+#define SPIM_DREAR_SET_VALUE (SET_DREAR_EAC_VALUE)
+
+/* Set the bit width of command and address output to 1 bit and */
+/* the address size to 4 byte                                   */
+#define SPIM_DRENR_SET_VALUE (SET_DRENR_SET_VALUE)
+/* Dummy cycle setting */
+#define SPIM_DRDMCR_SET_VALUE (SET_DRDMCR_VALUE)
+
+/* Change to SPI flash mode */
+#define SPIM_DRDRENR_SET_VALUE (DRDRENR_DRDRE_SDR | DRDRENR_OPDRE_SDR | \
+                DRDRENR_ADDRE_SDR | DRDRENR_HYPE_SPI)
+/* Set the SDR transfer & SPI flash mode */
+#define SPIM_SMDRENR_SET_VALUE (SMDRENR_HYPE_SPI_FLASH)
+
+/* Set the option data */
+#define SPIM_DROPR_SET_VALUE    (0)
+
+/* Manual Command */
+#define SMCMR_CMD_WRITE_ENABLE             (0x06)
+#define SMCMR_CMD_WRITE_STATUS_REGISTER    (0x01)
+#define SMCMR_CMD_READ_STATUS_REGISTER     (0x05)
+#define SMCMR_CMD_READ_CONFIG_REGISTER     (0x15)
+#define SMCMR_CMD_BIT_SHIFT                (16)
+#define SMWDR0_1BYTE_DATA_BIT_SHIFT        (24)
+
+/* Manual Command  Configure Length */
+#define SPI_MANUAL_COMMAND_SIZE_0      SMENR_SPIDE_NO_SEND
+#define SPI_MANUAL_COMMAND_SIZE_8_BIT  SMENR_SPIDE_8BIT_SEND
+#define SPI_MANUAL_COMMAND_SIZE_16_BIT SMENR_SPIDE_16BIT_SEND
+#define SPI_MANUAL_COMMAND_SIZE_32_BIT SMENR_SPIDE_32BIT_SEND
+/* Read Status Register-1(05h) */
+#define STATUS_1_BUSY_BIT   (1<<0)
+#define STATUS_1_WEL_BIT    (1<<1)
+#define STATUS_1_BUSY       (1<<0)
+#define STATUS_1_WEL        (1<<1)
+/* Read Status Register-1(BUSY flag) read delay time(micro sec) */
+#define STATUS_BUSY_READ_DELAY_TIME (100)
+/* Read Status Register-2(35h)  */
+/* Write Status Register-2(31h) */
+#define STATUS_1_QE         (1<<6)
+
+#endif /* _SPI_MULTI_REG_VALUES_H_ */
diff --git a/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-1.c b/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-1.c
index e92608a92..ee921149c 100644
--- a/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-1.c
+++ b/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-1.c
@@ -1,13 +1,13 @@
 /*
  * Copyright (c) 2020-2022, Renesas Electronics Corporation. All rights reserved.
  * SPDX-License-Identifier: BSD-3-Clause
- * This code was generated with RZ/G2L, G2UL, Five, A3UL DDR config generation tool v3.0.0
+ * This code was generated with RZ/G2L, G2UL, Five, A3UL DDR config generation tool v3.0.1
  */
 
 #include <stdint.h>
 #include <ddr_mc_regs.h>
 
-const char ddr_an_version[] = "v3.0.0";
+const char ddr_an_version[] = "v3.0.1";
 
 const uint32_t mc_init_tbl[MC_INIT_NUM][2] = {
 	{	DENALI_CTL_00,	0x00000A00	},
diff --git a/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-2.c b/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-2.c
index af2411326..a4f9b9310 100644
--- a/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-2.c
+++ b/plat/renesas/rz/soc/g2l/drivers/ddr/param_mc_C-011_D4-01-2.c
@@ -1,13 +1,13 @@
 /*
  * Copyright (c) 2020-2022, Renesas Electronics Corporation. All rights reserved.
  * SPDX-License-Identifier: BSD-3-Clause
- * This code was generated with RZ/G2L, G2UL, Five, A3UL DDR config generation tool v3.0.0
+ * This code was generated with RZ/G2L, G2UL, Five, A3UL DDR config generation tool v3.0.1
  */
 
 #include <stdint.h>
 #include <ddr_mc_regs.h>
 
-const char ddr_an_version[] = "v3.0.0";
+const char ddr_an_version[] = "v3.0.1";
 
 const uint32_t mc_init_tbl[MC_INIT_NUM][2] = {
 	{	DENALI_CTL_00,	0x00000A00	},
-- 
2.34.1

