-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Guy/Documents/Verilog Projects/NeuroSpider/NeuroSpider/mod_ParamFetchStage_mod_ParamFetchStage_sch_tb_isim_beh.exe" -prj "C:/Users/Guy/Documents/Verilog Projects/NeuroSpider/NeuroSpider/mod_ParamFetchStage_mod_ParamFetchStage_sch_tb_beh.prj" "work.mod_ParamFetchStage_mod_ParamFetchStage_sch_tb" "work.glbl" 
