###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 01:50:44 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_preCTS -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[46]/C 
Endpoint:   Downsample1_bypass_reg_reg[46]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[46]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[46]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[46]/Q |   ^   | Downsample1_bypass_reg[46] | SDFRQHDX1 | 0.221 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[46]/D |   ^   | Downsample1_bypass_reg[46] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[46]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[36]/C 
Endpoint:   Downsample1_bypass_reg_reg[36]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[36]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[36]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[36]/Q |   ^   | Downsample1_bypass_reg[36] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[36]/D |   ^   | Downsample1_bypass_reg[36] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[36]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[27]/C 
Endpoint:   Downsample1_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[27]/Q |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[27]/D |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[2]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[2]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/C |   ^   | clk                                  | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[2] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[2] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |       |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[17]/Q |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[17]/D |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[42]/C 
Endpoint:   Downsample1_bypass_reg_reg[42]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[42]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[42]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[42]/Q |   ^   | Downsample1_bypass_reg[42] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[42]/D |   ^   | Downsample1_bypass_reg[42] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[42]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[39]/C 
Endpoint:   Downsample1_bypass_reg_reg[39]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[39]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[39]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[39]/Q |   ^   | Downsample1_bypass_reg[39] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[39]/D |   ^   | Downsample1_bypass_reg[39] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[39]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[6]/C 
Endpoint:   Downsample_bypass_reg_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[6]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[6]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[6]/Q |   ^   | Downsample_bypass_reg[6] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[6]/D |   ^   | Downsample_bypass_reg[6] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[6]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[31]/C 
Endpoint:   Downsample_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[31]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[31]/Q |   ^   | Downsample_bypass_reg[31] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[31]/D |   ^   | Downsample_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[31]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[4]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[4]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[4]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/C |   ^   | clk                                  | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[4] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[4] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |       |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[4]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_1_1/Delay16_out1_reg[3]/
C 
Endpoint:   First_Block_H2_z_1_1/Delay16_out1_reg[3]/D (^) checked with  
leading edge of 'clk'
Beginpoint: First_Block_H2_z_1_1/Delay16_out1_reg[3]/Q (^) triggered by  
leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |                 Net                  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |                                      |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+--------------------------------------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk                                  |           |       |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/C |   ^   | clk                                  | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/Q |   ^   | First_Block_H2_z_1_1/Delay16_out1[3] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/D |   ^   | First_Block_H2_z_1_1/Delay16_out1[3] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |                    Pin                     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                            |       |       |           |       |  Time   |   Time   | 
     |--------------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                                        |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | First_Block_H2_z_1_1/Delay16_out1_reg[3]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[14]/C 
Endpoint:   Downsample_bypass_reg_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[14]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[14]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[14]/Q |   ^   | Downsample_bypass_reg[14] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[14]/D |   ^   | Downsample_bypass_reg[14] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[2]/C 
Endpoint:   Downsample_bypass_reg_reg[2]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[2]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[2]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[2]/Q |   ^   | Downsample_bypass_reg[2] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[2]/D |   ^   | Downsample_bypass_reg[2] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-----------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[27]/C 
Endpoint:   Downsample_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[27]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[27]/Q |   ^   | Downsample_bypass_reg[27] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[27]/D |   ^   | Downsample_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[27]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[17]/C 
Endpoint:   Downsample_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[17]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[17]/Q |   ^   | Downsample_bypass_reg[17] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[17]/D |   ^   | Downsample_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[17]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[10]/C 
Endpoint:   Downsample_bypass_reg_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[10]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample_bypass_reg_reg[10]/Q |   ^   | Downsample_bypass_reg[10] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[10]/D |   ^   | Downsample_bypass_reg[10] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample_bypass_reg_reg[10]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[47]/C 
Endpoint:   Downsample1_bypass_reg_reg[47]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[47]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[47]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[47]/Q |   ^   | Downsample1_bypass_reg[47] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[47]/D |   ^   | Downsample1_bypass_reg[47] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[47]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[44]/C 
Endpoint:   Downsample1_bypass_reg_reg[44]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[44]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[44]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[44]/Q |   ^   | Downsample1_bypass_reg[44] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[44]/D |   ^   | Downsample1_bypass_reg[44] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[44]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[30]/C 
Endpoint:   Downsample1_bypass_reg_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[30]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.745
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.745 | 
     | Downsample1_bypass_reg_reg[30]/Q |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[30]/D |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.745 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.745 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[43]/C 
Endpoint:   Downsample1_bypass_reg_reg[43]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[43]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[43]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[43]/Q |   ^   | Downsample1_bypass_reg[43] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[43]/D |   ^   | Downsample1_bypass_reg[43] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[43]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[24]/C 
Endpoint:   Downsample_bypass_reg_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[24]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[24]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[24]/Q |   ^   | Downsample_bypass_reg[24] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[24]/D |   ^   | Downsample_bypass_reg[24] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[24]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[19]/C 
Endpoint:   Downsample_bypass_reg_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[19]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[19]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[19]/Q |   ^   | Downsample_bypass_reg[19] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[19]/D |   ^   | Downsample_bypass_reg[19] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[19]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[20]/C 
Endpoint:   Downsample1_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[20]/Q |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[20]/D |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[22]/C 
Endpoint:   Downsample1_bypass_reg_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[22]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[22]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[22]/Q |   ^   | Downsample1_bypass_reg[22] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[22]/D |   ^   | Downsample1_bypass_reg[22] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[22]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[21]/C 
Endpoint:   Downsample1_bypass_reg_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[21]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[21]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[21]/Q |   ^   | Downsample1_bypass_reg[21] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[21]/D |   ^   | Downsample1_bypass_reg[21] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[21]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[18]/C 
Endpoint:   Downsample1_bypass_reg_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[18]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[18]/Q |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[18]/D |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[0]/C 
Endpoint:   Downsample_bypass_reg_reg[0]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[0]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[0]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[0]/Q |   ^   | Downsample_bypass_reg[0] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[0]/D |   ^   | Downsample_bypass_reg[0] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[0]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[16]/C 
Endpoint:   Downsample1_bypass_reg_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[16]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[16]/Q |   ^   | Downsample1_bypass_reg[16] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[16]/D |   ^   | Downsample1_bypass_reg[16] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[35]/C 
Endpoint:   Downsample1_bypass_reg_reg[35]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[35]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[35]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[35]/Q |   ^   | Downsample1_bypass_reg[35] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[35]/D |   ^   | Downsample1_bypass_reg[35] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[35]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[29]/C 
Endpoint:   Downsample1_bypass_reg_reg[29]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[29]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[29]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[29]/Q |   ^   | Downsample1_bypass_reg[29] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[29]/D |   ^   | Downsample1_bypass_reg[29] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[29]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[26]/C 
Endpoint:   Downsample_bypass_reg_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[26]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[26]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[26]/Q |   ^   | Downsample_bypass_reg[26] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[26]/D |   ^   | Downsample_bypass_reg[26] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[26]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[25]/C 
Endpoint:   Downsample1_bypass_reg_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[25]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[25]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[25]/Q |   ^   | Downsample1_bypass_reg[25] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[25]/D |   ^   | Downsample1_bypass_reg[25] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[25]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[22]/C 
Endpoint:   Downsample_bypass_reg_reg[22]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[22]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[22]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[22]/Q |   ^   | Downsample_bypass_reg[22] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[22]/D |   ^   | Downsample_bypass_reg[22] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[22]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[11]/C 
Endpoint:   Downsample_bypass_reg_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[11]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[11]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[11]/Q |   ^   | Downsample_bypass_reg[11] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[11]/D |   ^   | Downsample_bypass_reg[11] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[11]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[40]/C 
Endpoint:   Downsample1_bypass_reg_reg[40]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[40]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[40]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[40]/Q |   ^   | Downsample1_bypass_reg[40] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[40]/D |   ^   | Downsample1_bypass_reg[40] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[40]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[32]/C 
Endpoint:   Downsample1_bypass_reg_reg[32]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[32]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[32]/Q |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[32]/D |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[5]/C 
Endpoint:   Downsample_bypass_reg_reg[5]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[5]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[5]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[5]/Q |   ^   | Downsample_bypass_reg[5] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[5]/D |   ^   | Downsample_bypass_reg[5] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[5]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[26]/C 
Endpoint:   Downsample1_bypass_reg_reg[26]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[26]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[26]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[26]/Q |   ^   | Downsample1_bypass_reg[26] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample1_bypass_reg_reg[26]/D |   ^   | Downsample1_bypass_reg[26] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[26]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[16]/C 
Endpoint:   Downsample_bypass_reg_reg[16]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[16]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[16]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[16]/Q |   ^   | Downsample_bypass_reg[16] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[16]/D |   ^   | Downsample_bypass_reg[16] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[7]/C 
Endpoint:   Downsample_bypass_reg_reg[7]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[7]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[7]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[7]/Q |   ^   | Downsample_bypass_reg[7] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[7]/D |   ^   | Downsample_bypass_reg[7] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[7]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[3]/C 
Endpoint:   Downsample_bypass_reg_reg[3]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[3]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                |       |                          |           |       |  Time   |   Time   | 
     |--------------------------------+-------+--------------------------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk                      |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[3]/C |   ^   | clk                      | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[3]/Q |   ^   | Downsample_bypass_reg[3] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[3]/D |   ^   | Downsample_bypass_reg[3] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |              Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |       |       |           |       |  Time   |   Time   | 
     |--------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                            |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[3]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[28]/C 
Endpoint:   Downsample_bypass_reg_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[28]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.222
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[28]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[28]/Q |   ^   | Downsample_bypass_reg[28] | SDFRQHDX1 | 0.222 |   0.222 |    1.967 | 
     | Downsample_bypass_reg_reg[28]/D |   ^   | Downsample_bypass_reg[28] | SDFRQHDX1 | 0.000 |   0.222 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[28]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[23]/C 
Endpoint:   Downsample_bypass_reg_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[23]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[23]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[23]/Q |   ^   | Downsample_bypass_reg[23] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample_bypass_reg_reg[23]/D |   ^   | Downsample_bypass_reg[23] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[23]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[45]/C 
Endpoint:   Downsample1_bypass_reg_reg[45]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[45]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[45]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[45]/Q |   ^   | Downsample1_bypass_reg[45] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample1_bypass_reg_reg[45]/D |   ^   | Downsample1_bypass_reg[45] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[45]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[31]/C 
Endpoint:   Downsample1_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[31]/Q |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample1_bypass_reg_reg[31]/D |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[25]/C 
Endpoint:   Downsample_bypass_reg_reg[25]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[25]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[25]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[25]/Q |   ^   | Downsample_bypass_reg[25] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample_bypass_reg_reg[25]/D |   ^   | Downsample_bypass_reg[25] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[25]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[21]/C 
Endpoint:   Downsample_bypass_reg_reg[21]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[21]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[21]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[21]/Q |   ^   | Downsample_bypass_reg[21] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample_bypass_reg_reg[21]/D |   ^   | Downsample_bypass_reg[21] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[21]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[9]/C 
Endpoint:   Downsample1_bypass_reg_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[9]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[9]/Q |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample1_bypass_reg_reg[9]/D |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[34]/C 
Endpoint:   Downsample1_bypass_reg_reg[34]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[34]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[34]/C |   ^   | clk                        | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample1_bypass_reg_reg[34]/Q |   ^   | Downsample1_bypass_reg[34] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample1_bypass_reg_reg[34]/D |   ^   | Downsample1_bypass_reg[34] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                  |       |       |           |       |  Time   |   Time   | 
     |----------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample1_bypass_reg_reg[34]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Downsample_bypass_reg_reg[20]/C 
Endpoint:   Downsample_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 1.967
  Arrival Time                  0.223
  Slack Time                   -1.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[20]/C |   ^   | clk                       | SDFRQHDX1 | 0.000 |   0.000 |    1.744 | 
     | Downsample_bypass_reg_reg[20]/Q |   ^   | Downsample_bypass_reg[20] | SDFRQHDX1 | 0.223 |   0.223 |    1.967 | 
     | Downsample_bypass_reg_reg[20]/D |   ^   | Downsample_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.223 |    1.967 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                 |       |       |           |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk   |           |       |   0.000 |   -1.744 | 
     | Downsample_bypass_reg_reg[20]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -1.744 | 
     +------------------------------------------------------------------------------------------+ 

