INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/mux4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/mux2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/rfetch_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rfetch_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/ifetch_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifetch_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/execute_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/memory_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/writeback_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/decode_stage.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/rvga_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rvga_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/nmru.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nmru
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/l1cache_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1cache_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/l1cache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1cache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/l1cache_datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1cache_datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/l1cache_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module l1cache_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/parallels/Desktop/riscv/riscvga/verilog/test_ddr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_ddr
