{"files":[{"patch":"@@ -2051,17 +2051,0 @@\n-\/\/ Multiply and multiply-accumulate unsigned 64-bit registers.\n-void MacroAssembler::wide_mul(Register prod_lo, Register prod_hi, Register n, Register m) {\n-  assert_different_registers(prod_lo, prod_hi);\n-\n-  mul(prod_lo, n, m);\n-  mulhu(prod_hi, n, m);\n-}\n-void MacroAssembler::wide_madd(Register sum_lo, Register sum_hi, Register n,\n-                Register m, Register tmp1, Register tmp2) {\n-  assert_different_registers(sum_lo, sum_hi);\n-  assert_different_registers(sum_hi, tmp2);\n-\n-  wide_mul(tmp1, tmp2, n, m);\n-  cad(sum_lo, sum_lo, tmp1, tmp1);  \/\/ Add tmp1 to sum_lo with carry output to tmp1\n-  adc(sum_hi, sum_hi, tmp2, tmp1);  \/\/ Add tmp2 with carry to sum_hi\n-}\n-\n@@ -3579,0 +3562,18 @@\n+\/\/ Multiply and multiply-accumulate unsigned 64-bit registers.\n+void MacroAssembler::wide_mul(Register prod_lo, Register prod_hi, Register n, Register m) {\n+  assert_different_registers(prod_lo, prod_hi);\n+\n+  mul(prod_lo, n, m);\n+  mulhu(prod_hi, n, m);\n+}\n+\n+void MacroAssembler::wide_madd(Register sum_lo, Register sum_hi, Register n,\n+                               Register m, Register tmp1, Register tmp2) {\n+  assert_different_registers(sum_lo, sum_hi);\n+  assert_different_registers(sum_hi, tmp2);\n+\n+  wide_mul(tmp1, tmp2, n, m);\n+  cad(sum_lo, sum_lo, tmp1, tmp1);  \/\/ Add tmp1 to sum_lo with carry output to tmp1\n+  adc(sum_hi, sum_hi, tmp2, tmp1);  \/\/ Add tmp2 with carry to sum_hi\n+}\n+\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp","additions":18,"deletions":17,"binary":false,"changes":35,"status":"modified"},{"patch":"@@ -201,4 +201,0 @@\n-  void wide_mul(Register prod_lo, Register prod_hi, Register n, Register m);\n-  void wide_madd(Register sum_lo, Register sum_hi, Register n,\n-                Register m, Register tmp1, Register tmp2);\n-\n@@ -1207,0 +1203,3 @@\n+  void wide_mul(Register prod_lo, Register prod_hi, Register n, Register m);\n+  void wide_madd(Register sum_lo, Register sum_hi, Register n,\n+                 Register m, Register tmp1, Register tmp2);\n","filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp","additions":3,"deletions":4,"binary":false,"changes":7,"status":"modified"}]}