{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1764519503083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1764519503083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 23:18:22 2025 " "Processing started: Sun Nov 30 23:18:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1764519503083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1764519503083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lr3 -c lr3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1764519503084 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1764519503434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartrx " "Found entity 1: uartrx" {  } { { "uartrx.sv" "" { Text "D:/study/vhdl/lr3/uartrx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503479 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uarttx.sv(59) " "Verilog HDL information at uarttx.sv(59): always construct contains both blocking and non-blocking assignments" {  } { { "uarttx.sv" "" { Text "D:/study/vhdl/lr3/uarttx.sv" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1764519503481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uarttx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uarttx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uarttx " "Found entity 1: uarttx" {  } { { "uarttx.sv" "" { Text "D:/study/vhdl/lr3/uarttx.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.sv" "" { Text "D:/study/vhdl/lr3/uart.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart " "Found entity 1: top_uart" {  } { { "top_uart.sv" "" { Text "D:/study/vhdl/lr3/top_uart.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_full.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_full.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_full " "Found entity 1: tb_uart_full" {  } { { "tb_uart_full.sv" "" { Text "D:/study/vhdl/lr3/tb_uart_full.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "caesar_cipher.sv 1 1 " "Found 1 design units, including 1 entities, in source file caesar_cipher.sv" { { "Info" "ISGN_ENTITY_NAME" "1 caesar_cipher " "Found entity 1: caesar_cipher" {  } { { "caesar_cipher.sv" "" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_caesar.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_caesar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_caesar " "Found entity 1: uart_caesar" {  } { { "uart_caesar.sv" "" { Text "D:/study/vhdl/lr3/uart_caesar.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_uart_caesar.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_uart_caesar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_uart_caesar " "Found entity 1: tb_uart_caesar" {  } { { "tb_uart_caesar.sv" "" { Text "D:/study/vhdl/lr3/tb_uart_caesar.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_uart_caesar.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_uart_caesar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_uart_caesar " "Found entity 1: top_uart_caesar" {  } { { "top_uart_caesar.sv" "" { Text "D:/study/vhdl/lr3/top_uart_caesar.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_uart_caesar " "Elaborating entity \"top_uart_caesar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1764519503527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_caesar uart_caesar:uart_caesar_inst " "Elaborating entity \"uart_caesar\" for hierarchy \"uart_caesar:uart_caesar_inst\"" {  } { { "top_uart_caesar.sv" "uart_caesar_inst" { Text "D:/study/vhdl/lr3/top_uart_caesar.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503538 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_start uart_caesar.sv(30) " "Verilog HDL or VHDL warning at uart_caesar.sv(30): object \"tx_start\" assigned a value but never read" {  } { { "uart_caesar.sv" "" { Text "D:/study/vhdl/lr3/uart_caesar.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1764519503539 "|top_uart_caesar|uart_caesar:uart_caesar_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartrx uart_caesar:uart_caesar_inst\|uartrx:RX " "Elaborating entity \"uartrx\" for hierarchy \"uart_caesar:uart_caesar_inst\|uartrx:RX\"" {  } { { "uart_caesar.sv" "RX" { Text "D:/study/vhdl/lr3/uart_caesar.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503547 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uartrx.sv(41) " "Verilog HDL assignment warning at uartrx.sv(41): truncated value with size 32 to match size of target (9)" {  } { { "uartrx.sv" "" { Text "D:/study/vhdl/lr3/uartrx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503549 "|top_uart_caesar|uart_caesar:uart_caesar_inst|uartrx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uartrx.sv(49) " "Verilog HDL assignment warning at uartrx.sv(49): truncated value with size 32 to match size of target (9)" {  } { { "uartrx.sv" "" { Text "D:/study/vhdl/lr3/uartrx.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503549 "|top_uart_caesar|uart_caesar:uart_caesar_inst|uartrx:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uartrx.sv(107) " "Verilog HDL assignment warning at uartrx.sv(107): truncated value with size 32 to match size of target (4)" {  } { { "uartrx.sv" "" { Text "D:/study/vhdl/lr3/uartrx.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503549 "|top_uart_caesar|uart_caesar:uart_caesar_inst|uartrx:RX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "caesar_cipher uart_caesar:uart_caesar_inst\|caesar_cipher:C1 " "Elaborating entity \"caesar_cipher\" for hierarchy \"uart_caesar:uart_caesar_inst\|caesar_cipher:C1\"" {  } { { "uart_caesar.sv" "C1" { Text "D:/study/vhdl/lr3/uart_caesar.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503563 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 caesar_cipher.sv(19) " "Verilog HDL assignment warning at caesar_cipher.sv(19): truncated value with size 32 to match size of target (8)" {  } { { "caesar_cipher.sv" "" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503565 "|uart_caesar|caesar_cipher:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 caesar_cipher.sv(24) " "Verilog HDL assignment warning at caesar_cipher.sv(24): truncated value with size 32 to match size of target (8)" {  } { { "caesar_cipher.sv" "" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503565 "|uart_caesar|caesar_cipher:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uarttx uart_caesar:uart_caesar_inst\|uarttx:TX " "Elaborating entity \"uarttx\" for hierarchy \"uart_caesar:uart_caesar_inst\|uarttx:TX\"" {  } { { "uart_caesar.sv" "TX" { Text "D:/study/vhdl/lr3/uart_caesar.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503566 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uarttx.sv(35) " "Verilog HDL assignment warning at uarttx.sv(35): truncated value with size 32 to match size of target (9)" {  } { { "uarttx.sv" "" { Text "D:/study/vhdl/lr3/uarttx.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503567 "|top_uart_caesar|uart_caesar:uart_caesar_inst|uarttx:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uarttx.sv(78) " "Verilog HDL assignment warning at uarttx.sv(78): truncated value with size 32 to match size of target (4)" {  } { { "uarttx.sv" "" { Text "D:/study/vhdl/lr3/uarttx.sv" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1764519503567 "|top_uart_caesar|uart_caesar:uart_caesar_inst|uarttx:TX"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "3 " "Ignored 3 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "3 " "Ignored 3 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1764519503708 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1764519503708 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|Mod0\"" {  } { { "caesar_cipher.sv" "Mod0" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764519503863 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|Mod1\"" {  } { { "caesar_cipher.sv" "Mod1" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764519503863 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1764519503863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|lpm_divide:Mod0\"" {  } { { "caesar_cipher.sv" "" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764519503901 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|lpm_divide:Mod0 " "Instantiated megafunction \"uart_caesar:uart_caesar_inst\|caesar_cipher:C1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503901 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1764519503901 ""}  } { { "caesar_cipher.sv" "" { Text "D:/study/vhdl/lr3/caesar_cipher.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1764519503901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "D:/study/vhdl/lr3/db/lpm_divide_m3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "D:/study/vhdl/lr3/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "D:/study/vhdl/lr3/db/alt_u_div_ove.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1764519503998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1764519503998 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1764519504425 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1764519504538 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/study/vhdl/lr3/output_files/lr3.map.smsg " "Generated suppressed messages file D:/study/vhdl/lr3/output_files/lr3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1764519504583 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1764519504697 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1764519504697 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "390 " "Implemented 390 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1764519504752 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1764519504752 ""} { "Info" "ICUT_CUT_TM_LCELLS" "386 " "Implemented 386 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1764519504752 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1764519504752 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764519504766 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 30 23:18:24 2025 " "Processing ended: Sun Nov 30 23:18:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764519504766 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764519504766 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764519504766 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1764519504766 ""}
