INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/package_dsed.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/en_4_cycles.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/FSMD_microphone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sources_1/new/audio_interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/en_4_cycles_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity en_4_cycles_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/FSMD_microphone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/FSMD_microphone_pse_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSMD_microphone_pse_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/pwm_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pwm_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/audio_interface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audio_interface_tb
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/audio_interface_tb.vhd:102]
ERROR: [VRFC 10-704] formal clk_12megas has no actual or default value [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/audio_interface_tb.vhd:89]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/audio_interface_tb.vhd:39]
INFO: [VRFC 10-240] VHDL file C:/Users/alvar/Documents/clase/DSED/practica/DSED/Entrega/Entrega/Entrega.srcs/sim_1/new/audio_interface_tb.vhd ignored due to errors
