C:/Users/Aadhithan/Documents/Verilog_labs/lab1/fa1bit_dataflow/dataflow_fulladder.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab1/fa1bit_dataflow/dataflow_fulladder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module dataflow_fulladder

Top level modules:
	dataflow_fulladder

} {} {}}
