C:\EEE\Synopsys\fpga_I-2013.09-SP1\bin64\m_altera.exe  -prodtype  synplify_premier  -encrypt  -pro  -rundir  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2  -part EP2C5QC208-6   -maxfan 30 -timequest -verification_mode 0  -pipe    -fixgatedclocks 1 -fixgeneratedclocks 1  -syn_altera_model on -mif_files_dirs " " -do_enhanced_opt -fast_synthesis 0  -validate_mif_files  -reporting_ctd 0  -RWCheckOnRam 1      -summaryfile \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\synlog\report\proj_1_fpga_mapper.xml -top_level_module  vdp  -map -flow mapping  -mp 1 -prjfile  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\scratchproject.prs  -implementation rev_2 -licensetype  certify  -vqm41  -ovqm  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.vqm  -autoconstraint  -freq 1.000  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\synwork\proj_1_prem.srd  -sap  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap  -otap  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.tap  -omap  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.map  -devicelib  C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\altera.v  -devicelib  C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\cycloneii.v  -devicelib  C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\altera_mf.v  -devicelib  C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\altera_lpm.v  -devicelib  C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\altera_primitives.v  -sap  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap  -ologparam  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1.plg  -osyn  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srm  -prjdir  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\  -prjname  synplify  -log  \\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\synlog\proj_1_fpga_mapper.srr 
rc:1 success:1
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\scratchproject.prs|o|1458497776|2216
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.vqm|o|1458505278|328901
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\synwork\proj_1_prem.srd|i|1458505259|45478
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap|o|1458505259|16442
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.tap|o|0|0
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.map|o|1458505279|28
C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\altera.v|i|1385096642|799
C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\cycloneii.v|i|1385096674|23215
C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\altera_mf.v|i|1385096674|214046
C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\altera_lpm.v|i|1385096674|14860
C:\EEE\Synopsys\fpga_I-2013.09-SP1\lib\altera\quartus_II131\altera_primitives.v|i|1385096674|8315
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.sap|o|1458505259|16442
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\syntmp\proj_1.plg|o|1458505279|768
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\proj_1.srm|o|1458505278|169280
\\icnas4.cc.ic.ac.uk\mh1613\Git\VHDL_CWK\rev_2\synlog\proj_1_fpga_mapper.srr|o|1458505279|55141
C:\EEE\Synopsys\fpga_I-2013.09-SP1\bin64\m_altera.exe|i|1385533808|17510400
C:\EEE\Synopsys\fpga_I-2013.09-SP1\bin\m_altera.exe|i|1385530994|14282240
