Starting shell in Topographical mode...
#=========================================================================
# START.tcl
#=========================================================================
# This script runs a list of other scripts from the "scripts" or "inputs"
# dir in some order (either default or from an mflowgen Python parameter).
#
# The order of the scripts can specified from an mflowgen parameter. This
# creates a highly flexible node where you can rearrange the internal
# scripts or add new scripts. For example, with a default order of:
#
#     order = step1.tcl step2.tcl step3.tcl
#
# After adding a new input called "new.tcl", you can re-parameterize as:
#
#     order = step1.tcl new.tcl step2.tcl step3.tcl
#
# and the scripts will execute in that order.
#
# Author : Christopher Torng
# Date   : January 14, 2020
#-------------------------------------------------------------------------
# Execute
#-------------------------------------------------------------------------
# Order is a comma-separated string containing scripts to run
set order [split $::env(order) ","]
designer-interface.tcl setup-session.tcl read-design.tcl constraints.tcl make-path-groups.tcl compile-options.tcl compile.tcl generate-results.tcl reporting.tcl
# Run the scripts in order (inputs take priority)
foreach tcl $order {
  # Try to find the script in the "inputs" directory first
  if {[ file exists inputs/$tcl ]} {
    puts "\n  > Info: Sourcing \"inputs/$tcl\"\n"
    source -echo -verbose inputs/$tcl
    # Hook to drop into interactive Design Compiler shell after setup
    if {[ info exists DC_SETUP_DONE ]} { return }
  # Try to find the script in the "scripts" directory
  } elseif {[ file exists scripts/$tcl ]} {
    puts "\n  > Info: Sourcing \"scripts/$tcl\"\n"
    source -echo -verbose scripts/$tcl
    # Hook to drop into interactive Design Compiler shell after setup
    if {[ info exists DC_SETUP_DONE ]} { return }
  # Failed to find the script anywhere...
  } else {
    echo "Warn: Did not find $tcl"
    exit 1
  }
}

  > Info: Sourcing "scripts/designer-interface.tcl"

#=========================================================================
# designer-interface.tcl
#=========================================================================
# The designer-interface.tcl file is the first script run by Design
# Compiler. It is the interface that connects the synthesis scripts with
# the following:
#
# - Build system parameters
# - Build system inputs
# - ASIC design kit
#
# Author : Christopher Torng
# Date   : April 8, 2018
#-------------------------------------------------------------------------
# Parameters
#-------------------------------------------------------------------------
set design_name                   $::env(design_name)
cpu_isle
set clock_period                  $::env(clock_period)
1.0
# dc_design_name and dc_clock_period kept for backwards comptability,
# prefer to use design_name and clock_period for tool independence
set dc_design_name                $::env(design_name)
cpu_isle
set dc_clock_period               $::env(clock_period)
1.0
set dc_saif_instance              $::env(saif_instance)
undefined
set dc_flatten_effort             $::env(flatten_effort)
0
set dc_topographical              $::env(topographical)
True
set dc_num_cores                  $::env(nthreads)
16
set dc_high_effort_area_opt       $::env(high_effort_area_opt)
False
set dc_gate_clock                 $::env(gate_clock)
True
set dc_uniquify_with_design_name  $::env(uniquify_with_design_name)
True
set dc_suppress_msg                       $::env(suppress_msg)
False
set dc_suppressed_msg                     [split $::env(suppressed_msg) ","]
TFCHK-072 TFCHK-014 TFCHK-049 TFCHK-050 TFCHK-012 TFCHK-073 TFCHK-092 PSYN-651 PSYN-650
#-------------------------------------------------------------------------
# Inputs
#-------------------------------------------------------------------------
set dc_rtl_handoff              inputs/design.v
inputs/design.v
set adk_dir                     inputs/adk
inputs/adk
set dc_upf                      inputs/design.upf
inputs/design.upf
# Extra libraries
#
# The glob below will capture any libraries collected by the build system
# (e.g., SRAM libraries) generated from steps that synthesis depends on.
#
# To add more link libraries (e.g., IO cells, hierarchical blocks), append
# to the "dc_extra_link_libraries" variable in the pre-synthesis plugin
# like this:
#
#   set dc_extra_link_libraries  [join "
#                                  $dc_extra_link_libraries
#                                  extra1.db
#                                  extra2.db
#                                  extra3.db
#                                "]
set dc_extra_link_libraries     [join "
                                    [lsort [glob -nocomplain inputs/*.db]]
                                    [lsort [glob -nocomplain inputs/adk/*.db]]
                                "]
inputs/arc_rams.db inputs/adk/stdcells.db
#-------------------------------------------------------------------------
# Interface to the ASIC design kit
#-------------------------------------------------------------------------
set dc_milkyway_ref_libraries   $adk_dir/stdcells.mwlib
inputs/adk/stdcells.mwlib
set dc_milkyway_tf              $adk_dir/rtk-tech.tf
inputs/adk/rtk-tech.tf
set dc_tluplus_map              $adk_dir/rtk-tluplus.map
inputs/adk/rtk-tluplus.map
set dc_tluplus_max              $adk_dir/rtk-max.tluplus
inputs/adk/rtk-max.tluplus
set dc_tluplus_min              $adk_dir/rtk-min.tluplus
inputs/adk/rtk-min.tluplus
set dc_adk_tcl                  $adk_dir/adk.tcl
inputs/adk/adk.tcl
set dc_target_libraries         stdcells.db
stdcells.db
# Extra libraries
set dc_additional_search_path   $adk_dir
inputs/adk
#-------------------------------------------------------------------------
# Directories
#-------------------------------------------------------------------------
set dc_reports_dir              reports
reports
set dc_results_dir              results
results
set dc_alib_dir                 alib
alib

  > Info: Sourcing "scripts/setup-session.tcl"

#=========================================================================
# setup-session.tcl
#=========================================================================
# Author : Christopher Torng
# Date   : September 30, 2018
# Set up variables for this specific ASIC design kit
source -echo -verbose $dc_adk_tcl
#=========================================================================
# ASIC Design Kit Setup TCL File
#=========================================================================
# This file is sourced by every asic flow tcl script that uses the
# ASIC design kit. This allows us to set ADK-specific variables.
#-------------------------------------------------------------------------
# ADK_PROCESS
#-------------------------------------------------------------------------
# This variable is used by the Innovus Foundation Flow to automatically
# configure process-specific options (e.g., extraction engines).
#
# The process can be "28", "180", etc., with units in nm.
set ADK_PROCESS 32
32
#-------------------------------------------------------------------------
# Preferred routing layers
#-------------------------------------------------------------------------
# These variables are used by the Synopsys DC Topographical flow and also
# by the Innovus Foundation Flow. Typically the top few metal layers are
# reserved for power straps and maybe clock routing.
set ADK_MIN_ROUTING_LAYER_DC M2
M2
set ADK_MAX_ROUTING_LAYER_DC M7
M7
set ADK_MAX_ROUTING_LAYER_INNOVUS 6
6
set ADK_BASE_LAYER_IDX 1
1
#-------------------------------------------------------------------------
# Power mesh layers
#-------------------------------------------------------------------------
# These variables are used in Innovus scripts to reference the layers used
# for the coarse power mesh.
#
# Care must be taken to choose the right layers for the power mesh such
# that the bottom layer of the power mesh is perpendicular to the
# direction of the power rails in the stdcells. This allows Innovus to
# stamp stacked vias down at each intersection.
set ADK_POWER_MESH_BOT_LAYER 8
8
set ADK_POWER_MESH_TOP_LAYER 9
9
#-------------------------------------------------------------------------
# ADK_DRIVING_CELL
#-------------------------------------------------------------------------
# This variable should indicate which cell to use with the
# set_driving_cell command. The tools will assume all inputs to a block
# are being driven by this kind of cell. It should usually be some kind
# of simple inverter.
set ADK_DRIVING_CELL "INVX0_RVT"
INVX0_RVT
#sky130_fd_sc_hd__inv_2
#-------------------------------------------------------------------------
# ADK_TYPICAL_ON_CHIP_LOAD
#-------------------------------------------------------------------------
# Our default timing constraints assume that we are driving another block of
# on-chip logic. Select how much load capacitance (in the same units as the
# lib/db) we should drive here. This is the load capacitance that the output
# pins of the block will expect to be driving.
#
# The stdcell lib shows about 9fF for an inverter x4, so about 9fF is
# reasonable.
# The stdcell lib shows about 0.582 for the inverter INVX4, so about 9fF is
# reasonable.
set ADK_TYPICAL_ON_CHIP_LOAD 0.149
0.149
#set ADK_TYPICAL_ON_CHIP_LOAD 0.009
#-------------------------------------------------------------------------
# ADK_FILLER_CELLS
#-------------------------------------------------------------------------
# This variable should include a space delimited list of the names of
# the filler cells in the library. Note, you must order the filler cells
# from largest to smallest because ICC / Innovus will start by using the
# first filler cell, and only use the second filler cell if there is
# space.
set ADK_FILLER_CELLS \
  "DHFILLHL2_RVT \
   DHFILLHLHLS11_RVT \
   DHFILLH2_RVT \
   SHFILL2_RVT \
   SHFILL3_RVT \
   SHFILL1_RVT \
   SHFILL64_RVT \
   SHFILL128_RVT"
DHFILLHL2_RVT  DHFILLHLHLS11_RVT  DHFILLH2_RVT  SHFILL2_RVT  SHFILL3_RVT  SHFILL1_RVT  SHFILL64_RVT  SHFILL128_RVT
#set ADK_FILLER_CELLS \
#  "sky130_fd_sc_hd__fill_8 \
#   sky130_fd_sc_hd__fill_4 \
#   sky130_fd_sc_hd__fill_2 \
#   sky130_fd_sc_hd__fill_1"
#-------------------------------------------------------------------------
# ADK_TIE_CELLS
#-------------------------------------------------------------------------
# This list should specify the cells to use for tying high to VDD and
# tying low to VSS.
set ADK_TIE_CELLS \
  "TIEH_RVT \
   TIEL_RVT"
TIEH_RVT  TIEL_RVT
#-------------------------------------------------------------------------
# ADK_WELL_TAP_CELL
#-------------------------------------------------------------------------
# This list should specify the well tap cell if the stdcells in the
# library do not already include taps. The interval is the DRC rule for
# the required spacing between tap cells.
# source: https://github.com/RTimothyEdwards/open_pdks/blob/master/sky130/openlane/sky130_fd_sc_hd/config.tcl#L29
set ADK_WELL_TAP_CELL "DCAP_RVT"
DCAP_RVT
# source: https://github.com/RTimothyEdwards/open_pdks/blob/master/sky130/openlane/config.tcl#L70
set ADK_WELL_TAP_INTERVAL 2 
2
#FIXME _ For now I took the value from /cad/synopsys/libraries/SAED14nm_EDK/tech/icv_drc/saed14nm_1p9m_drc_rules.rs:589:
#-------------------------------------------------------------------------
# ADK_END_CAP_CELL
#-------------------------------------------------------------------------
# This list should specify the end cap cells if the library requires them.
# source: https://github.com/RTimothyEdwards/open_pdks/blob/master/sky130/openlane/sky130_fd_sc_hd/config.tcl#L30
set ADK_END_CAP_CELL "DCAP_RVT"
DCAP_RVT
#-------------------------------------------------------------------------
# ADK_ANTENNA_CELL
#-------------------------------------------------------------------------
# This list has the antenna diode cell used to avoid antenna DRC
# violations.
# source: https://github.com/RTimothyEdwards/open_pdks/blob/master/sky130/openlane/sky130_fd_sc_hd/config.tcl#L55
set ADK_ANTENNA_CELL "ANTENNA_RVT"
ANTENNA_RVT
#-------------------------------------------------------------------------
# ADK_LVS_EXCLUDE_CELL_LIST (OPTIONAL)
#-------------------------------------------------------------------------
# For LVS, we usually want a netlist that excludes physical cells that
# have no devices in them (or else LVS will have issues). Specifically for
# filler cells, the extracted layout will not have any trace of the
# fillers because there are no devices in them. Meanwhile, the schematic
# generated from the netlist will show filler cells instances with VDD/VSS
# ports, and this will cause LVS to flag a "mismatch" with the layout.
#
# This list can be used to filter out physical-only cells from the netlist
# generated for LVS. If this is left empty, LVS will just be a bit more
# difficult to deal with.
#set ADK_LVS_EXCLUDE_CELL_LIST \
#  "sky130_fd_sc_hd__fill_* \
#   sky130_fd_sc_hd__tapvpwrvgnd_1"
#-------------------------------------------------------------------------
# ADK_VIRTUOSO_EXCLUDE_CELL_LIST (OPTIONAL)
#-------------------------------------------------------------------------
# Similar to the case with LVS, we may want to filter out certain cells
# for Virtuoso simulation. Specifically, decaps can make Virtuoso
# simulation very slow. While we do eventually want to do a complete
# simulation including decaps, excluding them can speed up simulation
# significantly.
#
# This list can be used to filter out such cells from the netlist
# generated for Virtuoso simulation. If this is left empty, then Virtuoso
# simulations will just run more slowly.
#set ADK_VIRTUOSO_EXCLUDE_CELL_LIST \
#  "sky130_fd_sc_hd__fill_* \
#   sky130_fd_sc_hd__tapvpwrvgnd_1"
#-------------------------------------------------------------------------
# ADK_BUF_CELL_LIST (OPTIONAL)
#-------------------------------------------------------------------------
# For ECOs, we specify what buffer cells can be used in order to resolve
# timing violations.
#set ADK_BUF_CELL_LIST \
#  "sky130_fd_sc_hd__buf_1 \
#   sky130_fd_sc_hd__buf_2 \
#   sky130_fd_sc_hd__buf_4 \
#   sky130_fd_sc_hd__buf_6 \
#   sky130_fd_sc_hd__buf_8 \
#   sky130_fd_sc_hd__buf_12 \
#   sky130_fd_sc_hd__buf_16"
#-------------------------------------------------------------------------
# Support for open-source tools
#-------------------------------------------------------------------------
# Open-source tools tend to require more detailed variables than
# commercial tools do. In this section we define extra variables for them.
#set ADK_TIE_HI_CELL "sky130_fd_sc_hd__conb_1"
#set ADK_TIE_LO_CELL "sky130_fd_sc_hd__conb_1"
#set ADK_TIE_HI_PORT "HI"
#set ADK_TIE_LO_PORT "LO"
#
#set ADK_MIN_BUF_CELL   "sky130_fd_sc_hd__buf_1"
#set ADK_MIN_BUF_PORT_I "A"
#set ADK_MIN_BUF_PORT_O "X"
#-------------------------------------------------------------------------
# System
#-------------------------------------------------------------------------
# Multicore support -- watch how many licenses we have!
set_host_options -max_cores $dc_num_cores
1
# Set up alib caching for faster consecutive runs
set_app_var alib_library_analysis_path $dc_alib_dir
alib
#-------------------------------------------------------------------------
# Message suppression
#-------------------------------------------------------------------------
if { $dc_suppress_msg } {

  foreach m $dc_suppressed_msg {
    suppress_message $m
  }

}
#-------------------------------------------------------------------------
# Libraries
#-------------------------------------------------------------------------
# Set up search path for libraries and design files
set_app_var search_path ". $dc_additional_search_path $search_path"
. inputs/adk . /cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn /cad/synopsys/syn/S-2021.06-SP5-4/dw/syn_ver /cad/synopsys/syn/S-2021.06-SP5-4/dw/sim_ver
# Important app vars
#
# - target_library    -- DC maps the design to gates in this library (db)
# - synthetic_library -- DesignWare library (sldb)
# - link_library      -- Libraries for any other design references (e.g.,
#                        SRAMs, hierarchical blocks, macros, IO libs) (db)
set_app_var target_library     $dc_target_libraries
stdcells.db
set_app_var synthetic_library  dw_foundation.sldb
dw_foundation.sldb
set_app_var link_library       [join "
                                 *
                                 $target_library
                                 $dc_extra_link_libraries
                                 $synthetic_library
                               "]
* stdcells.db inputs/arc_rams.db inputs/adk/stdcells.db dw_foundation.sldb
# Create Milkyway library
#
# By default, Milkyway libraries only have 180 or so layers available to
# use (255 total, but some are reserved). The extend_mw_layers command
# expands the Milkyway library to accommodate up to 4095 layers.
# Only create new Milkyway design library if it doesn't already exist
set milkyway_library ${dc_design_name}_lib
cpu_isle_lib
if {![file isdirectory $milkyway_library ]} {

  # Create a new Milkyway library

  extend_mw_layers
  create_mw_lib -technology           $dc_milkyway_tf            \
                -mw_reference_library $dc_milkyway_ref_libraries \
                $milkyway_library

} else {

  # Reuse existing Milkyway library, but ensure that it is consistent with
  # the provided reference Milkyway libraries.

  set_mw_lib_reference $milkyway_library \
    -mw_reference_library $dc_milkyway_ref_libraries

}
Start to load technology file inputs/adk/rtk-tech.tf.
Warning: Layer 'M1' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.13 or 0.105. (TFCHK-049)
Warning: Layer 'M2' has a pitch 0.152 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M3' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M4' has a pitch 0.304 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M5' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M6' has a pitch 0.608 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M7' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.139. (TFCHK-049)
Warning: Layer 'M8' has a pitch 1.216 that does not match the recommended wire-to-via pitch 0.179 or 0.164. (TFCHK-049)
Warning: Layer 'M9' has a pitch 2.432 that does not match the recommended wire-to-via pitch 1.74. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the recommended wire-to-via pitch 4.5. (TFCHK-049)
Warning: Layer 'MRDL' has a pitch 4.864 that does not match the doubled pitch 2.432 or tripled pitch 3.648. (TFCHK-050)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file inputs/adk/rtk-tech.tf has been loaded successfully.
open_mw_lib $milkyway_library
{cpu_isle_lib}
# Set up TLU plus (if the files exist)
if { $dc_topographical == True } {
  if {[file exists [which $dc_tluplus_max]]} {
    set_tlu_plus_files -max_tluplus  $dc_tluplus_max \
                       -min_tluplus  $dc_tluplus_min \
                       -tech2itf_map $dc_tluplus_map

    check_tlu_plus_files
  }
}

Sanity check for TLU+ vs MW-Tech files:
 max_tlu+: inputs/adk/rtk-max.tluplus
 min_tlu+: inputs/adk/rtk-min.tluplus
 mapping_file: inputs/adk/rtk-tluplus.map
 max_emul_tlu+: **NONE**
 min_emul_tlu+: **NONE**
 MW design lib: cpu_isle_lib

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
1
#-------------------------------------------------------------------------
# Misc
#-------------------------------------------------------------------------
# Set up tracking for Synopsys Formality
set_svf ${dc_results_dir}/${dc_design_name}.mapped.svf
1
# SAIF mapping
saif_map -start
Information: The SAIF name mapping information database is now active. (PWR-602)
1
# Avoiding X-propagation for synchronous reset DFFs
#
# There are two key variables that help avoid X-propagation for
# synchronous reset DFFs:
#
# - set hdlin_ff_always_sync_set_reset true
#
#     - Tells DC to use every constant 0 loaded into a DFF with a clock
#       for synchronous reset, and every constant 1 loaded into a DFF with a
#       clock for synchronous set
#
# - set compile_seqmap_honor_sync_set_reset true
#
#     - Tells DC to preserve synchronous reset or preset logic close to
#       the flip-flop
#
# So the hdlin variable first tells DC to treat resets as synchronous, and
# the compile variable tells DC that for all these synchronous reset DFFs,
# keep the logic simple and close to the DFF to avoid X-propagation. The
# hdlin variable applies to the analyze step when we read in the RTL, so
# it must be set before we read in the Verilog. The second variable
# applies to compile and must be set before we run compile_ultra.
#
# Note: Instead of setting the hdlin_ff_always_sync_set_reset variable to
# true, you can specifically tell DC about a particular DFF reset using
# the //synopsys sync_set_reset "reset, int_reset" pragma.
#
# By default, the hdlin_ff_always_async_set_reset variable is set to true,
# and the hdlin_ff_always_sync_set_reset variable is set to false.
set hdlin_ff_always_sync_set_reset      true
true
set compile_seqmap_honor_sync_set_reset true
true
# When boundary optimizations are off, set this variable to true to still
# allow unconnected registers to be removed.
set compile_optimize_unloaded_seq_logic_with_no_bound_opt true
true
# Remove new variable info messages from the end of the log file
set_app_var sh_new_variable_message false
false
# Hook to drop into interactive Design Compiler shell after setup
if {[info exists ::env(DC_EXIT_AFTER_SETUP)]} { set DC_SETUP_DONE true }
# Accept list of don't use cells from ADK 
if {[info exists ADK_DONT_USE_CELL_LIST]} {                       
  set_dont_use [get_lib_cells $ADK_DONT_USE_CELL_LIST]
}                                                                 

  > Info: Sourcing "scripts/read-design.tcl"

#=========================================================================
# read-design.tcl
#=========================================================================
# Author : Christopher Torng
# Date   : May 14, 2018
#
# Check libraries
check_library > $dc_reports_dir/${dc_design_name}.check_library.rpt
# The first "WORK" is a reserved word for Design Compiler. The value for
# the -path option is customizable.
define_design_lib WORK -path ${dc_results_dir}/WORK
1
# Analyze the RTL source file
if { ![analyze -format sverilog $dc_rtl_handoff] } { exit 1 }
Running PRESTO HDLC
Compiling source file ./inputs/design.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/uxdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/uxdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/uxdefs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/uxdefs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/arcutil_pkg_defines.v
Opening include file ./inputs/arc600constants.v
Opening include file ./inputs/extutil.v
Opening include file ./inputs/jtag_defs.v
Opening include file ./inputs/xdefs.v
Opening include file ./inputs/che_util.v
Opening include file ./inputs/arcutil.v
Opening include file ./inputs/ext_msb.v
Opening include file ./inputs/asmutil.v
Opening include file ./inputs/uxdefs.v
Presto compilation completed successfully.
Loading db file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/adk/stdcells.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb'
# Elaborate the design with design parameters from a file, or else just
# elaborate normally
if {[file exists [which setup-design-params.txt]]} {
  elaborate $dc_design_name -file_parameters setup-design-params.txt
  rename_design $dc_design_name* $dc_design_name
} else {
  elaborate $dc_design_name
}
Warning: File 'setup-design-params.txt' was not found in search path. (CMD-030)
Loading db file '/cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'saed32rvt_tt0p85v25c'
  Loading link library 'arc_rams'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (cpu_isle)
Elaborated 1 design.
Current design is now 'cpu_isle'.
Information: Building the design 'arc_ram'. (HDL-193)
Presto compilation completed successfully. (arc_ram)
Information: Building the design 'io_flops'. (HDL-193)

Inferred memory devices in process
        in routine io_flops line 42588 in file
                './inputs/design.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| ctrl_cpu_start_sync_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_start_synchro_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
        in routine io_flops line 42608 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_rst_r1_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | Y  | N  |
| i_rst_synchro_r_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine io_flops line 42641 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    l_irq_19_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_4_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_5_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_6_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_7_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_8_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_9_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_10_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_11_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_12_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_13_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_14_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_15_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_16_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_17_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    l_irq_18_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine io_flops line 42686 in file
                './inputs/design.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|    i_jtag_trst_r1_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| i_jtag_trst_synchro_r_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (io_flops)
Information: Building the design 'ck_gen'. (HDL-193)

Inferred memory devices in process
        in routine ck_gen line 42894 in file
                './inputs/design.v'.
=================================================================================
|       Register Name       | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_ck_enable_a_latched_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
=================================================================================

Inferred memory devices in process
        in routine ck_gen line 42922 in file
                './inputs/design.v'.
=====================================================================================
|         Register Name         | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| i_ck_dmp_enable_a_latched_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
=====================================================================================

Inferred memory devices in process
        in routine ck_gen line 42949 in file
                './inputs/design.v'.
====================================================================================
|        Register Name         | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| i_debug_enable_a_latched_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
====================================================================================
Presto compilation completed successfully. (ck_gen)
Information: Building the design 'ibus'. (HDL-193)
Presto compilation completed successfully. (ibus)
Information: Building the design 'arc600'. (HDL-193)
Presto compilation completed successfully. (arc600)
Information: Building the design 'ibus_cksyn'. (HDL-193)
Presto compilation completed successfully. (ibus_cksyn)
Information: Building the design 'jtag_port'. (HDL-193)
Presto compilation completed successfully. (jtag_port)
Information: Building the design 'dccm_ram'. (HDL-193)
Presto compilation completed successfully. (dccm_ram)
Information: Building the design 'iccm_ram'. (HDL-193)
Presto compilation completed successfully. (iccm_ram)
Information: Building the design 'ibus_iarb' instantiated from design 'ibus' with
        the parameters "24,32,4,4". (HDL-193)
Warning:  ./inputs/design.v:46067: signed to unsigned conversion occurs. (VER-318)
Warning:  ./inputs/design.v:45706: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./inputs/design.v:45800: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./inputs/design.v:45845: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./inputs/design.v:45913: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./inputs/design.v:46142: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./inputs/design.v:46200: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 45648 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          45706           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 45785 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          45800           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 45830 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          45845           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 45895 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          45913           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 46140 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          46142           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 46192 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          46200           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4 line 46008 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| cmd_arb_hold_r_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   cmd_state_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   cmd_lock_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4 line 46037 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fifo_regs_r_reg   | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4 line 46085 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   fifo_ptr_r_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4)
Information: Building the design 'ibus_isyn'. (HDL-193)
Presto compilation completed successfully. (ibus_isyn)
Information: Building the design 'ibus_cbri_ahb' instantiated from design 'ibus' with
        the parameters "32,1,1,23". (HDL-193)
Warning:  ./inputs/design.v:45095: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 44021 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          44128           |    auto/auto     |
|          43972           |    auto/auto     |
|          44006           |    auto/auto     |
|          43987           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44914 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          43874           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44915 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          43894           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44916 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          43912           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44917 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          43932           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44918 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          43951           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 44971 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          44979           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23 line 44805 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_state_r_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_eop_top_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_haddr_top_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_hwdata_top_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_eop_out_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_haddr_out_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_hwdata_out_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_eop_old_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_haddr_old_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_hwdata_old_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_t_rerror_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_t_rdata_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_t_reop_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_last_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_restarted_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_wrap_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_hsize_r_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_hwrite_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_hlock_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_hprot_r_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_atomic_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_htrans_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_hburst_r_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_hbusreq_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_old_valid_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_top_valid_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_t_cmdack_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_t_rspval_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_1k_sbrst_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_null_byte_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_outstand_wr_r_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_2nd_wr_sz_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_2nd_wr_off_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_byte_split_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23 line 44892 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_hwdata_lagged_r_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23 line 45064 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    fifo_regs_r_reg    | Flip-flop |  34   |  Y  | N  | Y  | N  | N  | N  | N  |
|    cmd_pass_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| fifo_wr_ptr_ctr_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   fifo_empty_r_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23)
Information: Building the design 'quarc'. (HDL-193)
Presto compilation completed successfully. (quarc)
Information: Building the design 'dmp'. (HDL-193)
Presto compilation completed successfully. (dmp)
Information: Building the design 'ibus_cksyn_sys'. (HDL-193)

Inferred memory devices in process
        in routine ibus_cksyn_sys line 46872 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  toggle_int_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibus_cksyn_sys)
Information: Building the design 'ibus_cksyn_main'. (HDL-193)
Warning:  ./inputs/design.v:47027: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 47025 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          47027           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine ibus_cksyn_main line 46947 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    toggle_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ibus_cksyn_main line 46963 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     count_r_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ibus_cksyn_main line 46984 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_mask_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    mask_r0_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine ibus_cksyn_main line 47003 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sync_out_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     ratio_r_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ibus_cksyn_main)
Information: Building the design 'debug_port'. (HDL-193)
Warning:  ./inputs/design.v:510: signed to unsigned conversion occurs. (VER-318)
Warning:  ./inputs/design.v:517: signed to unsigned conversion occurs. (VER-318)
Warning:  ./inputs/design.v:523: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 496 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           528            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 593 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           605            |    auto/auto     |
|           623            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 667 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           674            |    auto/auto     |
|           682            |    auto/auto     |
|           690            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine debug_port line 473 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   jtag_tdo_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug_port line 496 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| shift_register_r_reg | Flip-flop |  32   |  Y  | N  | Y  | N  | Y  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine debug_port line 564 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ir_sreg_r_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | Y  | N  | N  |
|    ir_sreg_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug_port line 593 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   bvci_addr_r_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   bvci_addr_r_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   bvci_cmd_r_reg    | Flip-flop |   2   |  N  | N  | Y  | N  | Y  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug_port line 667 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_do_bvci_cycle_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine debug_port line 708 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   ir_latch_r_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | Y  | N  |
|   ir_latch_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug_port line 726 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  bypass_reg_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (debug_port)
Information: Building the design 'sys_clk_sync'. (HDL-193)

Inferred memory devices in process
        in routine sys_clk_sync line 104 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_bvci_cmd_r1_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_rq_r2_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_rq_r1_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_rq_synchro_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_rst_mask_r3_r_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| i_rst_mask_r2_r_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| i_rst_mask_r1_r_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
| i_bvci_addr_r1_r_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine sys_clk_sync line 156 in file
                './inputs/design.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
| i_bvci_cmd_synchro_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_bvci_addr_synchro_r_reg | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
=====================================================================================
Presto compilation completed successfully. (sys_clk_sync)
Information: Building the design 'tap_controller'. (HDL-193)
Warning:  ./inputs/design.v:902: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 894 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           902            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine tap_controller line 894 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_tap_state_r_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine tap_controller line 1103 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| jtag_tdo_zen_n_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (tap_controller)
Information: Building the design 'hif2bt'. (HDL-193)

Statistics for case statements in always block at line 1472 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1491           |    auto/auto     |
|           1502           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1596 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1607           |    auto/auto     |
|           1640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1846 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1854           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine hif2bt line 1550 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_pc_sel_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_address_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_data_out_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_command_r_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_command_r_reg   | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|  debug_rdata_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_rspval_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| debug_rerror_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  do_command_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine hif2bt line 1819 in file
                './inputs/design.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| increment_address_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      tsm_fsm_r_reg      | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|        fail_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        ready_reg        | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     i_data_in_r_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (hif2bt)
Information: Building the design 'userextensions'. (HDL-193)
Presto compilation completed successfully. (userextensions)
Information: Building the design 'control'. (HDL-193)
Presto compilation completed successfully. (control)
Information: Building the design 'alu'. (HDL-193)
Presto compilation completed successfully. (alu)
Information: Building the design 'registers'. (HDL-193)
Presto compilation completed successfully. (registers)
Information: Building the design 'auxiliary'. (HDL-193)
Presto compilation completed successfully. (auxiliary)
Information: Building the design 'debug_exts'. (HDL-193)
Presto compilation completed successfully. (debug_exts)
Information: Building the design 'ldst_queue'. (HDL-193)

Statistics for case statements in always block at line 39866 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          39868           |    auto/auto     |
|          39877           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 39958 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          39960           |    auto/auto     |
|          39964           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine ldst_queue line 39366 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_sel_dat_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_a_full_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_a_load_r_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    i_a_sex_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_a_size_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_a_addr_r_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_a_wdata_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_b_full_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_b_load_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_b_sex_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_b_size_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_b_addr_r_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_b_wdata_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_a_next_r_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|   i_b_next_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ldst_queue line 39646 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_fifo_store3_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_addr0_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_addr1_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_addr2_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_addr3_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_size0_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_size1_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_size2_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_fifo_size3_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_fifo_sex0_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_fifo_sex1_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_fifo_sex2_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_fifo_sex3_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_valid0_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_valid1_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_valid2_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_valid3_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_store0_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_store1_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_fifo_store2_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (ldst_queue)
Information: Building the design 'ld_arb'. (HDL-193)
Presto compilation completed successfully. (ld_arb)
Information: Building the design 'decoder'. (HDL-193)
Presto compilation completed successfully. (decoder)
Information: Building the design 'debug_access'. (HDL-193)

Inferred memory devices in process
        in routine debug_access line 40629 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_debug_if_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug_access line 40687 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   do_access_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug_access line 40789 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dmp_lpending_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (debug_access)
Information: Building the design 'mem_align_chk'. (HDL-193)
Presto compilation completed successfully. (mem_align_chk)
Information: Building the design 'dccm_control'. (HDL-193)

Statistics for case statements in always block at line 38763 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          38766           |    auto/auto     |
|          38770           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine dccm_control line 38570 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_stored_ld_rtn_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_ldst_dlat_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_ldst_raddr_r_reg   | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_d_addr_r_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_d_size_r_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_d_sex_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine dccm_control line 38677 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_ldst_st_d_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (dccm_control)
Information: Building the design 'eia_common'. (HDL-193)

Inferred memory devices in process
        in routine eia_common line 35778 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    xflags_r_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (eia_common)
Information: Building the design 'rctl'. (HDL-193)
Warning:  ./inputs/design.v:31776: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 27532 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          27536           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 27570 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          27572           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 27590 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          27592           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 27603 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          27606           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 27650 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          27657           |    auto/auto     |
|          27673           |    auto/auto     |
|          27731           |    auto/auto     |
|          27745           |    auto/auto     |
|          27786           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 27987 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1706           |    auto/auto     |
|           1732           |    auto/auto     |
|           1793           |    auto/auto     |
|           1806           |    auto/auto     |
|           1829           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 28658 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          28670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 28726 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          28738           |    auto/auto     |
|          28749           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 29223 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          29228           |    auto/auto     |
|          29237           |    auto/auto     |
|          29257           |    auto/auto     |
|          29260           |    auto/auto     |
|          29278           |    auto/auto     |
|          29335           |    auto/auto     |
|          29343           |    auto/auto     |
|          29350           |    auto/auto     |
|          29353           |    auto/auto     |
|          29361           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 30433 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          30445           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 30756 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1885           |    auto/auto     |
|           1893           |    auto/auto     |
|           1947           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 30896 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1534           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 31310 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          31314           |    auto/auto     |
|          31317           |    auto/auto     |
|          31346           |    auto/auto     |
|          31374           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 31480 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          31500           |    auto/auto     |
|          31526           |    auto/auto     |
|          31545           |    auto/auto     |
|          31564           |    auto/auto     |
|          31624           |    auto/auto     |
|          31679           |    auto/auto     |
|          31749           |    auto/auto     |
|          31776           |    auto/auto     |
|          31785           |    auto/auto     |
|          31824           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 31940 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          31944           |    auto/auto     |
|          31960           |    auto/auto     |
|          31977           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 32228 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          32240           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 32581 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          32584           |    auto/auto     |
|          32613           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 32666 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          32678           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine rctl line 26495 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i_go_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 26520 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_instr_pending_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine rctl line 26694 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_p2_iw_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 26711 in file
                './inputs/design.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| i_p2_loopend_hit_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Inferred memory devices in process
        in routine rctl line 28218 in file
                './inputs/design.v'.
========================================================================================
|        Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
========================================================================================
| i_p2b_limm_dslot_stall_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p2_is_dslot_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      i_p2_is_limm_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2_tag_nxt_p1_dslot_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_p2_tag_nxt_p1_limm_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_has_dslot_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p2b_has_limm_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_tag_nxt_p1_killed_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
========================================================================================

Inferred memory devices in process
        in routine rctl line 29523 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_p2_iv_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 29620 in file
                './inputs/design.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|    i_p2b_branch_iv_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_p2b_br_or_bbit32_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p2b_br_or_bbit_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_brcc_pred_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_p2b_brcc_pred_ds_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_dest_imm_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_destination_en_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p2b_destination_r_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_p2b_dolink_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       i_p2b_iw_r_reg        | Flip-flop |  30   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_jlcc_niv_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_long_immediate_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        i_p2b_q_r_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_setflags_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      i_p2b_shimm_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_shimm_s1_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_short_immediate_r_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p2b_source1_addr_r_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p2b_source1_en_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_p2b_source2_addr_r_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p2b_source2_en_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_subopcode_r_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_sync_inst_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p2b_jblcc_iv_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
        in routine rctl line 31097 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_p2b_iv_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 32025 in file
                './inputs/design.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|    i_p3_sync_inst_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_a_field_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_p3_alu16_condtrue_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_alu_absiv_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_alu_arithiv_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_alu_breq16_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_alu_brne16_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_alu_logiciv_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_alu_max_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_alu_min_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_alu_op_r_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p3_alu_snglopiv_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_awb_field_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_p3_b_field_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_p3_bit_operand_sel_r_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p3_br_or_bbit32_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_br_or_bbit_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_c_field_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p3_ccwbop_decode_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_dest_imm_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_dolink_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_flag_instr_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_p3_fmt_cond_reg_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_format_r_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p3_has_dslot_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_ld_decode_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_lr_decode_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_minoropcode_r_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_p3_ni_wbrq_predec_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_nocache_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p3_opcode_32_fmt1_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_p3_opcode_r_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|        i_p3_q_r_reg        | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_p3_sc_dest_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p3_setflags_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       i_p3_sex_r_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_shiftin_sel_r_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      i_p3_size_r_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_p3_sop_op_r_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_p3_sop_sub_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p3_special_flagset_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_sr_decode_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_st_decode_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode1_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode2_r_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode3_r_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode4_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode5_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode6_r_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p3_subopcode7_r_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p3_subopcode_r_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_p3_destination_en_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3_brcc_pred_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
        in routine rctl line 32186 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_p3_iv_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 32737 in file
                './inputs/design.v'.
=======================================================================================
|        Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=======================================================================================
|  i_store_in_progress_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
|    i_sync_local_ld_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p3_sync_stalls_pipe_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_lpending_prev_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_ignore_debug_op_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=======================================================================================

Inferred memory devices in process
        in routine rctl line 32980 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|    i_p4_wba_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p4_wben_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p4_br_or_bbit_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p4_has_dslot_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p4_ccmatch_br_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine rctl line 33036 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_p4_iv_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 33249 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_p1p2step_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine rctl line 33373 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_p4_disable_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_disable_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p3_disable_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (rctl)
Information: Building the design 'xrctl'. (HDL-193)

Inferred memory devices in process
        in routine xrctl line 23068 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ix_idecode2b_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine xrctl line 23085 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  ix_idecode3_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine xrctl line 23544 in file
                './inputs/design.v'.
=========================================================================================
|         Register Name         |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=========================================================================================
|       barrel_type_r_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   x_p3_brl_decode_16_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   x_p3_brl_decode_32_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_ext_brl_decode_16_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_ext_brl_decode_32_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p3_barrel_decode_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=========================================================================================

Inferred memory devices in process
        in routine xrctl line 23601 in file
                './inputs/design.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| i_p2b_mul64_decode_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine xrctl line 23650 in file
                './inputs/design.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| i_p3_snorm_decode_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p3_norm_decode_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine xrctl line 23685 in file
                './inputs/design.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| i_p3_swap_decode_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (xrctl)
Information: Building the design 'int_unit'. (HDL-193)
Warning:  ./inputs/design.v:19666: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19670: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19752: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19756: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19760: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19764: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19768: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19772: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19776: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19780: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19788: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19792: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19796: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19800: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19805: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19806: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19807: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19808: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19809: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19810: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19811: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19812: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19813: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19814: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19815: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19816: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19817: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19818: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19819: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19820: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19834: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19838: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19919: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19926: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19933: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19940: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19947: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19954: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19961: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19968: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19975: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19982: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19989: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:19996: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20003: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20010: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20017: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20024: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20031: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20038: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20045: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20052: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20059: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20066: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20073: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20080: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20087: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20094: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20101: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20108: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  ./inputs/design.v:20115: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 19481 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          19485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 20149 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          20162           |     no/auto      |
===============================================

Statistics for case statements in always block at line 20461 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          20463           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine int_unit line 19650 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_irq2_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_aux_lev_r_reg   | Flip-flop |  27   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_aux_lev_r_reg   | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|  i_aux_hint_r_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_irq3_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq4_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq5_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq6_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq7_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq8_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq9_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq10_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq11_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq12_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq13_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq14_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq15_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq16_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq17_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq18_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq19_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq20_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq21_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq22_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq23_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq24_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq25_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq26_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq27_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq28_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq29_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq30_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq31_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_irq1_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine int_unit line 20303 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_p0state0_r_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p0state3_r_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p0state2_r_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p0state1_r_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine int_unit line 20358 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_p2ilevel1_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_aux_lev12_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p2state_r_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_p2int_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine int_unit line 20511 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_p2bilevel1_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_p2bint_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine int_unit line 20553 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_p3ilevel1_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_p3int_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================
Warning:  ./inputs/design.v:20149: Netlist for always block is empty. (ELAB-985)
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (int_unit)
Information: Building the design 'lsu'. (HDL-193)
Presto compilation completed successfully. (lsu)
Information: Building the design 'ck_ctrl'. (HDL-193)

Inferred memory devices in process
        in routine ck_ctrl line 18898 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_ck_disable_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ck_ctrl line 18951 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| ick_dmp_disable_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine ck_ctrl line 18995 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_postrst_count_r_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
        in routine ck_ctrl line 19014 in file
                './inputs/design.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| i_pcp_rq_ongoing_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
==================================================================================

Inferred memory devices in process
        in routine ck_ctrl line 19038 in file
                './inputs/design.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| i_ctrl_cpu_start_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
==================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (ck_ctrl)
Information: Building the design 'pcounter'. (HDL-193)

Statistics for case statements in always block at line 18570 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          18573           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine pcounter line 18169 in file
                './inputs/design.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| i_last_pc_plus_len_r_reg | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|      i_p2_pc_r_reg       | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|      i_p2b_pc_r_reg      | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p2_s1val_tmp_r_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | Y  | N  | N  |
|   i_p2_s1val_tmp_r_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_p3_target_buffer_r_reg | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_p4_target_buffer_r_reg | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine pcounter line 18427 in file
                './inputs/design.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|    i_pc_is_linear_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
|     i_currentpc_r_reg      | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_currentpc_to_cache_r_reg | Flip-flop |  22   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
        in routine pcounter line 18492 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_do_restart_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine pcounter line 18498 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_restart_addr_r_reg | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (pcounter)
Information: Building the design 'bigalu'. (HDL-193)

Statistics for case statements in always block at line 11103 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11105           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11167 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11169           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11207 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11251 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11253           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11265 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11267           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11283 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11285           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11296 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11307           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11333 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11335           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 11410 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          11418           |    auto/auto     |
|          11445           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine bigalu line 11596 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_wbdata_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (bigalu)
Information: Building the design 'xalu'. (HDL-193)
Warning:  ./inputs/design.v:9798: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 9789 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           9798           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 10245 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          10269           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 10391 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          10411           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine xalu line 10245 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     lmul_en_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_mul_state_r_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mulatwork_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_do_signed_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_mul_signed_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine xalu line 10369 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_int_mul_res_r_reg | Flip-flop |  36   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine xalu line 10391 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    i_m1val_r_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_multiply_res_r_reg | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (xalu)
Information: Building the design 'coreregs'. (HDL-193)
Presto compilation completed successfully. (coreregs)
Information: Building the design 'xcoreregs'. (HDL-193)

Statistics for case statements in always block at line 12946 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          12950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 12970 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          12974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 13001 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          13005           |    auto/auto     |
===============================================
Presto compilation completed successfully. (xcoreregs)
Information: Building the design 'inst_align'. (HDL-193)

Statistics for case statements in always block at line 12465 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          12467           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine inst_align line 12634 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_buffer_valid_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine inst_align line 12679 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_buffer_r_reg    | Flip-flop |  17   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (inst_align)
Information: Building the design 'if_sys'. (HDL-193)
Presto compilation completed successfully. (if_sys)
Information: Building the design 'aux_regs'. (HDL-193)

Inferred memory devices in process
        in routine aux_regs line 6582 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_misalign_ctrl_r_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (aux_regs)
Information: Building the design 'xaux_regs'. (HDL-193)

Inferred memory devices in process
        in routine xaux_regs line 7580 in file
                './inputs/design.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| i_int_vector_base_r_reg | Flip-flop |  14   |  Y  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine xaux_regs line 7757 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  power_toggle_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine xaux_regs line 7776 in file
                './inputs/design.v'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
| i_ldst_ram_base_addr_r_reg | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================

Inferred memory devices in process
        in routine xaux_regs line 7813 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    pc_sel_r_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (xaux_regs)
Information: Building the design 'hostif'. (HDL-193)

Inferred memory devices in process
        in routine hostif line 8279 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_h_datar_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (hostif)
Information: Building the design 'timer0'. (HDL-193)

Inferred memory devices in process
        in routine timer0 line 4088 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   timer_clr_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    i_timer_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_tlimit_r_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_tlimit_r_reg    | Flip-flop |  24   |  Y  | N  | N  | Y  | N  | N  | N  |
| i_timer_pirq_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
|  i_tcontrol_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_timer_mode_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_twatchdog_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     l_irq_3_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (timer0)
Information: Building the design 'actionpoints'. (HDL-193)
Warning:  ./inputs/design.v:2877: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
        in routine actionpoints line 2955 in file
                './inputs/design.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|      i_ivic_r_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_actionhalt_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p2b_brcc_instr_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_ap_hit_qual_r_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    i_ap_value_r_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_ap_mask_r_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_ap_control_r_reg    | Flip-flop |  20   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_p2_currentpc_r_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_actionpt_status_r_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       i_en_r_reg        | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================

Inferred memory devices in process
        in routine actionpoints line 3022 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_en_debug_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (actionpoints)
Information: Building the design 'readsort'. (HDL-193)

Statistics for case statements in always block at line 38195 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          38202           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 38210 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          38217           |    auto/auto     |
===============================================
Presto compilation completed successfully. (readsort)
Information: Building the design 'scorebd'. (HDL-193)
Presto compilation completed successfully. (scorebd)
Information: Building the design 'adder'. (HDL-193)
Presto compilation completed successfully. (adder)
Information: Building the design 'mult32x5cs'. (HDL-193)
Warning:  ./inputs/design.v:9331: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./inputs/design.v:9353: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 9318 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           9331           |    auto/user     |
===============================================

Statistics for case statements in always block at line 9399 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           9353           |    user/user     |
===============================================
Presto compilation completed successfully. (mult32x5cs)
Information: Building the design 'cr_int'. (HDL-193)

Statistics for case statements in always block at line 14956 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          14963           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine cr_int line 14887 in file
                './inputs/design.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| i_s2val_inverted_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     i_stval_r_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_s1val_r_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     i_s2val_r_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_ext_s2val_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_ext_s1val_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (cr_int)
Information: Building the design 'loopcnt'. (HDL-193)

Inferred memory devices in process
        in routine loopcnt line 13844 in file
                './inputs/design.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| i_last_lp_instr_32_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine loopcnt line 13908 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_lp_cnt_r_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine loopcnt line 13971 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_lp_end_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
|   i_lp_end_r_reg    | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_lp_start_r_reg   | Flip-flop |  23   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (loopcnt)
Information: Building the design 'sync_regs'. (HDL-193)

Statistics for case statements in always block at line 15216 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1589           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine sync_regs line 15263 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_p5_we_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_hold_host_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_p5_wbdata_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   i_p5_wba_r_reg    | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (sync_regs)
Information: Building the design 'regfile_3p_wrap'. (HDL-193)

Statistics for case statements in always block at line 13458 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1642           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine regfile_3p_wrap line 13451 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_zero_a_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|    i_zero_b_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
===============================================================================
Presto compilation completed successfully. (regfile_3p_wrap)
Information: Building the design 'iccm_control'. (HDL-193)
Warning:  ./inputs/design.v:16492: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 16284 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          16287           |    auto/auto     |
|          16294           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 16484 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          16492           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine iccm_control line 16245 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_iccm_busy_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine iccm_control line 16345 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   i_dmp_sex_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_dmp_size_r_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| i_dmp_addr_lsb_r_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine iccm_control line 16405 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_ld_rtn_again_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   i_iccm_drd_r_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine iccm_control line 16440 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_code_ldvalid_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine iccm_control line 16484 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_iccm_state_r_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine iccm_control line 16654 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_p1iw_last_r_reg  | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (iccm_control)
Information: Building the design 'flags'. (HDL-193)

Inferred memory devices in process
        in routine flags line 4749 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_p3do_ilink2_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| i_p3do_ilink1_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 4958 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i_r1q_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 4970 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i_r2q_r_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 4996 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_dostep_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5012 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| i_do_inst_step_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
        in routine flags line 5189 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     i_en_r_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5204 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_cpu_start_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5259 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_selfhalt_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5286 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_breakhalt_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5330 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| i_actionhalt_r_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5349 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_aluflags_r_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5364 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_e1flag_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5378 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   i_e2flag_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine flags line 5434 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_status_l2_r_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  i_status_l1_r_reg  | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (flags)
Information: Building the design 'debug'. (HDL-193)

Inferred memory devices in process
        in routine debug line 5707 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  i_sleeping_r2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  i_sleeping_r_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | Y  | N  |
===============================================================================

Inferred memory devices in process
        in routine debug line 5739 in file
                './inputs/design.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| i_reset_applied_r_reg | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully. (debug)
Information: Building the design 'ap_compare'. (HDL-193)

Statistics for case statements in always block at line 2433 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2454           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine ap_compare line 2539 in file
                './inputs/design.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
| i_ldst_target_qual_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
|   i_ldst_target_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | Y  | N  | N  |
====================================================================================

Inferred memory devices in process
        in routine ap_compare line 2553 in file
                './inputs/design.v'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
| i_aux_target_qual_r_reg | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
|   i_aux_target_r_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | Y  | N  | N  |
===================================================================================
Presto compilation completed successfully. (ap_compare)
Information: Building the design 'scorfifo'. (HDL-193)
Presto compilation completed successfully. (scorfifo)
Information: Building the design 'dec32'. (HDL-193)
Presto compilation completed successfully. (dec32)
Information: Building the design 'regfile_3p'. (HDL-193)

Statistics for case statements in always block at line 13140 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          13239           |     no/auto      |
===============================================

Statistics for case statements in always block at line 13282 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          13290           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 13313 in file
        './inputs/design.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|          13321           |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine regfile_3p line 13140 in file
                './inputs/design.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   address_a_r_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|   address_b_r_reg    | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_29_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_30_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_31_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_0_r_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_1_r_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_2_r_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_3_r_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_10_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_11_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_12_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_13_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_14_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_15_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_26_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_27_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| regfile_mem_28_r_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (regfile_3p)
Information: Building the design 'scoritem'. (HDL-193)

Inferred memory devices in process
        in routine scoritem line 20763 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_item_r_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine scoritem line 20777 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_state_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | Y  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine scoritem line 20794 in file
                './inputs/design.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    i_path_r_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (scoritem)
1
current_design $dc_design_name
Current design is 'cpu_isle'.
{cpu_isle}
link

  Linking design 'cpu_isle'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (67 designs)              /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/cpu_isle.db, etc
  saed32rvt_tt0p85v25c (library) /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/adk/stdcells.db
  arc_rams (library)          /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/arc_rams.db
  dw_foundation.sldb (library) /cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb

1
# Load UPF if it exists
if {[file exists $dc_upf]} {
  load_upf $dc_upf
}
#-------------------------------------------------------------------------
# Write out useful files
#-------------------------------------------------------------------------
# This ddc can be used as a checkpoint to load up to the current state
write -hierarchy -format ddc \
      -output ${dc_results_dir}/${dc_design_name}.elab.ddc
Writing ddc file 'results/cpu_isle.elab.ddc'.
1
# This Verilog is useful to double-check the netlist that dc will use for
# mapping
write -hierarchy -format verilog \
      -output ${dc_results_dir}/${dc_design_name}.elab.v
Writing verilog file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/results/cpu_isle.elab.v'.
Warning: Module dccm_ram contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module io_flops contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Module ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Verilog writer has added 8 nets to module ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Module ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module eia_common contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module rctl contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module xrctl contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module int_unit contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module scoritem contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module scorfifo contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module scorebd contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module pcounter contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module bigalu contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module mult32x5cs contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module xalu contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module cr_int contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module loopcnt contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sync_regs contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module regfile_3p contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module regfile_3p_wrap contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module xcoreregs contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module inst_align contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module iccm_control contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module flags contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module debug contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module aux_regs contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module xaux_regs contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module hostif contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module timer0 contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ap_compare contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module actionpoints contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module readsort contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ldst_queue contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ld_arb contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module debug_access contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module dccm_control contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module ibus_cksyn_main contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module debug_port contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module sys_clk_sync contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module tap_controller contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module hif2bt contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
Warning: Module jtag_port contains unmapped components.  The output netlist might not be read back into the system. (VO-12)
1

  > Info: Sourcing "inputs/constraints.tcl"

# CONFIDENTIAL AND PROPRIETARY INFORMATION
# Copyright 2003-2005 ARC International (Unpublished)
# All Rights Reserved.
#
# This document, material and/or software contains confidential
# and proprietary information of ARC International and is
# protected by copyright, trade secret and other state, federal,
# and international laws, and may be embodied in patents issued
# or pending.  Its receipt or possession does not convey any
# rights to use, reproduce, disclose its contents, or to
# manufacture, or sell anything it may describe.  Reverse
# engineering is prohibited, and reproduction, disclosure or use
# without specific written authorization of ARC International is
# strictly forbidden.  ARC and the ARC logotype are trademarks of
# ARC International.
#
# ARC Product:  @@PRODUCT_NAME@@ v@@VERSION_NUMBER@@
# File version: $Revision$
# ARC Chip ID:  0
#
# Description:
#
# This is the constraints to be used for synthesis.
# 
#--------------------------------------------------------------------
#------------------------------------------------------------------------------
# Clock Definitons
#------------------------------------------------------------------------------
# Clock period for main clock
set arc_local_clock_period 5
5
# Clock period for external system clock                                 
set  arc_system_clock_period 15
15
# Clock uncertainty     
set arc_clock_skew  0.2
0.2
# Clock uncertainty for system clock, since system and cpu clocks are 
# synchronous, the skew figure is the same
set arc_sys_clock_skew  $arc_clock_skew
0.2
# Default maximum edge rate should not exceed 1/4 clk frq also see vendor req.
set arc_max_transition                  [expr $arc_local_clock_period / 4.0]     
1.25
# Margin used for hold time fixing
set arc_sys_clock_hold_margin  0.05
0.05
# Clock edge rate at each sequential element
# This is slope on input clock pin during initial synthesis. Should be non-zero value
# for more realistic driving of clock pins on flops and memories so as to give better alignment with backend results. 
set arc_clock_transition  0.2           
0.2
# JTAG Clock period 
set arc_jtag_clock_period 100 
100
create_clock -period $arc_local_clock_period -name clk_in [get_ports -hier {clk_in}]
1
set_drive 0 [get_clocks {clk_in}]
1
set_clock_uncertainty -setup $arc_sys_clock_skew [get_clocks {clk_in}]
1
set_clock_uncertainty -hold  $arc_sys_clock_hold_margin [get_clocks {clk_in}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_local_clock_period] -rise_from [get_clocks {clk_in}] -fall_to [get_clocks {clk_in}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_local_clock_period] -fall_from [get_clocks {clk_in}] -rise_to [get_clocks {clk_in}]
1
set_clock_transition $arc_clock_transition [get_clocks {clk_in}]
1
set_ideal_network [get_clocks {clk_in}]
1
create_clock -period $arc_system_clock_period -name clk_system_in [get_ports -hier {clk_system_in}]
1
set_drive 0 [get_clocks {clk_system_in}]
1
set_clock_uncertainty -setup $arc_sys_clock_skew [get_clocks {clk_system_in}]
1
set_clock_uncertainty -hold  $arc_sys_clock_hold_margin [get_clocks {clk_system_in}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_system_clock_period] -rise_from [get_clocks {clk_system_in}] -fall_to [get_clocks {clk_system_in}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_system_clock_period] -fall_from [get_clocks {clk_system_in}] -rise_to [get_clocks {clk_system_in}]
1
set_clock_transition $arc_clock_transition [get_clocks {clk_system_in}]
1
set_ideal_network [get_clocks {clk_system_in}]
1
create_clock -period $arc_system_clock_period -name hclk [get_ports -hier {hclk}]
1
set_drive 0 [get_clocks {hclk}]
1
set_clock_uncertainty -setup $arc_sys_clock_skew [get_clocks {hclk}]
1
set_clock_uncertainty -hold  $arc_sys_clock_hold_margin [get_clocks {hclk}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_system_clock_period] -rise_from [get_clocks {hclk}] -fall_to [get_clocks {hclk}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_system_clock_period] -fall_from [get_clocks {hclk}] -rise_to [get_clocks {hclk}]
1
set_clock_transition $arc_clock_transition [get_clocks {hclk}]
1
set_ideal_network [get_clocks {hclk}]
1
create_clock -period $arc_jtag_clock_period -name jtag_tck [get_ports -hier {jtag_tck}]
1
set_drive 0 [get_clocks {jtag_tck}]
1
set_clock_uncertainty -setup $arc_sys_clock_skew [get_clocks {jtag_tck}]
1
set_clock_uncertainty -hold  $arc_sys_clock_hold_margin [get_clocks {jtag_tck}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_jtag_clock_period] -rise_from [get_clocks {jtag_tck}] -fall_to [get_clocks {jtag_tck}]
1
set_clock_uncertainty -setup [expr $arc_sys_clock_skew + 0.05 * $arc_jtag_clock_period] -fall_from [get_clocks {jtag_tck}] -rise_to [get_clocks {jtag_tck}]
1
set_clock_transition $arc_clock_transition [get_clocks {jtag_tck}]
1
set_ideal_network [get_clocks {jtag_tck}]
1
set_false_path -from [get_clocks {clk_in}] -to [get_clocks {jtag_tck}]
1
set_false_path -from [get_clocks {jtag_tck}] -to [get_clocks {clk_in}]
1
set_false_path -from [get_clocks {clk_system_in}] -to [get_clocks {jtag_tck}]
1
set_false_path -from [get_clocks {jtag_tck}] -to [get_clocks {clk_system_in}]
1
set_false_path -from [get_clocks {hclk}] -to [get_clocks {jtag_tck}]
1
set_false_path -from [get_clocks {jtag_tck}] -to [get_clocks {hclk}]
1
# -----------------------------------------------------------------------------
# Define Input and Output constraints
# -----------------------------------------------------------------------------
# ----------------------------------------------------------------------
# ARC600 Constraints
# ----------------------------------------------------------------------
# ----------------------------------------------------------------------
# AHB Constraints
# ----------------------------------------------------------------------
set_input_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports {hready} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports {hresetn} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports {hresp*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports {hrdata*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports {hgrant} -filter {@port_direction == in}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports haddr* -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hburst* -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hbusreq -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hsize* -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports htrans* -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hwdata* -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hwrite -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hlock -filter {@port_direction == out}]
1
set_output_delay [expr $arc_system_clock_period * 0.3 ] -clock [get_clocks {hclk}] [get_ports hprot* -filter {@port_direction == out}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {*irq*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {ctrl_cpu_start} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {test_mode} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {arc_start_a} -filter {@port_direction == in}]
1
set_output_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports power_toggle -filter {@port_direction == out}]
1
set_output_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports en -filter {@port_direction == out}]
1
set_output_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports jtag_tdo_zen_n -filter {@port_direction == out}]
1
# ----------------------------------------------------------------------
# DCCM DMI Constraints
# ----------------------------------------------------------------------
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {ldst_dmi_req} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {ldst_dmi_addr*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {ldst_dmi_wdata*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {ldst_dmi_wr} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {ldst_dmi_be*} -filter {@port_direction == in}]
1
set_output_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports ldst_dmi_rdata* -filter {@port_direction == out}]
1
# ----------------------------------------------------------------------
# ICCM DMI Constraints
# ----------------------------------------------------------------------
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {code_dmi_req} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {code_dmi_addr*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {code_dmi_wdata*} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {code_dmi_wr} -filter {@port_direction == in}]
1
set_input_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports {code_dmi_be*} -filter {@port_direction == in}]
1
set_output_delay [expr $arc_local_clock_period * 0.25 ] -clock [get_clocks {clk_in}] [get_ports code_dmi_rdata* -filter {@port_direction == out}]
1
# ----------------------------------------------------------------------
# JTAG Constraints
# ----------------------------------------------------------------------
set_input_delay [expr $arc_jtag_clock_period * 0.1] -clock [get_clocks {jtag*_tck}] [get_ports {jtag*} -filter {@port_direction == in && @name !~ jtag*_tck}]
1
set_output_delay [expr $arc_jtag_clock_period * 0.1] -clock [get_clocks {jtag*_tck}] [get_ports jtag* -filter {@port_direction == out}]
1
#------------------------------------------------------------------------------
# False Paths
#------------------------------------------------------------------------------
set_false_path -from [get_ports {arc_start_a}] 
1
# -----------------------------------------------------------------------------
# Multicycle paths
# -----------------------------------------------------------------------------
set bus_inputs [get_ports {*merged_ahb_* haddr hburst hbusreq hgrant hlock hprot hrdata hready hresp hsize htrans hwdata hwrite} -filter "@port_direction == in"]
{hgrant hrdata[31] hrdata[30] hrdata[29] hrdata[28] hrdata[27] hrdata[26] hrdata[25] hrdata[24] hrdata[23] hrdata[22] hrdata[21] hrdata[20] hrdata[19] hrdata[18] hrdata[17] hrdata[16] hrdata[15] hrdata[14] hrdata[13] hrdata[12] hrdata[11] hrdata[10] hrdata[9] hrdata[8] hrdata[7] hrdata[6] hrdata[5] hrdata[4] hrdata[3] hrdata[2] hrdata[1] hrdata[0] hready hresp[1] hresp[0]}
set_multicycle_path -setup 4 -from $bus_inputs -to [get_clocks {clk_in}]
1
set_multicycle_path -hold -end 3 -from $bus_inputs -to [get_clocks {clk_in}]
1
#------------------------------------------------------------------------------
# Case Analysis
#------------------------------------------------------------------------------
set_case_analysis 0 [get_ports {test_mode}] 
1

  > Info: Sourcing "scripts/make-path-groups.tcl"

#=========================================================================
# make-path-groups.tcl
#=========================================================================
# Set up common path groups to help the timing engine focus individually
# on different sets of paths.
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
set ports_clock_root [filter_collection \
                       [get_attribute [get_clocks] sources] \
                       object_class==port]
{clk_in ick_gen/clk_in clk_system_in ick_gen/clk_system_in hclk iibus/hclk iibus/ibus_dcbri_ahb/hclk jtag_tck ijtag_port/jtag_tck ijtag_port/u_tap_controller/jtag_tck ijtag_port/u_debug_port/jtag_tck iio_flops/jtag_tck}
group_path -name REGOUT \
           -to   [all_outputs]
1
group_path -name REGIN \
           -from [remove_from_collection [all_inputs] $ports_clock_root]
1
group_path -name FEEDTHROUGH \
           -from [remove_from_collection [all_inputs] $ports_clock_root] \
           -to   [all_outputs]
1

  > Info: Sourcing "scripts/compile-options.tcl"

#=========================================================================
# compile-options.tcl
#=========================================================================
# This script sets the "$compile_ultra_options" variable used in the
# compile.tcl script.
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
#-------------------------------------------------------------------------
# Flatten effort
#-------------------------------------------------------------------------
#
# - Effort 0: No auto-ungrouping / boundary optimizations (strict hierarchy)
# - Effort 1: No auto-ungrouping / boundary optimizations
#             DesignWare cells are ungrouped (var compile_ultra_ungroup_dw)
# - Effort 2: Enable auto-ungrouping / boundary optimizations
#             DesignWare cells are ungrouped (var compile_ultra_ungroup_dw)
# - Effort 3: Everything ungrouped + level param for how deep to ungroup
#
# Note that even with boundary optimizations off, DC will still propagate
# constants across the boundary, although this can be disabled with a
# variable if we really wanted to disable it.
#
puts "Info: Flattening effort = $dc_flatten_effort"
Info: Flattening effort = 0
set compile_ultra_options ""
if {$dc_flatten_effort == 0} {
  puts "Info: All design hierarchies are preserved unless otherwise specified."
  set_app_var compile_ultra_ungroup_dw false
  puts "Info: Design Compiler compile_ultra boundary optimization is disabled."
  append compile_ultra_options " -no_autoungroup -no_boundary_optimization"

} elseif {$dc_flatten_effort == 1} {
  puts "Info: Unconditionally ungroup the DesignWare cells."
  set_app_var compile_ultra_ungroup_dw true
  puts "Info: Design Compiler compile_ultra automatic ungrouping is disabled."
  puts "Info: Design Compiler compile_ultra boundary optimization is disabled."
  append compile_ultra_options " -no_autoungroup -no_boundary_optimization"

} elseif {$dc_flatten_effort == 2} {
  puts "Info: Unconditionally ungroup the DesignWare cells."
  set_app_var compile_ultra_ungroup_dw true
  puts "Info: Design Compiler compile_ultra automatic ungrouping is enabled."
  puts "Info: Design Compiler compile_ultra boundary optimization is enabled."
  append compile_ultra_options ""

} elseif {$dc_flatten_effort == 3} {
  set ungroup_start_level 2
  ungroup -start_level $ungroup_start_level -all -flatten
  puts "Info: All hierarchical cells starting from level $ungroup_start_level are flattened."
  puts "Info: Unconditionally ungroup the DesignWare cells."
  puts "Info: Design Compiler compile_ultra automatic ungrouping is enabled."
  puts "Info: Design Compiler compile_ultra boundary optimization is enabled."
  set_app_var compile_ultra_ungroup_dw true
  append compile_ultra_options ""

} else {
  puts "Info: Unrecognizable flatten effort value: $dc_flatten_effort"
  exit
}
Info: All design hierarchies are preserved unless otherwise specified.
Info: Design Compiler compile_ultra boundary optimization is disabled.
 -no_autoungroup -no_boundary_optimization
#-------------------------------------------------------------------------
# Enable or disable clock gating
#-------------------------------------------------------------------------
puts "Info: Enable clock gating = $dc_gate_clock"
Info: Enable clock gating = True
if { $dc_gate_clock == True } {
  append compile_ultra_options " -gate_clock"
}
 -no_autoungroup -no_boundary_optimization -gate_clock
#-------------------------------------------------------------------------
# Other
#-------------------------------------------------------------------------
# Three-state nets are declared as Verilog "wire" instead of "tri." This
# is useful in eliminating "assign" primitives and "tran" gates in the
# Verilog output.
set_app_var verilogout_no_tri true
true
# Prevent assignment statements in the Verilog netlist
set_fix_multiple_port_nets -all -buffer_constants
1
# Apply physical design constraints (this really belongs in constraints)
#
# Set the minimum and maximum routing layers used in DC topographical mode
#
if { $dc_topographical == True } {
  set_ignored_layers -min_routing_layer $ADK_MIN_ROUTING_LAYER_DC
  set_ignored_layers -max_routing_layer $ADK_MAX_ROUTING_LAYER_DC

  report_ignored_layers
}
Information: linking reference library : /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/5-snps_adk_32nm/view-standard/stdcells.mwlib. (PSYN-878)

  Linking design 'cpu_isle'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (67 designs)              /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/cpu_isle.db, etc
  saed32rvt_tt0p85v25c (library) /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/adk/stdcells.db
  arc_rams (library)          /home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/arc_rams.db
  dw_foundation.sldb (library) /cad/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb

Information: No preferred routing direction found for design layer M1. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer M2. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer M3. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer M4. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer M5. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer M6. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer M7. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer M8. Using reference direction V. (DCT-035)
Information: No preferred routing direction found for design layer M9. Using reference direction H. (DCT-035)
Information: No preferred routing direction found for design layer MRDL. Using reference direction V. (DCT-035)
Information: setting M1 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M2 as min routing layer.  (PSYN-179)
Information: setting M8 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M9 as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting MRDL as ignored_layer due to min_max layer setting. (PSYN-178)
Information: setting M7 as max routing layer.  (PSYN-179)
Ignored layers in congestion analysis and RC estimation: M1 M8 M9 MRDL 

Min_routing_layer: M2
Max_routing_layer: M7
1

  > Info: Sourcing "scripts/compile.tcl"

#=========================================================================
# compile.tcl
#=========================================================================
# Author : Christopher Torng
# Date   : September 30, 2018
#-------------------------------------------------------------------------
# Pre-compile checks
#-------------------------------------------------------------------------
# The check_timing command checks for constraint problems such as
# undefined clocking, undefined input arrival times, and undefined output
# constraints. These constraint problems could cause you to overlook
# timing violations. For this reason, the check_timing command is
# recommended whenever you apply new constraints such as clock
# definitions, I/O delays, or timing exceptions.
redirect -tee \
  ${dc_reports_dir}/${dc_design_name}.premapped.checktiming.rpt \
  {check_timing}
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'cpu_isle' contains 14 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
iarc600/idmp/idebug_access/dmp_lpending_r_reg/synch_preset
iarc600/iquarc/icontrol/ipcounter/i_pc_is_linear_r_reg/synch_clear
iibus/iiarb/cmd_arb_hold_r_reg[0]/next_state
iibus/iiarb/cmd_arb_hold_r_reg[1]/next_state
iibus/iiarb/cmd_arb_hold_r_reg[2]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[0]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[1]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[2]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[3]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[4]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[5]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[6]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[7]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[8]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[9]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[10]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[11]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[12]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[13]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[14]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[15]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[16]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[17]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[18]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[19]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[20]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[21]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[22]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[23]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[24]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[25]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[26]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[27]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[28]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[29]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[30]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/debug_rdata_r_reg[31]/next_state
ijtag_port/u_hif2bt/debug_rdata_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/debug_rerror_r_reg/next_state
ijtag_port/u_hif2bt/debug_rerror_r_reg/synch_enable
ijtag_port/u_hif2bt/do_command_r_reg/next_state
ijtag_port/u_hif2bt/fail_reg/next_state
ijtag_port/u_hif2bt/fail_reg/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[4]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[5]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[6]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[7]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[8]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[9]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[10]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[11]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[12]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[13]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[14]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[15]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[16]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[17]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[18]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[19]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[20]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[21]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[22]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[23]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[24]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[25]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[26]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[27]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[28]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[29]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[30]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/i_address_r_reg[31]/next_state
ijtag_port/u_hif2bt/i_address_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_command_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_command_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[4]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[5]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[6]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[7]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[8]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[9]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[10]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[11]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[12]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[13]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[14]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[15]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[16]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[17]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[18]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[19]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[20]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[21]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[22]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[23]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[24]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[25]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[26]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[27]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[28]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[29]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[30]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/i_data_in_r_reg[31]/next_state
ijtag_port/u_hif2bt/i_data_in_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[0]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[1]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[2]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[3]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[3]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[4]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[4]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[5]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[5]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[6]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[6]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[7]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[7]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[8]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[8]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[9]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[9]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[10]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[10]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[11]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[11]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[12]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[12]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[13]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[13]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[14]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[14]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[15]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[15]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[16]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[16]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[17]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[17]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[18]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[18]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[19]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[19]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[20]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[20]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[21]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[21]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[22]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[22]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[23]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[23]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[24]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[24]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[25]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[25]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[26]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[26]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[27]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[27]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[28]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[28]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[29]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[29]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[30]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[30]/synch_enable
ijtag_port/u_hif2bt/i_data_out_r_reg[31]/next_state
ijtag_port/u_hif2bt/i_data_out_r_reg[31]/synch_enable
ijtag_port/u_hif2bt/i_pc_sel_r_reg/next_state
ijtag_port/u_hif2bt/i_rspval_r_reg/next_state
ijtag_port/u_hif2bt/i_rspval_r_reg/synch_enable
ijtag_port/u_hif2bt/increment_address_r_reg/next_state
ijtag_port/u_hif2bt/ready_reg/next_state
ijtag_port/u_hif2bt/ready_reg/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[0]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[0]/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[1]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[1]/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[2]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[2]/synch_enable
ijtag_port/u_hif2bt/tsm_fsm_r_reg[3]/next_state
ijtag_port/u_hif2bt/tsm_fsm_r_reg[3]/synch_enable
ijtag_port/u_sys_clk_sync/i_bvci_addr_r1_r_reg[2]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_r1_r_reg[3]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_r1_r_reg[4]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_synchro_r_reg[2]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_synchro_r_reg[3]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_addr_synchro_r_reg[4]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_r1_r_reg[0]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_r1_r_reg[1]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_synchro_r_reg[0]/next_state
ijtag_port/u_sys_clk_sync/i_bvci_cmd_synchro_r_reg[1]/next_state
ijtag_port/u_sys_clk_sync/i_rq_r1_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rq_r2_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rq_synchro_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rst_mask_r2_r_reg/next_state
ijtag_port/u_sys_clk_sync/i_rst_mask_r3_r_reg/next_state

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
# Check design for consistency
#
# Most problems with synthesis will be caught in this report
check_design -summary
 
****************************************
check_design summary:
Version:     S-2021.06-SP5-4
Date:        Mon May 13 03:11:54 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                   4603
    Unconnected ports (LINT-28)                                  1839
    Feedthrough (LINT-29)                                         304
    Shorted outputs (LINT-31)                                    1361
    Constant outputs (LINT-52)                                   1099

Cells                                                             366
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                        359
    Nets connected to multiple pins on same cell (LINT-33)          5

Nets                                                              370
    Unloaded nets (LINT-2)                                        370
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)

1
check_design \
  > ${dc_reports_dir}/${dc_design_name}.premapped.checkdesign.rpt
#-------------------------------------------------------------------------
# Compile
#-------------------------------------------------------------------------
puts "Info: DC compile_ultra options = $compile_ultra_options"
Info: DC compile_ultra options =  -no_autoungroup -no_boundary_optimization -gate_clock
eval "compile_ultra $compile_ultra_options"
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/adk/stdcells.db"
Library analysis succeeded.

TLU+ File = inputs/adk/rtk-max.tluplus
TLU+ File = inputs/adk/rtk-min.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Warning: Total of 2 instantiated cells without corresponding physical library cells are found. Run '-check_only' with 'compile_ultra' to see more details. (OPT-1432)
Information: Converting capacitance units for library 'arc_rams' since those in library 'saed32rvt_tt0p85v25c' differ. (TIM-106)
Information: Running optimization using a maximum of 16 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.5 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.5 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler Topographical                             |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 28815          |
| Number of User Hierarchies                              | 69             |
| Sequential Cell Count                                   | 2917           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 5339 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 2 instances of design 'readsort'. (OPT-1056)
Information: Uniquified 2 instances of design 'ap_compare'. (OPT-1056)
Information: Uniquified 2 instances of design 'scoritem'. (OPT-1056)
  Simplifying Design 'cpu_isle'
Information: Performing clock-gating with positive edge logic: 'integrated' and negative edge logic: 'integrated'. (PWR-1047)

Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)
Loaded alib file 'alib/alib-52/stdcells.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'rctl'
Information: Added key list 'DesignWare' to design 'rctl'. (DDB-72)
Information: In design 'rctl', the register 'i_p2b_iw_r_reg[16]' is removed because it is merged to 'i_p2b_subopcode_r_reg[0]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p2b_iw_r_reg[17]' is removed because it is merged to 'i_p2b_subopcode_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p2b_iw_r_reg[18]' is removed because it is merged to 'i_p2b_subopcode_r_reg[2]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p2b_iw_r_reg[21]' is removed because it is merged to 'i_p2b_subopcode_r_reg[5]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode2_r_reg[0]' is removed because it is merged to 'i_p3_subopcode_r_reg[0]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode2_r_reg[1]' is removed because it is merged to 'i_p3_subopcode_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode2_r_reg[2]' is removed because it is merged to 'i_p3_subopcode_r_reg[2]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode2_r_reg[3]' is removed because it is merged to 'i_p3_subopcode_r_reg[3]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode1_r_reg[0]' is removed because it is merged to 'i_p3_subopcode_r_reg[3]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode2_r_reg[4]' is removed because it is merged to 'i_p3_subopcode_r_reg[4]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode1_r_reg[1]' is removed because it is merged to 'i_p3_subopcode_r_reg[4]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode3_r_reg[0]' is removed because it is merged to 'i_p3_subopcode_r_reg[5]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode5_r_reg[0]' is removed because it is merged to 'i_p3_subopcode7_r_reg[0]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_b_field_r_reg[1]' is removed because it is merged to 'i_p3_subopcode7_r_reg[0]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode5_r_reg[1]' is removed because it is merged to 'i_p3_subopcode7_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_b_field_r_reg[2]' is removed because it is merged to 'i_p3_subopcode7_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode3_r_reg[1]' is removed because it is merged to 'i_p3_subopcode6_r_reg[0]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_format_r_reg[0]' is removed because it is merged to 'i_p3_subopcode6_r_reg[0]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode4_r_reg' is removed because it is merged to 'i_p3_subopcode6_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_subopcode3_r_reg[2]' is removed because it is merged to 'i_p3_subopcode6_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_format_r_reg[1]' is removed because it is merged to 'i_p3_subopcode6_r_reg[1]'. (OPT-1215)
Information: In design 'rctl', the register 'i_p3_b_field_r_reg[0]' is removed because it is merged to 'i_p3_subopcode6_r_reg[2]'. (OPT-1215)
 Implement Synthetic for 'rctl'.
  Processing 'ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23'
Information: Added key list 'DesignWare' to design 'ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23'. (DDB-72)
Information: The register 'i_wrap_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_haddr_top_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_restarted_r_reg' will be removed. (OPT-1207)
 Implement Synthetic for 'ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23'.
Information: The register 'i_hburst_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_hburst_r_reg[1]' is a constant and will be removed. (OPT-1206)
  Processing 'regfile_3p'
 Implement Synthetic for 'regfile_3p'.
  Processing 'cr_int'
  Processing 'bigalu'
 Implement Synthetic for 'bigalu'.
  Processing 'pcounter'
Information: Added key list 'DesignWare' to design 'pcounter'. (DDB-72)
Information: The register 'i_p2_s1val_tmp_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_p2_s1val_tmp_r_reg[31]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'pcounter'.
  Processing 'actionpoints'
Information: The register 'i_p2_currentpc_r_reg[0]' is a constant and will be removed. (OPT-1206)
  Processing 'quarc'
  Processing 'xalu'
Information: Added key list 'DesignWare' to design 'xalu'. (DDB-72)
 Implement Synthetic for 'xalu'.
  Processing 'int_unit'
Information: The register 'i_irq31_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq30_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq29_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq28_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq27_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq26_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq25_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq24_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq23_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq22_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq21_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq20_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq19_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq18_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq17_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq16_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq15_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq14_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq13_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq12_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq11_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq10_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq9_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq8_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq7_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq6_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq5_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq4_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_irq3_r_reg' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'int_unit'.
  Processing 'loopcnt'
Information: Added key list 'DesignWare' to design 'loopcnt'. (DDB-72)
Information: The register 'i_lp_end_r_reg[23]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'loopcnt'.
  Processing 'xrctl'
  Processing 'dccm_control'
 Implement Synthetic for 'dccm_control'.
  Processing 'jtag_port'
 Implement Synthetic for 'jtag_port'.
  Processing 'iccm_control'
 Implement Synthetic for 'iccm_control'.
  Processing 'arc600'
  Processing 'xcoreregs'
 Implement Synthetic for 'xcoreregs'.
  Processing 'io_flops'
 Implement Synthetic for 'io_flops'.
  Processing 'ck_gen'
Warning: No negative phase latch in library for Cell i_ck_enable_a_latched_reg. The clock phase would be changed. (OPT-1231)
Warning: No negative phase latch in library for Cell i_ck_dmp_enable_a_latched_reg. The clock phase would be changed. (OPT-1231)
Warning: No negative phase latch in library for Cell i_debug_enable_a_latched_reg. The clock phase would be changed. (OPT-1231)
  Processing 'SNPS_CLOCK_GATE_HIGH_ldst_queue_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_inst_align'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_scoritem_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0'
  Mapping integrated clock gating circuitry
  Processing 'registers'
  Processing 'ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4'
Information: Added key list 'DesignWare' to design 'ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4'. (DDB-72)
Information: The register 'cmd_arb_hold_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fifo_regs_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_arb_hold_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'cmd_arb_hold_r_reg[1]' is a constant and will be removed. (OPT-1206)
 Implement Synthetic for 'ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4'.
  Processing 'hostif'
  Processing 'ld_arb'
 Implement Synthetic for 'ld_arb'.
  Processing 'scorebd'
  Processing 'SNPS_CLOCK_GATE_HIGH_pcounter_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0'
  Mapping integrated clock gating circuitry
  Processing 'ldst_queue'
 Implement Synthetic for 'ldst_queue'.
  Processing 'flags'
  Processing 'arc_ram'
  Processing 'iccm_ram'
  Processing 'mult32x5cs'
 Implement Synthetic for 'mult32x5cs'.
  Processing 'debug_exts'
  Processing 'readsort_0'
  Processing 'sys_clk_sync'
 Implement Synthetic for 'sys_clk_sync'.
Information: The register 'i_rq_synchro_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_rq_r1_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_rq_r2_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_bvci_cmd_r1_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_bvci_cmd_r1_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_bvci_addr_r1_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_bvci_addr_r1_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_bvci_addr_r1_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_rst_mask_r3_r_reg' will be removed. (OPT-1207)
Information: The register 'i_rst_mask_r2_r_reg' will be removed. (OPT-1207)
Information: The register 'i_rst_mask_r1_r_reg' will be removed. (OPT-1207)
  Processing 'mem_align_chk'
  Processing 'SNPS_CLOCK_GATE_HIGH_ibus_cksyn_main'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_flags_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_xalu_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_eia_common'
  Mapping integrated clock gating circuitry
  Processing 'cpu_isle'
  Processing 'regfile_3p_wrap'
  Processing 'userextensions'
  Processing 'scorfifo'
Information: Added key list 'DesignWare' to design 'scorfifo'. (DDB-72)
  Processing 'dec32'
 Implement Synthetic for 'dec32'.
  Processing 'SNPS_CLOCK_GATE_HIGH_dccm_control_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_iccm_control_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_bigalu'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_1'
  Mapping integrated clock gating circuitry
  Processing 'xaux_regs'
  Processing 'ibus'
  Processing 'eia_common'
  Processing 'ibus_cksyn_main'
Information: Added key list 'DesignWare' to design 'ibus_cksyn_main'. (DDB-72)
  Processing 'ibus_cksyn'
  Processing 'hif2bt'
 Implement Synthetic for 'hif2bt'.
Information: The register 'i_pc_sel_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'do_command_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'increment_address_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_out_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_command_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_command_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rdata_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_rspval_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'debug_rerror_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_address_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'tsm_fsm_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'tsm_fsm_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'tsm_fsm_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'tsm_fsm_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'fail_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_data_in_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_command_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'i_command_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'ready_reg' is a constant and will be removed. (OPT-1206)
  Processing 'debug_access'
  Processing 'scoritem_0'
Information: Added key list 'DesignWare' to design 'scoritem_0'. (DDB-72)
  Processing 'decoder'
Information: Added key list 'DesignWare' to design 'decoder'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_debug_port_1'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_xaux_regs_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_cr_int_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_rctl_0'
  Mapping integrated clock gating circuitry
  Processing 'auxiliary'
  Processing 'aux_regs'
  Processing 'inst_align'
  Processing 'scoritem_1'
Information: Added key list 'DesignWare' to design 'scoritem_1'. (DDB-72)
  Processing 'dccm_ram'
  Processing 'sync_regs'
Information: Added key list 'DesignWare' to design 'sync_regs'. (DDB-72)
  Processing 'timer0'
Information: Added key list 'DesignWare' to design 'timer0'. (DDB-72)
Information: In design 'timer0', the register 'i_timer_pirq_r_reg' is removed because it is merged to 'l_irq_3_reg'. (OPT-1215)
 Implement Synthetic for 'timer0'.
  Processing 'tap_controller'
  Processing 'if_sys'
  Processing 'SNPS_CLOCK_GATE_HIGH_debug_port_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_timer0_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_sync_regs'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_int_unit_0'
  Mapping integrated clock gating circuitry
  Processing 'ibus_isyn'
  Processing 'control'
  Processing 'coreregs'
  Processing 'alu'
  Processing 'adder'
Information: HDL directives for resource sharing/implementation are ignored. (HDL-413)
Information: Added key list 'DesignWare' to design 'adder'. (DDB-72)
 Implement Synthetic for 'adder'.
  Processing 'debug'
  Processing 'SNPS_CLOCK_GATE_HIGH_loopcnt_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_xrctl_0'
  Mapping integrated clock gating circuitry
  Processing 'ap_compare_0'
 Implement Synthetic for 'ap_compare_0'.
  Processing 'debug_port'
 Implement Synthetic for 'debug_port'.
  Processing 'dmp'
  Processing 'ck_ctrl'
  Processing 'lsu'
  Processing 'SNPS_CLOCK_GATE_HIGH_actionpoints_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_regfile_3p_0'
  Mapping integrated clock gating circuitry
  Processing 'SNPS_CLOCK_GATE_HIGH_scoritem_1'
  Mapping integrated clock gating circuitry
  Processing 'ibus_cksyn_sys'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design cpu_isle, since there are no registers. (PWR-806)
Information: Skipping clock gating on design arc_ram, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ck_gen, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibus, since there are no registers. (PWR-806)
Information: Skipping clock gating on design arc600, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibus_cksyn, since there are no registers. (PWR-806)
Information: Skipping clock gating on design jtag_port, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dccm_ram, since there are no registers. (PWR-806)
Information: Skipping clock gating on design iccm_ram, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ibus_isyn, since there are no registers. (PWR-806)
Information: Skipping clock gating on design quarc, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dmp, since there are no registers. (PWR-806)
Information: Skipping clock gating on design sys_clk_sync, since there are no registers. (PWR-806)
Information: Skipping clock gating on design hif2bt, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design userextensions, since there are no registers. (PWR-806)
Information: Skipping clock gating on design control, since there are no registers. (PWR-806)
Information: Skipping clock gating on design alu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design registers, since there are no registers. (PWR-806)
Information: Skipping clock gating on design auxiliary, since there are no registers. (PWR-806)
Information: Skipping clock gating on design debug_exts, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ld_arb, since there are no registers. (PWR-806)
Information: Skipping clock gating on design decoder, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mem_align_chk, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cksyn_main, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_debug_port_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_debug_port_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design lsu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design coreregs, since there are no registers. (PWR-806)
Information: Skipping clock gating on design xcoreregs, since there are no registers. (PWR-806)
Information: Skipping clock gating on design if_sys, since there are no registers. (PWR-806)
Information: Skipping clock gating on design readsort_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ldst_queue_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dccm_control_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_eia_common, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rctl_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xrctl_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_int_unit_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design scorebd, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pcounter_DW01_inc_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pcounter_DW01_add_J6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design adder, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_bigalu, since there are no registers. (PWR-806)
Information: Skipping clock gating on design mult32x5cs, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xalu_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design xalu_DW01_add_J9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design xalu_DW01_add_J9_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_inst_align, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xaux_regs_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design timer0_DW01_inc_J20_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_actionpoints_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design scorfifo, since there are no registers. (PWR-806)
Information: Skipping clock gating on design adder_DP_OP_7J21_122_4863_J21_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cr_int_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dec32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_loopcnt_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design loopcnt_DP_OP_14J11_123_8061_J11_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design loopcnt_DP_OP_13J11_122_8061_J11_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_sync_regs, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_iccm_control_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_flags_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design dec32_DW01_dec_J16_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_scoritem_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_scoritem_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ldst_queue_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ldst_queue_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ldst_queue_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ldst_queue_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ldst_queue_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_pcounter_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design readsort_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_flags_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xalu_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xalu_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xalu_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_dccm_control_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_iccm_control_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_iccm_control_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_debug_port_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_debug_port_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_debug_port_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xaux_regs_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cr_int_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cr_int_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cr_int_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rctl_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rctl_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rctl_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rctl_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_rctl_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer0_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_timer0_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_int_unit_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_int_unit_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_loopcnt_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_loopcnt_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_xrctl_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_actionpoints_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_actionpoints_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_actionpoints_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_actionpoints_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_actionpoints_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_regfile_3p_17, since there are no registers. (PWR-806)
Information: Performing clock-gating on design ap_compare_1. (PWR-730)
Information: Performing clock-gating on design ap_compare_0. (PWR-730)
Information: Performing clock-gating on design xalu. (PWR-730)
Information: Performing clock-gating on design loopcnt. (PWR-730)
Information: Performing clock-gating on design hostif. (PWR-730)
Information: Performing clock-gating on design dccm_control. (PWR-730)
Information: Performing clock-gating on design xaux_regs. (PWR-730)
Information: Performing clock-gating on design ibus_cksyn_sys. (PWR-730)
Information: Performing clock-gating on design eia_common. (PWR-730)
Information: Performing clock-gating on design xrctl. (PWR-730)
Information: Performing clock-gating on design bigalu. (PWR-730)
Information: Performing clock-gating on design cr_int. (PWR-730)
Information: Performing clock-gating on design regfile_3p. (PWR-730)
Information: Performing clock-gating on design int_unit. (PWR-730)
Information: Performing clock-gating on design iccm_control. (PWR-730)
Information: Performing clock-gating on design aux_regs. (PWR-730)
Information: Performing clock-gating on design scoritem_1. (PWR-730)
Information: Performing clock-gating on design io_flops. (PWR-730)
Information: Performing clock-gating on design ldst_queue. (PWR-730)
Information: Performing clock-gating on design tap_controller. (PWR-730)
Information: Performing clock-gating on design debug. (PWR-730)
Information: Performing clock-gating on design scoritem_0. (PWR-730)
Information: Performing clock-gating on design flags. (PWR-730)
Information: Performing clock-gating on design debug_port. (PWR-730)
Information: Performing clock-gating on design ck_ctrl. (PWR-730)
Information: Performing clock-gating on design debug_access. (PWR-730)
Information: Performing clock-gating on design ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4. (PWR-730)
Information: Performing clock-gating on design sync_regs. (PWR-730)
Information: Performing clock-gating on design inst_align. (PWR-730)
Information: Performing clock-gating on design rctl. (PWR-730)
Information: Performing clock-gating on design actionpoints. (PWR-730)
Information: Performing clock-gating on design ibus_cksyn_main. (PWR-730)
Information: Performing clock-gating on design ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23. (PWR-730)
Information: Performing clock-gating on design pcounter. (PWR-730)
Information: Performing clock-gating on design regfile_3p_wrap. (PWR-730)
Information: Performing clock-gating on design timer0. (PWR-730)
Information: The register 'iibus/iiarb/cmd_lock_r_reg' will be removed. (OPT-1207)
Information: The register 'iarc600/iquarc/iregisters/icoreregs/isync_regs/i_hold_host_r_reg' will be removed. (OPT-1207)
Information: Removing unused design 'hif2bt'. (OPT-1055)
Information: Removing unused design 'ibus_isyn'. (OPT-1055)
Information: The register 'iarc600/iquarc/iauxiliary/iaux_regs/U_debug/i_reset_applied_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_dostep_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/icontrol/ipcounter/i_p2_s1val_tmp_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/icontrol/ick_ctrl/i_pcp_rq_ongoing_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/idmp/idebug_access/do_access_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/idmp/idebug_access/i_debug_if_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_outstand_wr_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_wr_ptr_ctr_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_empty_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/idmp/idebug_access/dmp_lpending_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_hprot_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_hprot_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_old_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_haddr_out_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/i_hsize_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/icontrol/ilsu/U_scoreboard/U_scorfifo/U_scoritem3/i_path_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_do_inst_step_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[0]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[1]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[2]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[3]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[4]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[5]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[6]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[7]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[8]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[9]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[10]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[11]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[12]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[13]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[14]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[15]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[16]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[17]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[18]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[19]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[20]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[21]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[22]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[23]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[24]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[25]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[26]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[27]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[28]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[29]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[30]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[31]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[32]' will be removed. (OPT-1207)
Information: The register 'iibus/ibus_dcbri_ahb/fifo_regs_r_reg[33]' will be removed. (OPT-1207)
Information: The register 'iarc600/iquarc/icontrol/irctl/i_p3_sync_stalls_pipe_r_reg' will be removed. (OPT-1207)
Information: The register 'iarc600/iquarc/icontrol/irctl/i_store_in_progress_r_reg' will be removed. (OPT-1207)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'dec32'. (DDB-72)
  Mapping Optimization (Phase 1)
Warning: In design cpu_isle, there are sequential cells not driving any load. (OPT-109)
Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)
Information: The register 'iarc600/iquarc/iauxiliary/iaux_regs/U_flags/i_cpu_start_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/icontrol/ilsu/U_scoreboard/U_scorfifo/U_scoritem0/i_path_r_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/icontrol/irctl/i_ignore_debug_op_r_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'iarc600/iquarc/icontrol/irctl/i_p1p2step_r_reg' is a constant and will be removed. (OPT-1206)

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Mapping 'adder_DP_OP_7J21_122_4863_0'

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:16:46   44679.3      0.00       0.0       0.0                           1207068800.0000
    0:18:39   44504.7      0.00       0.0       0.0                           1201413376.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
Loading db file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/inputs/arc_rams.db'
  Loading design 'cpu_isle'
Information: The library cell 'PMT3_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_RVT' in the library 'saed32rvt_tt0p85v25c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Warning: Created physical library cell for logical library cell fake_dccm. (OPT-1413)
Warning: Created physical library cell for logical library cell fake_iccm. (OPT-1413)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)

...25%...50%...75%...100% done.


Info: updating annotations.
 Collecting Buffer Trees ... Found 417

 Processing Buffer Trees ... 

    [42]  10% ...
    [84]  20% ...
    [126]  30% ...
    [168]  40% ...
    [210]  50% ...
    [252]  60% ...
    [294]  70% ...
    [336]  80% ...
    [378]  90% ...
    [417] 100% Done ...


Information: Automatic high-fanout synthesis deletes 925 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 793 new cells. (PSYN-864)

Info: updating annotations.

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:19:31   44685.4      0.23       4.4      12.5                           1202023808.0000
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
    0:19:36   44685.4      0.23       4.4      12.5                           1202023808.0000
    0:22:46   43728.3      0.00       0.0      35.4                           1201430400.0000


  Beginning Design Rule Fixing  (max_transition)
  ------------------------------------
Info: updating annotations.
Info-lpmode: computing default table with library = lib57
Info-lpmode-fail: Could not propagate arrival times. Info-lpmode-fail: Could not propagate arrival times.     0:24:00   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:00   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:00   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:00   43768.7      0.00       0.0       0.0                           1203030016.0000
Info: updating annotations.
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:24:11   43768.7      0.00       0.0       0.0                           1203030016.0000
    0:25:43   42675.4      0.01       0.0       0.0                           1183373824.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning High Effort Optimization Phase
  ----------------------------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  Beginning Timing Optimization
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:25:43   42675.4      0.01       0.0       0.0                           1183373824.0000
    0:25:43   42675.4      0.01       0.0       0.0                           1183373824.0000
    0:25:52   42676.6      0.00       0.0       0.0                           1183373824.0000
Info: updating annotations.
    0:26:00   42676.6      0.00       0.0       0.0                           1183373824.0000
    0:26:00   42676.6      0.00       0.0       0.0                           1183373824.0000
    0:26:00   42676.6      0.00       0.0       0.0                           1183373824.0000
    0:26:00   42676.6      0.00       0.0       0.0                           1183373824.0000

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%


  High Effort Optimization Phase Complete
  ---------------------------------------

Skipping remaining steps due to timing met. Go to finish


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

Threshold voltage group cell usage:
>> saed32cell_svt 100.00%
Info: updating annotations.
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
# High-effort area optimization
#
# This command was introduced in I-2013.12 and performs monotonic
# gate-to-gate optimization on mapped designs. It is supposed to improve
# area without degrading timing or leakage.
if { $dc_high_effort_area_opt == True } {
  optimize_netlist -area
}
#-------------------------------------------------------------------------
# Post-compile
#-------------------------------------------------------------------------
# Check design
check_design -summary
 
****************************************
check_design summary:
Version:     S-2021.06-SP5-4
Date:        Mon May 13 03:39:06 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                  11028
    Unconnected ports (LINT-28)                                 11026
    Feedthrough (LINT-29)                                           2

Cells                                                            7327
    Cells do not drive (LINT-1)                                     2
    Connected to power or ground (LINT-32)                       7247
    Nets connected to multiple pins on same cell (LINT-33)         78
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)

1
check_design > ${dc_reports_dir}/${dc_design_name}.mapped.checkdesign.rpt
# Synopsys Formality
set_svf -off
1
# Uniquify by prefixing every module in the design with the design name.
# This is useful for hierarchical LVS when multiple blocks use modules
# with the same name but different definitions.
if { $dc_uniquify_with_design_name == True } {
  set uniquify_naming_style "${dc_design_name}_%s_%d"
  uniquify -force
}
Information: Uniquified 1 instances of design 'pcounter_DW01_inc_J6_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'pcounter_DW01_add_J6_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'quarc'. (OPT-1056)
Information: Uniquified 1 instances of design 'xalu_DW01_add_J9_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'xalu_DW01_add_J9_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'jtag_port'. (OPT-1056)
Information: Uniquified 1 instances of design 'loopcnt_DP_OP_14J11_123_8061_J11_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'loopcnt_DP_OP_13J11_122_8061_J11_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'arc600'. (OPT-1056)
Information: Uniquified 1 instances of design 'xcoreregs'. (OPT-1056)
Information: Uniquified 1 instances of design 'ck_gen'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ldst_queue_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_inst_align'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_scoritem_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'registers'. (OPT-1056)
Information: Uniquified 1 instances of design 'ld_arb'. (OPT-1056)
Information: Uniquified 1 instances of design 'scorebd'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'arc_ram'. (OPT-1056)
Information: Uniquified 1 instances of design 'iccm_ram'. (OPT-1056)
Information: Uniquified 1 instances of design 'mult32x5cs'. (OPT-1056)
Information: Uniquified 1 instances of design 'debug_exts'. (OPT-1056)
Information: Uniquified 1 instances of design 'readsort_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'sys_clk_sync'. (OPT-1056)
Information: Uniquified 1 instances of design 'mem_align_chk'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cksyn_main'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_flags_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xalu_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_eia_common'. (OPT-1056)
Information: Uniquified 1 instances of design 'userextensions'. (OPT-1056)
Information: Uniquified 1 instances of design 'scorfifo'. (OPT-1056)
Information: Uniquified 1 instances of design 'dec32'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_dccm_control_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_iccm_control_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_bigalu'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'ibus'. (OPT-1056)
Information: Uniquified 1 instances of design 'ibus_cksyn'. (OPT-1056)
Information: Uniquified 1 instances of design 'decoder'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_debug_port_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xaux_regs_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_cr_int_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_rctl_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'auxiliary'. (OPT-1056)
Information: Uniquified 1 instances of design 'dccm_ram'. (OPT-1056)
Information: Uniquified 1 instances of design 'if_sys'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_debug_port_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_timer0_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_sync_regs'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_int_unit_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'timer0_DW01_inc_J20_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'control'. (OPT-1056)
Information: Uniquified 1 instances of design 'coreregs'. (OPT-1056)
Information: Uniquified 1 instances of design 'alu'. (OPT-1056)
Information: Uniquified 1 instances of design 'adder'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_loopcnt_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xrctl_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'dmp'. (OPT-1056)
Information: Uniquified 1 instances of design 'lsu'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_actionpoints_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_scoritem_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ldst_queue_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ldst_queue_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ldst_queue_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ldst_queue_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ldst_queue_5'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_5'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_pcounter_6'. (OPT-1056)
Information: Uniquified 1 instances of design 'readsort_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_flags_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xalu_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xalu_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xalu_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_dccm_control_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_iccm_control_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_iccm_control_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_6'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_7'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_8'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_9'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_10'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_debug_port_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_debug_port_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_debug_port_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xaux_regs_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_cr_int_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_cr_int_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_cr_int_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_rctl_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_rctl_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_rctl_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_rctl_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_rctl_5'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_timer0_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_timer0_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_int_unit_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_int_unit_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_loopcnt_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_loopcnt_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_xrctl_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_actionpoints_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_actionpoints_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_actionpoints_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_actionpoints_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_actionpoints_5'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_2'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_3'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_4'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_5'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_6'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_7'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_8'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_9'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_10'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_11'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_12'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_13'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_14'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_15'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_16'. (OPT-1056)
Information: Uniquified 1 instances of design 'SNPS_CLOCK_GATE_HIGH_regfile_3p_17'. (OPT-1056)
Information: Uniquified 1 instances of design 'ap_compare_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'ap_compare_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'xalu'. (OPT-1056)
Information: Uniquified 1 instances of design 'loopcnt'. (OPT-1056)
Information: Uniquified 1 instances of design 'hostif'. (OPT-1056)
Information: Uniquified 1 instances of design 'dccm_control'. (OPT-1056)
Information: Uniquified 1 instances of design 'xaux_regs'. (OPT-1056)
Information: Uniquified 1 instances of design 'ibus_cksyn_sys'. (OPT-1056)
Information: Uniquified 1 instances of design 'eia_common'. (OPT-1056)
Information: Uniquified 1 instances of design 'xrctl'. (OPT-1056)
Information: Uniquified 1 instances of design 'bigalu'. (OPT-1056)
Information: Uniquified 1 instances of design 'cr_int'. (OPT-1056)
Information: Uniquified 1 instances of design 'regfile_3p'. (OPT-1056)
Information: Uniquified 1 instances of design 'int_unit'. (OPT-1056)
Information: Uniquified 1 instances of design 'iccm_control'. (OPT-1056)
Information: Uniquified 1 instances of design 'aux_regs'. (OPT-1056)
Information: Uniquified 1 instances of design 'scoritem_1'. (OPT-1056)
Information: Uniquified 1 instances of design 'io_flops'. (OPT-1056)
Information: Uniquified 1 instances of design 'ldst_queue'. (OPT-1056)
Information: Uniquified 1 instances of design 'tap_controller'. (OPT-1056)
Information: Uniquified 1 instances of design 'debug'. (OPT-1056)
Information: Uniquified 1 instances of design 'scoritem_0'. (OPT-1056)
Information: Uniquified 1 instances of design 'flags'. (OPT-1056)
Information: Uniquified 1 instances of design 'debug_port'. (OPT-1056)
Information: Uniquified 1 instances of design 'ck_ctrl'. (OPT-1056)
Information: Uniquified 1 instances of design 'debug_access'. (OPT-1056)
Information: Uniquified 1 instances of design 'ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4'. (OPT-1056)
Information: Uniquified 1 instances of design 'sync_regs'. (OPT-1056)
Information: Uniquified 1 instances of design 'inst_align'. (OPT-1056)
Information: Uniquified 1 instances of design 'rctl'. (OPT-1056)
Information: Uniquified 1 instances of design 'actionpoints'. (OPT-1056)
Information: Uniquified 1 instances of design 'ibus_cksyn_main'. (OPT-1056)
Information: Uniquified 1 instances of design 'ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23'. (OPT-1056)
Information: Uniquified 1 instances of design 'pcounter'. (OPT-1056)
Information: Uniquified 1 instances of design 'regfile_3p_wrap'. (OPT-1056)
Information: Uniquified 1 instances of design 'timer0'. (OPT-1056)
Information: Uniquified 1 instances of design 'adder_DP_OP_7J21_122_4863_0'. (OPT-1056)
1
# Use naming rules to preserve structs and use case insensitive names
# to guarantee unique names even with case insensitive tools 
define_name_rules verilog -preserve_struct_ports -case_insensitive
1
report_names     \
  -rules verilog \
  > ${dc_reports_dir}/${dc_design_name}.mapped.naming.rpt
# Replace special characters with non-special ones before writing out a
# Verilog netlist (e.g., "\bus[5]" -> "bus_5_")
change_names -rules verilog -hierarchy
Warning: In the design cpu_isle_ck_gen_0, net 'clk_ungated' is connecting multiple ports. (UCN-1)
Warning: In the design cpu_isle_ck_gen_0, net 'clk_system' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1

  > Info: Sourcing "inputs/generate-results.tcl"

#=========================================================================
# generate-results.tcl
#=========================================================================
# Write out the design
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
# Write the .namemap file for energy analysis
if {[file exists "inputs/run.saif" ]} {
  saif_map                   \
    -create_map              \
    -input "inputs/run.saif" \
    -source_instance ${dc_saif_instance}
}
# Write out files
write -format ddc \
      -hierarchy  \
      -output ${dc_results_dir}/${dc_design_name}.mapped.ddc
Writing ddc file 'results/cpu_isle.mapped.ddc'.
1
write -format verilog \
      -hierarchy      \
      -output ${dc_results_dir}/${dc_design_name}.mapped.v
Writing verilog file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/results/cpu_isle.mapped.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
#write -format svsim \
#      -output ${dc_results_dir}/${dc_design_name}.mapped.svwrapper.v
# Dump the mapped.v and svwrapper.v into one svsim.v file to make it
# easier to include a single file for gate-level simulation. The svwrapper
# matches the interface of the original RTL even if using SystemVerilog
# features (e.g., array of arrays, uses parameters, etc.).
sh cat ${dc_results_dir}/${dc_design_name}.mapped.v \
#       ${dc_results_dir}/${dc_design_name}.mapped.svwrapper.v \
       > ${dc_results_dir}/${dc_design_name}.mapped.svsim.v
/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Ultra(TM) in topographical mode
// Version   : S-2021.06-SP5-4
// Date      : Mon May 13 03:39:07 2024
/////////////////////////////////////////////////////////////


module cpu_isle_dccm_ram_0 ( clk_ungated, ldst_addr, ldst_din, ldst_mask, 
        ldst_wren, ldst_ck_en, ldst_dout );
  input [16:0] ldst_addr;
  input [31:0] ldst_din;
  input [3:0] ldst_mask;
  output [31:0] ldst_dout;
  input clk_ungated, ldst_wren, ldst_ck_en;

  wire   [3:0] i_wren;
  wire   [3:0] i_ck_en;

  fake_dccm U_fake_dccm ( .address(ldst_addr), .we(i_wren), .ck_en(i_ck_en), 
        .wr_data(ldst_din), .rd_data(ldst_dout), .clk(clk_ungated) );
  AND2X1_RVT U2 ( .A1(ldst_ck_en), .A2(ldst_mask[0]), .Y(i_ck_en[0]) );
  AND2X1_RVT U3 ( .A1(ldst_mask[0]), .A2(ldst_wren), .Y(i_wren[0]) );
  AND2X1_RVT U4 ( .A1(ldst_ck_en), .A2(ldst_mask[1]), .Y(i_ck_en[1]) );
  AND2X1_RVT U5 ( .A1(ldst_wren), .A2(ldst_mask[1]), .Y(i_wren[1]) );
  AND2X1_RVT U6 ( .A1(ldst_ck_en), .A2(ldst_mask[2]), .Y(i_ck_en[2]) );
  AND2X1_RVT U7 ( .A1(ldst_wren), .A2(ldst_mask[2]), .Y(i_wren[2]) );
  AND2X1_RVT U8 ( .A1(ldst_ck_en), .A2(ldst_mask[3]), .Y(i_ck_en[3]) );
  AND2X1_RVT U9 ( .A1(ldst_wren), .A2(ldst_mask[3]), .Y(i_wren[3]) );
endmodule


module cpu_isle_iccm_ram_0 ( clk_ungated, code_ram_addr, code_ram_wdata, 
        code_ram_wr, code_ram_be, code_ram_ck_en, code_ram_rdata );
  input [16:0] code_ram_addr;
  input [31:0] code_ram_wdata;
  input [3:0] code_ram_be;
  output [31:0] code_ram_rdata;
  input clk_ungated, code_ram_wr, code_ram_ck_en;
  wire   N0, N1, N2, N3, N4, N5, N6, N7;

  fake_iccm U_fake_iccm ( .address(code_ram_addr), .we({N0, N1, N2, N3}), 
        .ck_en({N4, N5, N6, N7}), .wr_data(code_ram_wdata), .rd_data(
        code_ram_rdata), .clk(clk_ungated) );
  AND2X1_RVT U1 ( .A1(code_ram_be[3]), .A2(code_ram_wr), .Y(N0) );
  AND2X1_RVT U2 ( .A1(code_ram_wr), .A2(code_ram_be[2]), .Y(N1) );
  AND2X1_RVT U3 ( .A1(code_ram_wr), .A2(code_ram_be[1]), .Y(N2) );
  AND2X1_RVT U4 ( .A1(code_ram_wr), .A2(code_ram_be[0]), .Y(N3) );
  AND2X1_RVT U5 ( .A1(code_ram_be[3]), .A2(code_ram_ck_en), .Y(N4) );
  AND2X1_RVT U6 ( .A1(code_ram_be[2]), .A2(code_ram_ck_en), .Y(N5) );
  AND2X1_RVT U7 ( .A1(code_ram_be[1]), .A2(code_ram_ck_en), .Y(N6) );
  AND2X1_RVT U8 ( .A1(code_ram_be[0]), .A2(code_ram_ck_en), .Y(N7) );
endmodule


module cpu_isle_arc_ram_0 ( clk_ungated, ldst_addr, ldst_din, ldst_mask, 
        ldst_wren, ldst_ck_en, code_ram_addr, code_ram_wdata, code_ram_wr, 
        code_ram_be, code_ram_ck_en, ldst_dout, code_ram_rdata );
  input [16:0] ldst_addr;
  input [31:0] ldst_din;
  input [3:0] ldst_mask;
  input [16:0] code_ram_addr;
  input [31:0] code_ram_wdata;
  input [3:0] code_ram_be;
  output [31:0] ldst_dout;
  output [31:0] code_ram_rdata;
  input clk_ungated, ldst_wren, ldst_ck_en, code_ram_wr, code_ram_ck_en;


  cpu_isle_dccm_ram_0 idccm_ram ( .clk_ungated(clk_ungated), .ldst_addr(
        ldst_addr), .ldst_din(ldst_din), .ldst_mask(ldst_mask), .ldst_wren(
        ldst_wren), .ldst_ck_en(ldst_ck_en), .ldst_dout(ldst_dout) );
  cpu_isle_iccm_ram_0 iiccm_ram ( .clk_ungated(clk_ungated), .code_ram_addr(
        code_ram_addr), .code_ram_wdata(code_ram_wdata), .code_ram_wr(
        code_ram_wr), .code_ram_be(code_ram_be), .code_ram_ck_en(
        code_ram_ck_en), .code_ram_rdata(code_ram_rdata) );
endmodule


module cpu_isle_ck_gen_0 ( clk_in, clk_system_in, ck_disable, ck_dmp_gated, 
        en_debug_r, clk, clk_debug, clk_dmp, clk_ungated, clk_system );
  input clk_in, clk_system_in, ck_disable, ck_dmp_gated, en_debug_r;
  output clk, clk_debug, clk_dmp, clk_ungated, clk_system;
  wire   clk_in, clk_system_in, ck_enable, N0, i_ck_enable_a_latched,
         i_ck_dmp_enable_a, i_ck_dmp_enable_a_latched,
         i_debug_enable_a_latched;
  assign clk_ungated = clk_in;
  assign clk_system = clk_system_in;

  LATCHX1_RVT i_ck_enable_a_latched_reg ( .CLK(N0), .D(ck_enable), .Q(
        i_ck_enable_a_latched) );
  LATCHX1_RVT i_ck_dmp_enable_a_latched_reg ( .CLK(N0), .D(i_ck_dmp_enable_a), 
        .Q(i_ck_dmp_enable_a_latched) );
  LATCHX1_RVT i_debug_enable_a_latched_reg ( .CLK(N0), .D(en_debug_r), .Q(
        i_debug_enable_a_latched) );
  INVX1_RVT U7 ( .A(clk_in), .Y(N0) );
  AND2X1_RVT U2 ( .A1(clk_in), .A2(i_ck_enable_a_latched), .Y(clk) );
  NOR2X0_RVT U3 ( .A1(ck_disable), .A2(ck_dmp_gated), .Y(i_ck_dmp_enable_a) );
  INVX1_RVT U4 ( .A(ck_disable), .Y(ck_enable) );
  AND2X1_RVT U5 ( .A1(clk_in), .A2(i_ck_dmp_enable_a_latched), .Y(clk_dmp) );
  AND2X1_RVT U6 ( .A1(clk_in), .A2(i_debug_enable_a_latched), .Y(clk_debug) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0 ( 
        clk, rst_a, t0_address, t0_be, t0_cmd, t0_eop, t0_plen, t0_wdata, 
        t0_cmdval, t0_rspack, t0_priv, t0_buffer, t0_cache, t0_mode, 
        t1_address, t1_be, t1_cmd, t1_eop, t1_plen, t1_wdata, t1_cmdval, 
        t1_rspack, t1_priv, t1_buffer, t1_cache, t1_mode, t2_address, t2_be, 
        t2_cmd, t2_eop, t2_plen, t2_wdata, t2_cmdval, t2_rspack, t2_priv, 
        t2_buffer, t2_cache, t2_mode, t3_address, t3_be, t3_cmd, t3_eop, 
        t3_plen, t3_wdata, t3_cmdval, t3_rspack, t3_priv, t3_buffer, t3_cache, 
        t3_mode, t4_address, t4_be, t4_cmd, t4_eop, t4_plen, t4_wdata, 
        t4_cmdval, t4_rspack, t4_priv, t4_buffer, t4_cache, t4_mode, i_cmdack, 
        i_rdata, i_reop, i_rspval, t0_cmdack, t0_rdata, t0_reop, t0_rspval, 
        t1_cmdack, t1_rdata, t1_reop, t1_rspval, t2_cmdack, t2_rdata, t2_reop, 
        t2_rspval, t3_cmdack, t3_rdata, t3_reop, t3_rspval, t4_cmdack, 
        t4_rdata, t4_reop, t4_rspval, i_address, i_be, i_cmd, i_eop, i_plen, 
        i_wdata, i_cmdval, i_rspack, i_buffer, i_priv, i_cache, i_mode, 
        iarb_busy );
  input [23:0] t0_address;
  input [3:0] t0_be;
  input [1:0] t0_cmd;
  input [8:0] t0_plen;
  input [31:0] t0_wdata;
  input [23:0] t1_address;
  input [3:0] t1_be;
  input [1:0] t1_cmd;
  input [8:0] t1_plen;
  input [31:0] t1_wdata;
  input [23:0] t2_address;
  input [3:0] t2_be;
  input [1:0] t2_cmd;
  input [8:0] t2_plen;
  input [31:0] t2_wdata;
  input [23:0] t3_address;
  input [3:0] t3_be;
  input [1:0] t3_cmd;
  input [8:0] t3_plen;
  input [31:0] t3_wdata;
  input [23:0] t4_address;
  input [3:0] t4_be;
  input [1:0] t4_cmd;
  input [8:0] t4_plen;
  input [31:0] t4_wdata;
  input [31:0] i_rdata;
  output [31:0] t0_rdata;
  output [31:0] t1_rdata;
  output [31:0] t2_rdata;
  output [31:0] t3_rdata;
  output [31:0] t4_rdata;
  output [23:0] i_address;
  output [3:0] i_be;
  output [1:0] i_cmd;
  output [8:0] i_plen;
  output [31:0] i_wdata;
  input clk, rst_a, t0_eop, t0_cmdval, t0_rspack, t0_priv, t0_buffer, t0_cache,
         t0_mode, t1_eop, t1_cmdval, t1_rspack, t1_priv, t1_buffer, t1_cache,
         t1_mode, t2_eop, t2_cmdval, t2_rspack, t2_priv, t2_buffer, t2_cache,
         t2_mode, t3_eop, t3_cmdval, t3_rspack, t3_priv, t3_buffer, t3_cache,
         t3_mode, t4_eop, t4_cmdval, t4_rspack, t4_priv, t4_buffer, t4_cache,
         t4_mode, i_cmdack, i_reop, i_rspval;
  output t0_cmdack, t0_reop, t0_rspval, t1_cmdack, t1_reop, t1_rspval,
         t2_cmdack, t2_reop, t2_rspval, t3_cmdack, t3_reop, t3_rspval,
         t4_cmdack, t4_reop, t4_rspval, i_eop, i_cmdval, i_rspack, i_buffer,
         i_priv, i_cache, i_mode, iarb_busy;
  wire   cmd_state_next, cmd_state_r, N164, N165, N166, N167, net21731, n317,
         n318, n319, n320, n321, n322, n323, n324, n325, n326, n327, n328,
         n329, n330, n331, n332, n434;
  wire   [2:0] fifo_ptr_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0 clk_gate_fifo_ptr_r_reg ( 
        .CLK(clk), .EN(N164), .ENCLK(net21731), .TE(1'b0) );
  DFFARX1_RVT fifo_ptr_r_reg_0_ ( .D(N165), .CLK(net21731), .RSTB(n434), .Q(
        fifo_ptr_r[0]) );
  DFFARX1_RVT fifo_ptr_r_reg_1_ ( .D(N166), .CLK(net21731), .RSTB(n434), .Q(
        fifo_ptr_r[1]) );
  DFFARX1_RVT fifo_ptr_r_reg_2_ ( .D(N167), .CLK(net21731), .RSTB(n434), .Q(
        fifo_ptr_r[2]) );
  DFFARX1_RVT cmd_state_r_reg ( .D(cmd_state_next), .CLK(clk), .RSTB(n434), 
        .Q(cmd_state_r) );
  NBUFFX2_RVT U4 ( .A(i_rdata[0]), .Y(t0_rdata[0]) );
  NBUFFX2_RVT U5 ( .A(i_rdata[1]), .Y(t0_rdata[1]) );
  NBUFFX2_RVT U6 ( .A(i_rdata[2]), .Y(t0_rdata[2]) );
  NBUFFX2_RVT U7 ( .A(i_rdata[3]), .Y(t0_rdata[3]) );
  NBUFFX2_RVT U8 ( .A(i_rdata[4]), .Y(t0_rdata[4]) );
  NBUFFX2_RVT U9 ( .A(i_rdata[5]), .Y(t0_rdata[5]) );
  NBUFFX2_RVT U10 ( .A(i_rdata[6]), .Y(t0_rdata[6]) );
  NBUFFX2_RVT U11 ( .A(i_rdata[7]), .Y(t0_rdata[7]) );
  NBUFFX2_RVT U12 ( .A(i_rdata[8]), .Y(t0_rdata[8]) );
  NBUFFX2_RVT U13 ( .A(i_rdata[9]), .Y(t0_rdata[9]) );
  NBUFFX2_RVT U14 ( .A(i_rdata[10]), .Y(t0_rdata[10]) );
  NBUFFX2_RVT U15 ( .A(i_rdata[11]), .Y(t0_rdata[11]) );
  NBUFFX2_RVT U16 ( .A(i_rdata[12]), .Y(t0_rdata[12]) );
  NBUFFX2_RVT U17 ( .A(i_rdata[13]), .Y(t0_rdata[13]) );
  NBUFFX2_RVT U18 ( .A(i_rdata[14]), .Y(t0_rdata[14]) );
  NBUFFX2_RVT U19 ( .A(i_rdata[15]), .Y(t0_rdata[15]) );
  NBUFFX2_RVT U20 ( .A(i_rdata[16]), .Y(t0_rdata[16]) );
  NBUFFX2_RVT U21 ( .A(i_rdata[17]), .Y(t0_rdata[17]) );
  NBUFFX2_RVT U22 ( .A(i_rdata[18]), .Y(t0_rdata[18]) );
  NBUFFX2_RVT U23 ( .A(i_rdata[19]), .Y(t0_rdata[19]) );
  NBUFFX2_RVT U24 ( .A(i_rdata[20]), .Y(t0_rdata[20]) );
  NBUFFX2_RVT U25 ( .A(i_rdata[21]), .Y(t0_rdata[21]) );
  NBUFFX2_RVT U26 ( .A(i_rdata[22]), .Y(t0_rdata[22]) );
  NBUFFX2_RVT U27 ( .A(i_rdata[23]), .Y(t0_rdata[23]) );
  NBUFFX2_RVT U28 ( .A(i_rdata[24]), .Y(t0_rdata[24]) );
  NBUFFX2_RVT U29 ( .A(i_rdata[25]), .Y(t0_rdata[25]) );
  NBUFFX2_RVT U30 ( .A(i_rdata[26]), .Y(t0_rdata[26]) );
  NBUFFX2_RVT U31 ( .A(i_rdata[27]), .Y(t0_rdata[27]) );
  NBUFFX2_RVT U32 ( .A(i_rdata[28]), .Y(t0_rdata[28]) );
  NBUFFX2_RVT U33 ( .A(i_rdata[29]), .Y(t0_rdata[29]) );
  NBUFFX2_RVT U34 ( .A(i_rdata[30]), .Y(t0_rdata[30]) );
  NBUFFX2_RVT U35 ( .A(i_rdata[31]), .Y(t0_rdata[31]) );
  NBUFFX2_RVT U36 ( .A(t0_plen[0]), .Y(i_plen[0]) );
  NBUFFX2_RVT U37 ( .A(t0_plen[1]), .Y(i_plen[1]) );
  NBUFFX2_RVT U38 ( .A(t0_plen[2]), .Y(i_plen[2]) );
  NBUFFX2_RVT U74 ( .A(t0_be[0]), .Y(i_be[0]) );
  NBUFFX2_RVT U75 ( .A(t0_be[1]), .Y(i_be[1]) );
  NBUFFX2_RVT U76 ( .A(t0_be[2]), .Y(i_be[2]) );
  NBUFFX2_RVT U77 ( .A(t0_be[3]), .Y(i_be[3]) );
  INVX1_RVT U105 ( .A(fifo_ptr_r[1]), .Y(n321) );
  INVX1_RVT U106 ( .A(fifo_ptr_r[0]), .Y(n323) );
  NAND3X0_RVT U107 ( .A1(fifo_ptr_r[2]), .A2(n321), .A3(n323), .Y(n318) );
  OA21X1_RVT U110 ( .A1(cmd_state_r), .A2(n318), .A3(t0_cmdval), .Y(i_cmdval)
         );
  NAND3X0_RVT U111 ( .A1(t0_eop), .A2(i_cmdval), .A3(i_cmdack), .Y(n317) );
  OA221X1_RVT U112 ( .A1(cmd_state_r), .A2(t0_cmdval), .A3(cmd_state_r), .A4(
        n318), .A5(n317), .Y(cmd_state_next) );
  INVX1_RVT U113 ( .A(cmd_state_r), .Y(n319) );
  NAND3X0_RVT U114 ( .A1(t0_cmdval), .A2(n319), .A3(n318), .Y(n330) );
  NAND2X0_RVT U115 ( .A1(i_rspval), .A2(i_reop), .Y(n320) );
  OA21X1_RVT U116 ( .A1(n330), .A2(n320), .A3(n323), .Y(N165) );
  INVX1_RVT U117 ( .A(n330), .Y(n325) );
  NAND2X0_RVT U118 ( .A1(n325), .A2(n320), .Y(n332) );
  INVX1_RVT U119 ( .A(n332), .Y(n327) );
  MUX41X1_RVT U120 ( .A1(n327), .A3(n330), .A2(n330), .A4(n327), .S0(n323), 
        .S1(fifo_ptr_r[1]), .Y(N166) );
  INVX1_RVT U121 ( .A(fifo_ptr_r[2]), .Y(n326) );
  NAND3X0_RVT U122 ( .A1(n326), .A2(n321), .A3(n323), .Y(iarb_busy) );
  AO22X1_RVT U123 ( .A1(fifo_ptr_r[1]), .A2(n325), .A3(n321), .A4(n332), .Y(
        n322) );
  OA221X1_RVT U124 ( .A1(fifo_ptr_r[0]), .A2(n332), .A3(n323), .A4(n325), .A5(
        n322), .Y(n324) );
  OA22X1_RVT U125 ( .A1(n325), .A2(iarb_busy), .A3(n324), .A4(n326), .Y(n329)
         );
  NAND4X0_RVT U126 ( .A1(fifo_ptr_r[1]), .A2(fifo_ptr_r[0]), .A3(n327), .A4(
        n326), .Y(n328) );
  NAND2X0_RVT U127 ( .A1(n329), .A2(n328), .Y(N167) );
  NAND4X0_RVT U128 ( .A1(i_rspval), .A2(i_reop), .A3(n330), .A4(iarb_busy), 
        .Y(n331) );
  NAND2X0_RVT U129 ( .A1(n332), .A2(n331), .Y(N164) );
  INVX1_RVT U39 ( .A(rst_a), .Y(n434) );
  NBUFFX2_RVT U40 ( .A(t0_address[23]), .Y(i_address[23]) );
  NBUFFX2_RVT U41 ( .A(t0_address[22]), .Y(i_address[22]) );
  NBUFFX2_RVT U42 ( .A(t0_address[21]), .Y(i_address[21]) );
  NBUFFX2_RVT U43 ( .A(t0_address[20]), .Y(i_address[20]) );
  NBUFFX2_RVT U44 ( .A(t0_address[19]), .Y(i_address[19]) );
  NBUFFX2_RVT U45 ( .A(t0_address[18]), .Y(i_address[18]) );
  NBUFFX2_RVT U46 ( .A(t0_address[17]), .Y(i_address[17]) );
  NBUFFX2_RVT U47 ( .A(t0_address[16]), .Y(i_address[16]) );
  NBUFFX2_RVT U48 ( .A(t0_address[15]), .Y(i_address[15]) );
  NBUFFX2_RVT U49 ( .A(t0_address[14]), .Y(i_address[14]) );
  NBUFFX2_RVT U50 ( .A(t0_address[13]), .Y(i_address[13]) );
  NBUFFX2_RVT U51 ( .A(t0_address[12]), .Y(i_address[12]) );
  NBUFFX2_RVT U52 ( .A(t0_address[11]), .Y(i_address[11]) );
  NBUFFX2_RVT U53 ( .A(t0_address[9]), .Y(i_address[9]) );
  NBUFFX2_RVT U54 ( .A(t0_address[8]), .Y(i_address[8]) );
  NBUFFX2_RVT U55 ( .A(t0_address[7]), .Y(i_address[7]) );
  NBUFFX2_RVT U56 ( .A(t0_address[4]), .Y(i_address[4]) );
  NBUFFX2_RVT U57 ( .A(t0_address[2]), .Y(i_address[2]) );
  NBUFFX2_RVT U58 ( .A(t0_wdata[31]), .Y(i_wdata[31]) );
  NBUFFX2_RVT U60 ( .A(t0_wdata[29]), .Y(i_wdata[29]) );
  NBUFFX2_RVT U61 ( .A(t0_wdata[28]), .Y(i_wdata[28]) );
  NBUFFX2_RVT U62 ( .A(t0_wdata[27]), .Y(i_wdata[27]) );
  NBUFFX2_RVT U63 ( .A(t0_wdata[26]), .Y(i_wdata[26]) );
  NBUFFX2_RVT U65 ( .A(t0_wdata[24]), .Y(i_wdata[24]) );
  NBUFFX2_RVT U66 ( .A(t0_wdata[23]), .Y(i_wdata[23]) );
  NBUFFX2_RVT U67 ( .A(t0_wdata[22]), .Y(i_wdata[22]) );
  NBUFFX2_RVT U68 ( .A(t0_wdata[21]), .Y(i_wdata[21]) );
  NBUFFX2_RVT U69 ( .A(t0_wdata[20]), .Y(i_wdata[20]) );
  NBUFFX2_RVT U70 ( .A(t0_wdata[19]), .Y(i_wdata[19]) );
  NBUFFX2_RVT U78 ( .A(t0_wdata[18]), .Y(i_wdata[18]) );
  NBUFFX2_RVT U79 ( .A(t0_wdata[17]), .Y(i_wdata[17]) );
  NBUFFX2_RVT U80 ( .A(t0_wdata[16]), .Y(i_wdata[16]) );
  NBUFFX2_RVT U81 ( .A(t0_wdata[15]), .Y(i_wdata[15]) );
  NBUFFX2_RVT U82 ( .A(t0_wdata[14]), .Y(i_wdata[14]) );
  NBUFFX2_RVT U84 ( .A(t0_wdata[13]), .Y(i_wdata[13]) );
  NBUFFX2_RVT U87 ( .A(t0_wdata[12]), .Y(i_wdata[12]) );
  NBUFFX2_RVT U88 ( .A(t0_wdata[11]), .Y(i_wdata[11]) );
  NBUFFX2_RVT U89 ( .A(t0_wdata[10]), .Y(i_wdata[10]) );
  NBUFFX2_RVT U92 ( .A(t0_wdata[9]), .Y(i_wdata[9]) );
  NBUFFX2_RVT U94 ( .A(t0_wdata[7]), .Y(i_wdata[7]) );
  NBUFFX2_RVT U95 ( .A(t0_wdata[6]), .Y(i_wdata[6]) );
  NBUFFX2_RVT U96 ( .A(t0_wdata[5]), .Y(i_wdata[5]) );
  NBUFFX2_RVT U97 ( .A(t0_wdata[4]), .Y(i_wdata[4]) );
  NBUFFX2_RVT U98 ( .A(t0_wdata[3]), .Y(i_wdata[3]) );
  NBUFFX2_RVT U99 ( .A(t0_wdata[2]), .Y(i_wdata[2]) );
  NBUFFX2_RVT U102 ( .A(t0_address[0]), .Y(i_address[0]) );
  NBUFFX2_RVT U103 ( .A(t0_address[1]), .Y(i_address[1]) );
  NBUFFX2_RVT U83 ( .A(t0_address[3]), .Y(i_address[3]) );
  NBUFFX2_RVT U85 ( .A(t0_address[5]), .Y(i_address[5]) );
  NBUFFX2_RVT U86 ( .A(t0_address[6]), .Y(i_address[6]) );
  NBUFFX2_RVT U59 ( .A(t0_wdata[30]), .Y(i_wdata[30]) );
  NBUFFX2_RVT U93 ( .A(t0_wdata[8]), .Y(i_wdata[8]) );
  NBUFFX2_RVT U64 ( .A(t0_wdata[25]), .Y(i_wdata[25]) );
  NBUFFX2_RVT U101 ( .A(t0_wdata[0]), .Y(i_wdata[0]) );
  NBUFFX2_RVT U100 ( .A(t0_wdata[1]), .Y(i_wdata[1]) );
  NBUFFX2_RVT U71 ( .A(t0_eop), .Y(i_eop) );
  NBUFFX2_RVT U73 ( .A(t0_cmd[1]), .Y(i_cmd[1]) );
  NBUFFX2_RVT U72 ( .A(t0_cmd[0]), .Y(i_cmd[0]) );
  OA21X1_RVT U108 ( .A1(cmd_state_r), .A2(n318), .A3(i_cmdack), .Y(t0_cmdack)
         );
  NBUFFX2_RVT U3 ( .A(i_rspval), .Y(t0_rspval) );
  NBUFFX2_RVT U90 ( .A(t0_address[10]), .Y(i_address[10]) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_8 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_7 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_6 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_5 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_4 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_3 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_2 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_1 ( 
        CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule



    module cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0 ( 
        iclk, hclk, rst_a, hresetn, sync_r, t_address, t_be, t_cmd, t_eop, 
        t_plen, t_wdata, t_cmdval, t_rspack, t_mode, t_priv, t_buffer, t_cache, 
        hgrant, hready, hresp, hrdata, t_cmdack, t_rdata, t_reop, t_rspval, 
        t_rerror, hbusreq, hlock, htrans, haddr, hwrite, hsize, hburst, hprot, 
        hwdata, busy );
  input [23:0] t_address;
  input [3:0] t_be;
  input [1:0] t_cmd;
  input [8:0] t_plen;
  input [31:0] t_wdata;
  input [1:0] hresp;
  input [31:0] hrdata;
  output [31:0] t_rdata;
  output [1:0] htrans;
  output [31:0] haddr;
  output [2:0] hsize;
  output [2:0] hburst;
  output [3:0] hprot;
  output [31:0] hwdata;
  input iclk, hclk, rst_a, hresetn, sync_r, t_eop, t_cmdval, t_rspack, t_mode,
         t_priv, t_buffer, t_cache, hgrant, hready;
  output t_cmdack, t_reop, t_rspval, t_rerror, hbusreq, hlock, hwrite, busy;
  wire   i_eop_top_r, i_eop_out_nxt, i_eop_out_r, i_eop_old_nxt, i_eop_old_r,
         i_t_rerror_r, i_t_reop_r, i_last_r, i_atomic_r, i_old_valid_r,
         i_top_valid_r, i_t_cmdack_r, i_t_rspval_r, i_1k_sbrst_r,
         i_null_byte_r, i_outstand_wr_r_0_, i_byte_split_r, N138, N264, N265,
         N306, N308, N309, N310, N345, N348, N349, N351, N352, cmd_pass_r,
         N1233, N1292, N1412, N1542, N1614, N1668, N1781, net21637, net21643,
         net21648, net21653, net21658, net21663, net21673, net21678, net21688,
         n468, n469, n470, n471, n472, n473, n474, n475, n476, n477, n478,
         n480, n481, n482, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19,
         n20, n21, n22, n23, n24, n25, n26, n27, n29, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n46, n47, n48, n49,
         n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63,
         n64, n65, n66, n67, n68, n69, n70, n71, n73, n74, n75, n76, n77, n78,
         n79, n80, n81, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n96,
         n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110, n111, n112, n113, n114, n115, n116, n117, n119, n120,
         n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132,
         n133, n134, n135, n136, n137, n1380, n139, n141, n142, n144, n145,
         n146, n147, n148, n149, n150, n151, n152, n153, n154, n155, n156,
         n157, n158, n159, n160, n161, n164, n165, n166, n167, n168, n169,
         n170, n171, n172, n173, n175, n176, n177, n178, n179, n180, n181,
         n182, n183, n184, n186, n187, n188, n189, n190, n191, n192, n193,
         n194, n195, n196, n197, n198, n199, n200, n201, n202, n203, n204,
         n206, n207, n208, n209, n211, n212, n213, n214, n215, n216, n217,
         n218, n219, n220, n221, n222, n223, n224, n225, n226, n227, n228,
         n229, n230, n231, n232, n233, n234, n235, n236, n237, n238, n239,
         n240, n241, n242, n243, n244, n245, n246, n247, n248, n249, n250,
         n251, n252, n253, n254, n256, n257, n258, n259, n260, n261, n262,
         n263, n2640, n2650, n266, n267, n268, n269, n270, n271, n272, n273,
         n274, n275, n276, n277, n278, n279, n280, n281, n282, n283, n284,
         n285, n286, n287, n288, n289, n290, n291, n292, n293, n294, n295,
         n296, n297, n298, n299, n300, n301, n302, n303, n304, n305, n3060,
         n307, n3080, n3090, n3100, n311, n312, n313, n314, n315, n316, n317,
         n318, n319, n320, n321, n322, n323, n324, n325, n326, n327, n328,
         n329, n330, n331, n332, n333, n334, n335, n336, n337, n338, n339,
         n340, n342, n343, n344, n3450, n346, n347, n3480, n3490, n350, n3510,
         n3520, n353, n354, n355, n356, n358, n359, n360, n361, n362, n363,
         n364, n365, n366, n367, n368, n369, n370, n371, n372, n373, n375,
         n376, n377, n378, n379, n380, n381, n382, n383, n384, n385, n386,
         n387, n388, n389, n390, n391, n392, n393, n394, n396, n397, n398,
         n399, n400, n401, n402, n403, n405, n406, n407, n408, n409, n410,
         n411, n412, n413, n414, n415, n416, n417, n419, n420, n421, n422,
         n423, n424, n425, n426, n427, n428, n429, n430, n431, n432, n433,
         n434, n435, n436, n438, n439, n440, n441, n443, n444, n445, n446,
         n447, n448, n449, n450, n451, n452, n453, n454, n455, n456, n457,
         n459, n467, n479, n484, n485, n486, n487, n488, n491, n493, n494,
         n495, n506, n507, n509, n510;
  wire   [23:0] i_haddr_top_r;
  wire   [31:0] i_hwdata_top_r;
  wire   [23:0] i_haddr_out_nxt;
  wire   [31:0] i_hwdata_out_nxt;
  wire   [31:0] i_hwdata_out_r;
  wire   [23:0] i_haddr_old_nxt;
  wire   [23:0] i_haddr_old_r;
  wire   [31:0] i_hwdata_old_nxt;
  wire   [31:0] i_hwdata_old_r;
  wire   [31:0] i_t_rdata_nxt;
  wire   [1:0] i_2nd_wr_sz_r;
  wire   [1:0] i_2nd_wr_off_r;
  wire   [3:0] i_state_nxt;
  wire   [3:0] i_state_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0 clk_gate_i_state_r_reg ( 
        .CLK(hclk), .EN(N1233), .ENCLK(net21637), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_8 clk_gate_i_eop_top_r_reg ( 
        .CLK(hclk), .EN(N1292), .ENCLK(net21643), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_7 clk_gate_i_eop_out_r_reg ( 
        .CLK(hclk), .EN(N1412), .ENCLK(net21648), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_6 clk_gate_i_eop_old_r_reg ( 
        .CLK(hclk), .EN(N1542), .ENCLK(net21653), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_5 clk_gate_i_t_rdata_r_reg ( 
        .CLK(hclk), .EN(N1614), .ENCLK(net21658), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_4 clk_gate_i_hsize_r_reg ( 
        .CLK(hclk), .EN(N1668), .ENCLK(net21663), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_3 clk_gate_i_2nd_wr_sz_r_reg ( 
        .CLK(hclk), .EN(N1781), .ENCLK(net21673), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_2 clk_gate_i_hwdata_lagged_r_reg ( 
        .CLK(hclk), .EN(hready), .ENCLK(net21678), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_1 clk_gate_i_wrap_r_reg ( 
        .CLK(hclk), .EN(N138), .ENCLK(net21688), .TE(1'b0) );
  DFFARX1_RVT cmd_pass_r_reg ( .D(1'b1), .CLK(iclk), .RSTB(n486), .Q(
        cmd_pass_r) );
  DFFARX1_RVT i_outstand_wr_r_reg_0_ ( .D(N345), .CLK(net21663), .RSTB(hresetn), .Q(i_outstand_wr_r_0_) );
  DFFARX1_RVT i_1k_sbrst_r_reg ( .D(N308), .CLK(net21663), .RSTB(hresetn), .Q(
        i_1k_sbrst_r) );
  DFFARX1_RVT i_hprot_r_reg_0_ ( .D(N264), .CLK(net21663), .RSTB(hresetn), .Q(
        hprot[0]) );
  DFFARX1_RVT i_hprot_r_reg_1_ ( .D(N265), .CLK(net21663), .RSTB(hresetn), .Q(
        hprot[1]) );
  DFFARX1_RVT i_hwrite_r_reg ( .D(N306), .CLK(net21663), .RSTB(hresetn), .Q(
        hwrite) );
  DFFARX1_RVT i_2nd_wr_sz_r_reg_1_ ( .D(N352), .CLK(net21673), .RSTB(hresetn), 
        .Q(i_2nd_wr_sz_r[1]) );
  DFFARX1_RVT i_2nd_wr_sz_r_reg_0_ ( .D(N351), .CLK(net21673), .RSTB(hresetn), 
        .Q(i_2nd_wr_sz_r[0]) );
  DFFARX1_RVT i_hsize_r_reg_0_ ( .D(N348), .CLK(net21663), .RSTB(hresetn), .Q(
        hsize[0]) );
  DFFARX1_RVT i_hsize_r_reg_1_ ( .D(N349), .CLK(net21663), .RSTB(hresetn), .Q(
        hsize[1]) );
  DFFARX1_RVT i_2nd_wr_off_r_reg_1_ ( .D(N310), .CLK(net21673), .RSTB(hresetn), 
        .Q(i_2nd_wr_off_r[1]) );
  DFFARX1_RVT i_2nd_wr_off_r_reg_0_ ( .D(N309), .CLK(net21673), .RSTB(hresetn), 
        .Q(i_2nd_wr_off_r[0]) );
  DFFARX1_RVT i_null_byte_r_reg ( .D(n478), .CLK(net21637), .RSTB(hresetn), 
        .Q(i_null_byte_r) );
  DFFARX1_RVT i_eop_top_r_reg ( .D(t_eop), .CLK(net21643), .RSTB(hresetn), .Q(
        i_eop_top_r) );
  DFFARX1_RVT i_haddr_top_r_reg_23_ ( .D(t_address[23]), .CLK(net21643), 
        .RSTB(n479), .Q(i_haddr_top_r[23]) );
  DFFARX1_RVT i_haddr_top_r_reg_22_ ( .D(t_address[22]), .CLK(net21643), 
        .RSTB(n479), .Q(i_haddr_top_r[22]) );
  DFFARX1_RVT i_haddr_top_r_reg_21_ ( .D(t_address[21]), .CLK(net21643), 
        .RSTB(n479), .Q(i_haddr_top_r[21]) );
  DFFARX1_RVT i_haddr_top_r_reg_20_ ( .D(t_address[20]), .CLK(net21643), 
        .RSTB(n479), .Q(i_haddr_top_r[20]) );
  DFFARX1_RVT i_haddr_top_r_reg_19_ ( .D(t_address[19]), .CLK(net21643), 
        .RSTB(n479), .Q(i_haddr_top_r[19]) );
  DFFARX1_RVT i_haddr_top_r_reg_18_ ( .D(t_address[18]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[18]) );
  DFFARX1_RVT i_haddr_top_r_reg_17_ ( .D(t_address[17]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[17]) );
  DFFARX1_RVT i_haddr_top_r_reg_16_ ( .D(t_address[16]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[16]) );
  DFFARX1_RVT i_haddr_top_r_reg_15_ ( .D(t_address[15]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[15]) );
  DFFARX1_RVT i_haddr_top_r_reg_14_ ( .D(t_address[14]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[14]) );
  DFFARX1_RVT i_haddr_top_r_reg_13_ ( .D(t_address[13]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[13]) );
  DFFARX1_RVT i_haddr_top_r_reg_12_ ( .D(t_address[12]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[12]) );
  DFFARX1_RVT i_haddr_top_r_reg_11_ ( .D(t_address[11]), .CLK(net21643), 
        .RSTB(n459), .Q(i_haddr_top_r[11]) );
  DFFARX1_RVT i_haddr_top_r_reg_10_ ( .D(t_address[10]), .CLK(net21643), 
        .RSTB(hresetn), .Q(i_haddr_top_r[10]) );
  DFFARX1_RVT i_haddr_top_r_reg_9_ ( .D(t_address[9]), .CLK(net21643), .RSTB(
        n459), .Q(i_haddr_top_r[9]) );
  DFFARX1_RVT i_haddr_top_r_reg_8_ ( .D(t_address[8]), .CLK(net21643), .RSTB(
        n459), .Q(i_haddr_top_r[8]) );
  DFFARX1_RVT i_haddr_top_r_reg_7_ ( .D(t_address[7]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[7]) );
  DFFARX1_RVT i_haddr_top_r_reg_6_ ( .D(t_address[6]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[6]) );
  DFFARX1_RVT i_haddr_top_r_reg_5_ ( .D(t_address[5]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[5]) );
  DFFARX1_RVT i_haddr_top_r_reg_4_ ( .D(t_address[4]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[4]) );
  DFFARX1_RVT i_haddr_top_r_reg_3_ ( .D(t_address[3]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[3]) );
  DFFARX1_RVT i_haddr_top_r_reg_2_ ( .D(t_address[2]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[2]) );
  DFFARX1_RVT i_haddr_top_r_reg_1_ ( .D(t_address[1]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[1]) );
  DFFARX1_RVT i_haddr_top_r_reg_0_ ( .D(t_address[0]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_haddr_top_r[0]) );
  DFFARX1_RVT i_hwdata_top_r_reg_31_ ( .D(t_wdata[31]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[31]) );
  DFFARX1_RVT i_hwdata_top_r_reg_30_ ( .D(t_wdata[30]), .CLK(net21643), .RSTB(
        hresetn), .Q(i_hwdata_top_r[30]) );
  DFFARX1_RVT i_hwdata_top_r_reg_29_ ( .D(t_wdata[29]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[29]) );
  DFFARX1_RVT i_hwdata_top_r_reg_28_ ( .D(t_wdata[28]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[28]) );
  DFFARX1_RVT i_hwdata_top_r_reg_27_ ( .D(t_wdata[27]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[27]) );
  DFFARX1_RVT i_hwdata_top_r_reg_26_ ( .D(t_wdata[26]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[26]) );
  DFFARX1_RVT i_hwdata_top_r_reg_25_ ( .D(t_wdata[25]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[25]) );
  DFFARX1_RVT i_hwdata_top_r_reg_24_ ( .D(t_wdata[24]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[24]) );
  DFFARX1_RVT i_hwdata_top_r_reg_23_ ( .D(t_wdata[23]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[23]) );
  DFFARX1_RVT i_hwdata_top_r_reg_22_ ( .D(t_wdata[22]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[22]) );
  DFFARX1_RVT i_hwdata_top_r_reg_21_ ( .D(t_wdata[21]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[21]) );
  DFFARX1_RVT i_hwdata_top_r_reg_20_ ( .D(t_wdata[20]), .CLK(net21643), .RSTB(
        n479), .Q(i_hwdata_top_r[20]) );
  DFFARX1_RVT i_hwdata_top_r_reg_19_ ( .D(t_wdata[19]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[19]) );
  DFFARX1_RVT i_hwdata_top_r_reg_18_ ( .D(t_wdata[18]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[18]) );
  DFFARX1_RVT i_hwdata_top_r_reg_17_ ( .D(t_wdata[17]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[17]) );
  DFFARX1_RVT i_hwdata_top_r_reg_16_ ( .D(t_wdata[16]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[16]) );
  DFFARX1_RVT i_hwdata_top_r_reg_15_ ( .D(t_wdata[15]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[15]) );
  DFFARX1_RVT i_hwdata_top_r_reg_14_ ( .D(t_wdata[14]), .CLK(net21643), .RSTB(
        n484), .Q(i_hwdata_top_r[14]) );
  DFFARX1_RVT i_hwdata_top_r_reg_13_ ( .D(t_wdata[13]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[13]) );
  DFFARX1_RVT i_hwdata_top_r_reg_12_ ( .D(t_wdata[12]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[12]) );
  DFFARX1_RVT i_hwdata_top_r_reg_11_ ( .D(t_wdata[11]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[11]) );
  DFFARX1_RVT i_hwdata_top_r_reg_10_ ( .D(t_wdata[10]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[10]) );
  DFFARX1_RVT i_hwdata_top_r_reg_9_ ( .D(t_wdata[9]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[9]) );
  DFFARX1_RVT i_hwdata_top_r_reg_8_ ( .D(t_wdata[8]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[8]) );
  DFFARX1_RVT i_hwdata_top_r_reg_7_ ( .D(t_wdata[7]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[7]) );
  DFFARX1_RVT i_hwdata_top_r_reg_6_ ( .D(t_wdata[6]), .CLK(net21643), .RSTB(
        n479), .Q(i_hwdata_top_r[6]) );
  DFFARX1_RVT i_hwdata_top_r_reg_5_ ( .D(t_wdata[5]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[5]) );
  DFFARX1_RVT i_hwdata_top_r_reg_4_ ( .D(t_wdata[4]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[4]) );
  DFFARX1_RVT i_hwdata_top_r_reg_3_ ( .D(t_wdata[3]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[3]) );
  DFFARX1_RVT i_hwdata_top_r_reg_2_ ( .D(t_wdata[2]), .CLK(net21643), .RSTB(
        n459), .Q(i_hwdata_top_r[2]) );
  DFFARX1_RVT i_hwdata_top_r_reg_1_ ( .D(t_wdata[1]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[1]) );
  DFFARX1_RVT i_hwdata_top_r_reg_0_ ( .D(t_wdata[0]), .CLK(net21643), .RSTB(
        n467), .Q(i_hwdata_top_r[0]) );
  DFFARX1_RVT i_byte_split_r_reg ( .D(n469), .CLK(net21688), .RSTB(hresetn), 
        .Q(i_byte_split_r) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_31_ ( .D(i_hwdata_out_r[31]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[31]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_30_ ( .D(i_hwdata_out_r[30]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[30]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_29_ ( .D(i_hwdata_out_r[29]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[29]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_28_ ( .D(i_hwdata_out_r[28]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[28]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_27_ ( .D(i_hwdata_out_r[27]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[27]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_26_ ( .D(i_hwdata_out_r[26]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[26]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_25_ ( .D(i_hwdata_out_r[25]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[25]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_24_ ( .D(i_hwdata_out_r[24]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[24]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_23_ ( .D(i_hwdata_out_r[23]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[23]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_22_ ( .D(i_hwdata_out_r[22]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[22]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_21_ ( .D(i_hwdata_out_r[21]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[21]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_20_ ( .D(i_hwdata_out_r[20]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[20]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_19_ ( .D(i_hwdata_out_r[19]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[19]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_18_ ( .D(i_hwdata_out_r[18]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[18]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_17_ ( .D(i_hwdata_out_r[17]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[17]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_16_ ( .D(i_hwdata_out_r[16]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[16]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_15_ ( .D(i_hwdata_out_r[15]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[15]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_14_ ( .D(i_hwdata_out_r[14]), .CLK(
        net21678), .RSTB(n484), .Q(hwdata[14]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_13_ ( .D(i_hwdata_out_r[13]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[13]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_12_ ( .D(i_hwdata_out_r[12]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[12]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_11_ ( .D(i_hwdata_out_r[11]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[11]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_10_ ( .D(i_hwdata_out_r[10]), .CLK(
        net21678), .RSTB(n459), .Q(hwdata[10]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_9_ ( .D(i_hwdata_out_r[9]), .CLK(net21678), 
        .RSTB(n459), .Q(hwdata[9]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_8_ ( .D(i_hwdata_out_r[8]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[8]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_7_ ( .D(i_hwdata_out_r[7]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[7]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_6_ ( .D(i_hwdata_out_r[6]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[6]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_5_ ( .D(i_hwdata_out_r[5]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[5]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_4_ ( .D(i_hwdata_out_r[4]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[4]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_3_ ( .D(i_hwdata_out_r[3]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[3]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_2_ ( .D(i_hwdata_out_r[2]), .CLK(net21678), 
        .RSTB(n459), .Q(hwdata[2]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_1_ ( .D(i_hwdata_out_r[1]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[1]) );
  DFFARX1_RVT i_hwdata_lagged_r_reg_0_ ( .D(i_hwdata_out_r[0]), .CLK(net21678), 
        .RSTB(n484), .Q(hwdata[0]) );
  DFFARX1_RVT i_hlock_r_reg ( .D(n477), .CLK(net21637), .RSTB(hresetn), .Q(
        hlock), .QN(n445) );
  DFFARX1_RVT i_atomic_r_reg ( .D(n482), .CLK(net21637), .RSTB(hresetn), .Q(
        i_atomic_r), .QN(n446) );
  DFFARX1_RVT i_state_r_reg_1_ ( .D(i_state_nxt[1]), .CLK(net21637), .RSTB(
        hresetn), .Q(i_state_r[1]), .QN(n451) );
  DFFARX1_RVT i_t_rspval_r_reg ( .D(n480), .CLK(net21688), .RSTB(hresetn), .Q(
        i_t_rspval_r) );
  DFFARX1_RVT i_t_reop_r_reg ( .D(n468), .CLK(net21688), .RSTB(hresetn), .Q(
        i_t_reop_r) );
  DFFARX1_RVT i_hburst_r_reg_0_ ( .D(n455), .CLK(hclk), .RSTB(hresetn), .Q(
        hburst[0]) );
  DFFARX1_RVT i_state_r_reg_3_ ( .D(i_state_nxt[3]), .CLK(net21637), .RSTB(
        hresetn), .Q(i_state_r[3]), .QN(n454) );
  DFFARX1_RVT i_state_r_reg_0_ ( .D(i_state_nxt[0]), .CLK(net21637), .RSTB(
        hresetn), .Q(i_state_r[0]), .QN(n450) );
  DFFARX1_RVT i_hwdata_old_r_reg_31_ ( .D(i_hwdata_old_nxt[31]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[31]) );
  DFFARX1_RVT i_hwdata_old_r_reg_30_ ( .D(i_hwdata_old_nxt[30]), .CLK(net21653), .RSTB(hresetn), .Q(i_hwdata_old_r[30]) );
  DFFARX1_RVT i_hwdata_old_r_reg_29_ ( .D(i_hwdata_old_nxt[29]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[29]) );
  DFFARX1_RVT i_hwdata_old_r_reg_28_ ( .D(i_hwdata_old_nxt[28]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[28]) );
  DFFARX1_RVT i_hwdata_old_r_reg_27_ ( .D(i_hwdata_old_nxt[27]), .CLK(net21653), .RSTB(hresetn), .Q(i_hwdata_old_r[27]) );
  DFFARX1_RVT i_hwdata_old_r_reg_26_ ( .D(i_hwdata_old_nxt[26]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[26]) );
  DFFARX1_RVT i_hwdata_old_r_reg_25_ ( .D(i_hwdata_old_nxt[25]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[25]) );
  DFFARX1_RVT i_hwdata_old_r_reg_24_ ( .D(i_hwdata_old_nxt[24]), .CLK(net21653), .RSTB(n484), .Q(i_hwdata_old_r[24]) );
  DFFARX1_RVT i_hwdata_old_r_reg_23_ ( .D(i_hwdata_old_nxt[23]), .CLK(net21653), .RSTB(n484), .Q(i_hwdata_old_r[23]) );
  DFFARX1_RVT i_hwdata_old_r_reg_22_ ( .D(i_hwdata_old_nxt[22]), .CLK(net21653), .RSTB(n484), .Q(i_hwdata_old_r[22]) );
  DFFARX1_RVT i_hwdata_old_r_reg_21_ ( .D(i_hwdata_old_nxt[21]), .CLK(net21653), .RSTB(n467), .Q(i_hwdata_old_r[21]) );
  DFFARX1_RVT i_hwdata_old_r_reg_20_ ( .D(i_hwdata_old_nxt[20]), .CLK(net21653), .RSTB(n467), .Q(i_hwdata_old_r[20]) );
  DFFARX1_RVT i_hwdata_old_r_reg_19_ ( .D(i_hwdata_old_nxt[19]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[19]) );
  DFFARX1_RVT i_hwdata_old_r_reg_18_ ( .D(i_hwdata_old_nxt[18]), .CLK(net21653), .RSTB(n484), .Q(i_hwdata_old_r[18]) );
  DFFARX1_RVT i_hwdata_old_r_reg_17_ ( .D(i_hwdata_old_nxt[17]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[17]) );
  DFFARX1_RVT i_hwdata_old_r_reg_16_ ( .D(i_hwdata_old_nxt[16]), .CLK(net21653), .RSTB(n484), .Q(i_hwdata_old_r[16]) );
  DFFARX1_RVT i_hwdata_old_r_reg_15_ ( .D(i_hwdata_old_nxt[15]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[15]) );
  DFFARX1_RVT i_hwdata_old_r_reg_14_ ( .D(i_hwdata_old_nxt[14]), .CLK(net21653), .RSTB(n484), .Q(i_hwdata_old_r[14]) );
  DFFARX1_RVT i_hwdata_old_r_reg_13_ ( .D(i_hwdata_old_nxt[13]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[13]) );
  DFFARX1_RVT i_hwdata_old_r_reg_12_ ( .D(i_hwdata_old_nxt[12]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[12]) );
  DFFARX1_RVT i_hwdata_old_r_reg_11_ ( .D(i_hwdata_old_nxt[11]), .CLK(net21653), .RSTB(n479), .Q(i_hwdata_old_r[11]) );
  DFFARX1_RVT i_hwdata_old_r_reg_10_ ( .D(i_hwdata_old_nxt[10]), .CLK(net21653), .RSTB(n459), .Q(i_hwdata_old_r[10]) );
  DFFARX1_RVT i_hwdata_old_r_reg_9_ ( .D(i_hwdata_old_nxt[9]), .CLK(net21653), 
        .RSTB(n467), .Q(i_hwdata_old_r[9]) );
  DFFARX1_RVT i_hwdata_old_r_reg_8_ ( .D(i_hwdata_old_nxt[8]), .CLK(net21653), 
        .RSTB(n484), .Q(i_hwdata_old_r[8]) );
  DFFARX1_RVT i_hwdata_old_r_reg_7_ ( .D(i_hwdata_old_nxt[7]), .CLK(net21653), 
        .RSTB(n467), .Q(i_hwdata_old_r[7]) );
  DFFARX1_RVT i_hwdata_old_r_reg_6_ ( .D(i_hwdata_old_nxt[6]), .CLK(net21653), 
        .RSTB(n479), .Q(i_hwdata_old_r[6]) );
  DFFARX1_RVT i_hwdata_old_r_reg_5_ ( .D(i_hwdata_old_nxt[5]), .CLK(net21653), 
        .RSTB(n484), .Q(i_hwdata_old_r[5]) );
  DFFARX1_RVT i_hwdata_old_r_reg_4_ ( .D(i_hwdata_old_nxt[4]), .CLK(net21653), 
        .RSTB(n479), .Q(i_hwdata_old_r[4]) );
  DFFARX1_RVT i_hwdata_old_r_reg_3_ ( .D(i_hwdata_old_nxt[3]), .CLK(net21653), 
        .RSTB(n467), .Q(i_hwdata_old_r[3]) );
  DFFARX1_RVT i_hwdata_old_r_reg_2_ ( .D(i_hwdata_old_nxt[2]), .CLK(net21653), 
        .RSTB(n467), .Q(i_hwdata_old_r[2]) );
  DFFARX1_RVT i_hwdata_old_r_reg_1_ ( .D(i_hwdata_old_nxt[1]), .CLK(net21653), 
        .RSTB(n467), .Q(i_hwdata_old_r[1]) );
  DFFARX1_RVT i_hwdata_old_r_reg_0_ ( .D(i_hwdata_old_nxt[0]), .CLK(net21653), 
        .RSTB(n467), .Q(i_hwdata_old_r[0]) );
  DFFARX1_RVT i_haddr_old_r_reg_23_ ( .D(i_haddr_old_nxt[23]), .CLK(net21653), 
        .RSTB(n467), .Q(i_haddr_old_r[23]) );
  DFFARX1_RVT i_haddr_old_r_reg_22_ ( .D(i_haddr_old_nxt[22]), .CLK(net21653), 
        .RSTB(n467), .Q(i_haddr_old_r[22]) );
  DFFARX1_RVT i_haddr_old_r_reg_21_ ( .D(i_haddr_old_nxt[21]), .CLK(net21653), 
        .RSTB(n479), .Q(i_haddr_old_r[21]) );
  DFFARX1_RVT i_haddr_old_r_reg_20_ ( .D(i_haddr_old_nxt[20]), .CLK(net21653), 
        .RSTB(n479), .Q(i_haddr_old_r[20]) );
  DFFARX1_RVT i_haddr_old_r_reg_19_ ( .D(i_haddr_old_nxt[19]), .CLK(net21653), 
        .RSTB(n479), .Q(i_haddr_old_r[19]) );
  DFFARX1_RVT i_haddr_old_r_reg_18_ ( .D(i_haddr_old_nxt[18]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[18]) );
  DFFARX1_RVT i_haddr_old_r_reg_17_ ( .D(i_haddr_old_nxt[17]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[17]) );
  DFFARX1_RVT i_haddr_old_r_reg_16_ ( .D(i_haddr_old_nxt[16]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[16]) );
  DFFARX1_RVT i_haddr_old_r_reg_15_ ( .D(i_haddr_old_nxt[15]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[15]) );
  DFFARX1_RVT i_haddr_old_r_reg_14_ ( .D(i_haddr_old_nxt[14]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[14]) );
  DFFARX1_RVT i_haddr_old_r_reg_13_ ( .D(i_haddr_old_nxt[13]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[13]) );
  DFFARX1_RVT i_haddr_old_r_reg_12_ ( .D(i_haddr_old_nxt[12]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[12]) );
  DFFARX1_RVT i_haddr_old_r_reg_11_ ( .D(i_haddr_old_nxt[11]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[11]) );
  DFFARX1_RVT i_haddr_old_r_reg_9_ ( .D(i_haddr_old_nxt[9]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[9]) );
  DFFARX1_RVT i_haddr_old_r_reg_8_ ( .D(i_haddr_old_nxt[8]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[8]) );
  DFFARX1_RVT i_haddr_old_r_reg_7_ ( .D(i_haddr_old_nxt[7]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[7]) );
  DFFARX1_RVT i_haddr_old_r_reg_6_ ( .D(i_haddr_old_nxt[6]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[6]) );
  DFFARX1_RVT i_haddr_old_r_reg_5_ ( .D(i_haddr_old_nxt[5]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[5]) );
  DFFARX1_RVT i_haddr_old_r_reg_4_ ( .D(i_haddr_old_nxt[4]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[4]) );
  DFFARX1_RVT i_haddr_old_r_reg_3_ ( .D(i_haddr_old_nxt[3]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[3]) );
  DFFARX1_RVT i_haddr_old_r_reg_2_ ( .D(i_haddr_old_nxt[2]), .CLK(net21653), 
        .RSTB(n459), .Q(i_haddr_old_r[2]) );
  DFFARX1_RVT i_haddr_old_r_reg_1_ ( .D(i_haddr_old_nxt[1]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[1]), .QN(n443) );
  DFFARX1_RVT i_haddr_old_r_reg_0_ ( .D(i_haddr_old_nxt[0]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[0]) );
  DFFARX1_RVT i_eop_old_r_reg ( .D(i_eop_old_nxt), .CLK(net21653), .RSTB(
        hresetn), .Q(i_eop_old_r) );
  DFFARX1_RVT i_state_r_reg_2_ ( .D(i_state_nxt[2]), .CLK(net21637), .RSTB(
        hresetn), .Q(i_state_r[2]), .QN(n449) );
  DFFARX1_RVT i_haddr_old_r_reg_10_ ( .D(i_haddr_old_nxt[10]), .CLK(net21653), 
        .RSTB(hresetn), .Q(i_haddr_old_r[10]), .QN(n444) );
  DFFARX1_RVT i_hbusreq_r_reg ( .D(n473), .CLK(hclk), .RSTB(hresetn), .Q(
        hbusreq) );
  DFFARX1_RVT i_old_valid_r_reg ( .D(n471), .CLK(net21688), .RSTB(hresetn), 
        .Q(i_old_valid_r) );
  DFFARX1_RVT i_top_valid_r_reg ( .D(n470), .CLK(net21688), .RSTB(hresetn), 
        .Q(i_top_valid_r), .QN(n448) );
  DFFARX1_RVT i_t_cmdack_r_reg ( .D(n472), .CLK(net21688), .RSTB(hresetn), .Q(
        i_t_cmdack_r), .QN(n447) );
  DFFARX1_RVT i_last_r_reg ( .D(n474), .CLK(net21688), .RSTB(hresetn), .Q(
        i_last_r), .QN(n452) );
  DFFARX1_RVT i_haddr_out_r_reg_1_ ( .D(i_haddr_out_nxt[1]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[1]) );
  DFFARX1_RVT i_haddr_out_r_reg_0_ ( .D(i_haddr_out_nxt[0]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[0]) );
  DFFARX1_RVT i_htrans_r_reg_0_ ( .D(n475), .CLK(net21688), .RSTB(hresetn), 
        .Q(htrans[0]) );
  DFFARX1_RVT i_htrans_r_reg_1_ ( .D(n476), .CLK(net21688), .RSTB(hresetn), 
        .Q(htrans[1]) );
  DFFARX1_RVT i_t_rerror_r_reg ( .D(n481), .CLK(net21688), .RSTB(hresetn), .Q(
        i_t_rerror_r) );
  DFFARX1_RVT i_eop_out_r_reg ( .D(i_eop_out_nxt), .CLK(net21648), .RSTB(
        hresetn), .Q(i_eop_out_r), .QN(n453) );
  DFFARX1_RVT i_t_rdata_r_reg_31_ ( .D(i_t_rdata_nxt[31]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[31]) );
  DFFARX1_RVT i_t_rdata_r_reg_30_ ( .D(i_t_rdata_nxt[30]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[30]) );
  DFFARX1_RVT i_t_rdata_r_reg_29_ ( .D(i_t_rdata_nxt[29]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[29]) );
  DFFARX1_RVT i_t_rdata_r_reg_28_ ( .D(i_t_rdata_nxt[28]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[28]) );
  DFFARX1_RVT i_t_rdata_r_reg_27_ ( .D(i_t_rdata_nxt[27]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[27]) );
  DFFARX1_RVT i_t_rdata_r_reg_26_ ( .D(i_t_rdata_nxt[26]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[26]) );
  DFFARX1_RVT i_t_rdata_r_reg_25_ ( .D(i_t_rdata_nxt[25]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[25]) );
  DFFARX1_RVT i_t_rdata_r_reg_24_ ( .D(i_t_rdata_nxt[24]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[24]) );
  DFFARX1_RVT i_t_rdata_r_reg_23_ ( .D(i_t_rdata_nxt[23]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[23]) );
  DFFARX1_RVT i_t_rdata_r_reg_22_ ( .D(i_t_rdata_nxt[22]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[22]) );
  DFFARX1_RVT i_t_rdata_r_reg_21_ ( .D(i_t_rdata_nxt[21]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[21]) );
  DFFARX1_RVT i_t_rdata_r_reg_20_ ( .D(i_t_rdata_nxt[20]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[20]) );
  DFFARX1_RVT i_t_rdata_r_reg_19_ ( .D(i_t_rdata_nxt[19]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[19]) );
  DFFARX1_RVT i_t_rdata_r_reg_18_ ( .D(i_t_rdata_nxt[18]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[18]) );
  DFFARX1_RVT i_t_rdata_r_reg_17_ ( .D(i_t_rdata_nxt[17]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[17]) );
  DFFARX1_RVT i_t_rdata_r_reg_16_ ( .D(i_t_rdata_nxt[16]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[16]) );
  DFFARX1_RVT i_t_rdata_r_reg_15_ ( .D(i_t_rdata_nxt[15]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[15]) );
  DFFARX1_RVT i_t_rdata_r_reg_14_ ( .D(i_t_rdata_nxt[14]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[14]) );
  DFFARX1_RVT i_t_rdata_r_reg_13_ ( .D(i_t_rdata_nxt[13]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[13]) );
  DFFARX1_RVT i_t_rdata_r_reg_12_ ( .D(i_t_rdata_nxt[12]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[12]) );
  DFFARX1_RVT i_t_rdata_r_reg_11_ ( .D(i_t_rdata_nxt[11]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[11]) );
  DFFARX1_RVT i_t_rdata_r_reg_10_ ( .D(i_t_rdata_nxt[10]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[10]) );
  DFFARX1_RVT i_t_rdata_r_reg_9_ ( .D(i_t_rdata_nxt[9]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[9]) );
  DFFARX1_RVT i_t_rdata_r_reg_8_ ( .D(i_t_rdata_nxt[8]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[8]) );
  DFFARX1_RVT i_t_rdata_r_reg_7_ ( .D(i_t_rdata_nxt[7]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[7]) );
  DFFARX1_RVT i_t_rdata_r_reg_6_ ( .D(i_t_rdata_nxt[6]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[6]) );
  DFFARX1_RVT i_t_rdata_r_reg_5_ ( .D(i_t_rdata_nxt[5]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[5]) );
  DFFARX1_RVT i_t_rdata_r_reg_4_ ( .D(i_t_rdata_nxt[4]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[4]) );
  DFFARX1_RVT i_t_rdata_r_reg_3_ ( .D(i_t_rdata_nxt[3]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[3]) );
  DFFARX1_RVT i_t_rdata_r_reg_2_ ( .D(i_t_rdata_nxt[2]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[2]) );
  DFFARX1_RVT i_t_rdata_r_reg_1_ ( .D(i_t_rdata_nxt[1]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[1]) );
  DFFARX1_RVT i_t_rdata_r_reg_0_ ( .D(i_t_rdata_nxt[0]), .CLK(net21658), 
        .RSTB(hresetn), .Q(t_rdata[0]) );
  DFFARX1_RVT i_haddr_out_r_reg_10_ ( .D(i_haddr_out_nxt[10]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[10]) );
  DFFARX1_RVT i_hwdata_out_r_reg_31_ ( .D(i_hwdata_out_nxt[31]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[31]) );
  DFFARX1_RVT i_hwdata_out_r_reg_30_ ( .D(i_hwdata_out_nxt[30]), .CLK(net21648), .RSTB(hresetn), .Q(i_hwdata_out_r[30]) );
  DFFARX1_RVT i_hwdata_out_r_reg_29_ ( .D(i_hwdata_out_nxt[29]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[29]) );
  DFFARX1_RVT i_hwdata_out_r_reg_28_ ( .D(i_hwdata_out_nxt[28]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[28]) );
  DFFARX1_RVT i_hwdata_out_r_reg_27_ ( .D(i_hwdata_out_nxt[27]), .CLK(net21648), .RSTB(hresetn), .Q(i_hwdata_out_r[27]) );
  DFFARX1_RVT i_hwdata_out_r_reg_26_ ( .D(i_hwdata_out_nxt[26]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[26]) );
  DFFARX1_RVT i_hwdata_out_r_reg_25_ ( .D(i_hwdata_out_nxt[25]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[25]) );
  DFFARX1_RVT i_hwdata_out_r_reg_24_ ( .D(i_hwdata_out_nxt[24]), .CLK(net21648), .RSTB(n484), .Q(i_hwdata_out_r[24]) );
  DFFARX1_RVT i_hwdata_out_r_reg_23_ ( .D(i_hwdata_out_nxt[23]), .CLK(net21648), .RSTB(n484), .Q(i_hwdata_out_r[23]) );
  DFFARX1_RVT i_hwdata_out_r_reg_22_ ( .D(i_hwdata_out_nxt[22]), .CLK(net21648), .RSTB(n484), .Q(i_hwdata_out_r[22]) );
  DFFARX1_RVT i_hwdata_out_r_reg_21_ ( .D(i_hwdata_out_nxt[21]), .CLK(net21648), .RSTB(n467), .Q(i_hwdata_out_r[21]) );
  DFFARX1_RVT i_hwdata_out_r_reg_20_ ( .D(i_hwdata_out_nxt[20]), .CLK(net21648), .RSTB(n467), .Q(i_hwdata_out_r[20]) );
  DFFARX1_RVT i_hwdata_out_r_reg_19_ ( .D(i_hwdata_out_nxt[19]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[19]) );
  DFFARX1_RVT i_hwdata_out_r_reg_18_ ( .D(i_hwdata_out_nxt[18]), .CLK(net21648), .RSTB(n484), .Q(i_hwdata_out_r[18]) );
  DFFARX1_RVT i_hwdata_out_r_reg_17_ ( .D(i_hwdata_out_nxt[17]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[17]) );
  DFFARX1_RVT i_hwdata_out_r_reg_16_ ( .D(i_hwdata_out_nxt[16]), .CLK(net21648), .RSTB(n484), .Q(i_hwdata_out_r[16]) );
  DFFARX1_RVT i_hwdata_out_r_reg_15_ ( .D(i_hwdata_out_nxt[15]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[15]) );
  DFFARX1_RVT i_hwdata_out_r_reg_14_ ( .D(i_hwdata_out_nxt[14]), .CLK(net21648), .RSTB(n484), .Q(i_hwdata_out_r[14]) );
  DFFARX1_RVT i_hwdata_out_r_reg_13_ ( .D(i_hwdata_out_nxt[13]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[13]) );
  DFFARX1_RVT i_hwdata_out_r_reg_12_ ( .D(i_hwdata_out_nxt[12]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[12]) );
  DFFARX1_RVT i_hwdata_out_r_reg_11_ ( .D(i_hwdata_out_nxt[11]), .CLK(net21648), .RSTB(n479), .Q(i_hwdata_out_r[11]) );
  DFFARX1_RVT i_hwdata_out_r_reg_10_ ( .D(i_hwdata_out_nxt[10]), .CLK(net21648), .RSTB(n459), .Q(i_hwdata_out_r[10]) );
  DFFARX1_RVT i_hwdata_out_r_reg_9_ ( .D(i_hwdata_out_nxt[9]), .CLK(net21648), 
        .RSTB(n459), .Q(i_hwdata_out_r[9]) );
  DFFARX1_RVT i_hwdata_out_r_reg_8_ ( .D(i_hwdata_out_nxt[8]), .CLK(net21648), 
        .RSTB(n484), .Q(i_hwdata_out_r[8]) );
  DFFARX1_RVT i_hwdata_out_r_reg_7_ ( .D(i_hwdata_out_nxt[7]), .CLK(net21648), 
        .RSTB(n467), .Q(i_hwdata_out_r[7]) );
  DFFARX1_RVT i_hwdata_out_r_reg_6_ ( .D(i_hwdata_out_nxt[6]), .CLK(net21648), 
        .RSTB(n479), .Q(i_hwdata_out_r[6]) );
  DFFARX1_RVT i_hwdata_out_r_reg_5_ ( .D(i_hwdata_out_nxt[5]), .CLK(net21648), 
        .RSTB(n484), .Q(i_hwdata_out_r[5]) );
  DFFARX1_RVT i_hwdata_out_r_reg_4_ ( .D(i_hwdata_out_nxt[4]), .CLK(net21648), 
        .RSTB(n479), .Q(i_hwdata_out_r[4]) );
  DFFARX1_RVT i_hwdata_out_r_reg_3_ ( .D(i_hwdata_out_nxt[3]), .CLK(net21648), 
        .RSTB(n467), .Q(i_hwdata_out_r[3]) );
  DFFARX1_RVT i_hwdata_out_r_reg_2_ ( .D(i_hwdata_out_nxt[2]), .CLK(net21648), 
        .RSTB(n479), .Q(i_hwdata_out_r[2]) );
  DFFARX1_RVT i_hwdata_out_r_reg_1_ ( .D(i_hwdata_out_nxt[1]), .CLK(net21648), 
        .RSTB(n467), .Q(i_hwdata_out_r[1]) );
  DFFARX1_RVT i_hwdata_out_r_reg_0_ ( .D(i_hwdata_out_nxt[0]), .CLK(net21648), 
        .RSTB(n484), .Q(i_hwdata_out_r[0]) );
  DFFARX1_RVT i_haddr_out_r_reg_23_ ( .D(i_haddr_out_nxt[23]), .CLK(net21648), 
        .RSTB(n479), .Q(haddr[23]) );
  DFFARX1_RVT i_haddr_out_r_reg_22_ ( .D(i_haddr_out_nxt[22]), .CLK(net21648), 
        .RSTB(n479), .Q(haddr[22]) );
  DFFARX1_RVT i_haddr_out_r_reg_21_ ( .D(i_haddr_out_nxt[21]), .CLK(net21648), 
        .RSTB(n479), .Q(haddr[21]) );
  DFFARX1_RVT i_haddr_out_r_reg_20_ ( .D(i_haddr_out_nxt[20]), .CLK(net21648), 
        .RSTB(n479), .Q(haddr[20]) );
  DFFARX1_RVT i_haddr_out_r_reg_19_ ( .D(i_haddr_out_nxt[19]), .CLK(net21648), 
        .RSTB(n479), .Q(haddr[19]) );
  DFFARX1_RVT i_haddr_out_r_reg_18_ ( .D(i_haddr_out_nxt[18]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[18]) );
  DFFARX1_RVT i_haddr_out_r_reg_17_ ( .D(i_haddr_out_nxt[17]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[17]) );
  DFFARX1_RVT i_haddr_out_r_reg_16_ ( .D(i_haddr_out_nxt[16]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[16]) );
  DFFARX1_RVT i_haddr_out_r_reg_15_ ( .D(i_haddr_out_nxt[15]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[15]) );
  DFFARX1_RVT i_haddr_out_r_reg_14_ ( .D(i_haddr_out_nxt[14]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[14]) );
  DFFARX1_RVT i_haddr_out_r_reg_13_ ( .D(i_haddr_out_nxt[13]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[13]) );
  DFFARX1_RVT i_haddr_out_r_reg_12_ ( .D(i_haddr_out_nxt[12]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[12]) );
  DFFARX1_RVT i_haddr_out_r_reg_11_ ( .D(i_haddr_out_nxt[11]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[11]) );
  DFFARX1_RVT i_haddr_out_r_reg_9_ ( .D(i_haddr_out_nxt[9]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[9]) );
  DFFARX1_RVT i_haddr_out_r_reg_8_ ( .D(i_haddr_out_nxt[8]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[8]) );
  DFFARX1_RVT i_haddr_out_r_reg_7_ ( .D(i_haddr_out_nxt[7]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[7]) );
  DFFARX1_RVT i_haddr_out_r_reg_6_ ( .D(i_haddr_out_nxt[6]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[6]) );
  DFFARX1_RVT i_haddr_out_r_reg_5_ ( .D(i_haddr_out_nxt[5]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[5]) );
  DFFARX1_RVT i_haddr_out_r_reg_4_ ( .D(i_haddr_out_nxt[4]), .CLK(net21648), 
        .RSTB(hresetn), .Q(haddr[4]) );
  DFFARX1_RVT i_haddr_out_r_reg_3_ ( .D(i_haddr_out_nxt[3]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[3]) );
  DFFARX1_RVT i_haddr_out_r_reg_2_ ( .D(i_haddr_out_nxt[2]), .CLK(net21648), 
        .RSTB(n459), .Q(haddr[2]) );
  NAND2X0_RVT U5 ( .A1(t_cmd[1]), .A2(n33), .Y(n307) );
  NAND2X0_RVT U6 ( .A1(n488), .A2(n307), .Y(N306) );
  AND3X1_RVT U8 ( .A1(sync_r), .A2(i_t_cmdack_r), .A3(cmd_pass_r), .Y(t_cmdack) );
  INVX1_RVT U10 ( .A(i_null_byte_r), .Y(n246) );
  NAND3X0_RVT U11 ( .A1(i_state_r[2]), .A2(n454), .A3(n451), .Y(n27) );
  INVX1_RVT U12 ( .A(n27), .Y(n262) );
  NAND2X0_RVT U13 ( .A1(i_state_r[0]), .A2(n262), .Y(n61) );
  INVX1_RVT U14 ( .A(n61), .Y(n236) );
  INVX1_RVT U15 ( .A(n307), .Y(n42) );
  INVX1_RVT U16 ( .A(t_be[1]), .Y(n219) );
  INVX1_RVT U17 ( .A(t_be[0]), .Y(n218) );
  NAND2X0_RVT U18 ( .A1(n219), .A2(n218), .Y(n229) );
  OR3X2_RVT U19 ( .A1(t_be[2]), .A2(t_be[3]), .A3(n229), .Y(n3060) );
  INVX1_RVT U20 ( .A(n3060), .Y(n220) );
  AND2X1_RVT U21 ( .A1(n454), .A2(n451), .Y(n313) );
  NAND3X0_RVT U22 ( .A1(n313), .A2(n450), .A3(n449), .Y(n65) );
  INVX1_RVT U23 ( .A(n65), .Y(n213) );
  NAND4X0_RVT U24 ( .A1(n42), .A2(n220), .A3(n213), .A4(n488), .Y(n385) );
  OAI21X1_RVT U25 ( .A1(n246), .A2(n236), .A3(n385), .Y(n478) );
  NAND3X0_RVT U26 ( .A1(i_state_r[0]), .A2(n449), .A3(n451), .Y(n403) );
  INVX1_RVT U27 ( .A(n403), .Y(n288) );
  INVX1_RVT U29 ( .A(n415), .Y(n10) );
  AO22X1_RVT U30 ( .A1(hgrant), .A2(hready), .A3(hlock), .A4(n446), .Y(n50) );
  NAND3X0_RVT U31 ( .A1(n10), .A2(n50), .A3(n453), .Y(n11) );
  INVX1_RVT U32 ( .A(i_1k_sbrst_r), .Y(n14) );
  OA221X1_RVT U33 ( .A1(i_1k_sbrst_r), .A2(n444), .A3(n14), .A4(
        i_haddr_old_r[10]), .A5(hgrant), .Y(n3080) );
  INVX1_RVT U34 ( .A(n3080), .Y(n420) );
  AO222X1_RVT U36 ( .A1(n11), .A2(i_eop_old_r), .A3(n11), .A4(n420), .A5(n11), 
        .A6(n384), .Y(n12) );
  NAND3X0_RVT U39 ( .A1(i_state_r[1]), .A2(n449), .A3(n454), .Y(n330) );
  INVX1_RVT U40 ( .A(n330), .Y(n56) );
  NAND2X0_RVT U45 ( .A1(n456), .A2(n394), .Y(n430) );
  INVX1_RVT U46 ( .A(n430), .Y(n436) );
  NAND3X0_RVT U47 ( .A1(hgrant), .A2(n493), .A3(n436), .Y(n304) );
  OR2X1_RVT U48 ( .A1(n506), .A2(n304), .Y(n51) );
  OA22X1_RVT U49 ( .A1(i_top_valid_r), .A2(n12), .A3(i_eop_out_r), .A4(n51), 
        .Y(n23) );
  INVX1_RVT U51 ( .A(n380), .Y(n342) );
  INVX1_RVT U52 ( .A(i_haddr_top_r[10]), .Y(n100) );
  AO22X1_RVT U53 ( .A1(i_1k_sbrst_r), .A2(i_haddr_top_r[10]), .A3(n14), .A4(
        n100), .Y(n16) );
  INVX1_RVT U54 ( .A(t_address[10]), .Y(n13) );
  AO221X1_RVT U55 ( .A1(i_1k_sbrst_r), .A2(t_address[10]), .A3(n14), .A4(n13), 
        .A5(n382), .Y(n15) );
  NAND2X0_RVT U56 ( .A1(hgrant), .A2(n15), .Y(n373) );
  INVX1_RVT U57 ( .A(n373), .Y(n433) );
  OA21X1_RVT U58 ( .A1(n506), .A2(n16), .A3(n433), .Y(n372) );
  NAND3X0_RVT U59 ( .A1(hready), .A2(n342), .A3(n372), .Y(n18) );
  AND2X1_RVT U61 ( .A1(hgrant), .A2(n16), .Y(n277) );
  NAND2X0_RVT U62 ( .A1(n485), .A2(n277), .Y(n368) );
  OA22X1_RVT U64 ( .A1(n506), .A2(n18), .A3(n368), .A4(n356), .Y(n20) );
  OR2X1_RVT U66 ( .A1(n373), .A2(t_eop), .Y(n17) );
  AO21X1_RVT U67 ( .A1(n18), .A2(n383), .A3(n17), .Y(n19) );
  OA22X1_RVT U68 ( .A1(i_eop_top_r), .A2(n20), .A3(n382), .A4(n19), .Y(n22) );
  NAND2X0_RVT U69 ( .A1(i_state_r[3]), .A2(n288), .Y(n390) );
  AO221X1_RVT U71 ( .A1(n237), .A2(n3080), .A3(n237), .A4(n384), .A5(n447), 
        .Y(n21) );
  NAND2X0_RVT U72 ( .A1(n213), .A2(n488), .Y(n3490) );
  INVX1_RVT U73 ( .A(n3490), .Y(n242) );
  NAND2X0_RVT U74 ( .A1(n242), .A2(n382), .Y(n62) );
  NAND4X0_RVT U75 ( .A1(n23), .A2(n22), .A3(n21), .A4(n62), .Y(n26) );
  NAND2X0_RVT U76 ( .A1(hready), .A2(n342), .Y(n336) );
  NAND4X0_RVT U77 ( .A1(i_state_r[2]), .A2(i_state_r[0]), .A3(i_state_r[1]), 
        .A4(n454), .Y(n378) );
  AO221X1_RVT U78 ( .A1(n449), .A2(n450), .A3(n449), .A4(n451), .A5(n454), .Y(
        n271) );
  AND2X1_RVT U79 ( .A1(n378), .A2(n271), .Y(n257) );
  NAND2X0_RVT U80 ( .A1(n390), .A2(n356), .Y(n260) );
  NAND2X0_RVT U81 ( .A1(hresp[1]), .A2(n260), .Y(n254) );
  AND2X1_RVT U82 ( .A1(n257), .A2(n254), .Y(n64) );
  AND2X1_RVT U83 ( .A1(n61), .A2(n64), .Y(n24) );
  OA21X1_RVT U84 ( .A1(n336), .A2(n453), .A3(n24), .Y(n338) );
  OA221X1_RVT U85 ( .A1(n384), .A2(hready), .A3(n384), .A4(n452), .A5(n338), 
        .Y(n327) );
  NAND3X0_RVT U87 ( .A1(n327), .A2(N138), .A3(n400), .Y(n25) );
  MUX21X1_RVT U88 ( .A1(n26), .A2(i_t_cmdack_r), .S0(n25), .Y(n472) );
  AND4X1_RVT U91 ( .A1(n330), .A2(n415), .A3(n27), .A4(n62), .Y(n55) );
  INVX1_RVT U92 ( .A(n400), .Y(n363) );
  NAND2X0_RVT U93 ( .A1(n363), .A2(n394), .Y(n325) );
  AND2X1_RVT U94 ( .A1(n257), .A2(n325), .Y(n361) );
  AND2X1_RVT U95 ( .A1(n55), .A2(n361), .Y(n29) );
  AND2X1_RVT U97 ( .A1(n29), .A2(n487), .Y(n32) );
  NOR2X0_RVT U98 ( .A1(n3490), .A2(t_eop), .Y(n31) );
  NAND2X0_RVT U99 ( .A1(n32), .A2(N138), .Y(n30) );
  AO22X1_RVT U100 ( .A1(n32), .A2(n31), .A3(hburst[0]), .A4(n30), .Y(n455) );
  AND4X1_RVT U101 ( .A1(t_cmd[1]), .A2(n488), .A3(n33), .A4(n3060), .Y(n224)
         );
  OA21X1_RVT U102 ( .A1(t_be[2]), .A2(t_be[3]), .A3(n229), .Y(n215) );
  NAND4X0_RVT U103 ( .A1(t_be[2]), .A2(t_be[3]), .A3(t_be[1]), .A4(t_be[0]), 
        .Y(n221) );
  AND3X1_RVT U104 ( .A1(n224), .A2(n215), .A3(n221), .Y(N345) );
  OR2X1_RVT U105 ( .A1(i_t_rspval_r), .A2(n62), .Y(busy) );
  OR2X1_RVT U107 ( .A1(hprot[0]), .A2(n488), .Y(N264) );
  OR2X1_RVT U108 ( .A1(hprot[1]), .A2(n488), .Y(N265) );
  INVX1_RVT U110 ( .A(n353), .Y(n208) );
  OR2X1_RVT U111 ( .A1(i_2nd_wr_sz_r[1]), .A2(i_2nd_wr_sz_r[0]), .Y(n35) );
  AND2X1_RVT U112 ( .A1(n208), .A2(n35), .Y(n75) );
  AOI22X1_RVT U118 ( .A1(n75), .A2(i_2nd_wr_off_r[0]), .A3(i_haddr_old_r[0]), 
        .A4(n34), .Y(n40) );
  INVX1_RVT U119 ( .A(n35), .Y(n41) );
  INVX1_RVT U120 ( .A(n390), .Y(n293) );
  NAND3X0_RVT U121 ( .A1(n293), .A2(n485), .A3(n448), .Y(n291) );
  AO21X1_RVT U123 ( .A1(n208), .A2(n41), .A3(n206), .Y(n69) );
  AO221X1_RVT U124 ( .A1(n356), .A2(n448), .A3(n356), .A4(n390), .A5(n394), 
        .Y(n329) );
  AOI22X1_RVT U127 ( .A1(haddr[0]), .A2(n69), .A3(i_haddr_top_r[0]), .A4(n509), 
        .Y(n39) );
  AO21X1_RVT U128 ( .A1(n450), .A2(n382), .A3(n330), .Y(n204) );
  AND2X1_RVT U129 ( .A1(n204), .A2(n385), .Y(n74) );
  INVX1_RVT U130 ( .A(t_plen[0]), .Y(n44) );
  OR2X1_RVT U131 ( .A1(n44), .A2(t_plen[1]), .Y(n71) );
  OR2X1_RVT U132 ( .A1(t_plen[2]), .A2(N306), .Y(n46) );
  OR2X1_RVT U133 ( .A1(n65), .A2(n46), .Y(n73) );
  AO221X1_RVT U135 ( .A1(n74), .A2(n71), .A3(n74), .A4(n73), .A5(n494), .Y(n38) );
  NAND2X0_RVT U136 ( .A1(n213), .A2(n224), .Y(n68) );
  OR2X1_RVT U137 ( .A1(t_be[0]), .A2(n68), .Y(n36) );
  AO21X1_RVT U138 ( .A1(t_be[2]), .A2(n219), .A3(n36), .Y(n37) );
  NAND4X0_RVT U139 ( .A1(n40), .A2(n39), .A3(n38), .A4(n37), .Y(
        i_haddr_out_nxt[0]) );
  NAND2X0_RVT U140 ( .A1(t_be[2]), .A2(t_be[3]), .Y(n214) );
  INVX1_RVT U141 ( .A(n214), .Y(n216) );
  OA222X1_RVT U142 ( .A1(t_be[1]), .A2(n216), .A3(n219), .A4(t_be[0]), .A5(
        n214), .A6(n218), .Y(n43) );
  OA222X1_RVT U143 ( .A1(i_outstand_wr_r_0_), .A2(n42), .A3(i_outstand_wr_r_0_), .A4(n220), .A5(n41), .A6(n488), .Y(n222) );
  AOI22X1_RVT U144 ( .A1(n224), .A2(n43), .A3(hsize[0]), .A4(n222), .Y(n49) );
  NAND2X0_RVT U145 ( .A1(i_outstand_wr_r_0_), .A2(i_2nd_wr_sz_r[1]), .Y(n47)
         );
  NAND3X0_RVT U146 ( .A1(t_plen[1]), .A2(n494), .A3(n44), .Y(n70) );
  OA22X1_RVT U147 ( .A1(i_2nd_wr_sz_r[0]), .A2(n47), .A3(n46), .A4(n70), .Y(
        n48) );
  NAND2X0_RVT U148 ( .A1(n49), .A2(n48), .Y(N348) );
  AO21X1_RVT U149 ( .A1(n384), .A2(n380), .A3(hready), .Y(n58) );
  OA21X1_RVT U150 ( .A1(n415), .A2(n50), .A3(n58), .Y(n302) );
  OA221X1_RVT U151 ( .A1(n378), .A2(hready), .A3(n378), .A4(hgrant), .A5(n302), 
        .Y(n268) );
  AO21X1_RVT U152 ( .A1(hresp[1]), .A2(hready), .A3(N138), .Y(n303) );
  OA21X1_RVT U153 ( .A1(n430), .A2(n400), .A3(n303), .Y(n52) );
  AND4X1_RVT U154 ( .A1(n268), .A2(n52), .A3(n62), .A4(n51), .Y(N1233) );
  NAND2X0_RVT U155 ( .A1(n493), .A2(n394), .Y(n53) );
  AND4X1_RVT U156 ( .A1(n491), .A2(n380), .A3(n254), .A4(n53), .Y(n243) );
  NAND2X0_RVT U158 ( .A1(n313), .A2(n449), .Y(n54) );
  AND4X1_RVT U159 ( .A1(n361), .A2(n243), .A3(n360), .A4(n54), .Y(N1614) );
  AND2X1_RVT U160 ( .A1(n313), .A2(n55), .Y(N1668) );
  AND4X1_RVT U161 ( .A1(n56), .A2(n506), .A3(n383), .A4(n336), .Y(N1292) );
  OA21X1_RVT U162 ( .A1(n384), .A2(n452), .A3(n400), .Y(n60) );
  OA221X1_RVT U163 ( .A1(N138), .A2(i_old_valid_r), .A3(N138), .A4(n452), .A5(
        n303), .Y(n57) );
  OA221X1_RVT U164 ( .A1(n391), .A2(n485), .A3(n391), .A4(n506), .A5(n57), .Y(
        n59) );
  AND4X1_RVT U165 ( .A1(n60), .A2(n59), .A3(n58), .A4(n415), .Y(n66) );
  OA21X1_RVT U166 ( .A1(n380), .A2(n453), .A3(n61), .Y(n63) );
  AND4X1_RVT U167 ( .A1(n64), .A2(n66), .A3(n63), .A4(n62), .Y(N1412) );
  AND3X1_RVT U168 ( .A1(n338), .A2(n66), .A3(n65), .Y(N1542) );
  AND2X1_RVT U169 ( .A1(n506), .A2(n213), .Y(n350) );
  OA21X1_RVT U170 ( .A1(n208), .A2(n350), .A3(N306), .Y(N1781) );
  AND2X1_RVT U171 ( .A1(n491), .A2(n330), .Y(n354) );
  AO22X1_RVT U173 ( .A1(i_hwdata_out_r[0]), .A2(n67), .A3(i_hwdata_old_r[0]), 
        .A4(n206), .Y(i_hwdata_old_nxt[0]) );
  AO22X1_RVT U174 ( .A1(i_hwdata_out_r[1]), .A2(n67), .A3(i_hwdata_old_r[1]), 
        .A4(n206), .Y(i_hwdata_old_nxt[1]) );
  AO22X1_RVT U175 ( .A1(i_hwdata_out_r[2]), .A2(n67), .A3(i_hwdata_old_r[2]), 
        .A4(n206), .Y(i_hwdata_old_nxt[2]) );
  AO22X1_RVT U176 ( .A1(i_hwdata_out_r[3]), .A2(n67), .A3(i_hwdata_old_r[3]), 
        .A4(n206), .Y(i_hwdata_old_nxt[3]) );
  AO22X1_RVT U177 ( .A1(i_hwdata_out_r[4]), .A2(n67), .A3(i_hwdata_old_r[4]), 
        .A4(n206), .Y(i_hwdata_old_nxt[4]) );
  AO22X1_RVT U178 ( .A1(i_hwdata_out_r[5]), .A2(n67), .A3(i_hwdata_old_r[5]), 
        .A4(n206), .Y(i_hwdata_old_nxt[5]) );
  AO22X1_RVT U179 ( .A1(i_hwdata_out_r[6]), .A2(n67), .A3(i_hwdata_old_r[6]), 
        .A4(n206), .Y(i_hwdata_old_nxt[6]) );
  AO22X1_RVT U180 ( .A1(i_hwdata_out_r[7]), .A2(n67), .A3(i_hwdata_old_r[7]), 
        .A4(n206), .Y(i_hwdata_old_nxt[7]) );
  AO22X1_RVT U181 ( .A1(i_hwdata_out_r[8]), .A2(n67), .A3(i_hwdata_old_r[8]), 
        .A4(n206), .Y(i_hwdata_old_nxt[8]) );
  AO22X1_RVT U182 ( .A1(i_hwdata_out_r[9]), .A2(n67), .A3(i_hwdata_old_r[9]), 
        .A4(n206), .Y(i_hwdata_old_nxt[9]) );
  AO22X1_RVT U183 ( .A1(i_hwdata_out_r[10]), .A2(n67), .A3(i_hwdata_old_r[10]), 
        .A4(n206), .Y(i_hwdata_old_nxt[10]) );
  AO22X1_RVT U184 ( .A1(i_hwdata_out_r[11]), .A2(n67), .A3(i_hwdata_old_r[11]), 
        .A4(n206), .Y(i_hwdata_old_nxt[11]) );
  AO22X1_RVT U185 ( .A1(i_hwdata_out_r[12]), .A2(n67), .A3(i_hwdata_old_r[12]), 
        .A4(n206), .Y(i_hwdata_old_nxt[12]) );
  AO22X1_RVT U186 ( .A1(i_hwdata_out_r[13]), .A2(n67), .A3(i_hwdata_old_r[13]), 
        .A4(n206), .Y(i_hwdata_old_nxt[13]) );
  AO22X1_RVT U187 ( .A1(i_hwdata_out_r[14]), .A2(n67), .A3(i_hwdata_old_r[14]), 
        .A4(n206), .Y(i_hwdata_old_nxt[14]) );
  AO22X1_RVT U188 ( .A1(i_hwdata_out_r[15]), .A2(n67), .A3(i_hwdata_old_r[15]), 
        .A4(n206), .Y(i_hwdata_old_nxt[15]) );
  AO22X1_RVT U189 ( .A1(i_hwdata_out_r[16]), .A2(n67), .A3(i_hwdata_old_r[16]), 
        .A4(n206), .Y(i_hwdata_old_nxt[16]) );
  AO22X1_RVT U190 ( .A1(i_hwdata_out_r[17]), .A2(n67), .A3(i_hwdata_old_r[17]), 
        .A4(n206), .Y(i_hwdata_old_nxt[17]) );
  AO22X1_RVT U191 ( .A1(i_hwdata_out_r[18]), .A2(n67), .A3(i_hwdata_old_r[18]), 
        .A4(n206), .Y(i_hwdata_old_nxt[18]) );
  AO22X1_RVT U192 ( .A1(i_hwdata_out_r[19]), .A2(n67), .A3(i_hwdata_old_r[19]), 
        .A4(n206), .Y(i_hwdata_old_nxt[19]) );
  AO22X1_RVT U193 ( .A1(i_hwdata_out_r[20]), .A2(n67), .A3(i_hwdata_old_r[20]), 
        .A4(n206), .Y(i_hwdata_old_nxt[20]) );
  AO22X1_RVT U194 ( .A1(i_hwdata_out_r[21]), .A2(n67), .A3(i_hwdata_old_r[21]), 
        .A4(n206), .Y(i_hwdata_old_nxt[21]) );
  AO22X1_RVT U195 ( .A1(i_hwdata_out_r[22]), .A2(n67), .A3(i_hwdata_old_r[22]), 
        .A4(n206), .Y(i_hwdata_old_nxt[22]) );
  AO22X1_RVT U196 ( .A1(i_hwdata_out_r[23]), .A2(n67), .A3(i_hwdata_old_r[23]), 
        .A4(n206), .Y(i_hwdata_old_nxt[23]) );
  AO22X1_RVT U197 ( .A1(i_hwdata_out_r[24]), .A2(n67), .A3(i_hwdata_old_r[24]), 
        .A4(n206), .Y(i_hwdata_old_nxt[24]) );
  AO22X1_RVT U198 ( .A1(i_hwdata_out_r[25]), .A2(n67), .A3(i_hwdata_old_r[25]), 
        .A4(n206), .Y(i_hwdata_old_nxt[25]) );
  AO22X1_RVT U199 ( .A1(i_hwdata_out_r[26]), .A2(n67), .A3(i_hwdata_old_r[26]), 
        .A4(n206), .Y(i_hwdata_old_nxt[26]) );
  AO22X1_RVT U200 ( .A1(i_hwdata_out_r[27]), .A2(n67), .A3(i_hwdata_old_r[27]), 
        .A4(n206), .Y(i_hwdata_old_nxt[27]) );
  AO22X1_RVT U201 ( .A1(i_hwdata_out_r[28]), .A2(n67), .A3(i_hwdata_old_r[28]), 
        .A4(n206), .Y(i_hwdata_old_nxt[28]) );
  AO22X1_RVT U202 ( .A1(i_hwdata_out_r[29]), .A2(n67), .A3(i_hwdata_old_r[29]), 
        .A4(n206), .Y(i_hwdata_old_nxt[29]) );
  AO22X1_RVT U203 ( .A1(i_hwdata_out_r[30]), .A2(n67), .A3(i_hwdata_old_r[30]), 
        .A4(n206), .Y(i_hwdata_old_nxt[30]) );
  AO22X1_RVT U204 ( .A1(i_hwdata_out_r[31]), .A2(n67), .A3(i_hwdata_old_r[31]), 
        .A4(n206), .Y(i_hwdata_old_nxt[31]) );
  AO22X1_RVT U205 ( .A1(haddr[0]), .A2(n67), .A3(i_haddr_old_r[0]), .A4(n206), 
        .Y(i_haddr_old_nxt[0]) );
  AO22X1_RVT U206 ( .A1(haddr[1]), .A2(n67), .A3(i_haddr_old_r[1]), .A4(n206), 
        .Y(i_haddr_old_nxt[1]) );
  AO22X1_RVT U207 ( .A1(haddr[2]), .A2(n67), .A3(i_haddr_old_r[2]), .A4(n206), 
        .Y(i_haddr_old_nxt[2]) );
  AO22X1_RVT U208 ( .A1(haddr[3]), .A2(n67), .A3(i_haddr_old_r[3]), .A4(n206), 
        .Y(i_haddr_old_nxt[3]) );
  AO22X1_RVT U209 ( .A1(haddr[4]), .A2(n67), .A3(i_haddr_old_r[4]), .A4(n206), 
        .Y(i_haddr_old_nxt[4]) );
  AO22X1_RVT U210 ( .A1(haddr[5]), .A2(n67), .A3(i_haddr_old_r[5]), .A4(n206), 
        .Y(i_haddr_old_nxt[5]) );
  AO22X1_RVT U211 ( .A1(haddr[6]), .A2(n67), .A3(i_haddr_old_r[6]), .A4(n206), 
        .Y(i_haddr_old_nxt[6]) );
  AO22X1_RVT U212 ( .A1(haddr[7]), .A2(n67), .A3(i_haddr_old_r[7]), .A4(n206), 
        .Y(i_haddr_old_nxt[7]) );
  AO22X1_RVT U213 ( .A1(haddr[8]), .A2(n67), .A3(i_haddr_old_r[8]), .A4(n206), 
        .Y(i_haddr_old_nxt[8]) );
  AO22X1_RVT U214 ( .A1(haddr[9]), .A2(n67), .A3(i_haddr_old_r[9]), .A4(n206), 
        .Y(i_haddr_old_nxt[9]) );
  AO22X1_RVT U215 ( .A1(i_haddr_old_r[10]), .A2(n206), .A3(haddr[10]), .A4(n67), .Y(i_haddr_old_nxt[10]) );
  AO22X1_RVT U216 ( .A1(haddr[11]), .A2(n67), .A3(i_haddr_old_r[11]), .A4(n206), .Y(i_haddr_old_nxt[11]) );
  AO22X1_RVT U217 ( .A1(haddr[12]), .A2(n67), .A3(i_haddr_old_r[12]), .A4(n206), .Y(i_haddr_old_nxt[12]) );
  AO22X1_RVT U218 ( .A1(haddr[13]), .A2(n67), .A3(i_haddr_old_r[13]), .A4(n206), .Y(i_haddr_old_nxt[13]) );
  AO22X1_RVT U219 ( .A1(haddr[14]), .A2(n67), .A3(i_haddr_old_r[14]), .A4(n206), .Y(i_haddr_old_nxt[14]) );
  AO22X1_RVT U220 ( .A1(haddr[15]), .A2(n67), .A3(i_haddr_old_r[15]), .A4(n206), .Y(i_haddr_old_nxt[15]) );
  AO22X1_RVT U221 ( .A1(haddr[16]), .A2(n67), .A3(i_haddr_old_r[16]), .A4(n206), .Y(i_haddr_old_nxt[16]) );
  AO22X1_RVT U222 ( .A1(haddr[17]), .A2(n67), .A3(i_haddr_old_r[17]), .A4(n206), .Y(i_haddr_old_nxt[17]) );
  AO22X1_RVT U223 ( .A1(haddr[18]), .A2(n67), .A3(i_haddr_old_r[18]), .A4(n206), .Y(i_haddr_old_nxt[18]) );
  AO22X1_RVT U224 ( .A1(haddr[19]), .A2(n67), .A3(i_haddr_old_r[19]), .A4(n206), .Y(i_haddr_old_nxt[19]) );
  AO22X1_RVT U225 ( .A1(haddr[20]), .A2(n67), .A3(i_haddr_old_r[20]), .A4(n206), .Y(i_haddr_old_nxt[20]) );
  AO22X1_RVT U226 ( .A1(haddr[21]), .A2(n67), .A3(i_haddr_old_r[21]), .A4(n206), .Y(i_haddr_old_nxt[21]) );
  AO22X1_RVT U227 ( .A1(haddr[22]), .A2(n67), .A3(i_haddr_old_r[22]), .A4(n206), .Y(i_haddr_old_nxt[22]) );
  AO22X1_RVT U228 ( .A1(haddr[23]), .A2(n67), .A3(i_haddr_old_r[23]), .A4(n206), .Y(i_haddr_old_nxt[23]) );
  AO22X1_RVT U229 ( .A1(i_eop_out_r), .A2(n67), .A3(i_eop_old_r), .A4(n206), 
        .Y(i_eop_old_nxt) );
  OA22X1_RVT U230 ( .A1(n491), .A2(n443), .A3(n229), .A4(n68), .Y(n79) );
  AOI22X1_RVT U231 ( .A1(haddr[1]), .A2(n69), .A3(i_haddr_top_r[1]), .A4(n509), 
        .Y(n78) );
  AND2X1_RVT U232 ( .A1(n71), .A2(n70), .Y(n226) );
  AO221X1_RVT U234 ( .A1(n74), .A2(n226), .A3(n74), .A4(n73), .A5(n495), .Y(
        n77) );
  NAND2X0_RVT U235 ( .A1(n75), .A2(i_2nd_wr_off_r[1]), .Y(n76) );
  NAND4X0_RVT U236 ( .A1(n79), .A2(n78), .A3(n77), .A4(n76), .Y(
        i_haddr_out_nxt[1]) );
  AO22X1_RVT U239 ( .A1(haddr[2]), .A2(n201), .A3(t_address[2]), .A4(n200), 
        .Y(n81) );
  AO22X1_RVT U240 ( .A1(i_haddr_top_r[2]), .A2(n509), .A3(i_haddr_old_r[2]), 
        .A4(n34), .Y(n80) );
  OR2X1_RVT U241 ( .A1(n81), .A2(n80), .Y(i_haddr_out_nxt[2]) );
  AO22X1_RVT U242 ( .A1(haddr[3]), .A2(n201), .A3(t_address[3]), .A4(n200), 
        .Y(n84) );
  AO22X1_RVT U245 ( .A1(i_haddr_top_r[3]), .A2(n509), .A3(i_haddr_old_r[3]), 
        .A4(n34), .Y(n83) );
  OR2X1_RVT U246 ( .A1(n84), .A2(n83), .Y(i_haddr_out_nxt[3]) );
  AO22X1_RVT U247 ( .A1(haddr[4]), .A2(n201), .A3(t_address[4]), .A4(n200), 
        .Y(n86) );
  AO22X1_RVT U248 ( .A1(i_haddr_top_r[4]), .A2(n509), .A3(i_haddr_old_r[4]), 
        .A4(n34), .Y(n85) );
  OR2X1_RVT U249 ( .A1(n86), .A2(n85), .Y(i_haddr_out_nxt[4]) );
  AO22X1_RVT U250 ( .A1(haddr[5]), .A2(n201), .A3(t_address[5]), .A4(n200), 
        .Y(n88) );
  AO22X1_RVT U251 ( .A1(i_haddr_top_r[5]), .A2(n509), .A3(i_haddr_old_r[5]), 
        .A4(n34), .Y(n87) );
  OR2X1_RVT U252 ( .A1(n88), .A2(n87), .Y(i_haddr_out_nxt[5]) );
  AO22X1_RVT U253 ( .A1(haddr[6]), .A2(n201), .A3(t_address[6]), .A4(n200), 
        .Y(n90) );
  AO22X1_RVT U254 ( .A1(i_haddr_top_r[6]), .A2(n509), .A3(i_haddr_old_r[6]), 
        .A4(n34), .Y(n89) );
  OR2X1_RVT U255 ( .A1(n90), .A2(n89), .Y(i_haddr_out_nxt[6]) );
  AO22X1_RVT U256 ( .A1(haddr[7]), .A2(n201), .A3(t_address[7]), .A4(n200), 
        .Y(n92) );
  AO22X1_RVT U257 ( .A1(i_haddr_top_r[7]), .A2(n509), .A3(i_haddr_old_r[7]), 
        .A4(n34), .Y(n91) );
  OR2X1_RVT U258 ( .A1(n92), .A2(n91), .Y(i_haddr_out_nxt[7]) );
  AO22X1_RVT U259 ( .A1(haddr[8]), .A2(n201), .A3(t_address[8]), .A4(n200), 
        .Y(n97) );
  AO22X1_RVT U263 ( .A1(i_haddr_top_r[8]), .A2(n507), .A3(i_haddr_old_r[8]), 
        .A4(n34), .Y(n96) );
  OR2X1_RVT U264 ( .A1(n97), .A2(n96), .Y(i_haddr_out_nxt[8]) );
  AO22X1_RVT U265 ( .A1(haddr[9]), .A2(n201), .A3(t_address[9]), .A4(n200), 
        .Y(n99) );
  AO22X1_RVT U266 ( .A1(i_haddr_top_r[9]), .A2(n507), .A3(i_haddr_old_r[9]), 
        .A4(n34), .Y(n98) );
  OR2X1_RVT U267 ( .A1(n99), .A2(n98), .Y(i_haddr_out_nxt[9]) );
  AOI22X1_RVT U268 ( .A1(n200), .A2(t_address[10]), .A3(n201), .A4(haddr[10]), 
        .Y(n103) );
  OA22X1_RVT U269 ( .A1(n491), .A2(n444), .A3(n101), .A4(n100), .Y(n102) );
  NAND2X0_RVT U270 ( .A1(n103), .A2(n102), .Y(i_haddr_out_nxt[10]) );
  AO22X1_RVT U271 ( .A1(haddr[11]), .A2(n201), .A3(t_address[11]), .A4(n200), 
        .Y(n105) );
  AO22X1_RVT U272 ( .A1(i_haddr_top_r[11]), .A2(n507), .A3(i_haddr_old_r[11]), 
        .A4(n34), .Y(n104) );
  OR2X1_RVT U273 ( .A1(n105), .A2(n104), .Y(i_haddr_out_nxt[11]) );
  AO22X1_RVT U274 ( .A1(haddr[12]), .A2(n201), .A3(t_address[12]), .A4(n200), 
        .Y(n107) );
  AO22X1_RVT U275 ( .A1(i_haddr_top_r[12]), .A2(n507), .A3(i_haddr_old_r[12]), 
        .A4(n34), .Y(n106) );
  OR2X1_RVT U276 ( .A1(n107), .A2(n106), .Y(i_haddr_out_nxt[12]) );
  AO22X1_RVT U277 ( .A1(haddr[13]), .A2(n201), .A3(t_address[13]), .A4(n200), 
        .Y(n109) );
  AO22X1_RVT U278 ( .A1(i_haddr_top_r[13]), .A2(n507), .A3(i_haddr_old_r[13]), 
        .A4(n34), .Y(n108) );
  OR2X1_RVT U279 ( .A1(n109), .A2(n108), .Y(i_haddr_out_nxt[13]) );
  AO22X1_RVT U280 ( .A1(haddr[14]), .A2(n201), .A3(t_address[14]), .A4(n200), 
        .Y(n111) );
  AO22X1_RVT U281 ( .A1(i_haddr_top_r[14]), .A2(n507), .A3(i_haddr_old_r[14]), 
        .A4(n34), .Y(n110) );
  OR2X1_RVT U282 ( .A1(n111), .A2(n110), .Y(i_haddr_out_nxt[14]) );
  AO22X1_RVT U283 ( .A1(haddr[15]), .A2(n201), .A3(t_address[15]), .A4(n200), 
        .Y(n113) );
  AO22X1_RVT U284 ( .A1(i_haddr_top_r[15]), .A2(n507), .A3(i_haddr_old_r[15]), 
        .A4(n34), .Y(n112) );
  OR2X1_RVT U285 ( .A1(n113), .A2(n112), .Y(i_haddr_out_nxt[15]) );
  AO22X1_RVT U286 ( .A1(haddr[16]), .A2(n201), .A3(t_address[16]), .A4(n200), 
        .Y(n115) );
  AO22X1_RVT U287 ( .A1(i_haddr_top_r[16]), .A2(n507), .A3(i_haddr_old_r[16]), 
        .A4(n34), .Y(n114) );
  OR2X1_RVT U288 ( .A1(n115), .A2(n114), .Y(i_haddr_out_nxt[16]) );
  AO22X1_RVT U289 ( .A1(haddr[17]), .A2(n201), .A3(t_address[17]), .A4(n200), 
        .Y(n117) );
  AO22X1_RVT U290 ( .A1(i_haddr_top_r[17]), .A2(n507), .A3(i_haddr_old_r[17]), 
        .A4(n34), .Y(n116) );
  OR2X1_RVT U291 ( .A1(n117), .A2(n116), .Y(i_haddr_out_nxt[17]) );
  AO22X1_RVT U292 ( .A1(haddr[18]), .A2(n201), .A3(t_address[18]), .A4(n200), 
        .Y(n120) );
  AO22X1_RVT U293 ( .A1(i_haddr_top_r[18]), .A2(n507), .A3(i_haddr_old_r[18]), 
        .A4(n34), .Y(n119) );
  OR2X1_RVT U294 ( .A1(n120), .A2(n119), .Y(i_haddr_out_nxt[18]) );
  AO22X1_RVT U295 ( .A1(haddr[19]), .A2(n201), .A3(t_address[19]), .A4(n200), 
        .Y(n123) );
  AO22X1_RVT U298 ( .A1(i_haddr_top_r[19]), .A2(n507), .A3(i_haddr_old_r[19]), 
        .A4(n34), .Y(n122) );
  OR2X1_RVT U299 ( .A1(n123), .A2(n122), .Y(i_haddr_out_nxt[19]) );
  AO22X1_RVT U300 ( .A1(haddr[20]), .A2(n201), .A3(t_address[20]), .A4(n200), 
        .Y(n125) );
  AO22X1_RVT U301 ( .A1(i_haddr_top_r[20]), .A2(n507), .A3(i_haddr_old_r[20]), 
        .A4(n34), .Y(n124) );
  OR2X1_RVT U302 ( .A1(n125), .A2(n124), .Y(i_haddr_out_nxt[20]) );
  AO22X1_RVT U303 ( .A1(haddr[21]), .A2(n201), .A3(t_address[21]), .A4(n200), 
        .Y(n127) );
  AO22X1_RVT U304 ( .A1(i_haddr_top_r[21]), .A2(n507), .A3(i_haddr_old_r[21]), 
        .A4(n34), .Y(n126) );
  OR2X1_RVT U305 ( .A1(n127), .A2(n126), .Y(i_haddr_out_nxt[21]) );
  AO22X1_RVT U306 ( .A1(haddr[22]), .A2(n201), .A3(t_address[22]), .A4(n200), 
        .Y(n129) );
  AO22X1_RVT U307 ( .A1(i_haddr_top_r[22]), .A2(n507), .A3(i_haddr_old_r[22]), 
        .A4(n34), .Y(n128) );
  OR2X1_RVT U308 ( .A1(n129), .A2(n128), .Y(i_haddr_out_nxt[22]) );
  AO22X1_RVT U309 ( .A1(haddr[23]), .A2(n201), .A3(t_address[23]), .A4(n200), 
        .Y(n131) );
  AO22X1_RVT U310 ( .A1(i_haddr_top_r[23]), .A2(n507), .A3(i_haddr_old_r[23]), 
        .A4(n34), .Y(n130) );
  OR2X1_RVT U311 ( .A1(n131), .A2(n130), .Y(i_haddr_out_nxt[23]) );
  AO22X1_RVT U312 ( .A1(i_hwdata_out_r[0]), .A2(n201), .A3(t_wdata[0]), .A4(
        n200), .Y(n133) );
  AO22X1_RVT U313 ( .A1(i_hwdata_top_r[0]), .A2(n510), .A3(i_hwdata_old_r[0]), 
        .A4(n34), .Y(n132) );
  OR2X1_RVT U314 ( .A1(n133), .A2(n132), .Y(i_hwdata_out_nxt[0]) );
  AO22X1_RVT U315 ( .A1(i_hwdata_out_r[1]), .A2(n201), .A3(t_wdata[1]), .A4(
        n200), .Y(n135) );
  AO22X1_RVT U316 ( .A1(i_hwdata_top_r[1]), .A2(n510), .A3(i_hwdata_old_r[1]), 
        .A4(n34), .Y(n134) );
  OR2X1_RVT U317 ( .A1(n135), .A2(n134), .Y(i_hwdata_out_nxt[1]) );
  AO22X1_RVT U318 ( .A1(i_hwdata_out_r[2]), .A2(n201), .A3(t_wdata[2]), .A4(
        n200), .Y(n137) );
  AO22X1_RVT U319 ( .A1(i_hwdata_top_r[2]), .A2(n507), .A3(i_hwdata_old_r[2]), 
        .A4(n34), .Y(n136) );
  OR2X1_RVT U320 ( .A1(n137), .A2(n136), .Y(i_hwdata_out_nxt[2]) );
  AO22X1_RVT U321 ( .A1(i_hwdata_out_r[3]), .A2(n201), .A3(t_wdata[3]), .A4(
        n200), .Y(n139) );
  AO22X1_RVT U322 ( .A1(i_hwdata_top_r[3]), .A2(n510), .A3(i_hwdata_old_r[3]), 
        .A4(n34), .Y(n1380) );
  OR2X1_RVT U323 ( .A1(n139), .A2(n1380), .Y(i_hwdata_out_nxt[3]) );
  AO22X1_RVT U324 ( .A1(i_hwdata_out_r[4]), .A2(n201), .A3(t_wdata[4]), .A4(
        n200), .Y(n142) );
  AO22X1_RVT U325 ( .A1(i_hwdata_top_r[4]), .A2(n507), .A3(i_hwdata_old_r[4]), 
        .A4(n34), .Y(n141) );
  OR2X1_RVT U326 ( .A1(n142), .A2(n141), .Y(i_hwdata_out_nxt[4]) );
  AO22X1_RVT U327 ( .A1(i_hwdata_out_r[5]), .A2(n201), .A3(t_wdata[5]), .A4(
        n200), .Y(n145) );
  AO22X1_RVT U330 ( .A1(i_hwdata_top_r[5]), .A2(n510), .A3(i_hwdata_old_r[5]), 
        .A4(n34), .Y(n144) );
  OR2X1_RVT U331 ( .A1(n145), .A2(n144), .Y(i_hwdata_out_nxt[5]) );
  AO22X1_RVT U332 ( .A1(i_hwdata_out_r[6]), .A2(n201), .A3(t_wdata[6]), .A4(
        n200), .Y(n147) );
  AO22X1_RVT U333 ( .A1(i_hwdata_top_r[6]), .A2(n507), .A3(i_hwdata_old_r[6]), 
        .A4(n34), .Y(n146) );
  OR2X1_RVT U334 ( .A1(n147), .A2(n146), .Y(i_hwdata_out_nxt[6]) );
  AO22X1_RVT U335 ( .A1(i_hwdata_out_r[7]), .A2(n201), .A3(t_wdata[7]), .A4(
        n200), .Y(n149) );
  AO22X1_RVT U336 ( .A1(i_hwdata_top_r[7]), .A2(n507), .A3(i_hwdata_old_r[7]), 
        .A4(n34), .Y(n148) );
  OR2X1_RVT U337 ( .A1(n149), .A2(n148), .Y(i_hwdata_out_nxt[7]) );
  AO22X1_RVT U338 ( .A1(i_hwdata_out_r[8]), .A2(n201), .A3(t_wdata[8]), .A4(
        n200), .Y(n151) );
  AO22X1_RVT U339 ( .A1(i_hwdata_top_r[8]), .A2(n510), .A3(i_hwdata_old_r[8]), 
        .A4(n34), .Y(n150) );
  OR2X1_RVT U340 ( .A1(n151), .A2(n150), .Y(i_hwdata_out_nxt[8]) );
  AO22X1_RVT U341 ( .A1(i_hwdata_out_r[9]), .A2(n201), .A3(t_wdata[9]), .A4(
        n200), .Y(n153) );
  AO22X1_RVT U342 ( .A1(i_hwdata_top_r[9]), .A2(n507), .A3(i_hwdata_old_r[9]), 
        .A4(n34), .Y(n152) );
  OR2X1_RVT U343 ( .A1(n153), .A2(n152), .Y(i_hwdata_out_nxt[9]) );
  AO22X1_RVT U344 ( .A1(i_hwdata_out_r[10]), .A2(n201), .A3(t_wdata[10]), .A4(
        n200), .Y(n155) );
  AO22X1_RVT U345 ( .A1(i_hwdata_top_r[10]), .A2(n507), .A3(i_hwdata_old_r[10]), .A4(n34), .Y(n154) );
  OR2X1_RVT U346 ( .A1(n155), .A2(n154), .Y(i_hwdata_out_nxt[10]) );
  AO22X1_RVT U347 ( .A1(i_hwdata_out_r[11]), .A2(n201), .A3(t_wdata[11]), .A4(
        n200), .Y(n157) );
  AO22X1_RVT U348 ( .A1(i_hwdata_top_r[11]), .A2(n507), .A3(i_hwdata_old_r[11]), .A4(n34), .Y(n156) );
  OR2X1_RVT U349 ( .A1(n157), .A2(n156), .Y(i_hwdata_out_nxt[11]) );
  AO22X1_RVT U350 ( .A1(i_hwdata_out_r[12]), .A2(n201), .A3(t_wdata[12]), .A4(
        n200), .Y(n159) );
  AO22X1_RVT U351 ( .A1(i_hwdata_top_r[12]), .A2(n509), .A3(i_hwdata_old_r[12]), .A4(n34), .Y(n158) );
  OR2X1_RVT U352 ( .A1(n159), .A2(n158), .Y(i_hwdata_out_nxt[12]) );
  AO22X1_RVT U353 ( .A1(i_hwdata_out_r[13]), .A2(n201), .A3(t_wdata[13]), .A4(
        n200), .Y(n161) );
  AO22X1_RVT U354 ( .A1(i_hwdata_top_r[13]), .A2(n509), .A3(i_hwdata_old_r[13]), .A4(n34), .Y(n160) );
  OR2X1_RVT U355 ( .A1(n161), .A2(n160), .Y(i_hwdata_out_nxt[13]) );
  AO22X1_RVT U356 ( .A1(i_hwdata_out_r[14]), .A2(n201), .A3(t_wdata[14]), .A4(
        n200), .Y(n165) );
  AO22X1_RVT U359 ( .A1(i_hwdata_top_r[14]), .A2(n510), .A3(i_hwdata_old_r[14]), .A4(n34), .Y(n164) );
  OR2X1_RVT U360 ( .A1(n165), .A2(n164), .Y(i_hwdata_out_nxt[14]) );
  AO22X1_RVT U361 ( .A1(i_hwdata_out_r[15]), .A2(n201), .A3(t_wdata[15]), .A4(
        n200), .Y(n167) );
  AO22X1_RVT U362 ( .A1(i_hwdata_top_r[15]), .A2(n510), .A3(i_hwdata_old_r[15]), .A4(n34), .Y(n166) );
  OR2X1_RVT U363 ( .A1(n167), .A2(n166), .Y(i_hwdata_out_nxt[15]) );
  AO22X1_RVT U364 ( .A1(i_hwdata_out_r[16]), .A2(n201), .A3(t_wdata[16]), .A4(
        n200), .Y(n169) );
  AO22X1_RVT U365 ( .A1(i_hwdata_top_r[16]), .A2(n510), .A3(i_hwdata_old_r[16]), .A4(n34), .Y(n168) );
  OR2X1_RVT U366 ( .A1(n169), .A2(n168), .Y(i_hwdata_out_nxt[16]) );
  AO22X1_RVT U367 ( .A1(i_hwdata_out_r[17]), .A2(n201), .A3(t_wdata[17]), .A4(
        n200), .Y(n171) );
  AO22X1_RVT U368 ( .A1(i_hwdata_top_r[17]), .A2(n510), .A3(i_hwdata_old_r[17]), .A4(n34), .Y(n170) );
  OR2X1_RVT U369 ( .A1(n171), .A2(n170), .Y(i_hwdata_out_nxt[17]) );
  AO22X1_RVT U370 ( .A1(i_hwdata_out_r[18]), .A2(n201), .A3(t_wdata[18]), .A4(
        n200), .Y(n173) );
  AO22X1_RVT U371 ( .A1(i_hwdata_top_r[18]), .A2(n510), .A3(i_hwdata_old_r[18]), .A4(n34), .Y(n172) );
  OR2X1_RVT U372 ( .A1(n173), .A2(n172), .Y(i_hwdata_out_nxt[18]) );
  AO22X1_RVT U373 ( .A1(i_hwdata_out_r[19]), .A2(n201), .A3(t_wdata[19]), .A4(
        n200), .Y(n176) );
  AO22X1_RVT U374 ( .A1(i_hwdata_top_r[19]), .A2(n509), .A3(i_hwdata_old_r[19]), .A4(n34), .Y(n175) );
  OR2X1_RVT U375 ( .A1(n176), .A2(n175), .Y(i_hwdata_out_nxt[19]) );
  AO22X1_RVT U376 ( .A1(i_hwdata_out_r[20]), .A2(n201), .A3(t_wdata[20]), .A4(
        n200), .Y(n178) );
  AO22X1_RVT U377 ( .A1(i_hwdata_top_r[20]), .A2(n510), .A3(i_hwdata_old_r[20]), .A4(n34), .Y(n177) );
  OR2X1_RVT U378 ( .A1(n178), .A2(n177), .Y(i_hwdata_out_nxt[20]) );
  AO22X1_RVT U379 ( .A1(i_hwdata_out_r[21]), .A2(n201), .A3(t_wdata[21]), .A4(
        n200), .Y(n180) );
  AO22X1_RVT U380 ( .A1(i_hwdata_top_r[21]), .A2(n510), .A3(i_hwdata_old_r[21]), .A4(n34), .Y(n179) );
  OR2X1_RVT U381 ( .A1(n180), .A2(n179), .Y(i_hwdata_out_nxt[21]) );
  AO22X1_RVT U382 ( .A1(i_hwdata_out_r[22]), .A2(n201), .A3(t_wdata[22]), .A4(
        n200), .Y(n182) );
  AO22X1_RVT U383 ( .A1(i_hwdata_top_r[22]), .A2(n510), .A3(i_hwdata_old_r[22]), .A4(n34), .Y(n181) );
  OR2X1_RVT U384 ( .A1(n182), .A2(n181), .Y(i_hwdata_out_nxt[22]) );
  AO22X1_RVT U385 ( .A1(i_hwdata_out_r[23]), .A2(n201), .A3(t_wdata[23]), .A4(
        n200), .Y(n184) );
  AO22X1_RVT U386 ( .A1(i_hwdata_top_r[23]), .A2(n510), .A3(i_hwdata_old_r[23]), .A4(n34), .Y(n183) );
  OR2X1_RVT U387 ( .A1(n184), .A2(n183), .Y(i_hwdata_out_nxt[23]) );
  AO22X1_RVT U388 ( .A1(i_hwdata_out_r[24]), .A2(n201), .A3(t_wdata[24]), .A4(
        n200), .Y(n187) );
  AO22X1_RVT U389 ( .A1(i_hwdata_top_r[24]), .A2(n510), .A3(i_hwdata_old_r[24]), .A4(n34), .Y(n186) );
  OR2X1_RVT U390 ( .A1(n187), .A2(n186), .Y(i_hwdata_out_nxt[24]) );
  AO22X1_RVT U391 ( .A1(i_hwdata_out_r[25]), .A2(n201), .A3(t_wdata[25]), .A4(
        n200), .Y(n189) );
  AO22X1_RVT U392 ( .A1(i_hwdata_top_r[25]), .A2(n509), .A3(i_hwdata_old_r[25]), .A4(n34), .Y(n188) );
  OR2X1_RVT U393 ( .A1(n189), .A2(n188), .Y(i_hwdata_out_nxt[25]) );
  AO22X1_RVT U394 ( .A1(i_hwdata_out_r[26]), .A2(n201), .A3(t_wdata[26]), .A4(
        n200), .Y(n191) );
  AO22X1_RVT U395 ( .A1(i_hwdata_top_r[26]), .A2(n509), .A3(i_hwdata_old_r[26]), .A4(n34), .Y(n190) );
  OR2X1_RVT U396 ( .A1(n191), .A2(n190), .Y(i_hwdata_out_nxt[26]) );
  AO22X1_RVT U397 ( .A1(i_hwdata_out_r[27]), .A2(n201), .A3(t_wdata[27]), .A4(
        n200), .Y(n193) );
  AO22X1_RVT U398 ( .A1(i_hwdata_top_r[27]), .A2(n509), .A3(i_hwdata_old_r[27]), .A4(n34), .Y(n192) );
  OR2X1_RVT U399 ( .A1(n193), .A2(n192), .Y(i_hwdata_out_nxt[27]) );
  AO22X1_RVT U400 ( .A1(i_hwdata_out_r[28]), .A2(n201), .A3(t_wdata[28]), .A4(
        n200), .Y(n195) );
  AO22X1_RVT U401 ( .A1(i_hwdata_top_r[28]), .A2(n509), .A3(i_hwdata_old_r[28]), .A4(n34), .Y(n194) );
  OR2X1_RVT U402 ( .A1(n195), .A2(n194), .Y(i_hwdata_out_nxt[28]) );
  AO22X1_RVT U403 ( .A1(i_hwdata_out_r[29]), .A2(n201), .A3(t_wdata[29]), .A4(
        n200), .Y(n197) );
  AO22X1_RVT U404 ( .A1(i_hwdata_top_r[29]), .A2(n509), .A3(i_hwdata_old_r[29]), .A4(n34), .Y(n196) );
  OR2X1_RVT U405 ( .A1(n197), .A2(n196), .Y(i_hwdata_out_nxt[29]) );
  AO22X1_RVT U406 ( .A1(i_hwdata_out_r[30]), .A2(n201), .A3(t_wdata[30]), .A4(
        n200), .Y(n199) );
  AO22X1_RVT U407 ( .A1(i_hwdata_top_r[30]), .A2(n509), .A3(i_hwdata_old_r[30]), .A4(n34), .Y(n198) );
  OR2X1_RVT U408 ( .A1(n199), .A2(n198), .Y(i_hwdata_out_nxt[30]) );
  AO22X1_RVT U409 ( .A1(i_hwdata_out_r[31]), .A2(n201), .A3(t_wdata[31]), .A4(
        n200), .Y(n203) );
  AO22X1_RVT U410 ( .A1(i_hwdata_top_r[31]), .A2(n510), .A3(i_hwdata_old_r[31]), .A4(n34), .Y(n202) );
  OR2X1_RVT U411 ( .A1(n203), .A2(n202), .Y(i_hwdata_out_nxt[31]) );
  INVX1_RVT U412 ( .A(n204), .Y(n212) );
  AO22X1_RVT U413 ( .A1(i_eop_out_r), .A2(n206), .A3(i_eop_top_r), .A4(n509), 
        .Y(n207) );
  OR2X1_RVT U414 ( .A1(n208), .A2(n207), .Y(n209) );
  AO21X1_RVT U415 ( .A1(i_eop_old_r), .A2(n34), .A3(n209), .Y(n211) );
  AO221X1_RVT U416 ( .A1(t_eop), .A2(n213), .A3(t_eop), .A4(n212), .A5(n211), 
        .Y(i_eop_out_nxt) );
  AND2X1_RVT U417 ( .A1(n215), .A2(n214), .Y(n233) );
  OA221X1_RVT U418 ( .A1(n220), .A2(n233), .A3(n3060), .A4(i_2nd_wr_sz_r[0]), 
        .A5(n488), .Y(N351) );
  AND2X1_RVT U419 ( .A1(n229), .A2(n216), .Y(n217) );
  OA21X1_RVT U420 ( .A1(n219), .A2(n218), .A3(n217), .Y(n234) );
  OA221X1_RVT U421 ( .A1(n220), .A2(n234), .A3(n3060), .A4(i_2nd_wr_sz_r[1]), 
        .A5(n488), .Y(N352) );
  INVX1_RVT U422 ( .A(N306), .Y(n227) );
  INVX1_RVT U423 ( .A(n221), .Y(n223) );
  AO22X1_RVT U424 ( .A1(n224), .A2(n223), .A3(hsize[1]), .A4(n222), .Y(n225)
         );
  AO221X1_RVT U425 ( .A1(n227), .A2(t_plen[2]), .A3(n227), .A4(n226), .A5(n225), .Y(n228) );
  OA222X1_RVT U426 ( .A1(n228), .A2(i_outstand_wr_r_0_), .A3(n228), .A4(
        i_2nd_wr_sz_r[1]), .A5(n228), .A6(i_2nd_wr_sz_r[0]), .Y(N349) );
  NAND2X0_RVT U427 ( .A1(n488), .A2(n3060), .Y(n232) );
  INVX1_RVT U428 ( .A(t_be[2]), .Y(n230) );
  AND3X1_RVT U429 ( .A1(t_be[3]), .A2(n230), .A3(n229), .Y(n231) );
  AO22X1_RVT U430 ( .A1(i_2nd_wr_off_r[0]), .A2(n232), .A3(n231), .A4(n488), 
        .Y(N309) );
  INVX1_RVT U431 ( .A(n232), .Y(n235) );
  AO222X1_RVT U432 ( .A1(n235), .A2(n234), .A3(n235), .A4(n233), .A5(
        i_2nd_wr_off_r[1]), .A6(n232), .Y(N310) );
  AO22X1_RVT U433 ( .A1(i_outstand_wr_r_0_), .A2(i_1k_sbrst_r), .A3(n488), 
        .A4(t_address[10]), .Y(N308) );
  NAND2X0_RVT U434 ( .A1(n236), .A2(n246), .Y(n431) );
  INVX1_RVT U435 ( .A(n431), .Y(n358) );
  NAND2X0_RVT U438 ( .A1(n485), .A2(n358), .Y(n241) );
  NAND2X0_RVT U439 ( .A1(n485), .A2(n260), .Y(n238) );
  AO22X1_RVT U441 ( .A1(t_rdata[0]), .A2(n240), .A3(hrdata[0]), .A4(n239), .Y(
        i_t_rdata_nxt[0]) );
  AO22X1_RVT U442 ( .A1(t_rdata[1]), .A2(n240), .A3(hrdata[1]), .A4(n239), .Y(
        i_t_rdata_nxt[1]) );
  AO22X1_RVT U443 ( .A1(t_rdata[2]), .A2(n240), .A3(hrdata[2]), .A4(n239), .Y(
        i_t_rdata_nxt[2]) );
  AO22X1_RVT U444 ( .A1(t_rdata[3]), .A2(n240), .A3(hrdata[3]), .A4(n239), .Y(
        i_t_rdata_nxt[3]) );
  AO22X1_RVT U445 ( .A1(t_rdata[4]), .A2(n240), .A3(hrdata[4]), .A4(n239), .Y(
        i_t_rdata_nxt[4]) );
  AO22X1_RVT U446 ( .A1(t_rdata[5]), .A2(n240), .A3(hrdata[5]), .A4(n239), .Y(
        i_t_rdata_nxt[5]) );
  AO22X1_RVT U447 ( .A1(t_rdata[6]), .A2(n240), .A3(hrdata[6]), .A4(n239), .Y(
        i_t_rdata_nxt[6]) );
  AO22X1_RVT U448 ( .A1(t_rdata[7]), .A2(n240), .A3(hrdata[7]), .A4(n239), .Y(
        i_t_rdata_nxt[7]) );
  AO22X1_RVT U449 ( .A1(t_rdata[8]), .A2(n240), .A3(hrdata[8]), .A4(n239), .Y(
        i_t_rdata_nxt[8]) );
  AO22X1_RVT U450 ( .A1(t_rdata[9]), .A2(n240), .A3(hrdata[9]), .A4(n239), .Y(
        i_t_rdata_nxt[9]) );
  AO22X1_RVT U451 ( .A1(t_rdata[10]), .A2(n240), .A3(hrdata[10]), .A4(n239), 
        .Y(i_t_rdata_nxt[10]) );
  AO22X1_RVT U452 ( .A1(t_rdata[11]), .A2(n240), .A3(hrdata[11]), .A4(n239), 
        .Y(i_t_rdata_nxt[11]) );
  AO22X1_RVT U453 ( .A1(t_rdata[12]), .A2(n240), .A3(hrdata[12]), .A4(n239), 
        .Y(i_t_rdata_nxt[12]) );
  AO22X1_RVT U454 ( .A1(t_rdata[13]), .A2(n240), .A3(hrdata[13]), .A4(n239), 
        .Y(i_t_rdata_nxt[13]) );
  AO22X1_RVT U455 ( .A1(t_rdata[14]), .A2(n240), .A3(hrdata[14]), .A4(n239), 
        .Y(i_t_rdata_nxt[14]) );
  AO22X1_RVT U456 ( .A1(t_rdata[15]), .A2(n240), .A3(hrdata[15]), .A4(n239), 
        .Y(i_t_rdata_nxt[15]) );
  AO22X1_RVT U457 ( .A1(t_rdata[16]), .A2(n240), .A3(hrdata[16]), .A4(n239), 
        .Y(i_t_rdata_nxt[16]) );
  AO22X1_RVT U458 ( .A1(t_rdata[17]), .A2(n240), .A3(hrdata[17]), .A4(n239), 
        .Y(i_t_rdata_nxt[17]) );
  AO22X1_RVT U459 ( .A1(t_rdata[18]), .A2(n240), .A3(hrdata[18]), .A4(n239), 
        .Y(i_t_rdata_nxt[18]) );
  AO22X1_RVT U460 ( .A1(t_rdata[19]), .A2(n240), .A3(hrdata[19]), .A4(n239), 
        .Y(i_t_rdata_nxt[19]) );
  AO22X1_RVT U461 ( .A1(t_rdata[20]), .A2(n240), .A3(hrdata[20]), .A4(n239), 
        .Y(i_t_rdata_nxt[20]) );
  AO22X1_RVT U462 ( .A1(t_rdata[21]), .A2(n240), .A3(hrdata[21]), .A4(n239), 
        .Y(i_t_rdata_nxt[21]) );
  AO22X1_RVT U463 ( .A1(t_rdata[22]), .A2(n240), .A3(hrdata[22]), .A4(n239), 
        .Y(i_t_rdata_nxt[22]) );
  AO22X1_RVT U464 ( .A1(t_rdata[23]), .A2(n240), .A3(hrdata[23]), .A4(n239), 
        .Y(i_t_rdata_nxt[23]) );
  AO22X1_RVT U465 ( .A1(t_rdata[24]), .A2(n240), .A3(hrdata[24]), .A4(n239), 
        .Y(i_t_rdata_nxt[24]) );
  AO22X1_RVT U466 ( .A1(t_rdata[25]), .A2(n240), .A3(hrdata[25]), .A4(n239), 
        .Y(i_t_rdata_nxt[25]) );
  AO22X1_RVT U467 ( .A1(t_rdata[26]), .A2(n240), .A3(hrdata[26]), .A4(n239), 
        .Y(i_t_rdata_nxt[26]) );
  AO22X1_RVT U468 ( .A1(t_rdata[27]), .A2(n240), .A3(hrdata[27]), .A4(n239), 
        .Y(i_t_rdata_nxt[27]) );
  AO22X1_RVT U469 ( .A1(t_rdata[28]), .A2(n240), .A3(hrdata[28]), .A4(n239), 
        .Y(i_t_rdata_nxt[28]) );
  AO22X1_RVT U470 ( .A1(t_rdata[29]), .A2(n240), .A3(hrdata[29]), .A4(n239), 
        .Y(i_t_rdata_nxt[29]) );
  AO22X1_RVT U471 ( .A1(t_rdata[30]), .A2(n240), .A3(hrdata[30]), .A4(n239), 
        .Y(i_t_rdata_nxt[30]) );
  AO22X1_RVT U472 ( .A1(t_rdata[31]), .A2(n240), .A3(hrdata[31]), .A4(n239), 
        .Y(i_t_rdata_nxt[31]) );
  AND2X1_RVT U473 ( .A1(sync_r), .A2(i_t_rerror_r), .Y(t_rerror) );
  AND2X1_RVT U474 ( .A1(sync_r), .A2(i_t_reop_r), .Y(t_reop) );
  AND3X1_RVT U475 ( .A1(t_cmd[0]), .A2(t_cmd[1]), .A3(n242), .Y(n266) );
  AO21X1_RVT U476 ( .A1(i_atomic_r), .A2(n241), .A3(n266), .Y(n482) );
  NAND2X0_RVT U477 ( .A1(n506), .A2(n242), .Y(n355) );
  AND2X1_RVT U478 ( .A1(n415), .A2(n355), .Y(n339) );
  AND4X1_RVT U479 ( .A1(n339), .A2(n243), .A3(n325), .A4(n378), .Y(n253) );
  AO22X1_RVT U480 ( .A1(n485), .A2(hresp[0]), .A3(n436), .A4(i_t_rerror_r), 
        .Y(n244) );
  AO222X1_RVT U481 ( .A1(i_state_r[3]), .A2(i_state_r[1]), .A3(i_state_r[3]), 
        .A4(n244), .A5(i_state_r[1]), .A6(hresp[0]), .Y(n247) );
  AO222X1_RVT U482 ( .A1(i_t_rerror_r), .A2(i_byte_split_r), .A3(i_t_rerror_r), 
        .A4(n394), .A5(n485), .A6(hresp[0]), .Y(n245) );
  OA222X1_RVT U483 ( .A1(n247), .A2(i_state_r[2]), .A3(n247), .A4(n246), .A5(
        n247), .A6(n245), .Y(n250) );
  OA221X1_RVT U484 ( .A1(n485), .A2(i_t_rerror_r), .A3(n394), .A4(hresp[0]), 
        .A5(i_state_r[2]), .Y(n249) );
  AO22X1_RVT U485 ( .A1(i_state_r[2]), .A2(i_state_r[3]), .A3(n363), .A4(
        hresp[0]), .Y(n248) );
  AO221X1_RVT U486 ( .A1(i_state_r[0]), .A2(n250), .A3(n450), .A4(n249), .A5(
        n248), .Y(n252) );
  NAND2X0_RVT U487 ( .A1(n353), .A2(n253), .Y(n251) );
  AO22X1_RVT U488 ( .A1(n253), .A2(n252), .A3(i_t_rerror_r), .A4(n251), .Y(
        n481) );
  AND3X1_RVT U489 ( .A1(n491), .A2(n380), .A3(n254), .Y(n256) );
  AND3X1_RVT U490 ( .A1(n257), .A2(n256), .A3(n355), .Y(n258) );
  NAND2X0_RVT U491 ( .A1(n293), .A2(n456), .Y(n377) );
  NAND3X0_RVT U492 ( .A1(n258), .A2(n377), .A3(n353), .Y(n259) );
  NAND2X0_RVT U493 ( .A1(n259), .A2(i_t_rspval_r), .Y(n2650) );
  OR2X1_RVT U494 ( .A1(n363), .A2(n260), .Y(n261) );
  AO21X1_RVT U495 ( .A1(n262), .A2(n488), .A3(n261), .Y(n263) );
  NAND2X0_RVT U496 ( .A1(n485), .A2(n263), .Y(n2640) );
  NAND4X0_RVT U497 ( .A1(n2650), .A2(n360), .A3(n383), .A4(n2640), .Y(n480) );
  NAND3X0_RVT U498 ( .A1(n358), .A2(n485), .A3(n488), .Y(n267) );
  AO221X1_RVT U499 ( .A1(hlock), .A2(i_atomic_r), .A3(hlock), .A4(n267), .A5(
        n266), .Y(n477) );
  NAND2X0_RVT U500 ( .A1(n493), .A2(n436), .Y(n269) );
  AND2X1_RVT U501 ( .A1(n269), .A2(n268), .Y(n270) );
  OA21X1_RVT U502 ( .A1(n400), .A2(hresp[1]), .A3(n270), .Y(n272) );
  AND4X1_RVT U503 ( .A1(n272), .A2(n360), .A3(N138), .A4(n271), .Y(n287) );
  INVX1_RVT U504 ( .A(n372), .Y(n424) );
  NAND2X0_RVT U505 ( .A1(n342), .A2(n453), .Y(n408) );
  INVX1_RVT U506 ( .A(n384), .Y(n367) );
  NAND2X0_RVT U507 ( .A1(n367), .A2(n452), .Y(n401) );
  OA22X1_RVT U508 ( .A1(n424), .A2(n408), .A3(n420), .A4(n401), .Y(n282) );
  NAND3X0_RVT U509 ( .A1(n282), .A2(n415), .A3(n378), .Y(n281) );
  NAND2X0_RVT U510 ( .A1(i_eop_out_r), .A2(n382), .Y(n273) );
  NAND2X0_RVT U511 ( .A1(n433), .A2(n273), .Y(n317) );
  OR2X1_RVT U512 ( .A1(i_state_r[3]), .A2(n450), .Y(n274) );
  AO21X1_RVT U513 ( .A1(n449), .A2(n317), .A3(n274), .Y(n276) );
  NAND2X0_RVT U515 ( .A1(n457), .A2(n456), .Y(n275) );
  NAND2X0_RVT U516 ( .A1(i_state_r[0]), .A2(n449), .Y(n411) );
  OA22X1_RVT U517 ( .A1(hresp[1]), .A2(n276), .A3(n275), .A4(n411), .Y(n279)
         );
  INVX1_RVT U518 ( .A(n356), .Y(n369) );
  OA21X1_RVT U519 ( .A1(n277), .A2(n457), .A3(n456), .Y(n426) );
  NAND2X0_RVT U520 ( .A1(n369), .A2(n426), .Y(n278) );
  AND2X1_RVT U521 ( .A1(n287), .A2(n278), .Y(n284) );
  NAND2X0_RVT U522 ( .A1(n279), .A2(n284), .Y(n280) );
  AO22X1_RVT U523 ( .A1(n287), .A2(n281), .A3(htrans[1]), .A4(n280), .Y(n476)
         );
  INVX1_RVT U524 ( .A(n282), .Y(n286) );
  NAND2X0_RVT U525 ( .A1(n436), .A2(n293), .Y(n439) );
  AO221X1_RVT U526 ( .A1(n431), .A2(n391), .A3(n431), .A4(n317), .A5(hresp[1]), 
        .Y(n283) );
  NAND3X0_RVT U527 ( .A1(n284), .A2(n439), .A3(n283), .Y(n285) );
  AO22X1_RVT U528 ( .A1(n287), .A2(n286), .A3(htrans[0]), .A4(n285), .Y(n475)
         );
  AO22X1_RVT U529 ( .A1(n288), .A2(n456), .A3(n449), .A4(n454), .Y(n289) );
  OA22X1_RVT U530 ( .A1(hready), .A2(n380), .A3(n485), .A4(n391), .Y(n335) );
  AND2X1_RVT U531 ( .A1(n335), .A2(n339), .Y(n326) );
  AND2X1_RVT U532 ( .A1(n289), .A2(n326), .Y(n290) );
  OA21X1_RVT U533 ( .A1(n336), .A2(i_eop_out_r), .A3(n290), .Y(n300) );
  AO221X1_RVT U534 ( .A1(n291), .A2(n506), .A3(n291), .A4(n391), .A5(n453), 
        .Y(n292) );
  NAND2X0_RVT U535 ( .A1(n380), .A2(n292), .Y(n299) );
  INVX1_RVT U536 ( .A(hgrant), .Y(n435) );
  INVX1_RVT U537 ( .A(n293), .Y(n295) );
  AND2X1_RVT U538 ( .A1(n353), .A2(n439), .Y(n294) );
  OA21X1_RVT U539 ( .A1(n295), .A2(n448), .A3(n294), .Y(n296) );
  OA221X1_RVT U540 ( .A1(n391), .A2(n435), .A3(n391), .A4(n382), .A5(n296), 
        .Y(n297) );
  NAND2X0_RVT U541 ( .A1(n300), .A2(n297), .Y(n298) );
  AO22X1_RVT U542 ( .A1(n300), .A2(n299), .A3(i_last_r), .A4(n298), .Y(n474)
         );
  NAND2X0_RVT U543 ( .A1(n363), .A2(i_last_r), .Y(n301) );
  AND4X1_RVT U544 ( .A1(n302), .A2(n361), .A3(n390), .A4(n301), .Y(n305) );
  AND4X1_RVT U545 ( .A1(n305), .A2(n304), .A3(n360), .A4(n303), .Y(n324) );
  AO222X1_RVT U546 ( .A1(n506), .A2(n307), .A3(n506), .A4(n3060), .A5(hlock), 
        .A6(n382), .Y(n312) );
  OA222X1_RVT U547 ( .A1(i_last_r), .A2(hbusreq), .A3(i_last_r), .A4(n3080), 
        .A5(hlock), .A6(n452), .Y(n3100) );
  OA222X1_RVT U548 ( .A1(i_eop_out_r), .A2(hbusreq), .A3(i_eop_out_r), .A4(
        n372), .A5(hlock), .A6(n453), .Y(n3090) );
  AO222X1_RVT U549 ( .A1(i_state_r[3]), .A2(i_state_r[1]), .A3(i_state_r[3]), 
        .A4(n3100), .A5(i_state_r[1]), .A6(n3090), .Y(n311) );
  AO221X1_RVT U550 ( .A1(n313), .A2(i_outstand_wr_r_0_), .A3(n313), .A4(n312), 
        .A5(n311), .Y(n314) );
  NAND3X0_RVT U551 ( .A1(n314), .A2(n450), .A3(n449), .Y(n316) );
  NAND3X0_RVT U552 ( .A1(i_state_r[2]), .A2(n450), .A3(n454), .Y(n402) );
  NAND2X0_RVT U553 ( .A1(hresp[1]), .A2(n358), .Y(n409) );
  OA22X1_RVT U554 ( .A1(n451), .A2(n402), .A3(n445), .A4(n409), .Y(n315) );
  NAND2X0_RVT U555 ( .A1(n316), .A2(n315), .Y(n323) );
  OA22X1_RVT U556 ( .A1(n446), .A2(n431), .A3(n402), .A4(n368), .Y(n320) );
  NAND2X0_RVT U557 ( .A1(hgrant), .A2(n394), .Y(n425) );
  OA22X1_RVT U558 ( .A1(hready), .A2(n431), .A3(n425), .A4(n402), .Y(n387) );
  NOR2X0_RVT U559 ( .A1(hlock), .A2(hburst[0]), .Y(n318) );
  OA22X1_RVT U560 ( .A1(n318), .A2(n415), .A3(n383), .A4(n317), .Y(n319) );
  OA221X1_RVT U561 ( .A1(hresp[1]), .A2(n320), .A3(hresp[1]), .A4(n387), .A5(
        n319), .Y(n321) );
  NAND2X0_RVT U562 ( .A1(n324), .A2(n321), .Y(n322) );
  AO22X1_RVT U563 ( .A1(n324), .A2(n323), .A3(hbusreq), .A4(n322), .Y(n473) );
  AND4X1_RVT U564 ( .A1(n327), .A2(n326), .A3(N138), .A4(n325), .Y(n328) );
  OA21X1_RVT U565 ( .A1(n506), .A2(n383), .A3(n328), .Y(n334) );
  NAND3X0_RVT U566 ( .A1(n330), .A2(n384), .A3(n329), .Y(n333) );
  AND3X1_RVT U567 ( .A1(n356), .A2(n439), .A3(n353), .Y(n331) );
  NAND2X0_RVT U568 ( .A1(n334), .A2(n331), .Y(n332) );
  AO22X1_RVT U569 ( .A1(n334), .A2(n333), .A3(i_old_valid_r), .A4(n332), .Y(
        n471) );
  INVX1_RVT U570 ( .A(n383), .Y(n434) );
  AO22X1_RVT U571 ( .A1(n506), .A2(n336), .A3(n382), .A4(n335), .Y(n337) );
  NAND3X0_RVT U572 ( .A1(n339), .A2(n338), .A3(n337), .Y(n340) );
  NOR4X1_RVT U573 ( .A1(n363), .A2(n434), .A3(n34), .A4(n340), .Y(n3480) );
  NAND2X0_RVT U574 ( .A1(n342), .A2(n457), .Y(n343) );
  NAND2X0_RVT U575 ( .A1(n391), .A2(n343), .Y(n347) );
  AND2X1_RVT U576 ( .A1(n439), .A2(n353), .Y(n344) );
  OA21X1_RVT U577 ( .A1(n356), .A2(n485), .A3(n344), .Y(n3450) );
  NAND2X0_RVT U578 ( .A1(n3480), .A2(n3450), .Y(n346) );
  AO22X1_RVT U579 ( .A1(n3480), .A2(n347), .A3(i_top_valid_r), .A4(n346), .Y(
        n470) );
  AO22X1_RVT U580 ( .A1(n350), .A2(N345), .A3(i_byte_split_r), .A4(n3490), .Y(
        n469) );
  INVX1_RVT U581 ( .A(n363), .Y(n3520) );
  NAND4X0_RVT U582 ( .A1(n354), .A2(n353), .A3(n3520), .A4(n3510), .Y(n366) );
  NAND4X0_RVT U583 ( .A1(n361), .A2(n403), .A3(n356), .A4(n355), .Y(n365) );
  NAND4X0_RVT U584 ( .A1(n358), .A2(n485), .A3(i_eop_out_r), .A4(n488), .Y(
        n359) );
  NAND2X0_RVT U585 ( .A1(n360), .A2(n359), .Y(n362) );
  OA221X1_RVT U586 ( .A1(n363), .A2(n362), .A3(n400), .A4(i_last_r), .A5(n361), 
        .Y(n364) );
  AO221X1_RVT U587 ( .A1(i_t_reop_r), .A2(n366), .A3(i_t_reop_r), .A4(n365), 
        .A5(n364), .Y(n468) );
  NAND3X0_RVT U588 ( .A1(n367), .A2(n452), .A3(n420), .Y(n407) );
  NAND4X0_RVT U589 ( .A1(n369), .A2(n456), .A3(n368), .A4(n425), .Y(n370) );
  AND2X1_RVT U590 ( .A1(n407), .A2(n370), .Y(n371) );
  OA21X1_RVT U591 ( .A1(n408), .A2(n372), .A3(n371), .Y(n379) );
  AO22X1_RVT U592 ( .A1(n485), .A2(n373), .A3(n436), .A4(n435), .Y(n375) );
  NAND4X0_RVT U593 ( .A1(i_state_r[0]), .A2(i_state_r[1]), .A3(n454), .A4(n375), .Y(n376) );
  NAND4X0_RVT U594 ( .A1(n379), .A2(n378), .A3(n377), .A4(n376), .Y(
        i_state_nxt[3]) );
  AND2X1_RVT U595 ( .A1(n451), .A2(n456), .Y(n405) );
  OA22X1_RVT U596 ( .A1(n405), .A2(n402), .A3(n380), .A4(n453), .Y(n399) );
  AND2X1_RVT U597 ( .A1(n452), .A2(n451), .Y(n381) );
  OA21X1_RVT U598 ( .A1(n448), .A2(n420), .A3(n381), .Y(n388) );
  NAND3X0_RVT U599 ( .A1(hgrant), .A2(i_eop_out_r), .A3(n382), .Y(n410) );
  OA22X1_RVT U600 ( .A1(n388), .A2(n384), .A3(n383), .A4(n410), .Y(n386) );
  AND4X1_RVT U601 ( .A1(n387), .A2(n386), .A3(n409), .A4(n385), .Y(n398) );
  INVX1_RVT U602 ( .A(n388), .Y(n389) );
  NAND4X0_RVT U603 ( .A1(i_state_r[3]), .A2(n450), .A3(n449), .A4(n389), .Y(
        n392) );
  NAND3X0_RVT U604 ( .A1(n392), .A2(n391), .A3(n390), .Y(n393) );
  NAND2X0_RVT U605 ( .A1(n393), .A2(hresp[1]), .Y(n397) );
  NAND4X0_RVT U606 ( .A1(n493), .A2(hgrant), .A3(n506), .A4(n394), .Y(n396) );
  NAND4X0_RVT U607 ( .A1(n399), .A2(n398), .A3(n397), .A4(n396), .Y(
        i_state_nxt[2]) );
  OA22X1_RVT U608 ( .A1(i_top_valid_r), .A2(n401), .A3(n456), .A4(n400), .Y(
        n417) );
  AO22X1_RVT U609 ( .A1(n405), .A2(n457), .A3(n403), .A4(n402), .Y(n406) );
  AND4X1_RVT U610 ( .A1(n409), .A2(n408), .A3(n407), .A4(n406), .Y(n416) );
  NAND2X0_RVT U611 ( .A1(hready), .A2(n410), .Y(n413) );
  OR2X1_RVT U612 ( .A1(i_state_r[3]), .A2(n411), .Y(n412) );
  AO21X1_RVT U613 ( .A1(n456), .A2(n413), .A3(n412), .Y(n414) );
  NAND4X0_RVT U614 ( .A1(n417), .A2(n416), .A3(n415), .A4(n414), .Y(
        i_state_nxt[1]) );
  NAND2X0_RVT U615 ( .A1(n456), .A2(n452), .Y(n422) );
  AND2X1_RVT U616 ( .A1(n452), .A2(n451), .Y(n419) );
  OA21X1_RVT U617 ( .A1(n420), .A2(i_top_valid_r), .A3(n419), .Y(n421) );
  AO222X1_RVT U618 ( .A1(i_state_r[1]), .A2(n422), .A3(i_state_r[1]), .A4(n454), .A5(i_state_r[3]), .A6(n421), .Y(n423) );
  OA221X1_RVT U619 ( .A1(i_state_r[3]), .A2(n453), .A3(i_state_r[3]), .A4(n424), .A5(n423), .Y(n429) );
  AOI21X1_RVT U620 ( .A1(n426), .A2(n425), .A3(i_state_r[1]), .Y(n428) );
  NAND2X0_RVT U621 ( .A1(i_state_r[2]), .A2(n454), .Y(n427) );
  OA22X1_RVT U622 ( .A1(i_state_r[2]), .A2(n429), .A3(n428), .A4(n427), .Y(
        n432) );
  OA22X1_RVT U623 ( .A1(i_state_r[0]), .A2(n432), .A3(n431), .A4(n430), .Y(
        n441) );
  NAND2X0_RVT U624 ( .A1(n434), .A2(n433), .Y(n440) );
  NAND3X0_RVT U625 ( .A1(n493), .A2(n436), .A3(n435), .Y(n438) );
  NAND4X0_RVT U626 ( .A1(n441), .A2(n440), .A3(n439), .A4(n438), .Y(
        i_state_nxt[0]) );
  NBUFFX2_RVT U42 ( .A(hresetn), .Y(n459) );
  NBUFFX2_RVT U126 ( .A(n459), .Y(n467) );
  NBUFFX2_RVT U134 ( .A(n459), .Y(n479) );
  NBUFFX2_RVT U233 ( .A(n459), .Y(n484) );
  INVX1_RVT U244 ( .A(rst_a), .Y(n486) );
  INVX1_RVT U260 ( .A(i_state_r[3]), .Y(n487) );
  INVX1_RVT U329 ( .A(n391), .Y(n493) );
  INVX1_RVT U357 ( .A(t_address[0]), .Y(n494) );
  INVX1_RVT U358 ( .A(t_address[1]), .Y(n495) );
  NAND2X0_RVT U437 ( .A1(n237), .A2(n3510), .Y(n240) );
  NAND2X0_RVT U436 ( .A1(n358), .A2(n394), .Y(n3510) );
  NAND2X0_RVT U172 ( .A1(n354), .A2(n329), .Y(n67) );
  NAND4X0_RVT U440 ( .A1(n391), .A2(n400), .A3(n241), .A4(n238), .Y(n239) );
  OR2X1_RVT U237 ( .A1(n206), .A2(n208), .Y(n201) );
  NAND2X0_RVT U238 ( .A1(n204), .A2(n3490), .Y(n200) );
  NAND2X0_RVT U157 ( .A1(i_null_byte_r), .A2(n236), .Y(n360) );
  NAND2X0_RVT U65 ( .A1(n493), .A2(n485), .Y(n383) );
  OA21X1_RVT U125 ( .A1(n380), .A2(n506), .A3(n329), .Y(n101) );
  NAND2X0_RVT U122 ( .A1(n237), .A2(n291), .Y(n206) );
  NAND2X0_RVT U109 ( .A1(i_outstand_wr_r_0_), .A2(n213), .Y(n353) );
  INVX1_RVT U9 ( .A(hready), .Y(n457) );
  OA22X1_RVT U70 ( .A1(n485), .A2(n356), .A3(n390), .A4(n430), .Y(n237) );
  NAND2X0_RVT U113 ( .A1(n384), .A2(N138), .Y(n34) );
  NAND4X0_RVT U86 ( .A1(i_state_r[3]), .A2(i_state_r[1]), .A3(n450), .A4(n449), 
        .Y(n400) );
  NAND2X0_RVT U28 ( .A1(n288), .A2(n454), .Y(n415) );
  NAND2X0_RVT U41 ( .A1(i_state_r[0]), .A2(n56), .Y(n391) );
  NAND4X0_RVT U7 ( .A1(i_state_r[2]), .A2(i_state_r[1]), .A3(n450), .A4(n454), 
        .Y(N138) );
  NAND2X0_RVT U44 ( .A1(hready), .A2(n456), .Y(n394) );
  NAND4X0_RVT U35 ( .A1(i_state_r[3]), .A2(n450), .A3(n449), .A4(n451), .Y(
        n384) );
  NAND2X0_RVT U50 ( .A1(n56), .A2(n450), .Y(n380) );
  NAND2X0_RVT U63 ( .A1(n262), .A2(n450), .Y(n356) );
  NAND2X0_RVT U37 ( .A1(t_cmdack), .A2(t_cmdval), .Y(n382) );
  AND2X1_RVT U89 ( .A1(sync_r), .A2(i_t_rspval_r), .Y(t_rspval) );
  INVX1_RVT U637 ( .A(n101), .Y(n507) );
  INVX1_RVT U640 ( .A(n101), .Y(n510) );
  INVX1_RVT U639 ( .A(n101), .Y(n509) );
  INVX1_RVT U297 ( .A(n34), .Y(n491) );
  INVX1_RVT U243 ( .A(n394), .Y(n485) );
  INVX1_RVT U636 ( .A(n382), .Y(n506) );
  INVX1_RVT U261 ( .A(i_outstand_wr_r_0_), .Y(n488) );
  INVX1_RVT U3 ( .A(hresp[1]), .Y(n456) );
  INVX1_RVT U4 ( .A(t_cmd[0]), .Y(n33) );
endmodule


module cpu_isle_ibus_0 ( clk, clk_ungated, clk_system, rst_a, sync, ibus_busy, 
        q_address, q_be, q_cmd, q_cmdval, q_eop, q_rspack, q_wdata, q_plen, 
        q_buffer, q_cache, q_mode, q_priv, q_cmdack, q_rdata, q_reop, q_rspval, 
        hclk, hresetn, hgrant, hready, hresp, hrdata, hbusreq, hlock, htrans, 
        haddr, hwrite, hsize, hburst, hprot, hwdata, mem_access, memory_error, 
        ext_bus_error );
  input [23:0] q_address;
  input [3:0] q_be;
  input [1:0] q_cmd;
  input [31:0] q_wdata;
  input [8:0] q_plen;
  output [31:0] q_rdata;
  input [1:0] hresp;
  input [31:0] hrdata;
  output [1:0] htrans;
  output [31:0] haddr;
  output [2:0] hsize;
  output [2:0] hburst;
  output [3:0] hprot;
  output [31:0] hwdata;
  input clk, clk_ungated, clk_system, rst_a, sync, q_cmdval, q_eop, q_rspack,
         q_buffer, q_cache, q_mode, q_priv, hclk, hresetn, hgrant, hready;
  output ibus_busy, q_cmdack, q_reop, q_rspval, hbusreq, hlock, hwrite,
         mem_access, memory_error, ext_bus_error;
  wire   iarb_cmdack, iarb_reop, iarb_rspval, iarb_eop, iarb_cmdval, iarb_busy,
         iarb_rerror, cbri_busy, n23, n24, SYNOPSYS_UNCONNECTED_1,
         SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3,
         SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5,
         SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7,
         SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9,
         SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11,
         SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13,
         SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15,
         SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17,
         SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19,
         SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21,
         SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23,
         SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25,
         SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27,
         SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29,
         SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31,
         SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33,
         SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35,
         SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37,
         SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39,
         SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41,
         SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43,
         SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45,
         SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47,
         SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49,
         SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51,
         SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53,
         SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55,
         SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57,
         SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59,
         SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61,
         SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63,
         SYNOPSYS_UNCONNECTED_64, SYNOPSYS_UNCONNECTED_65,
         SYNOPSYS_UNCONNECTED_66, SYNOPSYS_UNCONNECTED_67,
         SYNOPSYS_UNCONNECTED_68, SYNOPSYS_UNCONNECTED_69,
         SYNOPSYS_UNCONNECTED_70, SYNOPSYS_UNCONNECTED_71,
         SYNOPSYS_UNCONNECTED_72, SYNOPSYS_UNCONNECTED_73,
         SYNOPSYS_UNCONNECTED_74, SYNOPSYS_UNCONNECTED_75,
         SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77,
         SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79,
         SYNOPSYS_UNCONNECTED_80, SYNOPSYS_UNCONNECTED_81,
         SYNOPSYS_UNCONNECTED_82, SYNOPSYS_UNCONNECTED_83,
         SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85,
         SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87,
         SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89,
         SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91,
         SYNOPSYS_UNCONNECTED_92, SYNOPSYS_UNCONNECTED_93,
         SYNOPSYS_UNCONNECTED_94, SYNOPSYS_UNCONNECTED_95,
         SYNOPSYS_UNCONNECTED_96, SYNOPSYS_UNCONNECTED_97,
         SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99,
         SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101,
         SYNOPSYS_UNCONNECTED_102, SYNOPSYS_UNCONNECTED_103,
         SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105,
         SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107,
         SYNOPSYS_UNCONNECTED_108, SYNOPSYS_UNCONNECTED_109,
         SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111,
         SYNOPSYS_UNCONNECTED_112, SYNOPSYS_UNCONNECTED_113,
         SYNOPSYS_UNCONNECTED_114, SYNOPSYS_UNCONNECTED_115,
         SYNOPSYS_UNCONNECTED_116, SYNOPSYS_UNCONNECTED_117,
         SYNOPSYS_UNCONNECTED_118, SYNOPSYS_UNCONNECTED_119,
         SYNOPSYS_UNCONNECTED_120, SYNOPSYS_UNCONNECTED_121,
         SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123,
         SYNOPSYS_UNCONNECTED_124, SYNOPSYS_UNCONNECTED_125,
         SYNOPSYS_UNCONNECTED_126, SYNOPSYS_UNCONNECTED_127,
         SYNOPSYS_UNCONNECTED_128, SYNOPSYS_UNCONNECTED_129,
         SYNOPSYS_UNCONNECTED_130, SYNOPSYS_UNCONNECTED_131,
         SYNOPSYS_UNCONNECTED_132, SYNOPSYS_UNCONNECTED_133,
         SYNOPSYS_UNCONNECTED_134, SYNOPSYS_UNCONNECTED_135,
         SYNOPSYS_UNCONNECTED_136, SYNOPSYS_UNCONNECTED_137,
         SYNOPSYS_UNCONNECTED_138, SYNOPSYS_UNCONNECTED_139,
         SYNOPSYS_UNCONNECTED_140, SYNOPSYS_UNCONNECTED_141,
         SYNOPSYS_UNCONNECTED_142, SYNOPSYS_UNCONNECTED_143,
         SYNOPSYS_UNCONNECTED_144, SYNOPSYS_UNCONNECTED_145,
         SYNOPSYS_UNCONNECTED_146, SYNOPSYS_UNCONNECTED_147;
  wire   [31:0] iarb_rdata;
  wire   [23:0] iarb_address;
  wire   [3:0] iarb_be;
  wire   [1:0] iarb_cmd;
  wire   [2:0] iarb_plen;
  wire   [31:0] iarb_wdata;

  cpu_isle_ibus_iarb_ADDR_WIDTH24_DATA_WIDTH32_BE_WIDTH4_FIFO_DEPTH4_0 iiarb ( 
        .clk(clk), .rst_a(rst_a), .t0_address(q_address), .t0_be(q_be), 
        .t0_cmd(q_cmd), .t0_eop(q_eop), .t0_plen({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, q_plen[2:0]}), .t0_wdata(q_wdata), .t0_cmdval(q_cmdval), 
        .t0_rspack(1'b1), .t0_priv(1'b1), .t0_buffer(1'b0), .t0_cache(1'b0), 
        .t0_mode(1'b1), .t1_address({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .t1_be({1'b0, 1'b0, 1'b0, 1'b0}), 
        .t1_cmd({1'b0, 1'b0}), .t1_eop(1'b0), .t1_plen({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .t1_wdata({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .t1_cmdval(1'b0), .t1_rspack(1'b0), 
        .t1_priv(1'b0), .t1_buffer(1'b0), .t1_cache(1'b0), .t1_mode(1'b0), 
        .t2_address({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .t2_be({1'b0, 1'b0, 1'b0, 1'b0}), .t2_cmd({1'b0, 
        1'b0}), .t2_eop(1'b0), .t2_plen({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .t2_wdata({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .t2_cmdval(1'b0), .t2_rspack(1'b0), .t2_priv(1'b0), 
        .t2_buffer(1'b0), .t2_cache(1'b0), .t2_mode(1'b0), .t3_address({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .t3_be({1'b0, 1'b0, 1'b0, 1'b0}), .t3_cmd({1'b0, 1'b0}), .t3_eop(1'b0), 
        .t3_plen({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .t3_wdata({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .t3_cmdval(1'b0), .t3_rspack(1'b0), .t3_priv(1'b0), .t3_buffer(1'b0), 
        .t3_cache(1'b0), .t3_mode(1'b0), .t4_address({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .t4_be({1'b0, 1'b0, 
        1'b0, 1'b0}), .t4_cmd({1'b0, 1'b0}), .t4_eop(1'b0), .t4_plen({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .t4_wdata({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .t4_cmdval(1'b0), 
        .t4_rspack(1'b0), .t4_priv(1'b0), .t4_buffer(1'b0), .t4_cache(1'b0), 
        .t4_mode(1'b0), .i_cmdack(iarb_cmdack), .i_rdata(iarb_rdata), .i_reop(
        iarb_reop), .i_rspval(iarb_rspval), .t0_cmdack(q_cmdack), .t0_rdata(
        q_rdata), .t0_rspval(q_rspval), .t1_rdata({SYNOPSYS_UNCONNECTED_1, 
        SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
        SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25, 
        SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
        SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29, 
        SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
        SYNOPSYS_UNCONNECTED_32}), .t2_rdata({SYNOPSYS_UNCONNECTED_33, 
        SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
        SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
        SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39, 
        SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
        SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
        SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
        SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
        SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
        SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55, 
        SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57, 
        SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59, 
        SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61, 
        SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
        SYNOPSYS_UNCONNECTED_64}), .t3_rdata({SYNOPSYS_UNCONNECTED_65, 
        SYNOPSYS_UNCONNECTED_66, SYNOPSYS_UNCONNECTED_67, 
        SYNOPSYS_UNCONNECTED_68, SYNOPSYS_UNCONNECTED_69, 
        SYNOPSYS_UNCONNECTED_70, SYNOPSYS_UNCONNECTED_71, 
        SYNOPSYS_UNCONNECTED_72, SYNOPSYS_UNCONNECTED_73, 
        SYNOPSYS_UNCONNECTED_74, SYNOPSYS_UNCONNECTED_75, 
        SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77, 
        SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79, 
        SYNOPSYS_UNCONNECTED_80, SYNOPSYS_UNCONNECTED_81, 
        SYNOPSYS_UNCONNECTED_82, SYNOPSYS_UNCONNECTED_83, 
        SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85, 
        SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87, 
        SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89, 
        SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91, 
        SYNOPSYS_UNCONNECTED_92, SYNOPSYS_UNCONNECTED_93, 
        SYNOPSYS_UNCONNECTED_94, SYNOPSYS_UNCONNECTED_95, 
        SYNOPSYS_UNCONNECTED_96}), .t4_rdata({SYNOPSYS_UNCONNECTED_97, 
        SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99, 
        SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101, 
        SYNOPSYS_UNCONNECTED_102, SYNOPSYS_UNCONNECTED_103, 
        SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105, 
        SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107, 
        SYNOPSYS_UNCONNECTED_108, SYNOPSYS_UNCONNECTED_109, 
        SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111, 
        SYNOPSYS_UNCONNECTED_112, SYNOPSYS_UNCONNECTED_113, 
        SYNOPSYS_UNCONNECTED_114, SYNOPSYS_UNCONNECTED_115, 
        SYNOPSYS_UNCONNECTED_116, SYNOPSYS_UNCONNECTED_117, 
        SYNOPSYS_UNCONNECTED_118, SYNOPSYS_UNCONNECTED_119, 
        SYNOPSYS_UNCONNECTED_120, SYNOPSYS_UNCONNECTED_121, 
        SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123, 
        SYNOPSYS_UNCONNECTED_124, SYNOPSYS_UNCONNECTED_125, 
        SYNOPSYS_UNCONNECTED_126, SYNOPSYS_UNCONNECTED_127, 
        SYNOPSYS_UNCONNECTED_128}), .i_address(iarb_address), .i_be(iarb_be), 
        .i_cmd(iarb_cmd), .i_eop(iarb_eop), .i_plen({SYNOPSYS_UNCONNECTED_129, 
        SYNOPSYS_UNCONNECTED_130, SYNOPSYS_UNCONNECTED_131, 
        SYNOPSYS_UNCONNECTED_132, SYNOPSYS_UNCONNECTED_133, 
        SYNOPSYS_UNCONNECTED_134, iarb_plen}), .i_wdata(iarb_wdata), 
        .i_cmdval(iarb_cmdval), .iarb_busy(iarb_busy) );
  cpu_isle_ibus_cbri_ahb_C_DATA_WIDTH32_FIFO_DEPTH1_FIFO_PTR_WIDTH1_EXT_A_MSB23_0 ibus_dcbri_ahb ( 
        .iclk(clk), .hclk(hclk), .rst_a(rst_a), .hresetn(hresetn), .sync_r(
        sync), .t_address(iarb_address), .t_be(iarb_be), .t_cmd(iarb_cmd), 
        .t_eop(iarb_eop), .t_plen({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        iarb_plen}), .t_wdata(iarb_wdata), .t_cmdval(iarb_cmdval), .t_rspack(
        1'b1), .t_mode(1'b1), .t_priv(1'b1), .t_buffer(1'b0), .t_cache(1'b0), 
        .hgrant(hgrant), .hready(n24), .hresp({n23, hresp[0]}), .hrdata(hrdata), .t_cmdack(iarb_cmdack), .t_rdata(iarb_rdata), .t_reop(iarb_reop), .t_rspval(
        iarb_rspval), .t_rerror(iarb_rerror), .hbusreq(hbusreq), .hlock(hlock), 
        .htrans(htrans), .haddr({SYNOPSYS_UNCONNECTED_135, 
        SYNOPSYS_UNCONNECTED_136, SYNOPSYS_UNCONNECTED_137, 
        SYNOPSYS_UNCONNECTED_138, SYNOPSYS_UNCONNECTED_139, 
        SYNOPSYS_UNCONNECTED_140, SYNOPSYS_UNCONNECTED_141, 
        SYNOPSYS_UNCONNECTED_142, haddr[23:0]}), .hwrite(hwrite), .hsize({
        SYNOPSYS_UNCONNECTED_143, hsize[1:0]}), .hburst({
        SYNOPSYS_UNCONNECTED_144, SYNOPSYS_UNCONNECTED_145, hburst[0]}), 
        .hprot({SYNOPSYS_UNCONNECTED_146, SYNOPSYS_UNCONNECTED_147, hprot[1:0]}), .hwdata(hwdata), .busy(cbri_busy) );
  NBUFFX2_RVT U9 ( .A(mem_access), .Y(ibus_busy) );
  AND2X1_RVT U13 ( .A1(iarb_rspval), .A2(iarb_rerror), .Y(memory_error) );
  OR2X1_RVT U8 ( .A1(cbri_busy), .A2(iarb_busy), .Y(mem_access) );
  NBUFFX2_RVT U3 ( .A(hready), .Y(n24) );
  NBUFFX2_RVT U2 ( .A(hresp[1]), .Y(n23) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_eia_common_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_eia_common_0 ( clk, rst_a, en, s1en, s2en, s1bus, s2bus, en2, 
        mload2b, mstore2b, p2opcode, p2subopcode, p2subopcode2_r, p2_a_field_r, 
        p2_b_field_r, p2_c_field_r, p2iv, p2cc, p2conditional, p2sleep_inst, 
        p2setflags, p2st, p2format, p2bch, p2dop32_inst, p2sop32_inst, 
        p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst, en2b, p2b_iv, 
        p2b_conditional, p2b_cc, p2b_dop32_inst, p2b_sop32_inst, 
        p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, p2b_zop16_inst, 
        p2b_opcode, p2b_subopcode, p2b_a_field_r, p2b_b_field_r, p2b_c_field_r, 
        en3, p3iv, p3opcode, p3subopcode, p3subopcode2_r, p3a_field_r, 
        p3b_field_r, p3c_field_r, p3cc, p3condtrue, p3destlimm, p3format, 
        p3setflags, x_idecode3, p3wb_en, p3wba, p3lr, p3sr, p3dop32_inst, 
        p3sop32_inst, p3zop32_inst, p3dop16_inst, p3sop16_inst, p3zop16_inst, 
        aluflags_r, ext_s1val, ext_s2val, aux_addr, aux_dataw, aux_write, 
        aux_read, h_addr, h_dataw, h_write, h_read, aux_access, s1a, s2a, fs2a, 
        wba, wbdata, wben, core_access, dest, desten, sc_reg1, sc_reg2, 
        p3_xmultic_nwb, ap_param0, ap_param0_read, ap_param0_write, ap_param1, 
        ap_param1_read, ap_param1_write, uxdrx_reg, uxreg_hit, ux_da_am, 
        ux_dar, uxivic, uxhold_host, uxnoaccess, ux2data_2_pc, ux1data, 
        ux2data, ux_p2nosc1, ux_p2nosc2, uxp2bccmatch, uxp2ccmatch, 
        uxp3ccmatch, uxholdup2, uxholdup2b, uxholdup3, ux_isop_decode2, 
        ux_idop_decode2, ux_izop_decode2, uxnwb, uxp2idest, uxsetflags, 
        xflags_r, ux_flgen, ux_multic_wba, ux_multic_wben, ux_multic_busy, 
        ux_p1_rev_src, ux_p2_bfield_wb_a, ux_p2_jump_decode, ux_snglec_wben, 
        uxresult, uxflags, dummy );
  input [31:0] s1bus;
  input [31:0] s2bus;
  input [4:0] p2opcode;
  input [5:0] p2subopcode;
  input [4:0] p2subopcode2_r;
  input [5:0] p2_a_field_r;
  input [5:0] p2_b_field_r;
  input [5:0] p2_c_field_r;
  input [3:0] p2cc;
  input [1:0] p2format;
  input [3:0] p2b_cc;
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [5:0] p2b_a_field_r;
  input [5:0] p2b_b_field_r;
  input [5:0] p2b_c_field_r;
  input [4:0] p3opcode;
  input [5:0] p3subopcode;
  input [4:0] p3subopcode2_r;
  input [5:0] p3a_field_r;
  input [5:0] p3b_field_r;
  input [5:0] p3c_field_r;
  input [3:0] p3cc;
  input [1:0] p3format;
  input [5:0] p3wba;
  input [3:0] aluflags_r;
  input [31:0] ext_s1val;
  input [31:0] ext_s2val;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] fs2a;
  input [5:0] wba;
  input [31:0] wbdata;
  input [5:0] dest;
  output [31:0] ap_param0;
  output [31:0] ap_param1;
  output [31:0] uxdrx_reg;
  output [31:0] ux_dar;
  output [31:0] ux2data_2_pc;
  output [31:0] ux1data;
  output [31:0] ux2data;
  output [3:0] xflags_r;
  output [5:0] ux_multic_wba;
  output [31:0] uxresult;
  output [3:0] uxflags;
  input clk, rst_a, en, s1en, s2en, en2, mload2b, mstore2b, p2iv,
         p2conditional, p2sleep_inst, p2setflags, p2st, p2bch, p2dop32_inst,
         p2sop32_inst, p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst,
         en2b, p2b_iv, p2b_conditional, p2b_dop32_inst, p2b_sop32_inst,
         p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, p2b_zop16_inst, en3,
         p3iv, p3condtrue, p3destlimm, p3setflags, x_idecode3, p3wb_en, p3lr,
         p3sr, p3dop32_inst, p3sop32_inst, p3zop32_inst, p3dop16_inst,
         p3sop16_inst, p3zop16_inst, aux_write, aux_read, h_write, h_read,
         aux_access, wben, core_access, desten, sc_reg1, sc_reg2,
         p3_xmultic_nwb;
  output ap_param0_read, ap_param0_write, ap_param1_read, ap_param1_write,
         uxreg_hit, ux_da_am, uxivic, uxhold_host, uxnoaccess, ux_p2nosc1,
         ux_p2nosc2, uxp2bccmatch, uxp2ccmatch, uxp3ccmatch, uxholdup2,
         uxholdup2b, uxholdup3, ux_isop_decode2, ux_idop_decode2,
         ux_izop_decode2, uxnwb, uxp2idest, uxsetflags, ux_flgen,
         ux_multic_wben, ux_multic_busy, ux_p1_rev_src, ux_p2_bfield_wb_a,
         ux_p2_jump_decode, ux_snglec_wben, dummy;
  wire   N41, net21606, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n16;
  wire   [12:15] n;
  wire   [3:0] i_xflags_nxt;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_eia_common_0 clk_gate_xflags_r_reg ( .CLK(clk), 
        .EN(N41), .ENCLK(net21606), .TE(1'b0) );
  DFFARX1_RVT xflags_r_reg_3_ ( .D(i_xflags_nxt[3]), .CLK(net21606), .RSTB(n16), .Q(n[12]) );
  DFFARX1_RVT xflags_r_reg_2_ ( .D(i_xflags_nxt[2]), .CLK(net21606), .RSTB(n16), .Q(n[13]) );
  DFFARX1_RVT xflags_r_reg_1_ ( .D(i_xflags_nxt[1]), .CLK(net21606), .RSTB(n16), .Q(n[14]) );
  DFFARX1_RVT xflags_r_reg_0_ ( .D(i_xflags_nxt[0]), .CLK(net21606), .RSTB(n16), .Q(n[15]) );
  NOR4X1_RVT U4 ( .A1(aux_addr[14]), .A2(aux_addr[15]), .A3(aux_addr[4]), .A4(
        aux_addr[5]), .Y(n10) );
  NOR4X1_RVT U5 ( .A1(aux_addr[9]), .A2(aux_addr[11]), .A3(aux_addr[12]), .A4(
        aux_addr[13]), .Y(n9) );
  AND4X1_RVT U6 ( .A1(aux_addr[1]), .A2(aux_addr[0]), .A3(aux_addr[3]), .A4(
        aux_addr[2]), .Y(n1) );
  NAND3X0_RVT U7 ( .A1(aux_addr[6]), .A2(aux_addr[10]), .A3(n1), .Y(n7) );
  NOR4X1_RVT U8 ( .A1(aux_addr[22]), .A2(aux_addr[23]), .A3(aux_addr[7]), .A4(
        aux_addr[8]), .Y(n5) );
  NOR4X1_RVT U9 ( .A1(aux_addr[18]), .A2(aux_addr[19]), .A3(aux_addr[20]), 
        .A4(aux_addr[21]), .Y(n4) );
  NOR4X1_RVT U10 ( .A1(aux_addr[30]), .A2(aux_addr[31]), .A3(aux_addr[16]), 
        .A4(aux_addr[17]), .Y(n3) );
  NOR4X1_RVT U11 ( .A1(aux_addr[26]), .A2(aux_addr[27]), .A3(aux_addr[28]), 
        .A4(aux_addr[29]), .Y(n2) );
  NAND4X0_RVT U12 ( .A1(n5), .A2(n4), .A3(n3), .A4(n2), .Y(n6) );
  NOR4X1_RVT U13 ( .A1(aux_addr[24]), .A2(aux_addr[25]), .A3(n7), .A4(n6), .Y(
        n8) );
  AND3X1_RVT U14 ( .A1(n10), .A2(n9), .A3(n8), .Y(uxreg_hit) );
  AND2X1_RVT U15 ( .A1(uxreg_hit), .A2(n[12]), .Y(uxdrx_reg[3]) );
  AND2X1_RVT U16 ( .A1(uxreg_hit), .A2(n[13]), .Y(uxdrx_reg[2]) );
  AND2X1_RVT U17 ( .A1(uxreg_hit), .A2(n[14]), .Y(uxdrx_reg[1]) );
  AND2X1_RVT U18 ( .A1(uxreg_hit), .A2(n[15]), .Y(uxdrx_reg[0]) );
  AND2X1_RVT U19 ( .A1(uxreg_hit), .A2(aux_write), .Y(N41) );
  AND2X1_RVT U20 ( .A1(N41), .A2(aux_dataw[0]), .Y(i_xflags_nxt[0]) );
  AND2X1_RVT U21 ( .A1(N41), .A2(aux_dataw[1]), .Y(i_xflags_nxt[1]) );
  AND2X1_RVT U22 ( .A1(N41), .A2(aux_dataw[2]), .Y(i_xflags_nxt[2]) );
  AND2X1_RVT U23 ( .A1(N41), .A2(aux_dataw[3]), .Y(i_xflags_nxt[3]) );
  INVX1_RVT U3 ( .A(rst_a), .Y(n16) );
endmodule


module cpu_isle_userextensions_0 ( en, rst_a, clk, s1en, s2en, s1bus, s2bus, 
        en2, mload2b, mstore2b, p2opcode, p2subopcode, p2subopcode2_r, 
        p2_a_field_r, p2_b_field_r, p2_c_field_r, p2iv, p2cc, p2conditional, 
        p2sleep_inst, p2setflags, p2st, p2format, p2bch, p2dop32_inst, 
        p2sop32_inst, p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst, 
        en2b, p2b_iv, p2b_conditional, p2b_cc, p2b_dop32_inst, p2b_sop32_inst, 
        p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, p2b_zop16_inst, 
        p2b_opcode, p2b_subopcode, p2b_a_field_r, p2b_b_field_r, p2b_c_field_r, 
        en3, p3iv, p3opcode, p3subopcode, p3subopcode2_r, p3a_field_r, 
        p3b_field_r, p3c_field_r, p3cc, p3condtrue, p3destlimm, p3format, 
        p3setflags, x_idecode3, p3wb_en, p3wba, p3lr, p3sr, p3dop32_inst, 
        p3sop32_inst, p3zop32_inst, p3dop16_inst, p3sop16_inst, p3zop16_inst, 
        aluflags_r, ext_s1val, ext_s2val, aux_addr, aux_dataw, aux_write, 
        aux_read, h_addr, h_dataw, h_write, h_read, aux_access, s1a, s2a, fs2a, 
        wba, wbdata, wben, core_access, dest, desten, sc_reg1, sc_reg2, 
        p3_xmultic_nwb, ap_param0, ap_param0_read, ap_param0_write, ap_param1, 
        ap_param1_read, ap_param1_write, uxdrx_reg, uxreg_hit, ux_da_am, 
        ux_dar, uxivic, uxhold_host, uxnoaccess, ux2data_2_pc, ux1data, 
        ux2data, ux_p2nosc1, ux_p2nosc2, uxp2bccmatch, uxp2ccmatch, 
        uxp3ccmatch, uxholdup2, uxholdup2b, uxholdup3, ux_isop_decode2, 
        ux_idop_decode2, ux_izop_decode2, uxnwb, uxp2idest, uxsetflags, 
        ux_flgen, ux_multic_wba, ux_multic_wben, ux_multic_busy, ux_p1_rev_src, 
        ux_p2_bfield_wb_a, ux_p2_jump_decode, ux_snglec_wben, uxresult, 
        uxflags );
  input [31:0] s1bus;
  input [31:0] s2bus;
  input [4:0] p2opcode;
  input [5:0] p2subopcode;
  input [4:0] p2subopcode2_r;
  input [5:0] p2_a_field_r;
  input [5:0] p2_b_field_r;
  input [5:0] p2_c_field_r;
  input [3:0] p2cc;
  input [1:0] p2format;
  input [3:0] p2b_cc;
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [5:0] p2b_a_field_r;
  input [5:0] p2b_b_field_r;
  input [5:0] p2b_c_field_r;
  input [4:0] p3opcode;
  input [5:0] p3subopcode;
  input [4:0] p3subopcode2_r;
  input [5:0] p3a_field_r;
  input [5:0] p3b_field_r;
  input [5:0] p3c_field_r;
  input [3:0] p3cc;
  input [1:0] p3format;
  input [5:0] p3wba;
  input [3:0] aluflags_r;
  input [31:0] ext_s1val;
  input [31:0] ext_s2val;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] fs2a;
  input [5:0] wba;
  input [31:0] wbdata;
  input [5:0] dest;
  output [31:0] ap_param0;
  output [31:0] ap_param1;
  output [31:0] uxdrx_reg;
  output [31:0] ux_dar;
  output [31:0] ux2data_2_pc;
  output [31:0] ux1data;
  output [31:0] ux2data;
  output [5:0] ux_multic_wba;
  output [31:0] uxresult;
  output [3:0] uxflags;
  input en, rst_a, clk, s1en, s2en, en2, mload2b, mstore2b, p2iv,
         p2conditional, p2sleep_inst, p2setflags, p2st, p2bch, p2dop32_inst,
         p2sop32_inst, p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst,
         en2b, p2b_iv, p2b_conditional, p2b_dop32_inst, p2b_sop32_inst,
         p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, p2b_zop16_inst, en3,
         p3iv, p3condtrue, p3destlimm, p3setflags, x_idecode3, p3wb_en, p3lr,
         p3sr, p3dop32_inst, p3sop32_inst, p3zop32_inst, p3dop16_inst,
         p3sop16_inst, p3zop16_inst, aux_write, aux_read, h_write, h_read,
         aux_access, wben, core_access, desten, sc_reg1, sc_reg2,
         p3_xmultic_nwb;
  output ap_param0_read, ap_param0_write, ap_param1_read, ap_param1_write,
         uxreg_hit, ux_da_am, uxivic, uxhold_host, uxnoaccess, ux_p2nosc1,
         ux_p2nosc2, uxp2bccmatch, uxp2ccmatch, uxp3ccmatch, uxholdup2,
         uxholdup2b, uxholdup3, ux_isop_decode2, ux_idop_decode2,
         ux_izop_decode2, uxnwb, uxp2idest, uxsetflags, ux_flgen,
         ux_multic_wben, ux_multic_busy, ux_p1_rev_src, ux_p2_bfield_wb_a,
         ux_p2_jump_decode, ux_snglec_wben;
  wire   SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116,
         SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118,
         SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120,
         SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122,
         SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124,
         SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126,
         SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128,
         SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130,
         SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132,
         SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134,
         SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136,
         SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138,
         SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140,
         SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142,
         SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144,
         SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146,
         SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148,
         SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150,
         SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152,
         SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154,
         SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156,
         SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158,
         SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160,
         SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162,
         SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164,
         SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166,
         SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168,
         SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170,
         SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172,
         SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174,
         SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176,
         SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178,
         SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180,
         SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182,
         SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184,
         SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186,
         SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188,
         SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190,
         SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192,
         SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194,
         SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196,
         SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198,
         SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200,
         SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202,
         SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204,
         SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206,
         SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208,
         SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210,
         SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212,
         SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214,
         SYNOPSYS_UNCONNECTED_215, SYNOPSYS_UNCONNECTED_216,
         SYNOPSYS_UNCONNECTED_217, SYNOPSYS_UNCONNECTED_218,
         SYNOPSYS_UNCONNECTED_219, SYNOPSYS_UNCONNECTED_220,
         SYNOPSYS_UNCONNECTED_221, SYNOPSYS_UNCONNECTED_222,
         SYNOPSYS_UNCONNECTED_223, SYNOPSYS_UNCONNECTED_224,
         SYNOPSYS_UNCONNECTED_225, SYNOPSYS_UNCONNECTED_226,
         SYNOPSYS_UNCONNECTED_227, SYNOPSYS_UNCONNECTED_228,
         SYNOPSYS_UNCONNECTED_229, SYNOPSYS_UNCONNECTED_230,
         SYNOPSYS_UNCONNECTED_231, SYNOPSYS_UNCONNECTED_232,
         SYNOPSYS_UNCONNECTED_233, SYNOPSYS_UNCONNECTED_234,
         SYNOPSYS_UNCONNECTED_235, SYNOPSYS_UNCONNECTED_236,
         SYNOPSYS_UNCONNECTED_237, SYNOPSYS_UNCONNECTED_238,
         SYNOPSYS_UNCONNECTED_239, SYNOPSYS_UNCONNECTED_240,
         SYNOPSYS_UNCONNECTED_241, SYNOPSYS_UNCONNECTED_242,
         SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244,
         SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246,
         SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248,
         SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250,
         SYNOPSYS_UNCONNECTED_251, SYNOPSYS_UNCONNECTED_252,
         SYNOPSYS_UNCONNECTED_253, SYNOPSYS_UNCONNECTED_254,
         SYNOPSYS_UNCONNECTED_255, SYNOPSYS_UNCONNECTED_256,
         SYNOPSYS_UNCONNECTED_257, SYNOPSYS_UNCONNECTED_258,
         SYNOPSYS_UNCONNECTED_259, SYNOPSYS_UNCONNECTED_260,
         SYNOPSYS_UNCONNECTED_261, SYNOPSYS_UNCONNECTED_262,
         SYNOPSYS_UNCONNECTED_263, SYNOPSYS_UNCONNECTED_264,
         SYNOPSYS_UNCONNECTED_265, SYNOPSYS_UNCONNECTED_266;

  cpu_isle_eia_common_0 ieia_common ( .clk(clk), .rst_a(rst_a), .en(1'b0), 
        .s1en(1'b0), .s2en(1'b0), .s1bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .s2bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .en2(1'b0), .mload2b(1'b0), .mstore2b(1'b0), .p2opcode({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p2subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2subopcode2_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2_a_field_r({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2_b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p2_c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2iv(1'b0), .p2cc({1'b0, 1'b0, 1'b0, 1'b0}), .p2conditional(1'b0), 
        .p2sleep_inst(1'b0), .p2setflags(1'b0), .p2st(1'b0), .p2format({1'b0, 
        1'b0}), .p2bch(1'b0), .p2dop32_inst(1'b0), .p2sop32_inst(1'b0), 
        .p2zop32_inst(1'b0), .p2dop16_inst(1'b0), .p2sop16_inst(1'b0), 
        .p2zop16_inst(1'b0), .en2b(1'b0), .p2b_iv(1'b0), .p2b_conditional(1'b0), .p2b_cc({1'b0, 1'b0, 1'b0, 1'b0}), .p2b_dop32_inst(1'b0), .p2b_sop32_inst(
        1'b0), .p2b_zop32_inst(1'b0), .p2b_dop16_inst(1'b0), .p2b_sop16_inst(
        1'b0), .p2b_zop16_inst(1'b0), .p2b_opcode({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .p2b_subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2b_a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2b_b_field_r({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2b_c_field_r({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .en3(1'b0), .p3iv(1'b0), .p3opcode({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .p3subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3subopcode2_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3a_field_r({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p3c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3cc({1'b0, 1'b0, 1'b0, 1'b0}), .p3condtrue(1'b0), .p3destlimm(1'b0), 
        .p3format({1'b0, 1'b0}), .p3setflags(1'b0), .x_idecode3(1'b0), 
        .p3wb_en(1'b0), .p3wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3lr(
        1'b0), .p3sr(1'b0), .p3dop32_inst(1'b0), .p3sop32_inst(1'b0), 
        .p3zop32_inst(1'b0), .p3dop16_inst(1'b0), .p3sop16_inst(1'b0), 
        .p3zop16_inst(1'b0), .aluflags_r({1'b0, 1'b0, 1'b0, 1'b0}), 
        .ext_s1val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ext_s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .aux_addr(aux_addr), .aux_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        aux_dataw[3:0]}), .aux_write(aux_write), .aux_read(1'b0), .h_addr({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), .h_read(1'b0), 
        .aux_access(1'b0), .s1a({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .s2a({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .fs2a({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .wbdata({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .wben(1'b0), 
        .core_access(1'b0), .dest({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .desten(1'b0), .sc_reg1(1'b0), .sc_reg2(1'b0), .p3_xmultic_nwb(1'b0), 
        .ap_param0({SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
        SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, 
        SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, 
        SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
        SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
        SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32}), .ap_param1({
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52, 
        SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
        SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56, 
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58, 
        SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60, 
        SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62, 
        SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64}), .uxdrx_reg({
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84, 
        SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86, 
        SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88, 
        SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90, 
        SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92, uxdrx_reg[3:0]}), 
        .uxreg_hit(uxreg_hit), .ux_dar({SYNOPSYS_UNCONNECTED_93, 
        SYNOPSYS_UNCONNECTED_94, SYNOPSYS_UNCONNECTED_95, 
        SYNOPSYS_UNCONNECTED_96, SYNOPSYS_UNCONNECTED_97, 
        SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99, 
        SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101, 
        SYNOPSYS_UNCONNECTED_102, SYNOPSYS_UNCONNECTED_103, 
        SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105, 
        SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107, 
        SYNOPSYS_UNCONNECTED_108, SYNOPSYS_UNCONNECTED_109, 
        SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111, 
        SYNOPSYS_UNCONNECTED_112, SYNOPSYS_UNCONNECTED_113, 
        SYNOPSYS_UNCONNECTED_114, SYNOPSYS_UNCONNECTED_115, 
        SYNOPSYS_UNCONNECTED_116, SYNOPSYS_UNCONNECTED_117, 
        SYNOPSYS_UNCONNECTED_118, SYNOPSYS_UNCONNECTED_119, 
        SYNOPSYS_UNCONNECTED_120, SYNOPSYS_UNCONNECTED_121, 
        SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123, 
        SYNOPSYS_UNCONNECTED_124}), .ux2data_2_pc({SYNOPSYS_UNCONNECTED_125, 
        SYNOPSYS_UNCONNECTED_126, SYNOPSYS_UNCONNECTED_127, 
        SYNOPSYS_UNCONNECTED_128, SYNOPSYS_UNCONNECTED_129, 
        SYNOPSYS_UNCONNECTED_130, SYNOPSYS_UNCONNECTED_131, 
        SYNOPSYS_UNCONNECTED_132, SYNOPSYS_UNCONNECTED_133, 
        SYNOPSYS_UNCONNECTED_134, SYNOPSYS_UNCONNECTED_135, 
        SYNOPSYS_UNCONNECTED_136, SYNOPSYS_UNCONNECTED_137, 
        SYNOPSYS_UNCONNECTED_138, SYNOPSYS_UNCONNECTED_139, 
        SYNOPSYS_UNCONNECTED_140, SYNOPSYS_UNCONNECTED_141, 
        SYNOPSYS_UNCONNECTED_142, SYNOPSYS_UNCONNECTED_143, 
        SYNOPSYS_UNCONNECTED_144, SYNOPSYS_UNCONNECTED_145, 
        SYNOPSYS_UNCONNECTED_146, SYNOPSYS_UNCONNECTED_147, 
        SYNOPSYS_UNCONNECTED_148, SYNOPSYS_UNCONNECTED_149, 
        SYNOPSYS_UNCONNECTED_150, SYNOPSYS_UNCONNECTED_151, 
        SYNOPSYS_UNCONNECTED_152, SYNOPSYS_UNCONNECTED_153, 
        SYNOPSYS_UNCONNECTED_154, SYNOPSYS_UNCONNECTED_155, 
        SYNOPSYS_UNCONNECTED_156}), .ux1data({SYNOPSYS_UNCONNECTED_157, 
        SYNOPSYS_UNCONNECTED_158, SYNOPSYS_UNCONNECTED_159, 
        SYNOPSYS_UNCONNECTED_160, SYNOPSYS_UNCONNECTED_161, 
        SYNOPSYS_UNCONNECTED_162, SYNOPSYS_UNCONNECTED_163, 
        SYNOPSYS_UNCONNECTED_164, SYNOPSYS_UNCONNECTED_165, 
        SYNOPSYS_UNCONNECTED_166, SYNOPSYS_UNCONNECTED_167, 
        SYNOPSYS_UNCONNECTED_168, SYNOPSYS_UNCONNECTED_169, 
        SYNOPSYS_UNCONNECTED_170, SYNOPSYS_UNCONNECTED_171, 
        SYNOPSYS_UNCONNECTED_172, SYNOPSYS_UNCONNECTED_173, 
        SYNOPSYS_UNCONNECTED_174, SYNOPSYS_UNCONNECTED_175, 
        SYNOPSYS_UNCONNECTED_176, SYNOPSYS_UNCONNECTED_177, 
        SYNOPSYS_UNCONNECTED_178, SYNOPSYS_UNCONNECTED_179, 
        SYNOPSYS_UNCONNECTED_180, SYNOPSYS_UNCONNECTED_181, 
        SYNOPSYS_UNCONNECTED_182, SYNOPSYS_UNCONNECTED_183, 
        SYNOPSYS_UNCONNECTED_184, SYNOPSYS_UNCONNECTED_185, 
        SYNOPSYS_UNCONNECTED_186, SYNOPSYS_UNCONNECTED_187, 
        SYNOPSYS_UNCONNECTED_188}), .ux2data({SYNOPSYS_UNCONNECTED_189, 
        SYNOPSYS_UNCONNECTED_190, SYNOPSYS_UNCONNECTED_191, 
        SYNOPSYS_UNCONNECTED_192, SYNOPSYS_UNCONNECTED_193, 
        SYNOPSYS_UNCONNECTED_194, SYNOPSYS_UNCONNECTED_195, 
        SYNOPSYS_UNCONNECTED_196, SYNOPSYS_UNCONNECTED_197, 
        SYNOPSYS_UNCONNECTED_198, SYNOPSYS_UNCONNECTED_199, 
        SYNOPSYS_UNCONNECTED_200, SYNOPSYS_UNCONNECTED_201, 
        SYNOPSYS_UNCONNECTED_202, SYNOPSYS_UNCONNECTED_203, 
        SYNOPSYS_UNCONNECTED_204, SYNOPSYS_UNCONNECTED_205, 
        SYNOPSYS_UNCONNECTED_206, SYNOPSYS_UNCONNECTED_207, 
        SYNOPSYS_UNCONNECTED_208, SYNOPSYS_UNCONNECTED_209, 
        SYNOPSYS_UNCONNECTED_210, SYNOPSYS_UNCONNECTED_211, 
        SYNOPSYS_UNCONNECTED_212, SYNOPSYS_UNCONNECTED_213, 
        SYNOPSYS_UNCONNECTED_214, SYNOPSYS_UNCONNECTED_215, 
        SYNOPSYS_UNCONNECTED_216, SYNOPSYS_UNCONNECTED_217, 
        SYNOPSYS_UNCONNECTED_218, SYNOPSYS_UNCONNECTED_219, 
        SYNOPSYS_UNCONNECTED_220}), .xflags_r({SYNOPSYS_UNCONNECTED_221, 
        SYNOPSYS_UNCONNECTED_222, SYNOPSYS_UNCONNECTED_223, 
        SYNOPSYS_UNCONNECTED_224}), .ux_multic_wba({SYNOPSYS_UNCONNECTED_225, 
        SYNOPSYS_UNCONNECTED_226, SYNOPSYS_UNCONNECTED_227, 
        SYNOPSYS_UNCONNECTED_228, SYNOPSYS_UNCONNECTED_229, 
        SYNOPSYS_UNCONNECTED_230}), .uxresult({SYNOPSYS_UNCONNECTED_231, 
        SYNOPSYS_UNCONNECTED_232, SYNOPSYS_UNCONNECTED_233, 
        SYNOPSYS_UNCONNECTED_234, SYNOPSYS_UNCONNECTED_235, 
        SYNOPSYS_UNCONNECTED_236, SYNOPSYS_UNCONNECTED_237, 
        SYNOPSYS_UNCONNECTED_238, SYNOPSYS_UNCONNECTED_239, 
        SYNOPSYS_UNCONNECTED_240, SYNOPSYS_UNCONNECTED_241, 
        SYNOPSYS_UNCONNECTED_242, SYNOPSYS_UNCONNECTED_243, 
        SYNOPSYS_UNCONNECTED_244, SYNOPSYS_UNCONNECTED_245, 
        SYNOPSYS_UNCONNECTED_246, SYNOPSYS_UNCONNECTED_247, 
        SYNOPSYS_UNCONNECTED_248, SYNOPSYS_UNCONNECTED_249, 
        SYNOPSYS_UNCONNECTED_250, SYNOPSYS_UNCONNECTED_251, 
        SYNOPSYS_UNCONNECTED_252, SYNOPSYS_UNCONNECTED_253, 
        SYNOPSYS_UNCONNECTED_254, SYNOPSYS_UNCONNECTED_255, 
        SYNOPSYS_UNCONNECTED_256, SYNOPSYS_UNCONNECTED_257, 
        SYNOPSYS_UNCONNECTED_258, SYNOPSYS_UNCONNECTED_259, 
        SYNOPSYS_UNCONNECTED_260, SYNOPSYS_UNCONNECTED_261, 
        SYNOPSYS_UNCONNECTED_262}), .uxflags({SYNOPSYS_UNCONNECTED_263, 
        SYNOPSYS_UNCONNECTED_264, SYNOPSYS_UNCONNECTED_265, 
        SYNOPSYS_UNCONNECTED_266}) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_scoritem_1_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_scoritem_0 ( clk, rst_a, add, add_path, pop_a, kill, itemin, 
        statein, statein2, pathin, stateahead, s1a, s2a, dest, pathadd_a, 
        itemout_r, stateout_r, pathout_r, s1match_a, s2match_a, destmatch_a );
  input [5:0] itemin;
  input [1:0] pathin;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] dest;
  input [1:0] pathadd_a;
  output [5:0] itemout_r;
  output [1:0] pathout_r;
  input clk, rst_a, add, add_path, pop_a, kill, statein, statein2, stateahead;
  output stateout_r, s1match_a, s2match_a, destmatch_a;
  wire   net21313, net21317, n1, n3, n5, n7, n9, n11, n14, n25, n44, n45, n47,
         n48, n49, n58, n2, n4, n6, n8, n10, n12, n16, n17, n18, n19, n20, n21,
         n23, n24, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37,
         n38, n39, n40, n42, n43, n46, n52, n56, n57, n59, n60;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_scoritem_1_0 clk_gate_i_item_r_reg ( .CLK(clk), 
        .EN(net21313), .ENCLK(net21317), .TE(1'b0) );
  SDFFASX1_RVT i_item_r_reg_0_ ( .D(kill), .SI(1'b1), .SE(n11), .CLK(net21317), 
        .SETB(n56), .Q(n45), .QN(itemout_r[0]) );
  SDFFASX1_RVT i_item_r_reg_1_ ( .D(kill), .SI(1'b1), .SE(n9), .CLK(net21317), 
        .SETB(n56), .Q(n48), .QN(itemout_r[1]) );
  SDFFASX1_RVT i_item_r_reg_2_ ( .D(kill), .SI(1'b1), .SE(n7), .CLK(net21317), 
        .SETB(n56), .Q(n44), .QN(itemout_r[2]) );
  SDFFASX1_RVT i_item_r_reg_3_ ( .D(kill), .SI(1'b1), .SE(n5), .CLK(net21317), 
        .SETB(n56), .Q(n52), .QN(itemout_r[3]) );
  SDFFASX1_RVT i_item_r_reg_4_ ( .D(kill), .SI(1'b1), .SE(n3), .CLK(net21317), 
        .SETB(n56), .Q(n49), .QN(itemout_r[4]) );
  SDFFASX1_RVT i_item_r_reg_5_ ( .D(kill), .SI(1'b1), .SE(n1), .CLK(net21317), 
        .SETB(n56), .Q(n47), .QN(itemout_r[5]) );
  SDFFASX1_RVT i_state_r_reg ( .D(kill), .SI(1'b1), .SE(n14), .CLK(net21317), 
        .SETB(n56), .Q(n25), .QN(stateout_r) );
  DFFARX1_RVT i_path_r_reg_1_ ( .D(n58), .CLK(clk), .RSTB(n56), .Q(
        pathout_r[1]) );
  AO21X1_RVT U5 ( .A1(n25), .A2(add), .A3(pop_a), .Y(n40) );
  OR2X1_RVT U6 ( .A1(kill), .A2(n40), .Y(net21313) );
  HADDX1_RVT U8 ( .A0(n49), .B0(s1a[4]), .SO(n10) );
  AOI22X1_RVT U9 ( .A1(n45), .A2(s1a[0]), .A3(n44), .A4(s1a[2]), .Y(n2) );
  OA221X1_RVT U10 ( .A1(n45), .A2(s1a[0]), .A3(n44), .A4(s1a[2]), .A5(n2), .Y(
        n8) );
  AOI22X1_RVT U11 ( .A1(n52), .A2(s1a[3]), .A3(n48), .A4(s1a[1]), .Y(n4) );
  OA221X1_RVT U12 ( .A1(n52), .A2(s1a[3]), .A3(n48), .A4(s1a[1]), .A5(n4), .Y(
        n6) );
  AND4X1_RVT U13 ( .A1(n10), .A2(n8), .A3(n6), .A4(stateout_r), .Y(n12) );
  OA221X1_RVT U14 ( .A1(n47), .A2(s1a[5]), .A3(itemout_r[5]), .A4(n60), .A5(
        n12), .Y(s1match_a) );
  HADDX1_RVT U16 ( .A0(n49), .B0(s2a[4]), .SO(n20) );
  AOI22X1_RVT U17 ( .A1(n45), .A2(s2a[0]), .A3(n44), .A4(s2a[2]), .Y(n16) );
  OA221X1_RVT U18 ( .A1(n45), .A2(s2a[0]), .A3(n44), .A4(s2a[2]), .A5(n16), 
        .Y(n19) );
  AOI22X1_RVT U19 ( .A1(n52), .A2(s2a[3]), .A3(n48), .A4(s2a[1]), .Y(n17) );
  OA221X1_RVT U20 ( .A1(n52), .A2(s2a[3]), .A3(n48), .A4(s2a[1]), .A5(n17), 
        .Y(n18) );
  AND4X1_RVT U21 ( .A1(n20), .A2(n19), .A3(n18), .A4(stateout_r), .Y(n21) );
  OA221X1_RVT U22 ( .A1(n47), .A2(s2a[5]), .A3(itemout_r[5]), .A4(n59), .A5(
        n21), .Y(s2match_a) );
  HADDX1_RVT U23 ( .A0(dest[2]), .B0(n44), .SO(n31) );
  INVX1_RVT U24 ( .A(dest[4]), .Y(n23) );
  OA221X1_RVT U25 ( .A1(dest[4]), .A2(n49), .A3(n23), .A4(itemout_r[4]), .A5(
        stateout_r), .Y(n30) );
  AOI22X1_RVT U26 ( .A1(dest[0]), .A2(n45), .A3(dest[1]), .A4(n48), .Y(n24) );
  OA221X1_RVT U27 ( .A1(dest[0]), .A2(n45), .A3(dest[1]), .A4(n48), .A5(n24), 
        .Y(n29) );
  INVX1_RVT U28 ( .A(dest[3]), .Y(n27) );
  AOI22X1_RVT U29 ( .A1(n27), .A2(itemout_r[3]), .A3(n47), .A4(dest[5]), .Y(
        n26) );
  OA221X1_RVT U30 ( .A1(n27), .A2(itemout_r[3]), .A3(n47), .A4(dest[5]), .A5(
        n26), .Y(n28) );
  AND4X1_RVT U31 ( .A1(n31), .A2(n30), .A3(n29), .A4(n28), .Y(destmatch_a) );
  NAND2X0_RVT U32 ( .A1(add_path), .A2(stateout_r), .Y(n33) );
  NAND3X0_RVT U33 ( .A1(pathin[1]), .A2(pop_a), .A3(n33), .Y(n37) );
  INVX1_RVT U34 ( .A(pop_a), .Y(n42) );
  NAND2X0_RVT U35 ( .A1(statein), .A2(n42), .Y(n32) );
  NAND4X0_RVT U36 ( .A1(add_path), .A2(pathadd_a[1]), .A3(stateout_r), .A4(n32), .Y(n36) );
  OA21X1_RVT U37 ( .A1(statein), .A2(n33), .A3(n42), .Y(n34) );
  NAND2X0_RVT U38 ( .A1(n34), .A2(pathout_r[1]), .Y(n35) );
  NAND3X0_RVT U39 ( .A1(n37), .A2(n36), .A3(n35), .Y(n58) );
  OR2X1_RVT U42 ( .A1(n42), .A2(statein), .Y(n38) );
  AO21X1_RVT U43 ( .A1(add), .A2(stateout_r), .A3(n38), .Y(n39) );
  NAND2X0_RVT U44 ( .A1(n40), .A2(n39), .Y(n14) );
  OA221X1_RVT U46 ( .A1(n25), .A2(pop_a), .A3(n25), .A4(n57), .A5(add), .Y(n46) );
  NOR2X0_RVT U47 ( .A1(n42), .A2(n46), .Y(n43) );
  AOI22X1_RVT U48 ( .A1(n46), .A2(dest[0]), .A3(n43), .A4(itemin[0]), .Y(n11)
         );
  AOI22X1_RVT U49 ( .A1(n46), .A2(dest[1]), .A3(n43), .A4(itemin[1]), .Y(n9)
         );
  AOI22X1_RVT U50 ( .A1(n46), .A2(dest[2]), .A3(n43), .A4(itemin[2]), .Y(n7)
         );
  AOI22X1_RVT U51 ( .A1(n46), .A2(dest[3]), .A3(n43), .A4(itemin[3]), .Y(n5)
         );
  AOI22X1_RVT U52 ( .A1(n46), .A2(dest[4]), .A3(n43), .A4(itemin[4]), .Y(n3)
         );
  AOI22X1_RVT U53 ( .A1(n46), .A2(dest[5]), .A3(n43), .A4(itemin[5]), .Y(n1)
         );
  INVX1_RVT U4 ( .A(rst_a), .Y(n56) );
  INVX1_RVT U7 ( .A(statein), .Y(n57) );
  INVX1_RVT U15 ( .A(s2a[5]), .Y(n59) );
  INVX1_RVT U45 ( .A(s1a[5]), .Y(n60) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_scoritem_0_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_scoritem_1 ( clk, rst_a, add, add_path, pop_a, kill, itemin, 
        statein, statein2, pathin, stateahead, s1a, s2a, dest, pathadd_a, 
        itemout_r, stateout_r, pathout_r, s1match_a, s2match_a, destmatch_a );
  input [5:0] itemin;
  input [1:0] pathin;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] dest;
  input [1:0] pathadd_a;
  output [5:0] itemout_r;
  output [1:0] pathout_r;
  input clk, rst_a, add, add_path, pop_a, kill, statein, statein2, stateahead;
  output stateout_r, s1match_a, s2match_a, destmatch_a;
  wire   i_state_nxt, net21294, net21298, n1, n3, n5, n7, n9, n11, n40, n41,
         n43, n44, n45, n53, n12, n13, n15, n16, n17, n18, n19, n20, n21, n22,
         n23, n24, n25, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n38,
         n42, n46, n47, n50, n51, n52, n54, n55;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_scoritem_0_0 clk_gate_i_item_r_reg ( .CLK(clk), 
        .EN(net21294), .ENCLK(net21298), .TE(1'b0) );
  SDFFASX1_RVT i_state_r_reg ( .D(1'b1), .SI(kill), .SE(i_state_nxt), .CLK(
        net21298), .SETB(n51), .QN(stateout_r) );
  SDFFASX1_RVT i_item_r_reg_5_ ( .D(kill), .SI(1'b1), .SE(n11), .CLK(net21298), 
        .SETB(n51), .Q(n43), .QN(itemout_r[5]) );
  SDFFASX1_RVT i_item_r_reg_4_ ( .D(kill), .SI(1'b1), .SE(n9), .CLK(net21298), 
        .SETB(n51), .Q(n45), .QN(itemout_r[4]) );
  SDFFASX1_RVT i_item_r_reg_3_ ( .D(kill), .SI(1'b1), .SE(n7), .CLK(net21298), 
        .SETB(n51), .Q(n50), .QN(itemout_r[3]) );
  SDFFASX1_RVT i_item_r_reg_2_ ( .D(kill), .SI(1'b1), .SE(n5), .CLK(net21298), 
        .SETB(n51), .Q(n41), .QN(itemout_r[2]) );
  SDFFASX1_RVT i_item_r_reg_1_ ( .D(kill), .SI(1'b1), .SE(n3), .CLK(net21298), 
        .SETB(n51), .Q(n44), .QN(itemout_r[1]) );
  SDFFASX1_RVT i_item_r_reg_0_ ( .D(kill), .SI(1'b1), .SE(n1), .CLK(net21298), 
        .SETB(n51), .Q(n40), .QN(itemout_r[0]) );
  DFFARX1_RVT i_path_r_reg_1_ ( .D(n53), .CLK(clk), .RSTB(n51), .Q(
        pathout_r[1]) );
  NAND3X0_RVT U7 ( .A1(add), .A2(stateahead), .A3(n52), .Y(n42) );
  INVX1_RVT U8 ( .A(n42), .Y(n35) );
  OR3X1_RVT U9 ( .A1(pop_a), .A2(n35), .A3(kill), .Y(net21294) );
  INVX1_RVT U10 ( .A(s1a[3]), .Y(n19) );
  HADDX1_RVT U11 ( .A0(n45), .B0(s1a[4]), .SO(n17) );
  AOI22X1_RVT U12 ( .A1(n41), .A2(s1a[2]), .A3(n40), .A4(s1a[0]), .Y(n12) );
  OA221X1_RVT U13 ( .A1(n41), .A2(s1a[2]), .A3(n40), .A4(s1a[0]), .A5(n12), 
        .Y(n16) );
  AOI22X1_RVT U14 ( .A1(n44), .A2(s1a[1]), .A3(n43), .A4(s1a[5]), .Y(n13) );
  OA221X1_RVT U15 ( .A1(n44), .A2(s1a[1]), .A3(n43), .A4(s1a[5]), .A5(n13), 
        .Y(n15) );
  AND4X1_RVT U16 ( .A1(stateout_r), .A2(n17), .A3(n16), .A4(n15), .Y(n18) );
  OA221X1_RVT U17 ( .A1(itemout_r[3]), .A2(n19), .A3(n50), .A4(s1a[3]), .A5(
        n18), .Y(s1match_a) );
  HADDX1_RVT U19 ( .A0(n45), .B0(s2a[4]), .SO(n24) );
  AOI22X1_RVT U20 ( .A1(n41), .A2(s2a[2]), .A3(n40), .A4(s2a[0]), .Y(n20) );
  OA221X1_RVT U21 ( .A1(n41), .A2(s2a[2]), .A3(n40), .A4(s2a[0]), .A5(n20), 
        .Y(n23) );
  AOI22X1_RVT U22 ( .A1(n44), .A2(s2a[1]), .A3(n43), .A4(s2a[5]), .Y(n21) );
  OA221X1_RVT U23 ( .A1(n44), .A2(s2a[1]), .A3(n43), .A4(s2a[5]), .A5(n21), 
        .Y(n22) );
  AND4X1_RVT U24 ( .A1(stateout_r), .A2(n24), .A3(n23), .A4(n22), .Y(n25) );
  OA221X1_RVT U25 ( .A1(itemout_r[3]), .A2(n54), .A3(n50), .A4(s2a[3]), .A5(
        n25), .Y(s2match_a) );
  INVX1_RVT U26 ( .A(dest[3]), .Y(n34) );
  INVX1_RVT U27 ( .A(dest[4]), .Y(n27) );
  AO22X1_RVT U28 ( .A1(n45), .A2(n27), .A3(itemout_r[4]), .A4(dest[4]), .Y(n32) );
  AOI22X1_RVT U29 ( .A1(n41), .A2(dest[2]), .A3(n40), .A4(dest[0]), .Y(n28) );
  OA221X1_RVT U30 ( .A1(n41), .A2(dest[2]), .A3(n40), .A4(dest[0]), .A5(n28), 
        .Y(n31) );
  AOI22X1_RVT U31 ( .A1(n44), .A2(dest[1]), .A3(n43), .A4(dest[5]), .Y(n29) );
  OA221X1_RVT U32 ( .A1(n44), .A2(dest[1]), .A3(n43), .A4(dest[5]), .A5(n29), 
        .Y(n30) );
  AND4X1_RVT U33 ( .A1(stateout_r), .A2(n32), .A3(n31), .A4(n30), .Y(n33) );
  OA221X1_RVT U34 ( .A1(itemout_r[3]), .A2(n34), .A3(n50), .A4(dest[3]), .A5(
        n33), .Y(destmatch_a) );
  OA221X1_RVT U36 ( .A1(n35), .A2(pop_a), .A3(n55), .A4(stateout_r), .A5(add), 
        .Y(i_state_nxt) );
  NAND2X0_RVT U37 ( .A1(stateout_r), .A2(add_path), .Y(n36) );
  INVX1_RVT U38 ( .A(n36), .Y(n38) );
  OA222X1_RVT U39 ( .A1(n38), .A2(pathout_r[1]), .A3(n38), .A4(n55), .A5(
        pathadd_a[1]), .A6(n36), .Y(n53) );
  NAND3X0_RVT U41 ( .A1(stateout_r), .A2(pop_a), .A3(add), .Y(n46) );
  NAND2X0_RVT U42 ( .A1(n46), .A2(n42), .Y(n47) );
  NAND2X0_RVT U43 ( .A1(dest[5]), .A2(n47), .Y(n11) );
  NAND2X0_RVT U44 ( .A1(dest[4]), .A2(n47), .Y(n9) );
  NAND2X0_RVT U45 ( .A1(dest[3]), .A2(n47), .Y(n7) );
  NAND2X0_RVT U46 ( .A1(dest[2]), .A2(n47), .Y(n5) );
  NAND2X0_RVT U47 ( .A1(dest[1]), .A2(n47), .Y(n3) );
  NAND2X0_RVT U48 ( .A1(dest[0]), .A2(n47), .Y(n1) );
  INVX1_RVT U3 ( .A(rst_a), .Y(n51) );
  INVX1_RVT U4 ( .A(stateout_r), .Y(n52) );
  INVX1_RVT U5 ( .A(s2a[3]), .Y(n54) );
  INVX1_RVT U6 ( .A(pop_a), .Y(n55) );
endmodule


module cpu_isle_scorfifo_0 ( clk, rst_a, add, add_path, pop_a, s1a, s2a, dest, 
        pathadd_a, pathpop_a, s1en, s2en, desten, kill_last, matchup_a, full_r, 
        empty_a, front_src1_match, front_src2_match, max_one_lpend, front );
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] dest;
  input [1:0] pathadd_a;
  input [1:0] pathpop_a;
  output [5:0] front;
  input clk, rst_a, add, add_path, pop_a, s1en, s2en, desten, kill_last;
  output matchup_a, full_r, empty_a, front_src1_match, front_src2_match,
         max_one_lpend;
  wire   i_pathout4_r_1_, i_stateout1_r, i_pathout1_r_1_, i_s1match1_a,
         i_s2match1_a, i_destmatch1_a, i_s1match4_a, i_s2match4_a,
         i_destmatch4_a, N9, N10, N12, n4, n5, n6, n7, n8, n90, n100, n11, n13,
         n14, n15, n16, n20, n21, SYNOPSYS_UNCONNECTED_1,
         SYNOPSYS_UNCONNECTED_2;
  wire   [5:0] i_item4_r;
  wire   [5:0] i_item1_r;

  cpu_isle_scoritem_0 U_scoritem0 ( .clk(clk), .rst_a(rst_a), .add(add), 
        .add_path(add_path), .pop_a(N12), .kill(N9), .itemin(i_item4_r), 
        .statein(full_r), .statein2(1'b0), .pathin({i_pathout4_r_1_, 1'b0}), 
        .stateahead(1'b1), .s1a(s1a), .s2a(s2a), .dest(dest), .pathadd_a({
        pathadd_a[1], 1'b0}), .itemout_r(i_item1_r), .stateout_r(i_stateout1_r), .pathout_r({i_pathout1_r_1_, SYNOPSYS_UNCONNECTED_1}), .s1match_a(
        i_s1match1_a), .s2match_a(i_s2match1_a), .destmatch_a(i_destmatch1_a)
         );
  cpu_isle_scoritem_1 U_scoritem3 ( .clk(clk), .rst_a(rst_a), .add(add), 
        .add_path(add_path), .pop_a(pop_a), .kill(N10), .itemin({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .statein(1'b0), .statein2(1'b0), .pathin({
        1'b0, 1'b0}), .stateahead(i_stateout1_r), .s1a(s1a), .s2a(s2a), .dest(
        dest), .pathadd_a({pathadd_a[1], 1'b0}), .itemout_r(i_item4_r), 
        .stateout_r(full_r), .pathout_r({i_pathout4_r_1_, 
        SYNOPSYS_UNCONNECTED_2}), .s1match_a(i_s1match4_a), .s2match_a(
        i_s2match4_a), .destmatch_a(i_destmatch4_a) );
  INVX2_RVT U5 ( .A(pathpop_a[1]), .Y(n5) );
  XNOR2X2_RVT U6 ( .A1(n5), .A2(i_pathout1_r_1_), .Y(n7) );
  INVX2_RVT U7 ( .A(n7), .Y(n15) );
  NAND2X0_RVT U8 ( .A1(n15), .A2(pop_a), .Y(n90) );
  INVX1_RVT U9 ( .A(n90), .Y(N12) );
  INVX1_RVT U14 ( .A(i_stateout1_r), .Y(empty_a) );
  INVX1_RVT U15 ( .A(i_pathout4_r_1_), .Y(n4) );
  INVX2_RVT U17 ( .A(n13), .Y(n14) );
  AO22X1_RVT U18 ( .A1(n15), .A2(i_s2match1_a), .A3(n14), .A4(i_s2match4_a), 
        .Y(n6) );
  AND2X1_RVT U19 ( .A1(s2en), .A2(n6), .Y(front_src2_match) );
  AO222X1_RVT U22 ( .A1(i_s2match4_a), .A2(s2en), .A3(i_s1match4_a), .A4(s1en), 
        .A5(desten), .A6(i_destmatch4_a), .Y(n11) );
  NAND2X0_RVT U23 ( .A1(pop_a), .A2(n7), .Y(n100) );
  AO222X1_RVT U24 ( .A1(i_s2match1_a), .A2(s2en), .A3(i_s1match1_a), .A4(s1en), 
        .A5(desten), .A6(i_destmatch1_a), .Y(n8) );
  AO22X1_RVT U25 ( .A1(n11), .A2(n100), .A3(n90), .A4(n8), .Y(matchup_a) );
  AND3X1_RVT U26 ( .A1(kill_last), .A2(full_r), .A3(n21), .Y(N10) );
  AO22X1_RVT U27 ( .A1(n14), .A2(i_item4_r[0]), .A3(n13), .A4(i_item1_r[0]), 
        .Y(front[0]) );
  AO22X1_RVT U28 ( .A1(n14), .A2(i_item4_r[1]), .A3(n13), .A4(i_item1_r[1]), 
        .Y(front[1]) );
  AO22X1_RVT U29 ( .A1(n14), .A2(i_item4_r[2]), .A3(n13), .A4(i_item1_r[2]), 
        .Y(front[2]) );
  AO22X1_RVT U30 ( .A1(n14), .A2(i_item4_r[3]), .A3(n13), .A4(i_item1_r[3]), 
        .Y(front[3]) );
  AO22X1_RVT U31 ( .A1(n14), .A2(i_item4_r[4]), .A3(n13), .A4(i_item1_r[4]), 
        .Y(front[4]) );
  AO22X1_RVT U32 ( .A1(n14), .A2(i_item4_r[5]), .A3(n13), .A4(i_item1_r[5]), 
        .Y(front[5]) );
  AO22X1_RVT U33 ( .A1(n15), .A2(i_s1match1_a), .A3(n14), .A4(i_s1match4_a), 
        .Y(n16) );
  AND2X1_RVT U34 ( .A1(s1en), .A2(n16), .Y(front_src1_match) );
  INVX1_RVT U3 ( .A(full_r), .Y(n20) );
  INVX1_RVT U4 ( .A(pop_a), .Y(n21) );
  OA221X1_RVT U13 ( .A1(full_r), .A2(i_stateout1_r), .A3(n20), .A4(pop_a), 
        .A5(kill_last), .Y(N9) );
  AO221X2_RVT U16 ( .A1(n5), .A2(i_pathout4_r_1_), .A3(pathpop_a[1]), .A4(n4), 
        .A5(n15), .Y(n13) );
endmodule


module cpu_isle_scorebd_0 ( clk, rst_a, s1a, s2a, dest, s1en, s2en, desten, 
        mload2b, en2, en3, mload, nocache, dc_disable_r, kill_last, 
        is_local_ram, is_peripheral, ldvalid, q_ldvalid, loc_ldvalid, regadr, 
        holdup12, max_one_lpend, regadr_eq_src1, regadr_eq_src2, empty_a );
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] dest;
  output [5:0] regadr;
  input clk, rst_a, s1en, s2en, desten, mload2b, en2, en3, mload, nocache,
         dc_disable_r, kill_last, is_local_ram, is_peripheral, ldvalid,
         q_ldvalid, loc_ldvalid;
  output holdup12, max_one_lpend, regadr_eq_src1, regadr_eq_src2, empty_a;
  wire   i_pathpop_a_1_, i_matchup_a, i_full_r, N2, N3, n30, n4, n5, n7, n8,
         n9, n10, n11, n12, n13, n14, n15;

  cpu_isle_scorfifo_0 U_scorfifo ( .clk(clk), .rst_a(rst_a), .add(N2), 
        .add_path(N3), .pop_a(ldvalid), .s1a({n14, s1a[4:2], n13, n12}), .s2a(
        {n11, s2a[4], n10, n9, n8, n7}), .dest(dest), .pathadd_a({is_local_ram, 
        1'b0}), .pathpop_a({i_pathpop_a_1_, 1'b0}), .s1en(s1en), .s2en(s2en), 
        .desten(desten), .kill_last(kill_last), .matchup_a(i_matchup_a), 
        .full_r(i_full_r), .empty_a(empty_a), .front_src1_match(regadr_eq_src1), .front_src2_match(regadr_eq_src2), .front(regadr) );
  NAND2X0_RVT U5 ( .A1(i_full_r), .A2(n15), .Y(n30) );
  AND3X1_RVT U6 ( .A1(mload2b), .A2(en2), .A3(n30), .Y(N2) );
  AND2X1_RVT U7 ( .A1(en3), .A2(mload), .Y(N3) );
  INVX1_RVT U8 ( .A(n30), .Y(n4) );
  AO21X1_RVT U9 ( .A1(n4), .A2(mload2b), .A3(i_matchup_a), .Y(holdup12) );
  AND2X1_RVT U11 ( .A1(loc_ldvalid), .A2(n5), .Y(i_pathpop_a_1_) );
  NBUFFX2_RVT U3 ( .A(s2a[0]), .Y(n7) );
  NBUFFX2_RVT U4 ( .A(s2a[1]), .Y(n8) );
  NBUFFX2_RVT U13 ( .A(s2a[2]), .Y(n9) );
  NBUFFX2_RVT U14 ( .A(s2a[3]), .Y(n10) );
  NBUFFX2_RVT U15 ( .A(s2a[5]), .Y(n11) );
  NBUFFX2_RVT U16 ( .A(s1a[0]), .Y(n12) );
  NBUFFX2_RVT U17 ( .A(s1a[1]), .Y(n13) );
  NBUFFX2_RVT U18 ( .A(s1a[5]), .Y(n14) );
  INVX1_RVT U19 ( .A(ldvalid), .Y(n15) );
  INVX2_RVT U10 ( .A(q_ldvalid), .Y(n5) );
endmodule


module cpu_isle_lsu_0 ( clk, rst_a, ldvalid, q_ldvalid, loc_ldvalid, 
        is_local_ram, is_peripheral, s1a, fs2a, dest, mload2b, s1en, s2en, 
        desten, en2b, kill_last, en3, mload, nocache, dc_disable_r, regadr, 
        regadr_eq_src1, regadr_eq_src2, holdup2b, max_one_lpend, lpending );
  input [5:0] s1a;
  input [5:0] fs2a;
  input [5:0] dest;
  output [5:0] regadr;
  input clk, rst_a, ldvalid, q_ldvalid, loc_ldvalid, is_local_ram,
         is_peripheral, mload2b, s1en, s2en, desten, en2b, kill_last, en3,
         mload, nocache, dc_disable_r;
  output regadr_eq_src1, regadr_eq_src2, holdup2b, max_one_lpend, lpending;
  wire   i_empty_a, n4, n5;

  cpu_isle_scorebd_0 U_scoreboard ( .clk(clk), .rst_a(n4), .s1a(s1a), .s2a({
        fs2a[5], n5, fs2a[3:0]}), .dest(dest), .s1en(s1en), .s2en(s2en), 
        .desten(desten), .mload2b(mload2b), .en2(en2b), .en3(en3), .mload(
        mload), .nocache(1'b0), .dc_disable_r(1'b1), .kill_last(kill_last), 
        .is_local_ram(is_local_ram), .is_peripheral(1'b0), .ldvalid(ldvalid), 
        .q_ldvalid(q_ldvalid), .loc_ldvalid(loc_ldvalid), .regadr(regadr), 
        .holdup12(holdup2b), .regadr_eq_src1(regadr_eq_src1), .regadr_eq_src2(
        regadr_eq_src2), .empty_a(i_empty_a) );
  NBUFFX2_RVT U5 ( .A(rst_a), .Y(n4) );
  NBUFFX2_RVT U6 ( .A(fs2a[4]), .Y(n5) );
  INVX1_RVT U3 ( .A(i_empty_a), .Y(lpending) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_5 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_4 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_rctl_0 ( clk, rst_a, en, aux_addr, actionhalt, actionpt_swi_a, 
        actionpt_pc_brk_a, p2_ap_stall_a, aluflags_r, br_flags_a, cr_hostw, 
        do_inst_step_r, h_pcwr, h_pcwr32, h_regadr, holdup2b, ivalid_aligned, 
        ivic, ldvalid, loop_kill_p1_a, loop_int_holdoff_a, loopend_hit_a, 
        sync_queue_idle, lpending, debug_if_r, dmp_mload, dmp_mstore, 
        is_local_ram, mwait, p1int, p1iw_aligned_a, p2ilev1, p2int, p2bint, 
        p3int, pcounter_jmp_restart_r, regadr, regadr_eq_src1, regadr_eq_src2, 
        sleeping, sleeping_r2, x_idecode2, x_idecode2b, x_idecode3, 
        x_idop_decode2, x_isop_decode2, x_multic_busy, x_multic_wba, 
        x_multic_wben, x_p1_rev_src, x_p2_bfield_wb_a, x_p2_jump_decode, 
        x_p2b_jump_decode, x_p2nosc1, x_p2nosc2, x_p2shimm_a, x_snglec_wben, 
        xholdup2, xholdup2b, xholdup3, xnwb, xp2bccmatch, xp2ccmatch, xp2idest, 
        xp3ccmatch, awake_a, en1, ifetch_aligned, inst_stepping, 
        instr_pending_r, pcen, pcen_niv, brk_inst_a, dest, desten, en2, fs2a, 
        p2_a_field_r, p2_abs_neg_a, p2_b_field_r, p2_brcc_instr_a, 
        p2_c_field_r, p2_dopred, p2_dopred_ds, p2_dopred_nds, p2_dorel, 
        p2_iw_r, p2_jblcc_a, p2_lp_instr, p2_not_a, p2_s1a, p2_s1en, p2_s2a, 
        p2_shimm_data, p2_shimm_s1_a, p2_shimm_s2_a, p2bch, p2cc, 
        p2conditional, p2condtrue, p2delay_slot, p2format, p2iv, p2limm, p2lr, 
        p2minoropcode, p2offset, p2opcode, p2setflags, p2sleep_inst, p2st, 
        p2subopcode, p2subopcode1_r, p2subopcode2_r, p2subopcode3_r, 
        p2subopcode4_r, p2subopcode5_r, p2subopcode6_r, p2subopcode7_r, s1a, 
        s1en, s2en, en2b, mload2b, mstore2b, p2b_a_field_r, p2b_abs_op, 
        p2b_alu_op, p2b_arithiv, p2b_awb_field, p2b_b_field_r, p2b_bch, 
        p2b_blcc_a, p2b_c_field_r, p2b_cc, p2b_conditional, p2b_condtrue, 
        p2b_delay_slot, p2b_dojcc, p2b_dopred_ds, p2b_format, p2b_iv, 
        p2b_jlcc_a, p2b_limm, p2b_lr, p2b_minoropcode, p2b_neg_op, p2b_not_op, 
        p2b_opcode, p2b_setflags, p2b_shift_by_one_a, p2b_shift_by_three_a, 
        p2b_shift_by_two_a, p2b_shift_by_zero_a, p2b_shimm_data, 
        p2b_shimm_s1_a, p2b_shimm_s2_a, p2b_size, p2b_st, p2b_subopcode, 
        p2b_subopcode1_r, p2b_subopcode2_r, p2b_subopcode3_r, p2b_subopcode4_r, 
        p2b_subopcode5_r, p2b_subopcode6_r, p2b_subopcode7_r, p2b_jmp_holdup_a, 
        en3, en3_niv_a, ldvalid_wb, mload, mstore, nocache, p3_alu_absiv, 
        p3_alu_arithiv, p3_alu_logiciv, p3_alu_op, p3_alu_snglopiv, 
        p3_bit_op_sel, p3_brcc_instr_a, p3_docmprel_a, p3_flag_instr, 
        p3_sync_instr, p3_max_instr, p3_min_instr, p3_ni_wbrq, 
        p3_shiftin_sel_r, p3_sop_op_r, p3_xmultic_nwb, p3a_field_r, 
        p3awb_field_r, p3b_field_r, p3c_field_r, p3cc, p3condtrue, p3destlimm, 
        p3dolink, p3format, p3iv, p3lr, p3minoropcode, p3opcode, p3q, 
        p3setflags, p3sr, p3subopcode, p3subopcode1_r, p3subopcode2_r, 
        p3subopcode3_r, p3subopcode4_r, p3subopcode5_r, p3subopcode6_r, 
        p3subopcode7_r, p3wb_en, p3wb_en_nld, p3wba, p3wba_nld, sc_load1, 
        sc_load2, sc_reg1, sc_reg2, sex, size, wben_nxt, wba, wben, 
        p4_docmprel, loopcount_hit_a, p4_disable_r, p4iv, flagu_block, 
        instruction_error, interrupt_holdoff, kill_last, kill_p1_a, 
        kill_p1_en_a, kill_p1_nlp_a, kill_p1_nlp_en_a, kill_p2_a, kill_p2_en_a, 
        kill_p2b_a, kill_p3_a, kill_tagged_p1, stop_step, hold_int_st2_a );
  input [31:0] aux_addr;
  input [3:0] aluflags_r;
  input [3:0] br_flags_a;
  input [5:0] h_regadr;
  input [31:0] p1iw_aligned_a;
  input [5:0] regadr;
  input [5:0] x_multic_wba;
  output [5:0] dest;
  output [5:0] fs2a;
  output [5:0] p2_a_field_r;
  output [5:0] p2_b_field_r;
  output [5:0] p2_c_field_r;
  output [31:0] p2_iw_r;
  output [5:0] p2_s1a;
  output [5:0] p2_s2a;
  output [12:0] p2_shimm_data;
  output [3:0] p2cc;
  output [1:0] p2format;
  output [5:0] p2minoropcode;
  output [22:0] p2offset;
  output [4:0] p2opcode;
  output [5:0] p2subopcode;
  output [1:0] p2subopcode1_r;
  output [4:0] p2subopcode2_r;
  output [2:0] p2subopcode3_r;
  output [1:0] p2subopcode5_r;
  output [2:0] p2subopcode6_r;
  output [1:0] p2subopcode7_r;
  output [5:0] s1a;
  output [5:0] p2b_a_field_r;
  output [1:0] p2b_alu_op;
  output [1:0] p2b_awb_field;
  output [5:0] p2b_b_field_r;
  output [5:0] p2b_c_field_r;
  output [3:0] p2b_cc;
  output [1:0] p2b_format;
  output [5:0] p2b_minoropcode;
  output [4:0] p2b_opcode;
  output [12:0] p2b_shimm_data;
  output [1:0] p2b_size;
  output [5:0] p2b_subopcode;
  output [1:0] p2b_subopcode1_r;
  output [4:0] p2b_subopcode2_r;
  output [2:0] p2b_subopcode3_r;
  output [1:0] p2b_subopcode5_r;
  output [2:0] p2b_subopcode6_r;
  output [1:0] p2b_subopcode7_r;
  output [1:0] p3_alu_op;
  output [1:0] p3_bit_op_sel;
  output [1:0] p3_shiftin_sel_r;
  output [2:0] p3_sop_op_r;
  output [5:0] p3a_field_r;
  output [1:0] p3awb_field_r;
  output [5:0] p3b_field_r;
  output [5:0] p3c_field_r;
  output [3:0] p3cc;
  output [1:0] p3format;
  output [5:0] p3minoropcode;
  output [4:0] p3opcode;
  output [4:0] p3q;
  output [5:0] p3subopcode;
  output [1:0] p3subopcode1_r;
  output [4:0] p3subopcode2_r;
  output [2:0] p3subopcode3_r;
  output [1:0] p3subopcode5_r;
  output [2:0] p3subopcode6_r;
  output [1:0] p3subopcode7_r;
  output [5:0] p3wba;
  output [5:0] p3wba_nld;
  output [1:0] size;
  output [5:0] wba;
  input clk, rst_a, en, actionhalt, actionpt_swi_a, actionpt_pc_brk_a,
         p2_ap_stall_a, cr_hostw, do_inst_step_r, h_pcwr, h_pcwr32, holdup2b,
         ivalid_aligned, ivic, ldvalid, loop_kill_p1_a, loop_int_holdoff_a,
         loopend_hit_a, sync_queue_idle, lpending, debug_if_r, dmp_mload,
         dmp_mstore, is_local_ram, mwait, p1int, p2ilev1, p2int, p2bint, p3int,
         pcounter_jmp_restart_r, regadr_eq_src1, regadr_eq_src2, sleeping,
         sleeping_r2, x_idecode2, x_idecode2b, x_idecode3, x_idop_decode2,
         x_isop_decode2, x_multic_busy, x_multic_wben, x_p1_rev_src,
         x_p2_bfield_wb_a, x_p2_jump_decode, x_p2b_jump_decode, x_p2nosc1,
         x_p2nosc2, x_p2shimm_a, x_snglec_wben, xholdup2, xholdup2b, xholdup3,
         xnwb, xp2bccmatch, xp2ccmatch, xp2idest, xp3ccmatch;
  output awake_a, en1, ifetch_aligned, inst_stepping, instr_pending_r, pcen,
         pcen_niv, brk_inst_a, desten, en2, p2_abs_neg_a, p2_brcc_instr_a,
         p2_dopred, p2_dopred_ds, p2_dopred_nds, p2_dorel, p2_jblcc_a,
         p2_lp_instr, p2_not_a, p2_s1en, p2_shimm_s1_a, p2_shimm_s2_a, p2bch,
         p2conditional, p2condtrue, p2delay_slot, p2iv, p2limm, p2lr,
         p2setflags, p2sleep_inst, p2st, p2subopcode4_r, s1en, s2en, en2b,
         mload2b, mstore2b, p2b_abs_op, p2b_arithiv, p2b_bch, p2b_blcc_a,
         p2b_conditional, p2b_condtrue, p2b_delay_slot, p2b_dojcc,
         p2b_dopred_ds, p2b_iv, p2b_jlcc_a, p2b_limm, p2b_lr, p2b_neg_op,
         p2b_not_op, p2b_setflags, p2b_shift_by_one_a, p2b_shift_by_three_a,
         p2b_shift_by_two_a, p2b_shift_by_zero_a, p2b_shimm_s1_a,
         p2b_shimm_s2_a, p2b_st, p2b_subopcode4_r, p2b_jmp_holdup_a, en3,
         en3_niv_a, ldvalid_wb, mload, mstore, nocache, p3_alu_absiv,
         p3_alu_arithiv, p3_alu_logiciv, p3_alu_snglopiv, p3_brcc_instr_a,
         p3_docmprel_a, p3_flag_instr, p3_sync_instr, p3_max_instr,
         p3_min_instr, p3_ni_wbrq, p3_xmultic_nwb, p3condtrue, p3destlimm,
         p3dolink, p3iv, p3lr, p3setflags, p3sr, p3subopcode4_r, p3wb_en,
         p3wb_en_nld, sc_load1, sc_load2, sc_reg1, sc_reg2, sex, wben_nxt,
         wben, p4_docmprel, loopcount_hit_a, p4_disable_r, p4iv, flagu_block,
         instruction_error, interrupt_holdoff, kill_last, kill_p1_a,
         kill_p1_en_a, kill_p1_nlp_a, kill_p1_nlp_en_a, kill_p2_a,
         kill_p2_en_a, kill_p2b_a, kill_p3_a, kill_tagged_p1, stop_step,
         hold_int_st2_a;
  wire   n1207, n1221, n1235, n1241, n1242, n1243, n1244, n1245, n1246, n1247,
         n1248, n1249, n1250, n1251, n1252, n1253, n1254, n1255, n1256, n1257,
         n1258, n1259, n1260, n1261, n1262, n1263, n1264, n1265, i_go_r,
         i_go_a, i_p2_tag_nxt_p1_dslot_r, i_p2_loopend_hit_r, i_p2_sync_inst_a,
         i_p2_source2_en_a, i_p2_destination_en_a, i_p2_dest_imm_a,
         i_p2b_has_limm_nxt, i_p2_tag_nxt_p1_limm_nxt, i_p2_is_limm_r,
         i_p4_has_dslot_r, i_tag_nxt_p1_killed_nxt, i_p2_tag_nxt_p1_dslot_nxt,
         i_p2b_has_dslot_nxt, i_p2_is_dslot_r, i_p2b_iv_nxt, N1601,
         i_p2_shimm_a, i_p2_shimm_s1_a, i_p2_q_a_1_, i_p2b_jlcc_niv_nxt,
         i_p2_dolink_a, i_p2b_long_immediate_r, i_p2b_branch_iv_r,
         i_p2b_jblcc_iv_r, i_p2_iv_nxt, i_p2b_br_or_bbit32_r,
         i_p2b_br_or_bbit_r, i_p2b_brcc_pred_r, i_p2b_destination_en_r,
         i_p2b_dolink_r, i_p2b_jlcc_niv_r, i_p2b_setflags_r, i_p2b_shimm_r,
         i_p2b_shimm_s1_r, i_p2b_source1_en_r, i_p2b_source2_en_r,
         i_p2b_sync_inst_r, i_p2b_setflags_nxt, i_p2b_sr_decode_a,
         i_p2b_mop_e_a_5_, i_p2b_ld_decode_a, i_p2b_st_decode_a, i_p2b_sex_a,
         i_p3_dolink_nxt, i_p3_alu16_condtrue_nxt, i_p3_alu_logiciv_nxt,
         i_p3_alu_brne16_nxt, i_p3_alu_breq16_nxt, i_p3_alu_min_nxt,
         i_p3_alu_max_nxt, i_p3_flag_instr_nxt, i_p3_alu16_condtrue_r,
         i_p3_alu_brne16_r, i_p3_br_or_bbit32_r, i_p3_br_or_bbit_r,
         i_p3_ccwbop_decode_r, i_p3_dolink_r, i_p3_flag_instr_r,
         i_p3_has_dslot_r, i_p3_ld_decode_r, i_p3_lr_decode_r,
         i_p3_ni_wbrq_predec_r, i_p3_opcode_32_fmt1_r, i_p3_sop_sub_r,
         i_p3_special_flagset_r, i_p3_sr_decode_r, i_p3_st_decode_r,
         i_p3_destination_en_r, i_p3_sync_inst_r, N3985,
         i_p2b_special_flagset_a, i_p3_iv_nxt, i_p3_inv_br_q_16_a_0_,
         i_sync_local_ld_r, N4154, i_p4_br_or_bbit_r, i_p4_ccmatch_br_r,
         i_p4_iv_nxt, i_p2b_disable_nxt, i_p2b_disable_r, i_p3_disable_nxt,
         i_p3_disable_r, i_p4_disable_nxt, net21370, net21563, net21569,
         net21574, net21579, net21584, net21589, n20, n21, n22, n23, n25, n45,
         n46, n52, n55, n79, n80, n81, n82, n93, n110, n129, n132, n187, n293,
         n324, n336, n351, n361, n368, n385, n390, n518, n523, n561, n563,
         n582, n584, n626, n634, n645, n647, n654, n660, n669, n672, n681,
         n690, n693, n755, n756, n757, n779, n785, n788, n809, n810, n857,
         n867, n947, n992, n993, n997, n1072, n1078, n1105, n1123, n1127,
         n1128, n1132, n1133, n1134, n1139, n1140, n1143, n1144, n1149, n1150,
         n1163, n1166, n1169, n26, n27, n30, n31, n32, n33, n34, n35, n36, n37,
         n38, n39, n40, n41, n42, n43, n44, n47, n48, n49, n50, n51, n53, n56,
         n57, n58, n59, n62, n63, n64, n65, n66, n67, n68, n73, n74, n75, n76,
         n77, n78, n83, n84, n86, n88, n90, n94, n95, n96, n97, n98, n99, n100,
         n101, n102, n103, n104, n105, n106, n107, n108, n109, n111, n112,
         n113, n114, n115, n116, n117, n118, n119, n120, n121, n122, n123,
         n124, n125, n126, n127, n128, n130, n131, n133, n134, n135, n136,
         n137, n138, n139, n140, n141, n142, n143, n144, n145, n146, n147,
         n148, n149, n150, n151, n152, n153, n154, n155, n156, n157, n158,
         n159, n160, n163, n164, n167, n168, n169, n171, n172, n173, n174,
         n175, n176, n177, n178, n179, n180, n181, n182, n183, n184, n185,
         n186, n188, n189, n190, n191, n192, n193, n194, n195, n196, n197,
         n198, n199, n200, n201, n202, n203, n204, n205, n206, n207, n208,
         n209, n210, n211, n212, n213, n214, n215, n216, n217, n218, n219,
         n221, n222, n223, n224, n225, n226, n227, n228, n229, n230, n231,
         n232, n233, n234, n235, n236, n237, n238, n239, n240, n241, n242,
         n243, n244, n245, n246, n247, n248, n249, n250, n251, n252, n253,
         n254, n255, n256, n257, n258, n259, n260, n261, n262, n263, n264,
         n265, n266, n267, n268, n269, n270, n271, n272, n273, n274, n275,
         n276, n277, n278, n289, n290, n291, n292, n294, n295, n296, n297,
         n298, n299, n300, n301, n302, n303, n304, n305, n306, n307, n308,
         n309, n310, n311, n312, n313, n314, n315, n316, n319, n320, n321,
         n322, n323, n325, n326, n327, n328, n329, n330, n332, n333, n334,
         n335, n337, n338, n339, n340, n341, n342, n343, n344, n345, n346,
         n347, n348, n352, n353, n354, n355, n356, n357, n358, n359, n360,
         n362, n363, n364, n365, n366, n367, n369, n370, n371, n372, n373,
         n374, n375, n376, n377, n378, n379, n380, n381, n382, n383, n384,
         n386, n387, n388, n389, n391, n392, n393, n394, n395, n396, n397,
         n398, n399, n400, n401, n402, n403, n404, n405, n406, n407, n408,
         n409, n410, n411, n413, n414, n415, n416, n417, n418, n419, n420,
         n421, n422, n423, n424, n425, n426, n427, n428, n429, n430, n431,
         n432, n433, n434, n435, n436, n437, n438, n439, n440, n441, n442,
         n443, n444, n445, n446, n447, n448, n449, n450, n451, n452, n453,
         n454, n455, n456, n457, n458, n459, n460, n461, n462, n463, n464,
         n465, n466, n467, n468, n469, n470, n472, n473, n474, n475, n476,
         n477, n478, n479, n480, n481, n482, n483, n484, n485, n486, n487,
         n488, n489, n490, n491, n492, n493, n494, n495, n496, n497, n498,
         n499, n500, n501, n502, n503, n504, n505, n506, n507, n508, n509,
         n510, n511, n512, n513, n514, n515, n516, n517, n519, n520, n521,
         n522, n524, n525, n526, n527, n528, n529, n530, n531, n532, n533,
         n534, n535, n536, n537, n538, n539, n540, n541, n542, n543, n545,
         n546, n547, n548, n549, n550, n551, n552, n553, n554, n555, n556,
         n557, n558, n559, n560, n562, n564, n565, n566, n567, n568, n569,
         n570, n571, n572, n573, n574, n575, n576, n577, n578, n579, n580,
         n581, n583, n585, n586, n587, n588, n589, n590, n591, n592, n593,
         n594, n595, n597, n598, n599, n600, n601, n602, n603, n604, n605,
         n606, n607, n608, n609, n611, n612, n613, n614, n615, n616, n617,
         n618, n619, n620, n621, n622, n623, n624, n625, n627, n628, n629,
         n630, n631, n632, n633, n635, n636, n637, n638, n639, n640, n641,
         n642, n643, n644, n646, n648, n649, n650, n651, n652, n653, n655,
         n656, n657, n658, n659, n662, n663, n664, n665, n666, n667, n668,
         n670, n671, n673, n674, n675, n676, n677, n678, n679, n680, n682,
         n683, n684, n685, n687, n688, n689, n691, n692, n694, n695, n696,
         n697, n699, n700, n701, n702, n703, n704, n705, n706, n707, n708,
         n709, n710, n711, n712, n713, n714, n715, n716, n717, n718, n719,
         n720, n721, n722, n723, n724, n725, n726, n727, n728, n729, n731,
         n733, n734, n735, n736, n737, n738, n739, n740, n741, n742, n743,
         n744, n745, n746, n747, n748, n749, n750, n751, n752, n753, n754,
         n758, n759, n760, n761, n763, n764, n765, n766, n767, n768, n770,
         n771, n772, n773, n774, n775, n777, n778, n780, n781, n782, n783,
         n784, n786, n787, n789, n790, n791, n792, n793, n794, n795, n796,
         n797, n798, n799, n800, n801, n802, n803, n804, n805, n806, n807,
         n808, n811, n812, n813, n814, n815, n816, n817, n818, n819, n820,
         n821, n822, n823, n824, n825, n826, n827, n828, n829, n830, n831,
         n832, n833, n834, n835, n836, n837, n838, n839, n840, n841, n842,
         n843, n844, n845, n846, n847, n848, n849, n850, n851, n852, n853,
         n854, n855, n856, n858, n859, n860, n861, n862, n863, n864, n865,
         n866, n868, n869, n870, n871, n872, n873, n874, n875, n876, n877,
         n878, n879, n880, n881, n882, n883, n884, n886, n887, n888, n889,
         n891, n892, n893, n894, n895, n897, n898, n899, n900, n901, n902,
         n903, n904, n905, n906, n907, n908, n909, n910, n911, n912, n913,
         n914, n915, n916, n917, n918, n919, n920, n921, n922, n923, n924,
         n925, n926, n927, n928, n929, n930, n931, n932, n934, n935, n936,
         n937, n938, n939, n940, n941, n942, n943, n944, n945, n946, n948,
         n949, n950, n951, n952, n953, n954, n955, n956, n957, n958, n959,
         n960, n961, n962, n963, n964, n965, n966, n967, n968, n969, n970,
         n971, n972, n973, n974, n975, n976, n977, n978, n979, n980, n982,
         n983, n984, n985, n986, n987, n988, n989, n990, n995, n996, n998,
         n1000, n1001, n1002, n1003, n1004, n1005, n1006, n1007, n1008, n1009,
         n1010, n1011, n1012, n1014, n1015, n1016, n1017, n1018, n1019, n1020,
         n1021, n1022, n1023, n1024, n1025, n1026, n1027, n1028, n1029, n1030,
         n1031, n1033, n1034, n1035, n1036, n1037, n1038, n1039, n1040, n1041,
         n1042, n1043, n1044, n1045, n1046, n1047, n1048, n1049, n1051, n1052,
         n1053, n1054, n1055, n1056, n1057, n1058, n1059, n1060, n1061, n1062,
         n1063, n1064, n1065, n1066, n1067, n1068, n1069, n1070, n1071, n1073,
         n1074, n1075, n1076, n1077, n1080, n1081, n1082, n1084, n1085, n1086,
         n1087, n1088, n1089, n1090, n1091, n1092, n1093, n1094, n1095, n1096,
         n1138, n1142, n1167, n1170, n1171, n1172, n1173, n1178, n1179, n1184,
         n1188, n1266, n1267, n1268, n1269, n1270, n1271, n1272, n1273, n1274,
         n1275, n1276, n1277, n1280, n1281, n1282, n1283, n1284, n1286, n1287,
         n1288, n1289, n1290, n1291, n1292, n1293, n1294, n1295, n1296, n1297,
         n1298, n1299, n1300, n1301, n1302, n1303, n1304, n1305, n1306, n1307,
         n1308, n1309, n1311, n1313, n1314, n1316, n1317, n1318, n1319, n1320,
         n1321, n1322, n1323, n1324, n1325, n1326, n1327, n1328, n1330, n1331,
         n1332, n1333, n1334, n1337, n1338, n1339;
  wire   [1222:1234] n;
  wire   [5:0] i_p2_destination_a;
  wire   [4:0] i_p2b_q_r;
  wire   [5:0] i_p3_sc_dest_nxt;
  wire   [2:0] i_p3_sop_op_nxt;
  wire   [1:0] i_p3_bit_operand_sel_nxt;
  wire   [1:0] i_p3_shiftin_sel_nxt;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_0 clk_gate_i_p2_iw_r_reg ( .CLK(clk), 
        .EN(en1), .ENCLK(net21563), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_5 clk_gate_i_p2b_branch_iv_r_reg ( .CLK(
        clk), .EN(en2), .ENCLK(net21569), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_4 clk_gate_i_p3_sync_inst_r_reg ( .CLK(
        clk), .EN(n1337), .ENCLK(net21574), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_3 clk_gate_i_p4_wba_r_reg ( .CLK(clk), 
        .EN(p3wb_en), .ENCLK(net21579), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_2 clk_gate_i_p4_br_or_bbit_r_reg ( .CLK(
        clk), .EN(en3), .ENCLK(net21584), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_rctl_1 clk_gate_i_p2b_has_dslot_r_reg ( .CLK(
        clk), .EN(net21370), .ENCLK(net21589), .TE(1'b0) );
  DFFARX1_RVT i_go_r_reg ( .D(i_go_a), .CLK(clk), .RSTB(n1276), .Q(i_go_r) );
  DFFASX1_RVT i_lpending_prev_r_reg ( .D(n324), .CLK(clk), .SETB(n1276), .Q(
        n647) );
  DFFARX1_RVT i_sync_local_ld_r_reg ( .D(N4154), .CLK(clk), .RSTB(n1276), .Q(
        i_sync_local_ld_r) );
  DFFARX1_RVT i_p4_disable_r_reg ( .D(i_p4_disable_nxt), .CLK(clk), .RSTB(
        n1274), .Q(p4_disable_r), .QN(n857) );
  DFFARX1_RVT i_tag_nxt_p1_killed_r_reg ( .D(i_tag_nxt_p1_killed_nxt), .CLK(
        net21589), .RSTB(n1274), .Q(kill_tagged_p1), .QN(n361) );
  DFFARX1_RVT i_p2_iw_r_reg_31_ ( .D(p1iw_aligned_a[31]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2opcode[4]) );
  DFFARX1_RVT i_p2_iw_r_reg_30_ ( .D(p1iw_aligned_a[30]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2opcode[3]) );
  DFFARX1_RVT i_p2_iw_r_reg_29_ ( .D(p1iw_aligned_a[29]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2opcode[2]), .QN(n293) );
  DFFARX1_RVT i_p2_iw_r_reg_28_ ( .D(p1iw_aligned_a[28]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2opcode[1]) );
  DFFARX1_RVT i_p2_iw_r_reg_27_ ( .D(p1iw_aligned_a[27]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2opcode[0]), .QN(n1134) );
  DFFARX1_RVT i_p2_iw_r_reg_26_ ( .D(p1iw_aligned_a[26]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[26]) );
  DFFARX1_RVT i_p2_iw_r_reg_25_ ( .D(p1iw_aligned_a[25]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[25]), .QN(n1105) );
  DFFARX1_RVT i_p2_iw_r_reg_24_ ( .D(p1iw_aligned_a[24]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[24]) );
  DFFARX1_RVT i_p2_iw_r_reg_23_ ( .D(p1iw_aligned_a[23]), .CLK(net21563), 
        .RSTB(n1273), .Q(p2subopcode3_r[2]), .QN(n1132) );
  DFFARX1_RVT i_p2_iw_r_reg_22_ ( .D(p1iw_aligned_a[22]), .CLK(net21563), 
        .RSTB(n1273), .Q(p2subopcode3_r[1]), .QN(n1127) );
  DFFARX1_RVT i_p2_iw_r_reg_21_ ( .D(p1iw_aligned_a[21]), .CLK(net21563), 
        .RSTB(n1273), .Q(p2subopcode[5]), .QN(n1163) );
  DFFARX1_RVT i_p2_iw_r_reg_20_ ( .D(p1iw_aligned_a[20]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2subopcode[4]) );
  DFFARX1_RVT i_p2_iw_r_reg_19_ ( .D(p1iw_aligned_a[19]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2subopcode[3]) );
  DFFARX1_RVT i_p2_iw_r_reg_18_ ( .D(p1iw_aligned_a[18]), .CLK(net21563), 
        .RSTB(n1273), .Q(p2subopcode[2]), .QN(n1149) );
  DFFARX1_RVT i_p2_iw_r_reg_17_ ( .D(p1iw_aligned_a[17]), .CLK(net21563), 
        .RSTB(n1273), .Q(p2subopcode[1]), .QN(n1143) );
  DFFARX1_RVT i_p2_iw_r_reg_16_ ( .D(p1iw_aligned_a[16]), .CLK(net21563), 
        .RSTB(n1273), .Q(p2subopcode[0]), .QN(n1139) );
  DFFARX1_RVT i_p2_iw_r_reg_15_ ( .D(p1iw_aligned_a[15]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[15]) );
  DFFARX1_RVT i_p2_iw_r_reg_14_ ( .D(p1iw_aligned_a[14]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[14]) );
  DFFARX1_RVT i_p2_iw_r_reg_13_ ( .D(p1iw_aligned_a[13]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[13]) );
  DFFARX1_RVT i_p2_iw_r_reg_12_ ( .D(p1iw_aligned_a[12]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[12]) );
  DFFARX1_RVT i_p2_iw_r_reg_11_ ( .D(p1iw_aligned_a[11]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[11]), .QN(n1150) );
  DFFARX1_RVT i_p2_iw_r_reg_10_ ( .D(p1iw_aligned_a[10]), .CLK(net21563), 
        .RSTB(n1270), .Q(p2_iw_r[10]), .QN(n1144) );
  DFFARX1_RVT i_p2_iw_r_reg_9_ ( .D(p1iw_aligned_a[9]), .CLK(net21563), .RSTB(
        n1270), .Q(p2_iw_r[9]), .QN(n1140) );
  DFFARX1_RVT i_p2_iw_r_reg_8_ ( .D(p1iw_aligned_a[8]), .CLK(net21563), .RSTB(
        n1270), .Q(p2_iw_r[8]), .QN(n1133) );
  DFFARX1_RVT i_p2_iw_r_reg_7_ ( .D(p1iw_aligned_a[7]), .CLK(net21563), .RSTB(
        n1270), .Q(p2_iw_r[7]), .QN(n1128) );
  DFFARX1_RVT i_p2_iw_r_reg_6_ ( .D(p1iw_aligned_a[6]), .CLK(net21563), .RSTB(
        n1270), .Q(p2_iw_r[6]), .QN(n1123) );
  DFFARX1_RVT i_p2_iw_r_reg_5_ ( .D(p1iw_aligned_a[5]), .CLK(net21563), .RSTB(
        n1270), .Q(p2minoropcode[5]) );
  DFFARX1_RVT i_p2_iw_r_reg_4_ ( .D(p1iw_aligned_a[4]), .CLK(net21563), .RSTB(
        n1270), .Q(p2minoropcode[4]) );
  DFFARX1_RVT i_p2_iw_r_reg_3_ ( .D(p1iw_aligned_a[3]), .CLK(net21563), .RSTB(
        n1270), .Q(p2minoropcode[3]) );
  DFFARX1_RVT i_p2_iw_r_reg_2_ ( .D(p1iw_aligned_a[2]), .CLK(net21563), .RSTB(
        n1270), .Q(p2minoropcode[2]) );
  DFFARX1_RVT i_p2_iw_r_reg_1_ ( .D(p1iw_aligned_a[1]), .CLK(net21563), .RSTB(
        n1270), .Q(p2minoropcode[1]), .QN(n1078) );
  DFFARX1_RVT i_p2_iw_r_reg_0_ ( .D(p1iw_aligned_a[0]), .CLK(net21563), .RSTB(
        n1270), .Q(p2minoropcode[0]), .QN(n1072) );
  DFFARX1_RVT i_p2_loopend_hit_r_reg ( .D(loopend_hit_a), .CLK(net21563), 
        .RSTB(n1274), .Q(i_p2_loopend_hit_r) );
  DFFARX1_RVT i_p2b_brcc_pred_r_reg ( .D(p2_dopred), .CLK(net21569), .RSTB(
        n1274), .Q(i_p2b_brcc_pred_r) );
  DFFASX1_RVT i_p3_brcc_pred_r_reg ( .D(n93), .CLK(net21574), .SETB(n1273), 
        .Q(n626), .QN(n1179) );
  DFFARX1_RVT i_p4_ccmatch_br_r_reg ( .D(n1256), .CLK(net21584), .RSTB(n1274), 
        .Q(i_p4_ccmatch_br_r) );
  DFFARX1_RVT i_p2b_branch_iv_r_reg ( .D(n1235), .CLK(net21569), .RSTB(n1274), 
        .Q(i_p2b_branch_iv_r) );
  DFFASX1_RVT i_p2b_br_or_bbit32_r_reg ( .D(n947), .CLK(net21569), .SETB(n1273), .QN(i_p2b_br_or_bbit32_r) );
  DFFARX1_RVT i_p2b_br_or_bbit_r_reg ( .D(p2_brcc_instr_a), .CLK(net21569), 
        .RSTB(n1274), .Q(i_p2b_br_or_bbit_r) );
  DFFARX1_RVT i_p2b_brcc_pred_ds_r_reg ( .D(n1207), .CLK(net21569), .RSTB(
        n1276), .Q(p2b_dopred_ds) );
  DFFARX1_RVT i_p2b_dest_imm_r_reg ( .D(i_p2_dest_imm_a), .CLK(net21569), 
        .RSTB(n1275), .QN(n690) );
  DFFARX1_RVT i_p2b_destination_en_r_reg ( .D(i_p2_destination_en_a), .CLK(
        net21569), .RSTB(n1276), .Q(i_p2b_destination_en_r) );
  DFFARX1_RVT i_p2b_destination_r_reg_5_ ( .D(i_p2_destination_a[5]), .CLK(
        net21569), .RSTB(n1271), .Q(dest[5]) );
  DFFARX1_RVT i_p2b_destination_r_reg_4_ ( .D(i_p2_destination_a[4]), .CLK(
        net21569), .RSTB(n1271), .Q(dest[4]) );
  DFFARX1_RVT i_p2b_destination_r_reg_3_ ( .D(i_p2_destination_a[3]), .CLK(
        net21569), .RSTB(n1271), .Q(dest[3]) );
  DFFARX1_RVT i_p2b_destination_r_reg_2_ ( .D(i_p2_destination_a[2]), .CLK(
        net21569), .RSTB(n1271), .Q(dest[2]) );
  DFFARX1_RVT i_p2b_destination_r_reg_1_ ( .D(i_p2_destination_a[1]), .CLK(
        net21569), .RSTB(n1271), .Q(dest[1]) );
  DFFARX1_RVT i_p2b_destination_r_reg_0_ ( .D(i_p2_destination_a[0]), .CLK(
        net21569), .RSTB(n1271), .Q(dest[0]) );
  DFFARX1_RVT i_p2b_dolink_r_reg ( .D(i_p2_dolink_a), .CLK(net21569), .RSTB(
        n1274), .Q(i_p2b_dolink_r) );
  DFFASX1_RVT i_p2b_iw_r_reg_30_ ( .D(n1326), .CLK(net21569), .SETB(n1269), 
        .QN(p2b_opcode[3]) );
  DFFASX1_RVT i_p2b_iw_r_reg_29_ ( .D(n293), .CLK(net21569), .SETB(n1269), 
        .QN(p2b_opcode[2]) );
  DFFASX1_RVT i_p2b_iw_r_reg_26_ ( .D(n1322), .CLK(net21569), .SETB(n1275), 
        .QN(n1247) );
  DFFASX1_RVT i_p2b_iw_r_reg_25_ ( .D(n1105), .CLK(net21569), .SETB(n1275), 
        .QN(n1248) );
  DFFASX1_RVT i_p2b_iw_r_reg_24_ ( .D(n1320), .CLK(net21569), .SETB(n1275), 
        .QN(n1249) );
  DFFASX1_RVT i_p2b_iw_r_reg_15_ ( .D(n82), .CLK(net21569), .SETB(n1275), .QN(
        p2b_setflags) );
  DFFASX1_RVT i_p2b_iw_r_reg_14_ ( .D(n81), .CLK(net21569), .SETB(n1271), .QN(
        n1244) );
  DFFASX1_RVT i_p2b_iw_r_reg_13_ ( .D(n80), .CLK(net21569), .SETB(n1271), .QN(
        n1245) );
  DFFASX1_RVT i_p2b_iw_r_reg_12_ ( .D(n79), .CLK(net21569), .SETB(n1271), .QN(
        n1246) );
  DFFASX1_RVT i_p2b_iw_r_reg_11_ ( .D(n1150), .CLK(net21569), .SETB(n1269), 
        .QN(n1250) );
  DFFASX1_RVT i_p2b_iw_r_reg_10_ ( .D(n1144), .CLK(net21569), .SETB(n1275), 
        .QN(n1251) );
  DFFASX1_RVT i_p2b_iw_r_reg_9_ ( .D(n1140), .CLK(net21569), .SETB(n1275), 
        .QN(n1252) );
  DFFASX1_RVT i_p2b_iw_r_reg_8_ ( .D(n1133), .CLK(net21569), .SETB(n1269), 
        .QN(n1253) );
  DFFASX1_RVT i_p2b_iw_r_reg_7_ ( .D(n1128), .CLK(net21569), .SETB(n1269), 
        .QN(n1254) );
  DFFASX1_RVT i_p2b_iw_r_reg_6_ ( .D(n1123), .CLK(net21569), .SETB(n1273), 
        .QN(n1255) );
  DFFASX1_RVT i_p2b_iw_r_reg_5_ ( .D(n1306), .CLK(net21569), .SETB(n1269), 
        .QN(p2b_minoropcode[5]) );
  DFFASX1_RVT i_p2b_iw_r_reg_4_ ( .D(n1305), .CLK(net21569), .SETB(n1269), 
        .QN(p2b_minoropcode[4]) );
  DFFASX1_RVT i_p2b_iw_r_reg_3_ ( .D(n1304), .CLK(net21569), .SETB(n1269), 
        .QN(p2b_minoropcode[3]) );
  DFFASX1_RVT i_p2b_iw_r_reg_2_ ( .D(n1303), .CLK(net21569), .SETB(n1273), 
        .QN(p2b_minoropcode[2]) );
  DFFASX1_RVT i_p2b_iw_r_reg_1_ ( .D(n1078), .CLK(net21569), .SETB(n1273), 
        .QN(p2b_minoropcode[1]) );
  DFFARX1_RVT i_p2b_jlcc_niv_r_reg ( .D(i_p2b_jlcc_niv_nxt), .CLK(net21569), 
        .RSTB(n1275), .Q(i_p2b_jlcc_niv_r) );
  DFFASX1_RVT i_p2b_long_immediate_r_reg ( .D(n390), .CLK(net21569), .SETB(
        n1276), .QN(i_p2b_long_immediate_r) );
  SDFFARX1_RVT i_p2b_q_r_reg_4_ ( .D(n867), .SI(1'b0), .SE(n1305), .CLK(
        net21569), .RSTB(n1273), .Q(i_p2b_q_r[4]) );
  SDFFARX1_RVT i_p2b_q_r_reg_3_ ( .D(n867), .SI(1'b0), .SE(n1304), .CLK(
        net21569), .RSTB(n1273), .Q(i_p2b_q_r[3]) );
  SDFFARX1_RVT i_p2b_q_r_reg_2_ ( .D(n867), .SI(1'b0), .SE(n1303), .CLK(
        net21569), .RSTB(n1273), .Q(i_p2b_q_r[2]) );
  DFFARX1_RVT i_p2b_q_r_reg_1_ ( .D(i_p2_q_a_1_), .CLK(net21569), .RSTB(n1273), 
        .Q(i_p2b_q_r[1]) );
  SDFFARX1_RVT i_p2b_q_r_reg_0_ ( .D(n867), .SI(1'b0), .SE(n1072), .CLK(
        net21569), .RSTB(n1273), .Q(i_p2b_q_r[0]) );
  DFFARX1_RVT i_p2b_setflags_r_reg ( .D(i_p2b_setflags_nxt), .CLK(net21569), 
        .RSTB(n1275), .Q(i_p2b_setflags_r) );
  DFFARX1_RVT i_p2b_shimm_r_reg ( .D(i_p2_shimm_a), .CLK(net21569), .RSTB(
        n1276), .Q(i_p2b_shimm_r) );
  DFFARX1_RVT i_p2b_shimm_s1_r_reg ( .D(i_p2_shimm_s1_a), .CLK(net21569), 
        .RSTB(n1271), .Q(i_p2b_shimm_s1_r) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_12_ ( .D(n[1222]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[12]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_11_ ( .D(n[1223]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[11]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_10_ ( .D(n[1224]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[10]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_9_ ( .D(n[1225]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[9]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_8_ ( .D(n[1226]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[8]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_7_ ( .D(n[1227]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[7]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_6_ ( .D(n[1228]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[6]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_5_ ( .D(n[1229]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[5]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_4_ ( .D(n[1230]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[4]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_3_ ( .D(n[1231]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[3]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_2_ ( .D(n[1232]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[2]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_1_ ( .D(n[1233]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[1]) );
  DFFARX1_RVT i_p2b_short_immediate_r_reg_0_ ( .D(n[1234]), .CLK(net21569), 
        .RSTB(n1276), .Q(p2b_shimm_data[0]) );
  DFFARX1_RVT i_p2b_source1_addr_r_reg_5_ ( .D(p2_s1a[5]), .CLK(net21569), 
        .RSTB(n1271), .Q(s1a[5]) );
  DFFARX1_RVT i_p2b_source1_addr_r_reg_4_ ( .D(p2_s1a[4]), .CLK(net21569), 
        .RSTB(n1272), .Q(s1a[4]), .QN(n756) );
  DFFARX1_RVT i_p2b_source1_addr_r_reg_3_ ( .D(p2_s1a[3]), .CLK(net21569), 
        .RSTB(n1272), .Q(s1a[3]), .QN(n755) );
  DFFARX1_RVT i_p2b_source1_addr_r_reg_2_ ( .D(p2_s1a[2]), .CLK(net21569), 
        .RSTB(n1271), .Q(s1a[2]), .QN(n757) );
  DFFARX1_RVT i_p2b_source1_addr_r_reg_1_ ( .D(p2_s1a[1]), .CLK(net21569), 
        .RSTB(n1272), .Q(s1a[1]) );
  DFFARX1_RVT i_p2b_source1_addr_r_reg_0_ ( .D(p2_s1a[0]), .CLK(net21569), 
        .RSTB(n1272), .Q(s1a[0]) );
  DFFARX1_RVT i_p2b_source1_en_r_reg ( .D(p2_s1en), .CLK(net21569), .RSTB(
        n1271), .Q(i_p2b_source1_en_r) );
  DFFARX1_RVT i_p2b_source2_addr_r_reg_5_ ( .D(n1221), .CLK(net21569), .RSTB(
        n1271), .Q(fs2a[5]) );
  DFFARX1_RVT i_p2b_source2_addr_r_reg_4_ ( .D(p2_s2a[4]), .CLK(net21569), 
        .RSTB(n1271), .Q(fs2a[4]) );
  DFFARX1_RVT i_p2b_source2_addr_r_reg_3_ ( .D(p2_s2a[3]), .CLK(net21569), 
        .RSTB(n1271), .Q(fs2a[3]) );
  DFFARX1_RVT i_p2b_source2_addr_r_reg_2_ ( .D(p2_s2a[2]), .CLK(net21569), 
        .RSTB(n1271), .Q(fs2a[2]) );
  DFFARX1_RVT i_p2b_source2_addr_r_reg_1_ ( .D(p2_s2a[1]), .CLK(net21569), 
        .RSTB(n1271), .Q(fs2a[1]) );
  DFFARX1_RVT i_p2b_source2_addr_r_reg_0_ ( .D(p2_s2a[0]), .CLK(net21569), 
        .RSTB(n1276), .Q(fs2a[0]) );
  DFFARX1_RVT i_p2b_source2_en_r_reg ( .D(i_p2_source2_en_a), .CLK(net21569), 
        .RSTB(n1271), .Q(i_p2b_source2_en_r) );
  DFFASX1_RVT i_p2b_subopcode_r_reg_3_ ( .D(n1311), .CLK(net21569), .SETB(
        n1275), .QN(p2b_subopcode[3]) );
  DFFASX1_RVT i_p2b_subopcode_r_reg_2_ ( .D(n1149), .CLK(net21569), .SETB(
        n1269), .QN(p2b_subopcode[2]) );
  DFFASX1_RVT i_p2b_subopcode_r_reg_1_ ( .D(n1143), .CLK(net21569), .SETB(
        n1269), .QN(p2b_subopcode[1]) );
  DFFARX1_RVT i_p2b_sync_inst_r_reg ( .D(i_p2_sync_inst_a), .CLK(net21569), 
        .RSTB(n1275), .Q(i_p2b_sync_inst_r) );
  DFFASX1_RVT i_p2b_jblcc_iv_r_reg ( .D(n997), .CLK(net21569), .SETB(n1275), 
        .QN(i_p2b_jblcc_iv_r) );
  DFFARX1_RVT i_p2b_has_dslot_r_reg ( .D(i_p2b_has_dslot_nxt), .CLK(net21589), 
        .RSTB(n1274), .Q(p2b_delay_slot), .QN(n368) );
  DFFASX1_RVT i_p3_has_dslot_r_reg ( .D(n368), .CLK(net21574), .SETB(n1274), 
        .QN(i_p3_has_dslot_r) );
  DFFASX1_RVT i_p4_has_dslot_r_reg ( .D(n55), .CLK(net21584), .SETB(n1274), 
        .QN(i_p4_has_dslot_r) );
  DFFARX1_RVT i_p3_iv_r_reg ( .D(i_p3_iv_nxt), .CLK(net21589), .RSTB(n1274), 
        .Q(p3iv), .QN(n584) );
  DFFASX1_RVT i_p3_sync_inst_r_reg ( .D(n52), .CLK(net21574), .SETB(n1275), 
        .QN(i_p3_sync_inst_r) );
  DFFARX1_RVT i_p3_alu16_condtrue_r_reg ( .D(i_p3_alu16_condtrue_nxt), .CLK(
        net21574), .RSTB(n1275), .Q(i_p3_alu16_condtrue_r) );
  SDFFARX1_RVT i_p3_alu_absiv_r_reg ( .D(n523), .SI(1'b0), .SE(p2bint), .CLK(
        net21574), .RSTB(n1268), .Q(p3_alu_absiv) );
  DFFARX1_RVT i_p3_alu_arithiv_r_reg ( .D(p2b_arithiv), .CLK(net21574), .RSTB(
        n1268), .Q(p3_alu_arithiv) );
  DFFARX1_RVT i_p3_alu_breq16_r_reg ( .D(i_p3_alu_breq16_nxt), .CLK(net21574), 
        .RSTB(n1273), .Q(i_p3_inv_br_q_16_a_0_) );
  DFFARX1_RVT i_p3_alu_brne16_r_reg ( .D(i_p3_alu_brne16_nxt), .CLK(net21574), 
        .RSTB(n1273), .Q(i_p3_alu_brne16_r) );
  DFFARX1_RVT i_p3_alu_logiciv_r_reg ( .D(i_p3_alu_logiciv_nxt), .CLK(net21574), .RSTB(n1270), .Q(p3_alu_logiciv) );
  DFFARX1_RVT i_p3_alu_max_r_reg ( .D(i_p3_alu_max_nxt), .CLK(net21574), 
        .RSTB(n1270), .Q(p3_max_instr) );
  DFFARX1_RVT i_p3_alu_min_r_reg ( .D(i_p3_alu_min_nxt), .CLK(net21574), 
        .RSTB(n1270), .Q(p3_min_instr) );
  DFFARX1_RVT i_p3_alu_op_r_reg_1_ ( .D(p2b_alu_op[1]), .CLK(net21574), .RSTB(
        n1268), .Q(p3_alu_op[1]) );
  DFFARX1_RVT i_p3_alu_op_r_reg_0_ ( .D(n1241), .CLK(net21574), .RSTB(n1268), 
        .Q(p3_alu_op[0]) );
  SDFFARX1_RVT i_p3_alu_snglopiv_r_reg ( .D(n518), .SI(1'b0), .SE(p2bint), 
        .CLK(net21574), .RSTB(n1270), .Q(p3_alu_snglopiv) );
  DFFARX1_RVT i_p3_awb_field_r_reg_1_ ( .D(n1242), .CLK(net21574), .RSTB(n1273), .Q(p3awb_field_r[1]) );
  DFFARX1_RVT i_p3_awb_field_r_reg_0_ ( .D(n1243), .CLK(net21574), .RSTB(n1273), .Q(p3awb_field_r[0]) );
  DFFARX1_RVT i_p3_bit_operand_sel_r_reg_1_ ( .D(i_p3_bit_operand_sel_nxt[1]), 
        .CLK(net21574), .RSTB(n1273), .Q(p3_bit_op_sel[1]) );
  DFFARX1_RVT i_p3_bit_operand_sel_r_reg_0_ ( .D(i_p3_bit_operand_sel_nxt[0]), 
        .CLK(net21574), .RSTB(n1270), .Q(p3_bit_op_sel[0]) );
  DFFASX1_RVT i_p3_br_or_bbit32_r_reg ( .D(n46), .CLK(net21574), .SETB(n1273), 
        .QN(i_p3_br_or_bbit32_r) );
  DFFASX1_RVT i_p3_br_or_bbit_r_reg ( .D(n45), .CLK(net21574), .SETB(n1275), 
        .QN(i_p3_br_or_bbit_r) );
  DFFARX1_RVT i_p3_ccwbop_decode_r_reg ( .D(N3985), .CLK(net21574), .RSTB(
        n1275), .Q(i_p3_ccwbop_decode_r) );
  DFFASX1_RVT i_p3_dest_imm_r_reg ( .D(n690), .CLK(net21574), .SETB(n1275), 
        .Q(n187) );
  DFFARX1_RVT i_p3_dolink_r_reg ( .D(i_p3_dolink_nxt), .CLK(net21574), .RSTB(
        n1275), .Q(i_p3_dolink_r) );
  DFFARX1_RVT i_p3_flag_instr_r_reg ( .D(i_p3_flag_instr_nxt), .CLK(net21574), 
        .RSTB(n1273), .Q(i_p3_flag_instr_r) );
  DFFASX1_RVT i_p3_fmt_cond_reg_r_reg ( .D(n110), .CLK(net21574), .SETB(n1275), 
        .Q(n132) );
  DFFARX1_RVT i_p3_ld_decode_r_reg ( .D(i_p2b_ld_decode_a), .CLK(net21574), 
        .RSTB(n1276), .Q(i_p3_ld_decode_r) );
  DFFARX1_RVT i_p3_lr_decode_r_reg ( .D(p2b_lr), .CLK(net21574), .RSTB(n1275), 
        .Q(i_p3_lr_decode_r) );
  SDFFARX1_RVT i_p3_ni_wbrq_predec_r_reg ( .D(n654), .SI(1'b1), .SE(
        i_p3_dolink_nxt), .CLK(net21574), .RSTB(n1275), .Q(
        i_p3_ni_wbrq_predec_r) );
  DFFARX1_RVT i_p3_nocache_r_reg ( .D(i_p2b_mop_e_a_5_), .CLK(net21574), 
        .RSTB(n1273), .Q(nocache) );
  DFFARX1_RVT i_p3_opcode_32_fmt1_r_reg ( .D(n1169), .CLK(net21574), .RSTB(
        n1275), .Q(i_p3_opcode_32_fmt1_r) );
  DFFASX1_RVT i_p3_opcode_r_reg_4_ ( .D(n672), .CLK(net21574), .SETB(n1269), 
        .QN(p3opcode[4]) );
  DFFASX1_RVT i_p3_opcode_r_reg_3_ ( .D(n1301), .CLK(net21574), .SETB(n1269), 
        .QN(p3opcode[3]) );
  DFFASX1_RVT i_p3_opcode_r_reg_2_ ( .D(n1300), .CLK(net21574), .SETB(n1269), 
        .QN(p3opcode[2]) );
  DFFASX1_RVT i_p3_opcode_r_reg_1_ ( .D(n779), .CLK(net21574), .SETB(n1269), 
        .QN(p3opcode[1]) );
  DFFASX1_RVT i_p3_opcode_r_reg_0_ ( .D(n669), .CLK(net21574), .SETB(n1269), 
        .QN(p3opcode[0]) );
  DFFASX1_RVT i_p3_q_r_reg_4_ ( .D(n25), .CLK(net21574), .SETB(n1270), .Q(n129) );
  DFFASX1_RVT i_p3_q_r_reg_3_ ( .D(n1284), .CLK(net21574), .SETB(n1273), .QN(
        n1257) );
  DFFASX1_RVT i_p3_q_r_reg_2_ ( .D(n23), .CLK(net21574), .SETB(n1273), .Q(n634), .QN(n1178) );
  DFFASX1_RVT i_p3_q_r_reg_1_ ( .D(n22), .CLK(net21574), .SETB(n1273), .QN(
        n1258) );
  DFFASX1_RVT i_p3_q_r_reg_0_ ( .D(n21), .CLK(net21574), .SETB(n1273), .QN(
        n1259) );
  DFFARX1_RVT i_p3_sc_dest_r_reg_5_ ( .D(i_p3_sc_dest_nxt[5]), .CLK(net21574), 
        .RSTB(n1271), .Q(n1260) );
  DFFARX1_RVT i_p3_sc_dest_r_reg_4_ ( .D(i_p3_sc_dest_nxt[4]), .CLK(net21574), 
        .RSTB(n1271), .Q(n1261) );
  DFFARX1_RVT i_p3_sc_dest_r_reg_3_ ( .D(i_p3_sc_dest_nxt[3]), .CLK(net21574), 
        .RSTB(n1271), .Q(n1262) );
  DFFARX1_RVT i_p3_sc_dest_r_reg_2_ ( .D(i_p3_sc_dest_nxt[2]), .CLK(net21574), 
        .RSTB(n1271), .Q(n1263) );
  DFFARX1_RVT i_p3_sc_dest_r_reg_1_ ( .D(i_p3_sc_dest_nxt[1]), .CLK(net21574), 
        .RSTB(n1271), .Q(n1264) );
  DFFARX1_RVT i_p3_sc_dest_r_reg_0_ ( .D(i_p3_sc_dest_nxt[0]), .CLK(net21574), 
        .RSTB(n1276), .Q(n1265) );
  DFFASX1_RVT i_p3_setflags_r_reg ( .D(n20), .CLK(net21574), .SETB(n1275), 
        .QN(p3setflags) );
  DFFARX1_RVT i_p3_sex_r_reg ( .D(i_p2b_sex_a), .CLK(net21574), .RSTB(n1273), 
        .Q(sex) );
  DFFARX1_RVT i_p3_shiftin_sel_r_reg_1_ ( .D(i_p3_shiftin_sel_nxt[1]), .CLK(
        net21574), .RSTB(n1270), .Q(p3_shiftin_sel_r[1]) );
  DFFARX1_RVT i_p3_shiftin_sel_r_reg_0_ ( .D(i_p3_shiftin_sel_nxt[0]), .CLK(
        net21574), .RSTB(n1270), .Q(p3_shiftin_sel_r[0]) );
  DFFASX1_RVT i_p3_size_r_reg_1_ ( .D(n810), .CLK(net21574), .SETB(n1273), 
        .QN(size[1]) );
  DFFASX1_RVT i_p3_size_r_reg_0_ ( .D(n809), .CLK(net21574), .SETB(n1273), 
        .QN(size[0]) );
  DFFARX1_RVT i_p3_sop_op_r_reg_2_ ( .D(i_p3_sop_op_nxt[2]), .CLK(net21574), 
        .RSTB(n1270), .Q(p3_sop_op_r[2]) );
  DFFARX1_RVT i_p3_sop_op_r_reg_1_ ( .D(i_p3_sop_op_nxt[1]), .CLK(net21574), 
        .RSTB(n1273), .Q(p3_sop_op_r[1]) );
  DFFARX1_RVT i_p3_sop_op_r_reg_0_ ( .D(i_p3_sop_op_nxt[0]), .CLK(net21574), 
        .RSTB(n1273), .Q(p3_sop_op_r[0]) );
  DFFARX1_RVT i_p4_wba_r_reg_5_ ( .D(p3wba[5]), .CLK(net21579), .RSTB(n1272), 
        .Q(wba[5]) );
  DFFARX1_RVT i_p4_wba_r_reg_4_ ( .D(p3wba[4]), .CLK(net21579), .RSTB(n1272), 
        .Q(wba[4]) );
  DFFARX1_RVT i_p4_wba_r_reg_3_ ( .D(p3wba[3]), .CLK(net21579), .RSTB(n1272), 
        .Q(wba[3]) );
  DFFARX1_RVT i_p4_wba_r_reg_2_ ( .D(p3wba[2]), .CLK(net21579), .RSTB(n1272), 
        .Q(wba[2]) );
  DFFARX1_RVT i_p4_wba_r_reg_1_ ( .D(p3wba[1]), .CLK(net21579), .RSTB(n1272), 
        .Q(wba[1]) );
  DFFARX1_RVT i_p4_wba_r_reg_0_ ( .D(p3wba[0]), .CLK(net21579), .RSTB(n1272), 
        .Q(wba[0]) );
  SDFFASX1_RVT i_p4_wben_r_reg ( .D(n645), .SI(1'b0), .SE(ldvalid), .CLK(clk), 
        .SETB(n1271), .QN(wben) );
  DFFARX1_RVT i_p3_special_flagset_r_reg ( .D(i_p2b_special_flagset_a), .CLK(
        net21574), .RSTB(n1275), .Q(i_p3_special_flagset_r) );
  DFFARX1_RVT i_p3_sr_decode_r_reg ( .D(i_p2b_sr_decode_a), .CLK(net21574), 
        .RSTB(n1273), .Q(i_p3_sr_decode_r) );
  DFFARX1_RVT i_p3_st_decode_r_reg ( .D(i_p2b_st_decode_a), .CLK(net21574), 
        .RSTB(n1276), .Q(i_p3_st_decode_r) );
  DFFASX1_RVT i_p3_subopcode_r_reg_5_ ( .D(n788), .CLK(net21574), .SETB(n1269), 
        .QN(p3subopcode[5]) );
  DFFASX1_RVT i_p3_subopcode_r_reg_4_ ( .D(n785), .CLK(net21574), .SETB(n1269), 
        .QN(p3subopcode[4]) );
  DFFASX1_RVT i_p3_subopcode_r_reg_3_ ( .D(n1288), .CLK(net21574), .SETB(n1269), .QN(p3subopcode[3]) );
  DFFASX1_RVT i_p3_subopcode_r_reg_2_ ( .D(n1287), .CLK(net21574), .SETB(n1269), .QN(p3subopcode[2]) );
  DFFASX1_RVT i_p3_subopcode_r_reg_1_ ( .D(n1286), .CLK(net21574), .SETB(n1269), .QN(p3subopcode[1]) );
  DFFASX1_RVT i_p3_subopcode_r_reg_0_ ( .D(n681), .CLK(net21574), .SETB(n1269), 
        .QN(p3subopcode[0]) );
  DFFARX1_RVT i_p4_iv_r_reg ( .D(i_p4_iv_nxt), .CLK(clk), .RSTB(n1274), .Q(
        n1167), .QN(n582) );
  DFFARX1_RVT i_p2b_has_limm_r_reg ( .D(i_p2b_has_limm_nxt), .CLK(net21589), 
        .RSTB(n1274), .Q(n1173), .QN(n351) );
  DFFARX1_RVT i_p2_tag_nxt_p1_limm_r_reg ( .D(i_p2_tag_nxt_p1_limm_nxt), .CLK(
        net21589), .RSTB(n1274), .Q(n1188), .QN(n385) );
  DFFARX1_RVT i_p2b_limm_dslot_stall_r_reg ( .D(N1601), .CLK(clk), .RSTB(n1276), .QN(n336) );
  DFFARX1_RVT i_p2b_iv_r_reg ( .D(i_p2b_iv_nxt), .CLK(net21589), .RSTB(n1276), 
        .QN(n1138) );
  DFFARX1_RVT i_p2b_disable_r_reg ( .D(i_p2b_disable_nxt), .CLK(clk), .RSTB(
        n1274), .Q(i_p2b_disable_r) );
  DFFARX1_RVT i_p3_disable_r_reg ( .D(i_p3_disable_nxt), .CLK(clk), .RSTB(
        n1274), .Q(i_p3_disable_r) );
  DFFARX1_RVT i_p2_tag_nxt_p1_dslot_r_reg ( .D(i_p2_tag_nxt_p1_dslot_nxt), 
        .CLK(net21589), .RSTB(n1274), .Q(i_p2_tag_nxt_p1_dslot_r), .QN(n1170)
         );
  DFFARX1_RVT i_p2_iv_r_reg ( .D(i_p2_iv_nxt), .CLK(clk), .RSTB(n1274), .QN(
        n1142) );
  DFFARX1_RVT i_instr_pending_r_reg ( .D(n1166), .CLK(clk), .RSTB(n1274), .Q(
        instr_pending_r) );
  SDFFARX1_RVT i_p4_br_or_bbit_r_reg ( .D(i_p3_br_or_bbit_r), .SI(1'b0), .SE(
        n584), .CLK(net21584), .RSTB(n1274), .Q(i_p4_br_or_bbit_r) );
  SDFFARX1_RVT i_p3_destination_en_r_reg ( .D(i_p2b_destination_en_r), .SI(
        1'b0), .SE(n1138), .CLK(net21574), .RSTB(n1276), .Q(
        i_p3_destination_en_r) );
  SDFFARX1_RVT i_p3_sop_sub_r_reg ( .D(n1184), .SI(1'b0), .SE(n563), .CLK(
        net21574), .RSTB(n1275), .Q(i_p3_sop_sub_r) );
  DFFASX1_RVT i_p2b_iw_r_reg_27_ ( .D(n1134), .CLK(net21569), .SETB(n1269), 
        .Q(n669), .QN(p2b_opcode[0]) );
  DFFASX1_RVT i_p2b_iw_r_reg_0_ ( .D(n1072), .CLK(net21569), .SETB(n1273), .Q(
        n693), .QN(p2b_minoropcode[0]) );
  DFFASX1_RVT i_p2b_subopcode_r_reg_5_ ( .D(n1163), .CLK(net21569), .SETB(
        n1275), .Q(n788), .QN(p2b_subopcode[5]) );
  DFFASX1_RVT i_p2b_subopcode_r_reg_0_ ( .D(n1139), .CLK(net21569), .SETB(
        n1269), .Q(n681), .QN(p2b_subopcode[0]) );
  DFFASX1_RVT i_p2b_iw_r_reg_22_ ( .D(n1127), .CLK(net21569), .SETB(n1275), 
        .Q(n561), .QN(p2b_subopcode3_r[1]) );
  DFFASX1_RVT i_p2b_iw_r_reg_23_ ( .D(n1132), .CLK(net21569), .SETB(n1275), 
        .Q(n660), .QN(p2b_subopcode3_r[2]) );
  DFFASX1_RVT i_p2b_iw_r_reg_31_ ( .D(n1327), .CLK(net21569), .SETB(n1269), 
        .Q(n672), .QN(p2b_opcode[4]) );
  DFFASX1_RVT i_p2b_iw_r_reg_28_ ( .D(n1324), .CLK(net21569), .SETB(n1269), 
        .Q(n779), .QN(p2b_opcode[1]) );
  DFFASX1_RVT i_p2b_subopcode_r_reg_4_ ( .D(n1316), .CLK(net21569), .SETB(
        n1269), .Q(n785), .QN(p2b_subopcode[4]) );
  DFFASX1_RVT i_p2_is_limm_r_reg ( .D(n993), .CLK(net21589), .SETB(n1274), .Q(
        n1172), .QN(i_p2_is_limm_r) );
  DFFASX1_RVT i_p2_is_dslot_r_reg ( .D(n992), .CLK(net21589), .SETB(n1274), 
        .Q(n1171), .QN(i_p2_is_dslot_r) );
  NAND2X0_RVT U10 ( .A1(n1323), .A2(n1324), .Y(n639) );
  INVX1_RVT U11 ( .A(n639), .Y(n646) );
  AND4X1_RVT U12 ( .A1(n293), .A2(n646), .A3(n1326), .A4(n1327), .Y(n891) );
  NAND2X0_RVT U15 ( .A1(p2minoropcode[2]), .A2(n1302), .Y(n321) );
  INVX1_RVT U16 ( .A(n321), .Y(n578) );
  AO22X1_RVT U17 ( .A1(p2minoropcode[3]), .A2(n578), .A3(n1304), .A4(n321), 
        .Y(n185) );
  NAND2X0_RVT U20 ( .A1(p2opcode[3]), .A2(n1325), .Y(n1030) );
  INVX1_RVT U21 ( .A(n1030), .Y(n644) );
  NAND2X0_RVT U22 ( .A1(p2opcode[4]), .A2(n644), .Y(n1027) );
  INVX1_RVT U23 ( .A(n1027), .Y(n637) );
  NAND2X0_RVT U24 ( .A1(n646), .A2(n637), .Y(n337) );
  INVX1_RVT U25 ( .A(n337), .Y(n381) );
  INVX1_RVT U26 ( .A(n947), .Y(n741) );
  OA21X1_RVT U27 ( .A1(n381), .A2(n741), .A3(p2iv), .Y(p2_brcc_instr_a) );
  NBUFFX2_RVT U33 ( .A(p2minoropcode[0]), .Y(p2_iw_r[0]) );
  NBUFFX2_RVT U34 ( .A(p2minoropcode[1]), .Y(p2_iw_r[1]) );
  NBUFFX2_RVT U46 ( .A(p2subopcode[5]), .Y(p2subopcode3_r[0]) );
  NBUFFX2_RVT U47 ( .A(p2subopcode3_r[1]), .Y(p2format[0]) );
  NBUFFX2_RVT U48 ( .A(p2subopcode3_r[1]), .Y(p2_iw_r[22]) );
  NBUFFX2_RVT U49 ( .A(p2subopcode3_r[2]), .Y(p2format[1]) );
  NBUFFX2_RVT U50 ( .A(p2subopcode3_r[2]), .Y(p2_iw_r[23]) );
  NBUFFX2_RVT U51 ( .A(p2opcode[0]), .Y(p2_iw_r[27]) );
  NBUFFX2_RVT U53 ( .A(p2opcode[2]), .Y(p2_iw_r[29]) );
  OR2X1_RVT U63 ( .A1(n1326), .A2(n1324), .Y(n26) );
  AO21X1_RVT U64 ( .A1(n1134), .A2(n293), .A3(n26), .Y(n30) );
  AND4X1_RVT U65 ( .A1(n293), .A2(n1307), .A3(n1326), .A4(n1323), .Y(n83) );
  OR2X1_RVT U66 ( .A1(n83), .A2(x_idop_decode2), .Y(n27) );
  AO21X1_RVT U67 ( .A1(p2opcode[4]), .A2(n30), .A3(n27), .Y(n53) );
  NAND2X0_RVT U68 ( .A1(n293), .A2(n1326), .Y(n1053) );
  INVX1_RVT U69 ( .A(n1053), .Y(n658) );
  NAND2X0_RVT U70 ( .A1(n1134), .A2(n1324), .Y(n1017) );
  AND2X1_RVT U72 ( .A1(n1051), .A2(n1325), .Y(n559) );
  NAND2X0_RVT U73 ( .A1(n1143), .A2(n1149), .Y(n34) );
  NAND3X0_RVT U74 ( .A1(n1143), .A2(n1139), .A3(n1316), .Y(n32) );
  NAND3X0_RVT U76 ( .A1(n1308), .A2(n1316), .A3(n1307), .Y(n31) );
  NAND4X0_RVT U77 ( .A1(p2subopcode[3]), .A2(n34), .A3(n32), .A4(n31), .Y(n33)
         );
  NAND2X0_RVT U78 ( .A1(n1163), .A2(n33), .Y(n63) );
  NAND3X0_RVT U79 ( .A1(n1139), .A2(n1143), .A3(n1311), .Y(n1038) );
  INVX1_RVT U80 ( .A(n34), .Y(n552) );
  NAND2X0_RVT U82 ( .A1(n1308), .A2(n1309), .Y(n503) );
  NAND2X0_RVT U83 ( .A1(n1311), .A2(n503), .Y(n35) );
  OR2X1_RVT U84 ( .A1(n35), .A2(n1316), .Y(n36) );
  AO21X1_RVT U85 ( .A1(n1038), .A2(n552), .A3(n36), .Y(n557) );
  AND2X1_RVT U86 ( .A1(n1143), .A2(n1309), .Y(n560) );
  AND4X1_RVT U87 ( .A1(p2subopcode[3]), .A2(n560), .A3(n1316), .A4(n1307), .Y(
        n37) );
  NAND3X0_RVT U88 ( .A1(n1308), .A2(n1309), .A3(n1316), .Y(n565) );
  INVX1_RVT U89 ( .A(n565), .Y(n551) );
  NAND2X0_RVT U90 ( .A1(n1139), .A2(p2subopcode[3]), .Y(n874) );
  INVX1_RVT U91 ( .A(n874), .Y(n549) );
  OA221X1_RVT U92 ( .A1(n37), .A2(n551), .A3(n37), .A4(n549), .A5(n1163), .Y(
        n95) );
  NAND2X0_RVT U95 ( .A1(n1318), .A2(n1319), .Y(n737) );
  AO22X1_RVT U97 ( .A1(n1127), .A2(n1132), .A3(n724), .A4(n1306), .Y(n65) );
  NAND2X0_RVT U98 ( .A1(n95), .A2(n65), .Y(n40) );
  NAND2X0_RVT U99 ( .A1(n724), .A2(n1163), .Y(n1028) );
  NAND2X0_RVT U101 ( .A1(n1127), .A2(n1132), .Y(n1039) );
  OA22X1_RVT U102 ( .A1(p2minoropcode[5]), .A2(n1028), .A3(n1317), .A4(n1039), 
        .Y(n38) );
  NAND3X0_RVT U103 ( .A1(p2subopcode[3]), .A2(n1308), .A3(n1307), .Y(n1029) );
  AO21X1_RVT U105 ( .A1(n38), .A2(n1029), .A3(n1037), .Y(n39) );
  NAND4X0_RVT U106 ( .A1(n63), .A2(n557), .A3(n40), .A4(n39), .Y(n49) );
  AND2X1_RVT U107 ( .A1(n644), .A2(n1327), .Y(n546) );
  AO22X1_RVT U108 ( .A1(n1149), .A2(n1307), .A3(n552), .A4(n1028), .Y(n41) );
  NAND2X0_RVT U109 ( .A1(n1308), .A2(n1307), .Y(n196) );
  INVX1_RVT U110 ( .A(n196), .Y(n226) );
  OA22X1_RVT U111 ( .A1(n1314), .A2(n41), .A3(n1149), .A4(n226), .Y(n42) );
  OA22X1_RVT U112 ( .A1(p2subopcode[3]), .A2(n42), .A3(n1037), .A4(n1029), .Y(
        n47) );
  NAND4X0_RVT U113 ( .A1(n1143), .A2(n1139), .A3(n1316), .A4(n1309), .Y(n44)
         );
  NAND4X0_RVT U114 ( .A1(n1314), .A2(n1149), .A3(p2subopcode[3]), .A4(n196), 
        .Y(n43) );
  NAND4X0_RVT U115 ( .A1(n47), .A2(n1323), .A3(n44), .A4(n43), .Y(n48) );
  AO22X1_RVT U116 ( .A1(n559), .A2(n49), .A3(n546), .A4(n48), .Y(n50) );
  AO221X1_RVT U117 ( .A1(p2opcode[1]), .A2(n658), .A3(n1324), .A4(n644), .A5(
        n50), .Y(n51) );
  OA21X1_RVT U118 ( .A1(n53), .A2(n51), .A3(n1280), .Y(p2_s1en) );
  NAND4X0_RVT U122 ( .A1(p2opcode[4]), .A2(n1326), .A3(n1325), .A4(n543), .Y(
        n517) );
  NAND3X0_RVT U123 ( .A1(p2opcode[3]), .A2(p2opcode[4]), .A3(n293), .Y(n482)
         );
  NAND2X0_RVT U125 ( .A1(n1051), .A2(n884), .Y(n692) );
  OR2X1_RVT U126 ( .A1(n1127), .A2(n692), .Y(n56) );
  AO21X1_RVT U127 ( .A1(n1163), .A2(n1319), .A3(n56), .Y(n58) );
  NAND3X0_RVT U129 ( .A1(n658), .A2(n1331), .A3(n1327), .Y(n507) );
  INVX1_RVT U130 ( .A(x_p2shimm_a), .Y(n894) );
  NAND4X0_RVT U132 ( .A1(n517), .A2(n58), .A3(n507), .A4(n57), .Y(n88) );
  INVX1_RVT U133 ( .A(n557), .Y(n66) );
  NAND2X0_RVT U134 ( .A1(n226), .A2(n1309), .Y(n583) );
  INVX1_RVT U135 ( .A(n583), .Y(n155) );
  AND4X1_RVT U136 ( .A1(p2subopcode[3]), .A2(n155), .A3(n1317), .A4(n1316), 
        .Y(n496) );
  AND2X1_RVT U137 ( .A1(p2minoropcode[3]), .A2(n578), .Y(n59) );
  INVX1_RVT U138 ( .A(n1072), .Y(n599) );
  NAND4X0_RVT U139 ( .A1(p2minoropcode[4]), .A2(n59), .A3(p2minoropcode[5]), 
        .A4(n599), .Y(n154) );
  NAND2X0_RVT U140 ( .A1(n496), .A2(n154), .Y(n556) );
  AO21X1_RVT U141 ( .A1(n1143), .A2(n549), .A3(n1037), .Y(n62) );
  NAND3X0_RVT U142 ( .A1(n63), .A2(n556), .A3(n62), .Y(n64) );
  AO22X1_RVT U143 ( .A1(n66), .A2(n1317), .A3(n65), .A4(n64), .Y(n67) );
  OR2X1_RVT U144 ( .A1(n95), .A2(n67), .Y(n84) );
  NAND3X0_RVT U145 ( .A1(n1139), .A2(n1308), .A3(n1311), .Y(n228) );
  INVX1_RVT U146 ( .A(n1037), .Y(n550) );
  AND2X1_RVT U147 ( .A1(n1143), .A2(n550), .Y(n1042) );
  NAND3X0_RVT U148 ( .A1(n1139), .A2(n1042), .A3(n1311), .Y(n74) );
  INVX1_RVT U149 ( .A(n74), .Y(n94) );
  NAND3X0_RVT U150 ( .A1(n1163), .A2(n94), .A3(n1318), .Y(n68) );
  AND2X1_RVT U151 ( .A1(n228), .A2(n68), .Y(n73) );
  OA21X1_RVT U152 ( .A1(n1309), .A2(n1316), .A3(n73), .Y(n566) );
  OA222X1_RVT U153 ( .A1(n1149), .A2(n1314), .A3(n1149), .A4(n1308), .A5(n1029), .A6(n1309), .Y(n76) );
  AO221X1_RVT U154 ( .A1(n1319), .A2(n1127), .A3(n1319), .A4(n1322), .A5(n74), 
        .Y(n75) );
  NAND3X0_RVT U155 ( .A1(n566), .A2(n76), .A3(n75), .Y(n77) );
  AO21X1_RVT U156 ( .A1(p2opcode[1]), .A2(n77), .A3(n1134), .Y(n78) );
  AO222X1_RVT U157 ( .A1(n84), .A2(n559), .A3(n1305), .A4(n83), .A5(n78), .A6(
        n644), .Y(n86) );
  OA221X1_RVT U158 ( .A1(n88), .A2(n1327), .A3(n88), .A4(n86), .A5(n1280), .Y(
        i_p2_source2_en_a) );
  NAND4X0_RVT U159 ( .A1(n1051), .A2(n1326), .A3(n1327), .A4(n1325), .Y(n653)
         );
  INVX1_RVT U160 ( .A(n653), .Y(n876) );
  NAND4X0_RVT U161 ( .A1(n550), .A2(n549), .A3(n876), .A4(n1308), .Y(n501) );
  INVX1_RVT U162 ( .A(n95), .Y(n888) );
  OA22X1_RVT U163 ( .A1(n1317), .A2(n501), .A3(n653), .A4(n888), .Y(n481) );
  INVX1_RVT U164 ( .A(n1133), .Y(n729) );
  INVX1_RVT U165 ( .A(n1140), .Y(n717) );
  INVX1_RVT U166 ( .A(n1144), .Y(n712) );
  AND3X1_RVT U167 ( .A1(n729), .A2(n717), .A3(n712), .Y(n1040) );
  INVX1_RVT U168 ( .A(n1150), .Y(n600) );
  INVX1_RVT U169 ( .A(n1128), .Y(n1044) );
  NAND4X0_RVT U170 ( .A1(n1040), .A2(n1123), .A3(n600), .A4(n1044), .Y(n575)
         );
  NAND2X0_RVT U172 ( .A1(p2_iw_r[26]), .A2(n1321), .Y(n676) );
  NAND4X0_RVT U173 ( .A1(p2_iw_r[14]), .A2(p2_iw_r[12]), .A3(p2_iw_r[13]), 
        .A4(n1320), .Y(n90) );
  OR2X1_RVT U174 ( .A1(n676), .A2(n90), .Y(n577) );
  NAND2X0_RVT U175 ( .A1(n884), .A2(n543), .Y(n478) );
  NAND3X0_RVT U176 ( .A1(n1134), .A2(p2opcode[1]), .A3(n546), .Y(n1026) );
  INVX1_RVT U177 ( .A(n1026), .Y(n101) );
  NAND3X0_RVT U178 ( .A1(p2subopcode[3]), .A2(n101), .A3(n1316), .Y(n488) );
  NAND3X0_RVT U179 ( .A1(n481), .A2(n478), .A3(n488), .Y(n487) );
  OAI22X1_RVT U180 ( .A1(n481), .A2(n575), .A3(n577), .A4(n487), .Y(n104) );
  NAND3X0_RVT U181 ( .A1(n1331), .A2(n546), .A3(n94), .Y(n99) );
  OA21X1_RVT U182 ( .A1(n1127), .A2(n1317), .A3(n1319), .Y(n200) );
  NAND2X0_RVT U183 ( .A1(n876), .A2(n95), .Y(n97) );
  NAND2X0_RVT U184 ( .A1(n1314), .A2(n1307), .Y(n100) );
  INVX1_RVT U185 ( .A(n100), .Y(n511) );
  NAND2X0_RVT U186 ( .A1(n724), .A2(n1317), .Y(n198) );
  INVX1_RVT U187 ( .A(n198), .Y(n514) );
  NAND3X0_RVT U188 ( .A1(n1314), .A2(p2subopcode[3]), .A3(n101), .Y(n494) );
  OA221X1_RVT U189 ( .A1(n692), .A2(n511), .A3(n692), .A4(n514), .A5(n494), 
        .Y(n96) );
  AND2X1_RVT U190 ( .A1(n97), .A2(n96), .Y(n98) );
  OA21X1_RVT U191 ( .A1(n99), .A2(n200), .A3(n98), .Y(n383) );
  INVX1_RVT U192 ( .A(n692), .Y(n725) );
  NAND3X0_RVT U193 ( .A1(n724), .A2(n725), .A3(n1317), .Y(n720) );
  INVX1_RVT U194 ( .A(n99), .Y(n735) );
  NAND4X0_RVT U195 ( .A1(n724), .A2(p2_iw_r[26]), .A3(n735), .A4(n1317), .Y(
        n250) );
  OA21X1_RVT U196 ( .A1(n100), .A2(n720), .A3(n250), .Y(n382) );
  NAND2X0_RVT U198 ( .A1(n101), .A2(n195), .Y(n499) );
  NAND3X0_RVT U199 ( .A1(n383), .A2(n382), .A3(n499), .Y(n384) );
  INVX1_RVT U200 ( .A(n1028), .Y(n736) );
  NAND2X0_RVT U201 ( .A1(n736), .A2(n155), .Y(n102) );
  OAI222X1_RVT U202 ( .A1(n575), .A2(n384), .A3(n499), .A4(n102), .A5(n577), 
        .A6(n383), .Y(n103) );
  AO22X1_RVT U203 ( .A1(n104), .A2(p2_s1en), .A3(n103), .A4(i_p2_source2_en_a), 
        .Y(n1073) );
  NAND2X0_RVT U205 ( .A1(n390), .A2(n385), .Y(p2limm) );
  INVX1_RVT U208 ( .A(i_p2b_q_r[2]), .Y(n23) );
  NAND2X0_RVT U209 ( .A1(p2b_subopcode3_r[1]), .A2(p2b_subopcode3_r[2]), .Y(
        n110) );
  NAND2X2_RVT U211 ( .A1(i_p4_ccmatch_br_r), .A2(n1167), .Y(n1065) );
  INVX1_RVT U212 ( .A(n1257), .Y(n847) );
  INVX1_RVT U214 ( .A(aluflags_r[0]), .Y(n316) );
  AO22X1_RVT U216 ( .A1(aluflags_r[0]), .A2(aluflags_r[2]), .A3(n316), .A4(
        n319), .Y(n300) );
  NAND2X0_RVT U217 ( .A1(n1281), .A2(n300), .Y(n108) );
  NAND2X0_RVT U219 ( .A1(n1281), .A2(n1282), .Y(n135) );
  AO221X1_RVT U220 ( .A1(n634), .A2(n108), .A3(n1178), .A4(n135), .A5(n1258), 
        .Y(n107) );
  INVX1_RVT U221 ( .A(n300), .Y(n307) );
  NAND3X0_RVT U222 ( .A1(n307), .A2(n634), .A3(n1258), .Y(n106) );
  AND2X1_RVT U223 ( .A1(n1281), .A2(n319), .Y(n308) );
  NAND2X0_RVT U224 ( .A1(n1258), .A2(n1178), .Y(n848) );
  INVX1_RVT U225 ( .A(n848), .Y(n846) );
  NAND2X0_RVT U226 ( .A1(n308), .A2(n846), .Y(n105) );
  NAND4X0_RVT U227 ( .A1(n1259), .A2(n107), .A3(n106), .A4(n105), .Y(n121) );
  INVX1_RVT U228 ( .A(n135), .Y(n310) );
  INVX1_RVT U229 ( .A(n1258), .Y(n844) );
  INVX1_RVT U230 ( .A(n108), .Y(n309) );
  AO221X1_RVT U231 ( .A1(n1258), .A2(n310), .A3(n844), .A4(n309), .A5(n634), 
        .Y(n112) );
  INVX1_RVT U232 ( .A(n1259), .Y(n849) );
  NAND3X0_RVT U233 ( .A1(n634), .A2(n1258), .A3(n300), .Y(n111) );
  NAND3X0_RVT U234 ( .A1(n634), .A2(n316), .A3(n844), .Y(n109) );
  NAND4X0_RVT U235 ( .A1(n112), .A2(n849), .A3(n111), .A4(n109), .Y(n120) );
  AND2X1_RVT U236 ( .A1(n634), .A2(n1258), .Y(n114) );
  AND2X1_RVT U237 ( .A1(n1178), .A2(n844), .Y(n113) );
  AO222X1_RVT U238 ( .A1(n319), .A2(n114), .A3(aluflags_r[1]), .A4(n113), .A5(
        aluflags_r[0]), .A6(n846), .Y(n116) );
  AO222X1_RVT U239 ( .A1(n1281), .A2(n634), .A3(n1282), .A4(n846), .A5(n844), 
        .A6(aluflags_r[2]), .Y(n115) );
  AO221X1_RVT U240 ( .A1(n1259), .A2(n116), .A3(n849), .A4(n115), .A5(n1257), 
        .Y(n118) );
  AND2X1_RVT U241 ( .A1(n634), .A2(n844), .Y(n117) );
  OA221X1_RVT U242 ( .A1(n118), .A2(n117), .A3(n118), .A4(aluflags_r[3]), .A5(
        n129), .Y(n119) );
  OA221X1_RVT U243 ( .A1(n847), .A2(n121), .A3(n847), .A4(n120), .A5(n119), 
        .Y(n123) );
  OR2X1_RVT U244 ( .A1(i_p3_opcode_32_fmt1_r), .A2(x_idecode3), .Y(n122) );
  AO222X1_RVT U245 ( .A1(n123), .A2(n122), .A3(n123), .A4(i_p3_sop_sub_r), 
        .A5(n122), .A6(n132), .Y(n124) );
  OA22X1_RVT U246 ( .A1(i_p4_has_dslot_r), .A2(n1065), .A3(
        i_p3_alu16_condtrue_r), .A4(n124), .Y(p3condtrue) );
  NAND3X0_RVT U251 ( .A1(n785), .A2(n1287), .A3(n1288), .Y(n786) );
  INVX1_RVT U252 ( .A(n786), .Y(n973) );
  INVX1_RVT U254 ( .A(n825), .Y(n897) );
  AND2X1_RVT U255 ( .A1(p2b_opcode[0]), .A2(p2b_opcode[1]), .Y(n1062) );
  NAND4X1_RVT U256 ( .A1(p2b_opcode[3]), .A2(p2b_opcode[2]), .A3(n672), .A4(
        n1062), .Y(n958) );
  NAND2X0_RVT U259 ( .A1(n669), .A2(n779), .Y(n440) );
  INVX1_RVT U260 ( .A(n440), .Y(n959) );
  NAND4X0_RVT U261 ( .A1(p2b_opcode[2]), .A2(n672), .A3(n959), .A4(n1301), .Y(
        n147) );
  AND2X1_RVT U263 ( .A1(i_p3_sync_inst_r), .A2(p3iv), .Y(p3_sync_instr) );
  INVX1_RVT U264 ( .A(lpending), .Y(n324) );
  NAND2X0_RVT U265 ( .A1(p2b_subopcode[0]), .A2(n1286), .Y(n953) );
  INVX1_RVT U266 ( .A(n953), .Y(n909) );
  AND3X1_RVT U267 ( .A1(p2b_subopcode[3]), .A2(n785), .A3(n1287), .Y(n944) );
  AND3X1_RVT U268 ( .A1(n1169), .A2(n944), .A3(p2b_subopcode[5]), .Y(n835) );
  AND2X1_RVT U269 ( .A1(n909), .A2(n835), .Y(i_p3_flag_instr_nxt) );
  NAND3X0_RVT U270 ( .A1(n973), .A2(n1169), .A3(p2b_subopcode[5]), .Y(n176) );
  INVX1_RVT U271 ( .A(n176), .Y(n125) );
  OA221X1_RVT U272 ( .A1(i_p3_flag_instr_nxt), .A2(n125), .A3(
        i_p3_flag_instr_nxt), .A4(p2b_setflags), .A5(n1286), .Y(
        i_p2b_special_flagset_a) );
  INVX1_RVT U274 ( .A(n631), .Y(p2_lp_instr) );
  INVX1_RVT U275 ( .A(p2_iw_r[14]), .Y(n81) );
  INVX1_RVT U276 ( .A(p2_iw_r[12]), .Y(n79) );
  INVX1_RVT U277 ( .A(p2_iw_r[13]), .Y(n80) );
  AND2X1_RVT U279 ( .A1(i_p3_br_or_bbit_r), .A2(p3iv), .Y(p3_brcc_instr_a) );
  INVX1_RVT U281 ( .A(i_p2b_q_r[1]), .Y(n22) );
  INVX1_RVT U282 ( .A(i_p2b_q_r[0]), .Y(n21) );
  INVX1_RVT U283 ( .A(n1249), .Y(n453) );
  INVX1_RVT U284 ( .A(n1248), .Y(n454) );
  OA221X1_RVT U285 ( .A1(aluflags_r[3]), .A2(n453), .A3(n1281), .A4(n1249), 
        .A5(n454), .Y(n126) );
  INVX1_RVT U286 ( .A(n563), .Y(n151) );
  INVX1_RVT U287 ( .A(n110), .Y(n841) );
  NAND4X0_RVT U288 ( .A1(n151), .A2(n841), .A3(n1247), .A4(p2b_subopcode[5]), 
        .Y(n177) );
  OA22X1_RVT U289 ( .A1(n126), .A2(n177), .A3(p2b_subopcode3_r[2]), .A4(n563), 
        .Y(n150) );
  NAND2X0_RVT U290 ( .A1(i_p2b_q_r[1]), .A2(n1284), .Y(n128) );
  NAND2X0_RVT U291 ( .A1(i_p2b_q_r[3]), .A2(n22), .Y(n127) );
  NAND2X0_RVT U292 ( .A1(i_p2b_q_r[1]), .A2(i_p2b_q_r[3]), .Y(n133) );
  OA222X1_RVT U293 ( .A1(n128), .A2(aluflags_r[1]), .A3(n127), .A4(n309), .A5(
        n133), .A6(n310), .Y(n131) );
  NAND2X0_RVT U294 ( .A1(n22), .A2(n1284), .Y(n130) );
  OA22X1_RVT U295 ( .A1(n131), .A2(n23), .A3(n130), .A4(n319), .Y(n146) );
  AO222X1_RVT U296 ( .A1(i_p2b_q_r[1]), .A2(i_p2b_q_r[3]), .A3(i_p2b_q_r[1]), 
        .A4(aluflags_r[3]), .A5(i_p2b_q_r[3]), .A6(aluflags_r[0]), .Y(n134) );
  AO221X1_RVT U297 ( .A1(n134), .A2(n307), .A3(n134), .A4(n133), .A5(
        i_p2b_q_r[2]), .Y(n145) );
  AO221X1_RVT U298 ( .A1(i_p2b_q_r[3]), .A2(n135), .A3(n1284), .A4(n1282), 
        .A5(i_p2b_q_r[1]), .Y(n138) );
  NAND3X0_RVT U299 ( .A1(i_p2b_q_r[1]), .A2(aluflags_r[0]), .A3(n1284), .Y(
        n137) );
  NAND4X0_RVT U300 ( .A1(i_p2b_q_r[3]), .A2(i_p2b_q_r[1]), .A3(n1281), .A4(
        n319), .Y(n136) );
  NAND4X0_RVT U301 ( .A1(i_p2b_q_r[2]), .A2(n138), .A3(n137), .A4(n136), .Y(
        n143) );
  AO221X1_RVT U302 ( .A1(i_p2b_q_r[3]), .A2(n300), .A3(n1284), .A4(
        aluflags_r[2]), .A5(n22), .Y(n141) );
  NAND3X0_RVT U303 ( .A1(i_p2b_q_r[3]), .A2(n309), .A3(n22), .Y(n140) );
  NAND3X0_RVT U304 ( .A1(aluflags_r[3]), .A2(n22), .A3(n1284), .Y(n139) );
  NAND4X0_RVT U305 ( .A1(n141), .A2(n23), .A3(n140), .A4(n139), .Y(n142) );
  NAND2X0_RVT U306 ( .A1(n143), .A2(n142), .Y(n144) );
  OA222X1_RVT U307 ( .A1(i_p2b_q_r[0]), .A2(n146), .A3(i_p2b_q_r[0]), .A4(n145), .A5(n21), .A6(n144), .Y(n148) );
  AO221X1_RVT U308 ( .A1(n841), .A2(p2b_minoropcode[4]), .A3(n841), .A4(n148), 
        .A5(n147), .Y(n149) );
  NAND2X0_RVT U309 ( .A1(n150), .A2(n149), .Y(p2b_condtrue) );
  NAND2X0_RVT U310 ( .A1(n177), .A2(n176), .Y(n152) );
  NAND3X0_RVT U312 ( .A1(n336), .A2(n249), .A3(p2b_condtrue), .Y(n1066) );
  INVX1_RVT U313 ( .A(n1066), .Y(p2b_dojcc) );
  NAND4X0_RVT U318 ( .A1(n1322), .A2(n81), .A3(n79), .A4(n80), .Y(n153) );
  NOR2X0_RVT U319 ( .A1(n154), .A2(n153), .Y(n190) );
  AND3X1_RVT U320 ( .A1(n876), .A2(n496), .A3(n190), .Y(n473) );
  NAND3X0_RVT U321 ( .A1(n1105), .A2(p2_iw_r[24]), .A3(n473), .Y(n878) );
  OR3X1_RVT U322 ( .A1(n1277), .A2(kill_p2_a), .A3(n878), .Y(n257) );
  INVX1_RVT U323 ( .A(n257), .Y(p2sleep_inst) );
  NAND3X0_RVT U324 ( .A1(n1331), .A2(n546), .A3(n155), .Y(n156) );
  NOR4X1_RVT U325 ( .A1(n1277), .A2(n195), .A3(kill_p2_a), .A4(n156), .Y(
        brk_inst_a) );
  INVX1_RVT U328 ( .A(xnwb), .Y(n157) );
  AND3X1_RVT U329 ( .A1(x_snglec_wben), .A2(n187), .A3(n157), .Y(n158) );
  AO221X1_RVT U330 ( .A1(p3condtrue), .A2(i_p3_ccwbop_decode_r), .A3(
        p3condtrue), .A4(n158), .A5(i_p3_ni_wbrq_predec_r), .Y(n159) );
  AO21X1_RVT U331 ( .A1(p3iv), .A2(n159), .A3(p3int), .Y(n782) );
  OA221X1_RVT U332 ( .A1(n782), .A2(x_snglec_wben), .A3(n782), .A4(p3iv), .A5(
        ldvalid), .Y(n353) );
  INVX1_RVT U333 ( .A(n1263), .Y(n764) );
  AOI22X1_RVT U335 ( .A1(n764), .A2(fs2a[2]), .A3(n1291), .A4(n1262), .Y(n160)
         );
  OA221X1_RVT U336 ( .A1(n764), .A2(fs2a[2]), .A3(n1291), .A4(n1262), .A5(n160), .Y(n175) );
  INVX1_RVT U338 ( .A(n1264), .Y(n754) );
  AND3X1_RVT U339 ( .A1(en), .A2(i_p3_destination_en_r), .A3(p3iv), .Y(n763)
         );
  OA221X1_RVT U340 ( .A1(n1264), .A2(n1290), .A3(n754), .A4(fs2a[1]), .A5(n763), .Y(n174) );
  INVX1_RVT U342 ( .A(n1265), .Y(n761) );
  INVX1_RVT U344 ( .A(n1260), .Y(n759) );
  INVX1_RVT U346 ( .A(n1261), .Y(n766) );
  OA221X1_RVT U347 ( .A1(n1261), .A2(n1292), .A3(n766), .A4(fs2a[4]), .A5(
        i_p2b_source2_en_r), .Y(n163) );
  OA221X1_RVT U348 ( .A1(n1260), .A2(n1293), .A3(n759), .A4(fs2a[5]), .A5(n163), .Y(n164) );
  OA221X1_RVT U349 ( .A1(n1265), .A2(n1289), .A3(n761), .A4(fs2a[0]), .A5(n164), .Y(n173) );
  NAND2X0_RVT U350 ( .A1(fs2a[0]), .A2(n1290), .Y(n167) );
  NAND4X0_RVT U351 ( .A1(fs2a[2]), .A2(fs2a[3]), .A3(fs2a[4]), .A4(n167), .Y(
        n171) );
  OA21X1_RVT U352 ( .A1(fs2a[1]), .A2(fs2a[2]), .A3(fs2a[3]), .Y(n169) );
  NOR3X0_RVT U353 ( .A1(fs2a[3]), .A2(fs2a[2]), .A3(fs2a[4]), .Y(n168) );
  AO221X1_RVT U354 ( .A1(fs2a[5]), .A2(n171), .A3(n1293), .A4(n169), .A5(n168), 
        .Y(n172) );
  AND4X1_RVT U355 ( .A1(n175), .A2(n174), .A3(n173), .A4(n172), .Y(n783) );
  AO221X1_RVT U356 ( .A1(n783), .A2(x_snglec_wben), .A3(n783), .A4(n782), .A5(
        regadr_eq_src2), .Y(n180) );
  OAI22X1_RVT U357 ( .A1(n1248), .A2(n177), .A3(n110), .A4(n176), .Y(n178) );
  NAND2X0_RVT U358 ( .A1(p2b_iv), .A2(n178), .Y(n986) );
  INVX1_RVT U359 ( .A(n986), .Y(n748) );
  OA21X1_RVT U360 ( .A1(p3setflags), .A2(i_p3_special_flagset_r), .A3(n748), 
        .Y(n179) );
  AO22X1_RVT U361 ( .A1(n249), .A2(n180), .A3(n179), .A4(p3iv), .Y(n181) );
  OR3X1_RVT U362 ( .A1(xholdup2b), .A2(holdup2b), .A3(n181), .Y(n747) );
  INVX1_RVT U363 ( .A(mwait), .Y(n355) );
  NAND3X0_RVT U365 ( .A1(p3_sync_instr), .A2(n990), .A3(n182), .Y(n354) );
  NAND2X0_RVT U366 ( .A1(n355), .A2(n354), .Y(n183) );
  OR3X2_RVT U367 ( .A1(n353), .A2(n747), .A3(n183), .Y(n342) );
  INVX1_RVT U368 ( .A(n342), .Y(n184) );
  NAND3X0_RVT U369 ( .A1(en), .A2(n336), .A3(n184), .Y(n987) );
  AO22X1_RVT U370 ( .A1(p2b_iv), .A2(i_p2b_special_flagset_a), .A3(
        i_p3_special_flagset_r), .A4(p3iv), .Y(n879) );
  NAND2X0_RVT U371 ( .A1(n724), .A2(p2_lp_instr), .Y(n404) );
  NAND3X0_RVT U372 ( .A1(n1134), .A2(p2opcode[1]), .A3(n637), .Y(n334) );
  INVX1_RVT U373 ( .A(n334), .Y(n333) );
  NAND2X0_RVT U374 ( .A1(n1139), .A2(n891), .Y(n297) );
  NAND4X0_RVT U375 ( .A1(n293), .A2(n1051), .A3(n1326), .A4(n1327), .Y(n298)
         );
  OAI22X1_RVT U376 ( .A1(n1308), .A2(n297), .A3(n1307), .A4(n298), .Y(n339) );
  AOI221X1_RVT U377 ( .A1(n333), .A2(p2_iw_r[26]), .A3(n333), .A4(n1321), .A5(
        n339), .Y(n406) );
  NAND2X0_RVT U378 ( .A1(n404), .A2(n406), .Y(n213) );
  AO21X1_RVT U379 ( .A1(n1318), .A2(n1317), .A3(n1319), .Y(n652) );
  NAND3X0_RVT U380 ( .A1(n1331), .A2(n1326), .A3(n1325), .Y(n1018) );
  OR3X1_RVT U381 ( .A1(n639), .A2(n185), .A3(n1139), .Y(n209) );
  AO22X1_RVT U382 ( .A1(n560), .A2(n1314), .A3(n1149), .A4(n1308), .Y(n186) );
  NAND2X0_RVT U383 ( .A1(n1311), .A2(n186), .Y(n1047) );
  NAND2X0_RVT U384 ( .A1(n1105), .A2(n1320), .Y(n189) );
  OA21X1_RVT U385 ( .A1(n1303), .A2(n1304), .A3(n1306), .Y(n188) );
  AO22X1_RVT U386 ( .A1(n190), .A2(n189), .A3(n188), .A4(n1305), .Y(n191) );
  NAND3X0_RVT U387 ( .A1(n496), .A2(n1132), .A3(n191), .Y(n193) );
  NAND3X0_RVT U388 ( .A1(n1139), .A2(n1149), .A3(n1311), .Y(n192) );
  NAND4X0_RVT U389 ( .A1(n1037), .A2(n1047), .A3(n193), .A4(n192), .Y(n194) );
  AO221X1_RVT U390 ( .A1(n1163), .A2(n552), .A3(n1163), .A4(n195), .A5(n194), 
        .Y(n207) );
  NAND2X0_RVT U391 ( .A1(n1149), .A2(n196), .Y(n197) );
  AO222X1_RVT U392 ( .A1(n1311), .A2(n1139), .A3(n1311), .A4(n1037), .A5(
        p2subopcode[3]), .A6(n197), .Y(n205) );
  AO221X1_RVT U393 ( .A1(n1322), .A2(p2_iw_r[24]), .A3(n1322), .A4(n1321), 
        .A5(n198), .Y(n199) );
  NAND3X0_RVT U394 ( .A1(n200), .A2(n1042), .A3(n199), .Y(n204) );
  OA22X1_RVT U395 ( .A1(p2subopcode[3]), .A2(n583), .A3(n1143), .A4(n874), .Y(
        n202) );
  OR2X1_RVT U396 ( .A1(n1134), .A2(n1316), .Y(n201) );
  AO21X1_RVT U397 ( .A1(p2opcode[1]), .A2(n202), .A3(n201), .Y(n203) );
  OA221X1_RVT U398 ( .A1(n543), .A2(n205), .A3(n543), .A4(n204), .A5(n203), 
        .Y(n206) );
  OA221X1_RVT U399 ( .A1(p2opcode[3]), .A2(n1051), .A3(p2opcode[3]), .A4(n207), 
        .A5(n206), .Y(n208) );
  AO22X1_RVT U400 ( .A1(n658), .A2(n209), .A3(n208), .A4(n1325), .Y(n210) );
  OA22X1_RVT U401 ( .A1(n652), .A2(n1018), .A3(p2opcode[4]), .A4(n210), .Y(
        n211) );
  AO22X1_RVT U404 ( .A1(p2b_iv), .A2(i_p2b_setflags_r), .A3(p3setflags), .A4(
        p3iv), .Y(n212) );
  AO222X1_RVT U405 ( .A1(n879), .A2(n213), .A3(n879), .A4(n744), .A5(n213), 
        .A6(n212), .Y(n219) );
  NAND3X0_RVT U406 ( .A1(n473), .A2(n1321), .A3(n1320), .Y(n877) );
  AO22X1_RVT U408 ( .A1(p2b_iv), .A2(i_p2b_br_or_bbit_r), .A3(
        i_p4_br_or_bbit_r), .A4(n1167), .Y(n214) );
  OR3X2_RVT U409 ( .A1(n249), .A2(p3_brcc_instr_a), .A3(n214), .Y(n264) );
  OR2X1_RVT U410 ( .A1(p2sleep_inst), .A2(p2_lp_instr), .Y(n215) );
  AO21X1_RVT U411 ( .A1(p2iv), .A2(n744), .A3(n215), .Y(n216) );
  AO222X1_RVT U412 ( .A1(n745), .A2(n264), .A3(n745), .A4(n857), .A5(n264), 
        .A6(n216), .Y(n217) );
  OR2X1_RVT U413 ( .A1(p2_ap_stall_a), .A2(n217), .Y(n218) );
  AO21X1_RVT U414 ( .A1(n219), .A2(p2iv), .A3(n218), .Y(n343) );
  NOR4X1_RVT U415 ( .A1(n987), .A2(n343), .A3(actionpt_pc_brk_a), .A4(
        brk_inst_a), .Y(n594) );
  AO21X1_RVT U420 ( .A1(n1138), .A2(n1266), .A3(n987), .Y(n1067) );
  NAND2X0_RVT U424 ( .A1(n1332), .A2(n631), .Y(n221) );
  OA221X1_RVT U425 ( .A1(n221), .A2(p2opcode[1]), .A3(n221), .A4(n637), .A5(
        n1280), .Y(n1235) );
  INVX1_RVT U426 ( .A(i_p2b_br_or_bbit32_r), .Y(n46) );
  INVX1_RVT U427 ( .A(i_p3_has_dslot_r), .Y(n55) );
  INVX1_RVT U428 ( .A(i_p2b_brcc_pred_r), .Y(n93) );
  INVX1_RVT U429 ( .A(i_p2b_sync_inst_r), .Y(n52) );
  INVX1_RVT U430 ( .A(i_p2b_q_r[4]), .Y(n25) );
  INVX1_RVT U431 ( .A(i_p2b_setflags_r), .Y(n20) );
  INVX1_RVT U432 ( .A(i_p2b_br_or_bbit_r), .Y(n45) );
  NAND3X0_RVT U433 ( .A1(p2b_subopcode[2]), .A2(p2b_subopcode[3]), .A3(n785), 
        .Y(n1005) );
  NAND2X0_RVT U434 ( .A1(n681), .A2(p2b_subopcode[1]), .Y(n444) );
  INVX1_RVT U435 ( .A(n444), .Y(n834) );
  NAND2X0_RVT U436 ( .A1(n1330), .A2(n834), .Y(n460) );
  NAND3X0_RVT U438 ( .A1(p2b_minoropcode[2]), .A2(p2b_minoropcode[1]), .A3(
        n1299), .Y(n794) );
  INVX1_RVT U439 ( .A(p2b_minoropcode[4]), .Y(n904) );
  INVX1_RVT U440 ( .A(p2b_minoropcode[5]), .Y(n903) );
  NAND3X0_RVT U441 ( .A1(n1169), .A2(n904), .A3(n903), .Y(n919) );
  INVX1_RVT U442 ( .A(n919), .Y(n927) );
  NAND2X0_RVT U443 ( .A1(n693), .A2(n927), .Y(n795) );
  OA22X1_RVT U444 ( .A1(n1005), .A2(n460), .A3(n794), .A4(n795), .Y(n807) );
  NAND3X0_RVT U445 ( .A1(p2b_subopcode[3]), .A2(n1287), .A3(p2b_subopcode[4]), 
        .Y(n222) );
  NAND2X0_RVT U447 ( .A1(n1288), .A2(p2b_subopcode[4]), .Y(n952) );
  INVX1_RVT U448 ( .A(n952), .Y(n435) );
  NAND3X0_RVT U449 ( .A1(n897), .A2(n435), .A3(n1287), .Y(n901) );
  OA221X1_RVT U450 ( .A1(n222), .A2(n825), .A3(n222), .A4(n1004), .A5(n901), 
        .Y(n223) );
  AND3X1_RVT U451 ( .A1(p2b_opcode[3]), .A2(p2b_opcode[2]), .A3(n672), .Y(n830) );
  OA22X1_RVT U453 ( .A1(n223), .A2(n958), .A3(n952), .A4(n966), .Y(n225) );
  NAND2X0_RVT U454 ( .A1(n927), .A2(p2b_minoropcode[0]), .Y(n804) );
  INVX1_RVT U455 ( .A(n804), .Y(n1000) );
  NAND4X0_RVT U457 ( .A1(p2b_minoropcode[3]), .A2(p2b_minoropcode[1]), .A3(
        n1000), .A4(n1298), .Y(n996) );
  NAND4X0_RVT U459 ( .A1(n693), .A2(n927), .A3(n1298), .A4(n1297), .Y(n224) );
  NAND4X0_RVT U460 ( .A1(n807), .A2(n225), .A3(n996), .A4(n224), .Y(
        i_p3_sop_op_nxt[0]) );
  NAND2X0_RVT U461 ( .A1(n1132), .A2(n735), .Y(n252) );
  NAND4X0_RVT U462 ( .A1(n550), .A2(n226), .A3(n1317), .A4(n1311), .Y(n229) );
  OR2X1_RVT U463 ( .A1(n1037), .A2(n1163), .Y(n227) );
  AO21X1_RVT U464 ( .A1(n229), .A2(n228), .A3(n227), .Y(n505) );
  OAI22X1_RVT U465 ( .A1(n1127), .A2(n252), .A3(n505), .A4(n653), .Y(
        i_p2b_jlcc_niv_nxt) );
  NAND2X0_RVT U467 ( .A1(n297), .A2(n630), .Y(n742) );
  OA21X1_RVT U468 ( .A1(i_p2b_jlcc_niv_nxt), .A2(n742), .A3(n1280), .Y(
        p2_jblcc_a) );
  INVX1_RVT U469 ( .A(p2_jblcc_a), .Y(n997) );
  NAND4X0_RVT U470 ( .A1(n1042), .A2(n876), .A3(n1317), .A4(n1311), .Y(n230)
         );
  OA22X1_RVT U471 ( .A1(n1139), .A2(n230), .A3(n229), .A4(n653), .Y(n234) );
  AND2X1_RVT U472 ( .A1(n1332), .A2(n947), .Y(n632) );
  NAND2X0_RVT U473 ( .A1(p2_iw_r[24]), .A2(n1321), .Y(n231) );
  OA22X1_RVT U474 ( .A1(n632), .A2(n1306), .A3(n250), .A4(n231), .Y(n233) );
  NAND3X0_RVT U475 ( .A1(n1132), .A2(n735), .A3(n1317), .Y(n232) );
  NAND3X0_RVT U476 ( .A1(n234), .A2(n233), .A3(n232), .Y(n235) );
  NAND3X0_RVT U477 ( .A1(n390), .A2(p2iv), .A3(n235), .Y(n1085) );
  INVX1_RVT U478 ( .A(n1085), .Y(p2delay_slot) );
  NAND4X0_RVT U479 ( .A1(en), .A2(n782), .A3(n990), .A4(n355), .Y(n645) );
  NAND4X0_RVT U480 ( .A1(n1263), .A2(n1262), .A3(n1261), .A4(n1260), .Y(n236)
         );
  NOR4X1_RVT U481 ( .A1(n1264), .A2(n1265), .A3(n645), .A4(n236), .Y(
        loopcount_hit_a) );
  AND3X1_RVT U482 ( .A1(i_p3_sr_decode_r), .A2(n990), .A3(p3iv), .Y(p3sr) );
  AND2X1_RVT U483 ( .A1(p2b_iv), .A2(i_p2b_long_immediate_r), .Y(p2b_limm) );
  NOR4X1_RVT U484 ( .A1(aux_addr[9]), .A2(aux_addr[11]), .A3(aux_addr[12]), 
        .A4(aux_addr[13]), .Y(n240) );
  NOR3X0_RVT U485 ( .A1(aux_addr[14]), .A2(aux_addr[15]), .A3(aux_addr[2]), 
        .Y(n239) );
  OR4X2_RVT U486 ( .A1(aux_addr[5]), .A2(aux_addr[10]), .A3(aux_addr[7]), .A4(
        aux_addr[8]), .Y(n237) );
  NOR4X1_RVT U487 ( .A1(aux_addr[6]), .A2(aux_addr[3]), .A3(aux_addr[4]), .A4(
        n237), .Y(n238) );
  AND4X1_RVT U488 ( .A1(n240), .A2(aux_addr[1]), .A3(n239), .A4(n238), .Y(n241) );
  OA221X1_RVT U489 ( .A1(loopcount_hit_a), .A2(p3sr), .A3(loopcount_hit_a), 
        .A4(n241), .A5(loopend_hit_a), .Y(n340) );
  NOR4X1_RVT U490 ( .A1(actionpt_pc_brk_a), .A2(n745), .A3(sleeping), .A4(
        sleeping_r2), .Y(n260) );
  OR3X1_RVT U491 ( .A1(i_p2b_br_or_bbit_r), .A2(i_p2b_jblcc_iv_r), .A3(
        i_p2b_branch_iv_r), .Y(n243) );
  OR2X1_RVT U492 ( .A1(p3int), .A2(p3_brcc_instr_a), .Y(n242) );
  AO21X1_RVT U493 ( .A1(p2b_iv), .A2(n243), .A3(n242), .Y(n248) );
  NAND4X0_RVT U496 ( .A1(actionhalt), .A2(n1065), .A3(n244), .A4(n1267), .Y(
        n245) );
  OR2X1_RVT U497 ( .A1(p2_brcc_instr_a), .A2(n245), .Y(n246) );
  AO21X1_RVT U498 ( .A1(p2iv), .A2(i_p2_loopend_hit_r), .A3(n246), .Y(n247) );
  NOR4X1_RVT U499 ( .A1(n249), .A2(kill_tagged_p1), .A3(n248), .A4(n247), .Y(
        n255) );
  NAND4X0_RVT U500 ( .A1(n550), .A2(n876), .A3(n1317), .A4(n1311), .Y(n251) );
  NAND3X0_RVT U501 ( .A1(n252), .A2(n251), .A3(n250), .Y(n253) );
  NAND2X0_RVT U502 ( .A1(n253), .A2(n1280), .Y(n261) );
  INVX1_RVT U503 ( .A(n1235), .Y(n254) );
  NAND4X0_RVT U504 ( .A1(n390), .A2(n255), .A3(n261), .A4(n254), .Y(n256) );
  AO21X1_RVT U505 ( .A1(p2b_limm), .A2(n987), .A3(n256), .Y(n259) );
  INVX1_RVT U506 ( .A(brk_inst_a), .Y(n258) );
  NAND4X0_RVT U507 ( .A1(n260), .A2(n259), .A3(n258), .A4(n257), .Y(n985) );
  NAND2X0_RVT U508 ( .A1(ivalid_aligned), .A2(en), .Y(n267) );
  INVX1_RVT U509 ( .A(n594), .Y(n1082) );
  INVX1_RVT U511 ( .A(n261), .Y(n262) );
  AO221X1_RVT U512 ( .A1(n399), .A2(p2_brcc_instr_a), .A3(n399), .A4(n262), 
        .A5(n1235), .Y(n263) );
  OA221X1_RVT U513 ( .A1(n264), .A2(n263), .A3(n264), .A4(n1085), .A5(n1170), 
        .Y(n265) );
  OA21X1_RVT U514 ( .A1(loopend_hit_a), .A2(p1int), .A3(n265), .Y(n344) );
  AO21X1_RVT U515 ( .A1(n336), .A2(n1082), .A3(n344), .Y(n266) );
  NOR4X1_RVT U516 ( .A1(n340), .A2(n985), .A3(n267), .A4(n266), .Y(en1) );
  INVX1_RVT U517 ( .A(n1123), .Y(n1045) );
  NAND2X0_RVT U518 ( .A1(n334), .A2(n337), .Y(n619) );
  NAND2X0_RVT U519 ( .A1(n298), .A2(n947), .Y(n268) );
  INVX1_RVT U521 ( .A(p2_iw_r[15]), .Y(n82) );
  NAND3X0_RVT U523 ( .A1(n1301), .A2(p2b_opcode[4]), .A3(p2b_opcode[1]), .Y(
        n270) );
  INVX1_RVT U524 ( .A(n1247), .Y(n455) );
  NAND3X0_RVT U525 ( .A1(p2b_opcode[3]), .A2(n1300), .A3(p2b_opcode[4]), .Y(
        n790) );
  INVX1_RVT U526 ( .A(n790), .Y(n812) );
  NAND3X0_RVT U527 ( .A1(n779), .A2(n812), .A3(p2b_opcode[0]), .Y(n364) );
  INVX1_RVT U528 ( .A(n364), .Y(n273) );
  NAND2X0_RVT U529 ( .A1(n273), .A2(n454), .Y(n294) );
  NAND4X0_RVT U530 ( .A1(p2b_opcode[3]), .A2(p2b_opcode[2]), .A3(n672), .A4(
        n959), .Y(n789) );
  OA22X1_RVT U531 ( .A1(n455), .A2(n294), .A3(n789), .A4(n952), .Y(n269) );
  OA221X1_RVT U532 ( .A1(n270), .A2(p2b_opcode[2]), .A3(n270), .A4(
        p2b_opcode[0]), .A5(n269), .Y(n357) );
  NAND2X0_RVT U533 ( .A1(n669), .A2(p2b_opcode[1]), .Y(n434) );
  OR2X1_RVT U534 ( .A1(n672), .A2(p2b_opcode[2]), .Y(n271) );
  AO21X1_RVT U535 ( .A1(p2b_opcode[3]), .A2(n434), .A3(n271), .Y(n363) );
  OA21X1_RVT U536 ( .A1(n1247), .A2(n364), .A3(n363), .Y(n296) );
  NAND3X0_RVT U537 ( .A1(p2b_opcode[2]), .A2(n1301), .A3(p2b_opcode[4]), .Y(
        n463) );
  NAND2X0_RVT U538 ( .A1(n785), .A2(n1288), .Y(n819) );
  OA22X1_RVT U539 ( .A1(n440), .A2(n463), .A3(n819), .A4(n789), .Y(n272) );
  NAND2X0_RVT U540 ( .A1(n959), .A2(n812), .Y(n1060) );
  INVX1_RVT U541 ( .A(n1060), .Y(n840) );
  NAND2X0_RVT U542 ( .A1(n561), .A2(p2b_subopcode3_r[2]), .Y(n459) );
  NAND2X0_RVT U543 ( .A1(n840), .A2(n459), .Y(n365) );
  NAND3X0_RVT U544 ( .A1(n296), .A2(n272), .A3(n365), .Y(n362) );
  NAND4X0_RVT U546 ( .A1(n672), .A2(n1062), .A3(n1301), .A4(n1300), .Y(n377)
         );
  INVX1_RVT U547 ( .A(n377), .Y(n1058) );
  OR2X1_RVT U548 ( .A1(p2b_opcode[0]), .A2(n1057), .Y(n289) );
  INVX1_RVT U549 ( .A(n289), .Y(n1056) );
  AOI222X1_RVT U550 ( .A1(n1057), .A2(p2b_subopcode[2]), .A3(n1058), .A4(
        p2b_minoropcode[2]), .A5(n1253), .A6(n1056), .Y(n278) );
  NAND2X0_RVT U551 ( .A1(n840), .A2(p2b_subopcode[5]), .Y(n367) );
  NAND2X0_RVT U552 ( .A1(n273), .A2(n455), .Y(n274) );
  OA22X1_RVT U553 ( .A1(p2b_subopcode3_r[2]), .A2(n367), .A3(n454), .A4(n274), 
        .Y(n277) );
  INVX1_RVT U554 ( .A(n789), .Y(n291) );
  NAND3X0_RVT U555 ( .A1(p2b_subopcode[3]), .A2(n785), .A3(n291), .Y(n276) );
  NAND3X0_RVT U557 ( .A1(n277), .A2(n276), .A3(n275), .Y(n358) );
  AO221X1_RVT U558 ( .A1(n357), .A2(n362), .A3(n357), .A4(n278), .A5(n358), 
        .Y(n810) );
  NAND2X0_RVT U559 ( .A1(n841), .A2(n788), .Y(n965) );
  INVX1_RVT U560 ( .A(n965), .Y(n1184) );
  NAND2X0_RVT U587 ( .A1(n1169), .A2(p2b_subopcode[5]), .Y(n370) );
  NAND3X0_RVT U588 ( .A1(n435), .A2(n1287), .A3(n953), .Y(n974) );
  NAND2X0_RVT U589 ( .A1(p2b_subopcode[2]), .A2(n435), .Y(n954) );
  INVX1_RVT U590 ( .A(n954), .Y(n972) );
  NAND2X0_RVT U591 ( .A1(n972), .A2(n1286), .Y(n979) );
  NAND2X0_RVT U592 ( .A1(n561), .A2(n660), .Y(n465) );
  OA221X1_RVT U593 ( .A1(n1060), .A2(n965), .A3(n1060), .A4(n465), .A5(n289), 
        .Y(n290) );
  OA221X1_RVT U594 ( .A1(n370), .A2(n974), .A3(n370), .A4(n979), .A5(n290), 
        .Y(n295) );
  NAND2X0_RVT U595 ( .A1(p2b_subopcode[3]), .A2(p2b_subopcode[4]), .Y(n784) );
  NAND2X0_RVT U596 ( .A1(n291), .A2(n784), .Y(n292) );
  OA22X1_RVT U598 ( .A1(n1139), .A2(n298), .A3(n1143), .A4(n297), .Y(n332) );
  NAND2X0_RVT U599 ( .A1(n1127), .A2(n1319), .Y(n882) );
  NAND2X0_RVT U600 ( .A1(n309), .A2(n724), .Y(n299) );
  OA221X1_RVT U601 ( .A1(n307), .A2(n882), .A3(n300), .A4(n1319), .A5(n299), 
        .Y(n301) );
  OA22X1_RVT U602 ( .A1(p2_iw_r[24]), .A2(n301), .A3(n1281), .A4(n1039), .Y(
        n305) );
  OR2X1_RVT U603 ( .A1(aluflags_r[1]), .A2(n1132), .Y(n302) );
  AO21X1_RVT U604 ( .A1(aluflags_r[3]), .A2(n1318), .A3(n302), .Y(n303) );
  AO221X1_RVT U605 ( .A1(n303), .A2(n1319), .A3(n303), .A4(n1282), .A5(n1320), 
        .Y(n304) );
  NAND4X0_RVT U606 ( .A1(p2_iw_r[26]), .A2(n305), .A3(n304), .A4(n1321), .Y(
        n306) );
  OA221X1_RVT U607 ( .A1(aluflags_r[3]), .A2(n1321), .A3(n1281), .A4(
        p2_iw_r[26]), .A5(n306), .Y(n328) );
  OA221X1_RVT U608 ( .A1(p2minoropcode[2]), .A2(aluflags_r[0]), .A3(n1303), 
        .A4(n309), .A5(n1078), .Y(n315) );
  OA221X1_RVT U609 ( .A1(p2minoropcode[2]), .A2(n307), .A3(n1303), .A4(n310), 
        .A5(n1302), .Y(n314) );
  AO221X1_RVT U610 ( .A1(p2minoropcode[2]), .A2(n308), .A3(n1303), .A4(n307), 
        .A5(n1078), .Y(n312) );
  AO221X1_RVT U611 ( .A1(p2minoropcode[2]), .A2(n310), .A3(n1303), .A4(n309), 
        .A5(n1302), .Y(n311) );
  NAND2X0_RVT U612 ( .A1(n312), .A2(n311), .Y(n313) );
  AO222X1_RVT U613 ( .A1(n1072), .A2(n315), .A3(n1072), .A4(n314), .A5(n599), 
        .A6(n313), .Y(n327) );
  AO221X1_RVT U614 ( .A1(p2minoropcode[2]), .A2(n316), .A3(n1303), .A4(
        aluflags_r[2]), .A5(n1078), .Y(n325) );
  AO221X1_RVT U615 ( .A1(p2minoropcode[2]), .A2(n1282), .A3(n1303), .A4(n1281), 
        .A5(n1302), .Y(n323) );
  AO222X1_RVT U616 ( .A1(p2minoropcode[2]), .A2(n1302), .A3(p2minoropcode[2]), 
        .A4(n319), .A5(n1302), .A6(aluflags_r[3]), .Y(n320) );
  OA21X1_RVT U617 ( .A1(aluflags_r[1]), .A2(n321), .A3(n320), .Y(n322) );
  OA222X1_RVT U618 ( .A1(n1072), .A2(n325), .A3(n1072), .A4(n323), .A5(n322), 
        .A6(n599), .Y(n326) );
  AO221X1_RVT U619 ( .A1(p2minoropcode[3]), .A2(n327), .A3(n1304), .A4(n326), 
        .A5(p2minoropcode[4]), .Y(n405) );
  OA22X1_RVT U620 ( .A1(n328), .A2(n334), .A3(n1332), .A4(n405), .Y(n329) );
  NAND3X0_RVT U621 ( .A1(n332), .A2(n329), .A3(n630), .Y(n743) );
  INVX1_RVT U622 ( .A(n743), .Y(n330) );
  INVX1_RVT U623 ( .A(n405), .Y(n738) );
  INVX1_RVT U626 ( .A(n332), .Y(n598) );
  NAND2X0_RVT U627 ( .A1(n333), .A2(n676), .Y(n614) );
  NAND3X0_RVT U628 ( .A1(p2_iw_r[26]), .A2(n1317), .A3(n1321), .Y(n335) );
  OA22X1_RVT U629 ( .A1(n1127), .A2(n337), .A3(n335), .A4(n334), .Y(n618) );
  OA21X1_RVT U630 ( .A1(n947), .A2(n82), .A3(n618), .Y(n613) );
  OA21X1_RVT U631 ( .A1(n1320), .A2(n614), .A3(n613), .Y(n608) );
  NAND3X0_RVT U632 ( .A1(n1127), .A2(p2_lp_instr), .A3(n1319), .Y(n615) );
  OA22X1_RVT U633 ( .A1(n630), .A2(n1322), .A3(n1306), .A4(n615), .Y(n338) );
  AO21X1_RVT U635 ( .A1(p2_iw_r[15]), .A2(n339), .A3(n601), .Y(n597) );
  INVX1_RVT U638 ( .A(pcounter_jmp_restart_r), .Y(n398) );
  NAND3X0_RVT U639 ( .A1(n336), .A2(n1065), .A3(n398), .Y(n341) );
  NOR4X1_RVT U640 ( .A1(p2b_dojcc), .A2(p2_dorel), .A3(p2_dopred), .A4(n341), 
        .Y(n345) );
  AND2X1_RVT U641 ( .A1(n345), .A2(n340), .Y(hold_int_st2_a) );
  INVX1_RVT U642 ( .A(n341), .Y(n347) );
  AO221X1_RVT U643 ( .A1(n1066), .A2(n985), .A3(n1066), .A4(n343), .A5(n342), 
        .Y(n346) );
  AO22X1_RVT U644 ( .A1(n347), .A2(n346), .A3(n345), .A4(n344), .Y(n348) );
  NOR3X2_RVT U645 ( .A1(hold_int_st2_a), .A2(n1283), .A3(n348), .Y(pcen_niv)
         );
  NOR2X0_RVT U652 ( .A1(p3iv), .A2(p3int), .Y(n352) );
  AND3X1_RVT U654 ( .A1(en3_niv_a), .A2(n355), .A3(n354), .Y(en3) );
  AO222X1_RVT U655 ( .A1(n1057), .A2(p2b_subopcode[1]), .A3(n1056), .A4(n1254), 
        .A5(n1058), .A6(p2b_minoropcode[1]), .Y(n356) );
  NAND2X0_RVT U656 ( .A1(n357), .A2(n356), .Y(n360) );
  INVX1_RVT U657 ( .A(n358), .Y(n359) );
  OA21X1_RVT U658 ( .A1(n362), .A2(n360), .A3(n359), .Y(n809) );
  AND3X1_RVT U659 ( .A1(n364), .A2(n789), .A3(n363), .Y(n1061) );
  AND2X1_RVT U660 ( .A1(n365), .A2(n1061), .Y(n366) );
  OA21X1_RVT U661 ( .A1(n463), .A2(n1062), .A3(n366), .Y(n839) );
  AO222X1_RVT U662 ( .A1(p2b_subopcode3_r[2]), .A2(n1057), .A3(n1251), .A4(
        n1056), .A5(p2b_minoropcode[4]), .A6(n1058), .Y(n837) );
  AO22X1_RVT U663 ( .A1(n840), .A2(n1184), .A3(n839), .A4(n837), .Y(n1242) );
  AO222X1_RVT U664 ( .A1(p2b_subopcode3_r[1]), .A2(n1057), .A3(
        p2b_minoropcode[3]), .A4(n1058), .A5(n1056), .A6(n1252), .Y(n836) );
  INVX1_RVT U665 ( .A(n367), .Y(n456) );
  AO22X1_RVT U666 ( .A1(n839), .A2(n836), .A3(n841), .A4(n456), .Y(n1243) );
  NAND2X0_RVT U667 ( .A1(n1169), .A2(n788), .Y(n1006) );
  NAND2X0_RVT U669 ( .A1(n1328), .A2(n972), .Y(n428) );
  NAND3X0_RVT U670 ( .A1(n809), .A2(n1242), .A3(n1243), .Y(n369) );
  AO221X1_RVT U671 ( .A1(n1057), .A2(n370), .A3(n1057), .A4(n952), .A5(n369), 
        .Y(n374) );
  AO21X1_RVT U672 ( .A1(n958), .A2(n1006), .A3(n954), .Y(n371) );
  INVX1_RVT U674 ( .A(n1006), .Y(n1015) );
  NAND4X0_RVT U675 ( .A1(p2b_subopcode[3]), .A2(n1015), .A3(n1287), .A4(
        p2b_subopcode[4]), .Y(n372) );
  INVX1_RVT U677 ( .A(n810), .Y(n375) );
  OA22X1_RVT U678 ( .A1(n825), .A2(n372), .A3(n953), .A4(n371), .Y(n373) );
  NOR3X0_RVT U680 ( .A1(p2b_shift_by_one_a), .A2(p2b_shift_by_three_a), .A3(
        p2b_shift_by_two_a), .Y(p2b_shift_by_zero_a) );
  AND2X1_RVT U681 ( .A1(p2b_iv), .A2(i_p2b_source1_en_r), .Y(s1en) );
  AND2X2_RVT U683 ( .A1(p2b_iv), .A2(i_p2b_source2_en_r), .Y(s2en) );
  NAND2X0_RVT U684 ( .A1(n660), .A2(p2b_subopcode3_r[1]), .Y(n960) );
  OA22X1_RVT U685 ( .A1(n1062), .A2(n463), .A3(n960), .A4(n1060), .Y(n378) );
  NAND3X0_RVT U686 ( .A1(n841), .A2(n840), .A3(p2b_subopcode[5]), .Y(n376) );
  NAND3X0_RVT U687 ( .A1(n378), .A2(n377), .A3(n376), .Y(i_p2b_st_decode_a) );
  AND3X1_RVT U688 ( .A1(n1081), .A2(p2b_iv), .A3(i_p2b_st_decode_a), .Y(
        mstore2b) );
  NAND2X0_RVT U689 ( .A1(n435), .A2(n1287), .Y(n1003) );
  INVX1_RVT U690 ( .A(n1003), .Y(n1012) );
  NAND2X0_RVT U691 ( .A1(n1330), .A2(n909), .Y(n899) );
  INVX1_RVT U692 ( .A(n899), .Y(n379) );
  INVX1_RVT U693 ( .A(n1005), .Y(n426) );
  AND3X1_RVT U694 ( .A1(n1328), .A2(n426), .A3(p2b_subopcode[5]), .Y(n928) );
  AND4X1_RVT U695 ( .A1(p2b_minoropcode[3]), .A2(n928), .A3(n1298), .A4(n1297), 
        .Y(n976) );
  AND2X1_RVT U697 ( .A1(n1266), .A2(n523), .Y(p2b_abs_op) );
  NAND2X0_RVT U700 ( .A1(n399), .A2(n1306), .Y(n739) );
  INVX1_RVT U701 ( .A(n739), .Y(n380) );
  AND2X1_RVT U702 ( .A1(p2iv), .A2(p2offset[22]), .Y(n740) );
  OA221X1_RVT U703 ( .A1(n381), .A2(n741), .A3(n381), .A4(n380), .A5(n740), 
        .Y(p2_dopred_nds) );
  AO21X1_RVT U704 ( .A1(p2_dorel), .A2(n1085), .A3(p2_dopred_nds), .Y(n1068)
         );
  INVX1_RVT U706 ( .A(n499), .Y(n492) );
  INVX1_RVT U707 ( .A(n382), .Y(n396) );
  INVX1_RVT U708 ( .A(n383), .Y(n493) );
  INVX1_RVT U709 ( .A(n384), .Y(n491) );
  AO22X1_RVT U710 ( .A1(p2_iw_r[24]), .A2(n493), .A3(n491), .A4(n1045), .Y(
        n386) );
  OR2X1_RVT U711 ( .A1(n396), .A2(n386), .Y(n387) );
  AO21X1_RVT U712 ( .A1(n492), .A2(n1317), .A3(n387), .Y(p2_s2a[0]) );
  AO22X1_RVT U713 ( .A1(n491), .A2(n1044), .A3(n1321), .A4(n493), .Y(n388) );
  OR2X1_RVT U714 ( .A1(n396), .A2(n388), .Y(n389) );
  AO21X1_RVT U715 ( .A1(n492), .A2(n1318), .A3(n389), .Y(p2_s2a[1]) );
  AO22X1_RVT U716 ( .A1(p2_iw_r[26]), .A2(n493), .A3(n491), .A4(n729), .Y(n391) );
  OR2X1_RVT U717 ( .A1(n396), .A2(n391), .Y(n392) );
  AO21X1_RVT U718 ( .A1(n492), .A2(n1319), .A3(n392), .Y(p2_s2a[2]) );
  AO22X1_RVT U719 ( .A1(p2_iw_r[12]), .A2(n493), .A3(n491), .A4(n717), .Y(n393) );
  OR2X1_RVT U720 ( .A1(n396), .A2(n393), .Y(n394) );
  AO21X1_RVT U721 ( .A1(n492), .A2(n1307), .A3(n394), .Y(p2_s2a[3]) );
  AO22X1_RVT U722 ( .A1(p2_iw_r[13]), .A2(n493), .A3(n491), .A4(n712), .Y(n395) );
  OR2X1_RVT U723 ( .A1(n396), .A2(n395), .Y(n397) );
  AO21X1_RVT U724 ( .A1(n492), .A2(n1308), .A3(n397), .Y(p2_s2a[4]) );
  AND4X1_RVT U725 ( .A1(p2iv), .A2(n473), .A3(n1320), .A4(n1321), .Y(n402) );
  NAND4X0_RVT U726 ( .A1(n399), .A2(n398), .A3(n1085), .A4(n1170), .Y(n400) );
  OR2X1_RVT U727 ( .A1(loop_int_holdoff_a), .A2(n400), .Y(n401) );
  AO21X1_RVT U728 ( .A1(n857), .A2(n402), .A3(n401), .Y(interrupt_holdoff) );
  OA21X1_RVT U729 ( .A1(n403), .A2(n1334), .A3(kill_p2_a), .Y(n1071) );
  INVX1_RVT U730 ( .A(n1071), .Y(n1089) );
  NAND2X0_RVT U731 ( .A1(p2b_iv), .A2(n987), .Y(n984) );
  NAND2X0_RVT U732 ( .A1(p2iv), .A2(n594), .Y(n592) );
  OA22X1_RVT U734 ( .A1(n406), .A2(n743), .A3(n405), .A4(n404), .Y(n408) );
  NAND3X0_RVT U735 ( .A1(n1087), .A2(n408), .A3(n407), .Y(n409) );
  NAND2X0_RVT U736 ( .A1(n984), .A2(n409), .Y(n410) );
  AND2X1_RVT U737 ( .A1(n410), .A2(n1081), .Y(n411) );
  OA21X1_RVT U738 ( .A1(n1338), .A2(n1089), .A3(n411), .Y(i_p2b_iv_nxt) );
  AND2X1_RVT U739 ( .A1(n985), .A2(i_p2b_disable_r), .Y(n413) );
  OA21X1_RVT U740 ( .A1(en3), .A2(n584), .A3(n413), .Y(i_p3_disable_nxt) );
  INVX1_RVT U743 ( .A(n819), .Y(n439) );
  NAND2X0_RVT U744 ( .A1(p2b_subopcode[2]), .A2(n439), .Y(n900) );
  NAND4X0_RVT U745 ( .A1(n788), .A2(n834), .A3(n1287), .A4(p2b_subopcode[4]), 
        .Y(n422) );
  AND2X1_RVT U746 ( .A1(p2b_subopcode[2]), .A2(n785), .Y(n908) );
  NAND2X0_RVT U747 ( .A1(p2b_subopcode[3]), .A2(n1287), .Y(n443) );
  INVX1_RVT U748 ( .A(n443), .Y(n418) );
  NAND2X0_RVT U749 ( .A1(p2b_subopcode[3]), .A2(n1286), .Y(n416) );
  NAND3X0_RVT U750 ( .A1(n909), .A2(n1287), .A3(p2b_subopcode[4]), .Y(n415) );
  NAND3X0_RVT U751 ( .A1(p2b_subopcode[2]), .A2(p2b_subopcode[1]), .A3(n1288), 
        .Y(n414) );
  NAND4X0_RVT U752 ( .A1(n900), .A2(n416), .A3(n415), .A4(n414), .Y(n417) );
  AO221X1_RVT U753 ( .A1(n681), .A2(n908), .A3(p2b_subopcode[0]), .A4(n418), 
        .A5(n417), .Y(n419) );
  NAND2X0_RVT U754 ( .A1(p2b_subopcode[5]), .A2(n419), .Y(n420) );
  OA221X1_RVT U755 ( .A1(n784), .A2(n1287), .A3(n784), .A4(n1286), .A5(n420), 
        .Y(n421) );
  AND2X1_RVT U756 ( .A1(n422), .A2(n421), .Y(n423) );
  OA21X1_RVT U757 ( .A1(n1004), .A2(n900), .A3(n423), .Y(n949) );
  NAND2X0_RVT U758 ( .A1(n973), .A2(n1328), .Y(n425) );
  NAND3X0_RVT U759 ( .A1(n785), .A2(n1287), .A3(p2b_subopcode[5]), .Y(n424) );
  NAND3X0_RVT U760 ( .A1(n949), .A2(n425), .A3(n424), .Y(n902) );
  INVX1_RVT U761 ( .A(n900), .Y(n942) );
  INVX1_RVT U762 ( .A(n901), .Y(n429) );
  NAND2X0_RVT U763 ( .A1(n973), .A2(n834), .Y(n956) );
  NAND3X0_RVT U764 ( .A1(p2b_subopcode[3]), .A2(n1287), .A3(n1286), .Y(n818)
         );
  NAND2X0_RVT U765 ( .A1(n426), .A2(n1004), .Y(n427) );
  NAND4X0_RVT U766 ( .A1(n428), .A2(n956), .A3(n818), .A4(n427), .Y(n971) );
  OR2X1_RVT U767 ( .A1(n429), .A2(n971), .Y(n430) );
  AO21X1_RVT U768 ( .A1(n942), .A2(n834), .A3(n430), .Y(n433) );
  NAND2X0_RVT U769 ( .A1(p2b_minoropcode[3]), .A2(n693), .Y(n920) );
  OA22X1_RVT U770 ( .A1(p2b_minoropcode[2]), .A2(p2b_minoropcode[3]), .A3(n920), .A4(n1297), .Y(n431) );
  NAND2X0_RVT U771 ( .A1(p2b_minoropcode[2]), .A2(p2b_minoropcode[3]), .Y(n906) );
  NAND4X0_RVT U772 ( .A1(n431), .A2(n904), .A3(n906), .A4(n903), .Y(n432) );
  AO22X1_RVT U773 ( .A1(n788), .A2(n433), .A3(n928), .A4(n432), .Y(n470) );
  NOR4X1_RVT U774 ( .A1(n1301), .A2(n1300), .A3(p2b_opcode[4]), .A4(n434), .Y(
        n941) );
  NAND2X0_RVT U775 ( .A1(n941), .A2(n1288), .Y(n967) );
  AND3X1_RVT U776 ( .A1(n672), .A2(n1301), .A3(n1300), .Y(n931) );
  NAND3X0_RVT U777 ( .A1(n779), .A2(n931), .A3(p2b_opcode[0]), .Y(n438) );
  AND4X1_RVT U778 ( .A1(p2b_minoropcode[2]), .A2(p2b_minoropcode[3]), .A3(
        p2b_minoropcode[1]), .A4(p2b_subopcode[0]), .Y(n930) );
  AND2X1_RVT U779 ( .A1(n779), .A2(p2b_opcode[0]), .Y(n932) );
  NAND4X0_RVT U781 ( .A1(n1330), .A2(n435), .A3(n1328), .A4(n1287), .Y(n436)
         );
  AND2X1_RVT U782 ( .A1(n898), .A2(n436), .Y(n437) );
  OA21X1_RVT U783 ( .A1(n438), .A2(n930), .A3(n437), .Y(n955) );
  OA221X1_RVT U784 ( .A1(n439), .A2(n967), .A3(n439), .A4(n966), .A5(n955), 
        .Y(n468) );
  NAND2X0_RVT U785 ( .A1(n1330), .A2(n1328), .Y(n921) );
  NAND2X0_RVT U786 ( .A1(n1301), .A2(n440), .Y(n442) );
  INVX1_RVT U787 ( .A(n442), .Y(n441) );
  AO221X1_RVT U788 ( .A1(p2b_opcode[2]), .A2(n442), .A3(n1300), .A4(n441), 
        .A5(p2b_opcode[4]), .Y(n451) );
  OA22X1_RVT U790 ( .A1(n1288), .A2(n825), .A3(p2b_subopcode[0]), .A4(n443), 
        .Y(n448) );
  OA22X1_RVT U791 ( .A1(n785), .A2(n444), .A3(n681), .A4(n819), .Y(n445) );
  AO221X1_RVT U792 ( .A1(n445), .A2(p2b_subopcode[4]), .A3(n445), .A4(n953), 
        .A5(p2b_subopcode[2]), .Y(n447) );
  NAND3X0_RVT U793 ( .A1(p2b_subopcode[2]), .A2(n1328), .A3(p2b_subopcode[4]), 
        .Y(n446) );
  AND4X1_RVT U794 ( .A1(n448), .A2(n784), .A3(n447), .A4(n446), .Y(n923) );
  OA221X1_RVT U795 ( .A1(n449), .A2(n672), .A3(n449), .A4(n923), .A5(n1266), 
        .Y(n450) );
  AND2X1_RVT U796 ( .A1(n451), .A2(n450), .Y(n452) );
  OA21X1_RVT U797 ( .A1(n921), .A2(n900), .A3(n452), .Y(n917) );
  NAND4X0_RVT U798 ( .A1(p2b_opcode[2]), .A2(p2b_opcode[3]), .A3(n959), .A4(
        p2b_opcode[4]), .Y(n811) );
  NAND3X0_RVT U799 ( .A1(n455), .A2(n454), .A3(n453), .Y(n457) );
  NAND2X0_RVT U800 ( .A1(n457), .A2(n456), .Y(n458) );
  OA22X1_RVT U801 ( .A1(n819), .A2(n460), .A3(n459), .A4(n458), .Y(n461) );
  AND2X1_RVT U802 ( .A1(n563), .A2(n461), .Y(n462) );
  OA21X1_RVT U803 ( .A1(n811), .A2(n660), .A3(n462), .Y(n467) );
  INVX1_RVT U804 ( .A(n463), .Y(n464) );
  AND2X1_RVT U805 ( .A1(n1062), .A2(n464), .Y(n1016) );
  NAND4X0_RVT U806 ( .A1(n1016), .A2(n110), .A3(p2b_subopcode[5]), .A4(n465), 
        .Y(n466) );
  NAND4X0_RVT U807 ( .A1(n468), .A2(n917), .A3(n467), .A4(n466), .Y(n469) );
  INVX1_RVT U809 ( .A(ivic), .Y(n1095) );
  OA21X1_RVT U810 ( .A1(en), .A2(i_go_r), .A3(n1095), .Y(i_go_a) );
  INVX1_RVT U811 ( .A(n501), .Y(n472) );
  AND2X1_RVT U812 ( .A1(n1280), .A2(n1317), .Y(n875) );
  AND2X1_RVT U813 ( .A1(n472), .A2(n875), .Y(p2lr) );
  AND4X1_RVT U814 ( .A1(n1280), .A2(p2_iw_r[24]), .A3(n473), .A4(n1321), .Y(
        i_p2_sync_inst_a) );
  OA22X1_RVT U815 ( .A1(n1149), .A2(n488), .A3(n81), .A4(n487), .Y(n475) );
  INVX1_RVT U816 ( .A(n481), .Y(n883) );
  NAND2X0_RVT U817 ( .A1(n600), .A2(n883), .Y(n474) );
  NAND3X0_RVT U818 ( .A1(n1134), .A2(p2opcode[1]), .A3(n884), .Y(n671) );
  NAND3X0_RVT U819 ( .A1(n475), .A2(n474), .A3(n671), .Y(p2_s1a[5]) );
  OA22X1_RVT U820 ( .A1(n1143), .A2(n488), .A3(n80), .A4(n487), .Y(n477) );
  NAND2X0_RVT U821 ( .A1(n712), .A2(n883), .Y(n476) );
  NAND3X0_RVT U822 ( .A1(n477), .A2(n476), .A3(n478), .Y(p2_s1a[4]) );
  OA22X1_RVT U823 ( .A1(n1139), .A2(n488), .A3(n79), .A4(n487), .Y(n480) );
  NAND2X0_RVT U824 ( .A1(n717), .A2(n883), .Y(n479) );
  NAND3X0_RVT U825 ( .A1(n480), .A2(n479), .A3(n478), .Y(p2_s1a[3]) );
  OA22X1_RVT U826 ( .A1(n481), .A2(n1133), .A3(n1322), .A4(n487), .Y(n484) );
  OA22X1_RVT U827 ( .A1(n1132), .A2(n488), .A3(n482), .A4(n1323), .Y(n483) );
  NAND2X0_RVT U828 ( .A1(n484), .A2(n483), .Y(p2_s1a[2]) );
  OA22X1_RVT U829 ( .A1(n1105), .A2(n487), .A3(n1127), .A4(n488), .Y(n486) );
  NAND2X0_RVT U830 ( .A1(n646), .A2(n884), .Y(n675) );
  NAND2X0_RVT U831 ( .A1(n883), .A2(n1044), .Y(n485) );
  NAND4X0_RVT U832 ( .A1(n486), .A2(n675), .A3(n671), .A4(n485), .Y(p2_s1a[1])
         );
  OA22X1_RVT U833 ( .A1(n1163), .A2(n488), .A3(n487), .A4(n1320), .Y(n490) );
  NAND2X0_RVT U834 ( .A1(n1045), .A2(n883), .Y(n489) );
  NAND3X0_RVT U835 ( .A1(n490), .A2(n489), .A3(n671), .Y(p2_s1a[0]) );
  AO222X1_RVT U836 ( .A1(n493), .A2(p2_iw_r[14]), .A3(n1309), .A4(n492), .A5(
        n600), .A6(n491), .Y(n1221) );
  OR2X1_RVT U837 ( .A1(n1142), .A2(n494), .Y(n581) );
  AO22X1_RVT U838 ( .A1(n1127), .A2(n1163), .A3(n724), .A4(n1316), .Y(n495) );
  AOI21X1_RVT U839 ( .A1(n725), .A2(n495), .A3(x_p2_bfield_wb_a), .Y(n509) );
  NAND2X0_RVT U840 ( .A1(n876), .A2(n496), .Y(n498) );
  NAND4X0_RVT U841 ( .A1(p2opcode[4]), .A2(n1331), .A3(n1326), .A4(n1325), .Y(
        n1025) );
  OR2X1_RVT U842 ( .A1(n1025), .A2(n514), .Y(n1019) );
  NAND4X0_RVT U843 ( .A1(n1132), .A2(p2opcode[3]), .A3(p2opcode[4]), .A4(n1051), .Y(n497) );
  AND4X1_RVT U844 ( .A1(n499), .A2(n498), .A3(n1019), .A4(n497), .Y(n502) );
  NAND2X0_RVT U845 ( .A1(n1331), .A2(n546), .Y(n1023) );
  NAND2X0_RVT U846 ( .A1(p2opcode[1]), .A2(n884), .Y(n500) );
  AND4X1_RVT U847 ( .A1(n502), .A2(n501), .A3(n1023), .A4(n500), .Y(n508) );
  NAND4X0_RVT U848 ( .A1(n1314), .A2(n1317), .A3(n1311), .A4(n503), .Y(n504)
         );
  OA221X1_RVT U849 ( .A1(n504), .A2(n552), .A3(n504), .A4(n1307), .A5(n876), 
        .Y(n889) );
  NAND3X0_RVT U850 ( .A1(n505), .A2(n889), .A3(n1319), .Y(n506) );
  NAND4X0_RVT U851 ( .A1(n509), .A2(n508), .A3(n507), .A4(n506), .Y(n510) );
  NAND2X0_RVT U852 ( .A1(n1280), .A2(n510), .Y(n576) );
  OA22X1_RVT U853 ( .A1(n1149), .A2(n581), .A3(n576), .A4(n81), .Y(n522) );
  NAND4X0_RVT U854 ( .A1(n1280), .A2(n736), .A3(n725), .A4(n511), .Y(n512) );
  AND2X1_RVT U855 ( .A1(n997), .A2(n512), .Y(n570) );
  AND4X1_RVT U856 ( .A1(n1280), .A2(n1105), .A3(n1322), .A4(n1320), .Y(n513)
         );
  NAND3X0_RVT U857 ( .A1(n514), .A2(n735), .A3(n513), .Y(n587) );
  NAND4X0_RVT U858 ( .A1(n1280), .A2(n725), .A3(n1317), .A4(n1319), .Y(n515)
         );
  AND4X1_RVT U859 ( .A1(n570), .A2(n1267), .A3(n587), .A4(n515), .Y(n526) );
  NAND2X0_RVT U860 ( .A1(p2opcode[4]), .A2(n658), .Y(n516) );
  NAND2X0_RVT U861 ( .A1(n646), .A2(n546), .Y(n722) );
  NAND3X0_RVT U862 ( .A1(n517), .A2(n516), .A3(n722), .Y(n519) );
  NAND2X0_RVT U863 ( .A1(n1280), .A2(n519), .Y(n574) );
  AND2X1_RVT U864 ( .A1(n581), .A2(n574), .Y(n535) );
  NAND3X0_RVT U865 ( .A1(n1280), .A2(n1051), .A3(n546), .Y(n536) );
  OA21X1_RVT U866 ( .A1(n1142), .A2(n675), .A3(n536), .Y(n520) );
  NAND4X0_RVT U867 ( .A1(n526), .A2(n535), .A3(n520), .A4(n576), .Y(n537) );
  INVX1_RVT U868 ( .A(n537), .Y(n579) );
  NAND2X0_RVT U869 ( .A1(n579), .A2(p2minoropcode[5]), .Y(n521) );
  NAND3X0_RVT U870 ( .A1(n522), .A2(n521), .A3(n587), .Y(i_p2_destination_a[5]) );
  OA22X1_RVT U871 ( .A1(n1143), .A2(n581), .A3(n576), .A4(n80), .Y(n525) );
  NAND2X0_RVT U872 ( .A1(n579), .A2(p2minoropcode[4]), .Y(n524) );
  NAND3X0_RVT U873 ( .A1(n525), .A2(n526), .A3(n524), .Y(i_p2_destination_a[4]) );
  OA21X1_RVT U874 ( .A1(n1149), .A2(n536), .A3(n526), .Y(n530) );
  OA22X1_RVT U875 ( .A1(n1139), .A2(n581), .A3(n1132), .A4(n574), .Y(n528) );
  OA22X1_RVT U876 ( .A1(n1304), .A2(n537), .A3(n79), .A4(n576), .Y(n527) );
  NAND3X0_RVT U877 ( .A1(n530), .A2(n528), .A3(n527), .Y(i_p2_destination_a[3]) );
  OA22X1_RVT U878 ( .A1(n1132), .A2(n535), .A3(n576), .A4(n1322), .Y(n531) );
  NAND2X0_RVT U879 ( .A1(n579), .A2(p2minoropcode[2]), .Y(n529) );
  NAND3X0_RVT U880 ( .A1(n531), .A2(n530), .A3(n529), .Y(i_p2_destination_a[2]) );
  OA22X1_RVT U881 ( .A1(n1143), .A2(n536), .A3(p2ilev1), .A4(n1267), .Y(n532)
         );
  OA21X1_RVT U882 ( .A1(n1127), .A2(n535), .A3(n532), .Y(n534) );
  OA22X1_RVT U883 ( .A1(n1105), .A2(n576), .A3(n1078), .A4(n537), .Y(n533) );
  NAND4X0_RVT U884 ( .A1(n570), .A2(n534), .A3(n533), .A4(n587), .Y(
        i_p2_destination_a[1]) );
  OA22X1_RVT U885 ( .A1(n1139), .A2(n536), .A3(n1163), .A4(n535), .Y(n540) );
  OA22X1_RVT U886 ( .A1(n1072), .A2(n537), .A3(n576), .A4(n1320), .Y(n539) );
  NAND2X0_RVT U887 ( .A1(p2int), .A2(p2ilev1), .Y(n538) );
  NAND4X0_RVT U888 ( .A1(n570), .A2(n540), .A3(n539), .A4(n538), .Y(
        i_p2_destination_a[0]) );
  AO221X1_RVT U889 ( .A1(p2minoropcode[3]), .A2(n1305), .A3(n1304), .A4(
        p2minoropcode[4]), .A5(n1134), .Y(n541) );
  NAND3X0_RVT U890 ( .A1(n658), .A2(p2opcode[1]), .A3(n541), .Y(n542) );
  OA221X1_RVT U891 ( .A1(n692), .A2(n1132), .A3(n692), .A4(n1318), .A5(n542), 
        .Y(n548) );
  AND2X1_RVT U892 ( .A1(n1314), .A2(n1311), .Y(n1033) );
  OA221X1_RVT U893 ( .A1(n1325), .A2(p2opcode[3]), .A3(n1325), .A4(n1051), 
        .A5(n543), .Y(n545) );
  OA22X1_RVT U894 ( .A1(n1033), .A2(n1026), .A3(n545), .A4(n1327), .Y(n547) );
  INVX1_RVT U895 ( .A(x_idecode2), .Y(n656) );
  NAND2X0_RVT U896 ( .A1(n546), .A2(n1324), .Y(n1020) );
  NAND4X0_RVT U897 ( .A1(n548), .A2(n547), .A3(n656), .A4(n1020), .Y(n573) );
  NAND3X0_RVT U898 ( .A1(n550), .A2(n549), .A3(n1308), .Y(n555) );
  NAND2X0_RVT U899 ( .A1(n1143), .A2(n1314), .Y(n562) );
  AO221X1_RVT U900 ( .A1(p2subopcode[3]), .A2(n552), .A3(n1311), .A4(n562), 
        .A5(n551), .Y(n553) );
  NAND2X0_RVT U901 ( .A1(n1163), .A2(n553), .Y(n554) );
  NAND4X0_RVT U902 ( .A1(n557), .A2(n556), .A3(n555), .A4(n554), .Y(n558) );
  NAND3X0_RVT U903 ( .A1(n559), .A2(n1327), .A3(n558), .Y(n571) );
  NAND2X0_RVT U904 ( .A1(n560), .A2(n874), .Y(n564) );
  NAND4X0_RVT U905 ( .A1(n566), .A2(n565), .A3(n564), .A4(n562), .Y(n567) );
  AO22X1_RVT U906 ( .A1(n1132), .A2(n1051), .A3(n1331), .A4(n567), .Y(n568) );
  NAND2X0_RVT U907 ( .A1(n644), .A2(n568), .Y(n569) );
  NAND3X0_RVT U908 ( .A1(n571), .A2(n570), .A3(n569), .Y(n572) );
  AO221X1_RVT U909 ( .A1(n1280), .A2(n573), .A3(n1280), .A4(n572), .A5(p2int), 
        .Y(i_p2_destination_en_a) );
  OA22X1_RVT U910 ( .A1(n577), .A2(n576), .A3(n575), .A4(n574), .Y(n588) );
  AND4X1_RVT U911 ( .A1(p2minoropcode[4]), .A2(p2minoropcode[3]), .A3(n578), 
        .A4(p2minoropcode[5]), .Y(n580) );
  NAND3X0_RVT U912 ( .A1(n1072), .A2(n580), .A3(n579), .Y(n586) );
  OR3X1_RVT U913 ( .A1(n1028), .A2(n583), .A3(n581), .Y(n585) );
  NAND4X0_RVT U914 ( .A1(n588), .A2(n587), .A3(n586), .A4(n585), .Y(n589) );
  AND2X1_RVT U915 ( .A1(i_p2_destination_en_a), .A2(n589), .Y(i_p2_dest_imm_a)
         );
  AO221X1_RVT U917 ( .A1(n1170), .A2(n1085), .A3(n1170), .A4(n592), .A5(n1339), 
        .Y(n590) );
  AO221X1_RVT U918 ( .A1(i_p2_is_dslot_r), .A2(en2), .A3(n1171), .A4(n590), 
        .A5(n1071), .Y(n992) );
  AND3X1_RVT U919 ( .A1(p2delay_slot), .A2(n1087), .A3(n1089), .Y(n1077) );
  INVX1_RVT U920 ( .A(n368), .Y(n591) );
  OA221X1_RVT U921 ( .A1(n1077), .A2(n591), .A3(n368), .A4(n987), .A5(n1081), 
        .Y(i_p2b_has_dslot_nxt) );
  AO221X1_RVT U922 ( .A1(n385), .A2(n390), .A3(n385), .A4(n592), .A5(n1339), 
        .Y(n593) );
  AO221X1_RVT U923 ( .A1(i_p2_is_limm_r), .A2(n594), .A3(n1172), .A4(n593), 
        .A5(n1071), .Y(n993) );
  AND3X1_RVT U924 ( .A1(n1087), .A2(n1073), .A3(n1089), .Y(n1094) );
  OA221X1_RVT U925 ( .A1(n1094), .A2(n1173), .A3(n351), .A4(n987), .A5(n1081), 
        .Y(i_p2b_has_limm_nxt) );
  AO22X1_RVT U926 ( .A1(n992), .A2(i_p2b_has_dslot_nxt), .A3(n993), .A4(
        i_p2b_has_limm_nxt), .Y(n595) );
  AND2X1_RVT U927 ( .A1(i_p2b_iv_nxt), .A2(n595), .Y(N1601) );
  AO21X1_RVT U928 ( .A1(n1302), .A2(n598), .A3(n597), .Y(p2offset[21]) );
  AO21X1_RVT U929 ( .A1(n599), .A2(n598), .A3(n597), .Y(p2offset[20]) );
  AO21X1_RVT U930 ( .A1(p2_iw_r[15]), .A2(n606), .A3(n601), .Y(p2offset[19])
         );
  AO21X1_RVT U931 ( .A1(p2_iw_r[14]), .A2(n606), .A3(n601), .Y(p2offset[18])
         );
  AO21X1_RVT U932 ( .A1(p2_iw_r[13]), .A2(n606), .A3(n601), .Y(p2offset[17])
         );
  AO21X1_RVT U933 ( .A1(p2_iw_r[12]), .A2(n606), .A3(n601), .Y(p2offset[16])
         );
  AO21X1_RVT U934 ( .A1(n606), .A2(n600), .A3(n601), .Y(p2offset[15]) );
  AO21X1_RVT U935 ( .A1(n606), .A2(n712), .A3(n601), .Y(p2offset[14]) );
  AO21X1_RVT U936 ( .A1(n606), .A2(n717), .A3(n601), .Y(p2offset[13]) );
  AO21X1_RVT U937 ( .A1(n606), .A2(n729), .A3(n601), .Y(p2offset[12]) );
  AO21X1_RVT U938 ( .A1(n606), .A2(n1044), .A3(n601), .Y(p2offset[11]) );
  OA22X1_RVT U939 ( .A1(n1105), .A2(n630), .A3(n1305), .A4(n615), .Y(n603) );
  NAND2X0_RVT U940 ( .A1(n1045), .A2(n606), .Y(n602) );
  NAND3X0_RVT U941 ( .A1(n603), .A2(n608), .A3(n602), .Y(p2offset[10]) );
  OA22X1_RVT U942 ( .A1(n1304), .A2(n615), .A3(n630), .A4(n1320), .Y(n605) );
  NAND2X0_RVT U943 ( .A1(p2_iw_r[26]), .A2(n606), .Y(n604) );
  NAND3X0_RVT U944 ( .A1(n605), .A2(n608), .A3(n604), .Y(p2offset[9]) );
  OA22X1_RVT U945 ( .A1(n1132), .A2(n630), .A3(n1303), .A4(n615), .Y(n609) );
  NAND2X0_RVT U946 ( .A1(n606), .A2(n1321), .Y(n607) );
  NAND3X0_RVT U947 ( .A1(n609), .A2(n608), .A3(n607), .Y(p2offset[8]) );
  OA22X1_RVT U948 ( .A1(n1132), .A2(n614), .A3(n1127), .A4(n630), .Y(n612) );
  OA22X1_RVT U949 ( .A1(n1078), .A2(n615), .A3(n1332), .A4(n1320), .Y(n611) );
  NAND3X0_RVT U950 ( .A1(n613), .A2(n612), .A3(n611), .Y(p2offset[7]) );
  OA22X1_RVT U951 ( .A1(n1163), .A2(n630), .A3(n1127), .A4(n614), .Y(n617) );
  OA22X1_RVT U952 ( .A1(n1132), .A2(n632), .A3(n1072), .A4(n615), .Y(n616) );
  INVX1_RVT U954 ( .A(n619), .Y(n629) );
  OA22X1_RVT U955 ( .A1(n1163), .A2(n629), .A3(n630), .A4(n1316), .Y(n621) );
  OA22X1_RVT U956 ( .A1(n1127), .A2(n632), .A3(n1150), .A4(n631), .Y(n620) );
  NAND2X0_RVT U957 ( .A1(n621), .A2(n620), .Y(p2offset[5]) );
  OA22X1_RVT U958 ( .A1(n629), .A2(n1316), .A3(n1313), .A4(n630), .Y(n623) );
  OA22X1_RVT U959 ( .A1(n1163), .A2(n632), .A3(n1144), .A4(n631), .Y(n622) );
  NAND2X0_RVT U960 ( .A1(n623), .A2(n622), .Y(p2offset[4]) );
  OA22X1_RVT U961 ( .A1(n1149), .A2(n630), .A3(n629), .A4(n1313), .Y(n625) );
  OA22X1_RVT U962 ( .A1(n1140), .A2(n631), .A3(n632), .A4(n1316), .Y(n624) );
  NAND2X0_RVT U963 ( .A1(n625), .A2(n624), .Y(p2offset[3]) );
  OA22X1_RVT U964 ( .A1(n1149), .A2(n629), .A3(n1143), .A4(n630), .Y(n628) );
  OA22X1_RVT U965 ( .A1(n1133), .A2(n631), .A3(n632), .A4(n1313), .Y(n627) );
  NAND2X0_RVT U966 ( .A1(n628), .A2(n627), .Y(p2offset[2]) );
  OA22X1_RVT U967 ( .A1(n1139), .A2(n630), .A3(n1143), .A4(n629), .Y(n635) );
  OA22X1_RVT U968 ( .A1(n1149), .A2(n632), .A3(n1128), .A4(n631), .Y(n633) );
  NAND2X0_RVT U969 ( .A1(n635), .A2(n633), .Y(p2offset[1]) );
  NAND2X0_RVT U970 ( .A1(p2opcode[4]), .A2(n1326), .Y(n691) );
  NAND2X0_RVT U971 ( .A1(n1331), .A2(n884), .Y(n636) );
  INVX1_RVT U972 ( .A(n675), .Y(n642) );
  NAND3X0_RVT U973 ( .A1(n642), .A2(n1322), .A3(n1321), .Y(n668) );
  NAND2X0_RVT U974 ( .A1(n636), .A2(n668), .Y(n685) );
  AOI21X1_RVT U975 ( .A1(n1051), .A2(n637), .A3(n685), .Y(n697) );
  AND2X1_RVT U976 ( .A1(n1025), .A2(n697), .Y(n638) );
  OA21X1_RVT U977 ( .A1(n639), .A2(n691), .A3(n638), .Y(n711) );
  INVX1_RVT U978 ( .A(n711), .Y(n650) );
  NAND3X0_RVT U979 ( .A1(n293), .A2(p2opcode[1]), .A3(n1326), .Y(n641) );
  NAND2X0_RVT U980 ( .A1(n1134), .A2(p2opcode[1]), .Y(n640) );
  OA22X1_RVT U981 ( .A1(n1327), .A2(n641), .A3(n640), .A4(n691), .Y(n643) );
  NAND3X0_RVT U982 ( .A1(p2_iw_r[26]), .A2(n1105), .A3(n642), .Y(n683) );
  NAND2X0_RVT U983 ( .A1(n643), .A2(n683), .Y(n731) );
  OA21X1_RVT U984 ( .A1(n675), .A2(n676), .A3(n671), .Y(n648) );
  NAND2X0_RVT U985 ( .A1(n646), .A2(n644), .Y(n651) );
  NAND4X0_RVT U986 ( .A1(n648), .A2(n691), .A3(n692), .A4(n651), .Y(n649) );
  OR3X2_RVT U987 ( .A1(n650), .A2(n731), .A3(n649), .Y(n673) );
  INVX1_RVT U988 ( .A(n673), .Y(n662) );
  NAND2X0_RVT U989 ( .A1(n1327), .A2(n651), .Y(n728) );
  NAND3X0_RVT U990 ( .A1(n662), .A2(p2_iw_r[26]), .A3(n728), .Y(n659) );
  INVX1_RVT U991 ( .A(n728), .Y(n703) );
  OAI22X1_RVT U992 ( .A1(n652), .A2(n1025), .A3(n1316), .A4(n722), .Y(n655) );
  OA21X1_RVT U993 ( .A1(n656), .A2(n655), .A3(n653), .Y(n657) );
  AO21X1_RVT U994 ( .A1(n1319), .A2(n1306), .A3(n1127), .Y(n881) );
  OA22X1_RVT U995 ( .A1(n657), .A2(n881), .A3(n1305), .A4(n947), .Y(n704) );
  NAND3X0_RVT U996 ( .A1(p2opcode[1]), .A2(n658), .A3(n1327), .Y(n710) );
  NAND3X0_RVT U997 ( .A1(n703), .A2(n704), .A3(n710), .Y(n696) );
  NAND2X0_RVT U998 ( .A1(p2_iw_r[24]), .A2(n728), .Y(n670) );
  OA21X1_RVT U999 ( .A1(n82), .A2(n710), .A3(n720), .Y(n667) );
  OA21X1_RVT U1000 ( .A1(n675), .A2(n670), .A3(n667), .Y(n666) );
  OA21X1_RVT U1001 ( .A1(n1306), .A2(n696), .A3(n666), .Y(n663) );
  NAND2X0_RVT U1002 ( .A1(n659), .A2(n663), .Y(n[1222]) );
  NAND3X0_RVT U1003 ( .A1(n662), .A2(n728), .A3(n1321), .Y(n664) );
  NAND2X0_RVT U1004 ( .A1(n664), .A2(n663), .Y(n[1223]) );
  OA22X1_RVT U1005 ( .A1(n1305), .A2(n696), .A3(n673), .A4(n670), .Y(n665) );
  NAND2X0_RVT U1006 ( .A1(n666), .A2(n665), .Y(n[1224]) );
  OA21X1_RVT U1007 ( .A1(n668), .A2(n670), .A3(n667), .Y(n682) );
  OA22X1_RVT U1008 ( .A1(n1304), .A2(n696), .A3(n683), .A4(n670), .Y(n678) );
  AND2X1_RVT U1009 ( .A1(n673), .A2(n671), .Y(n674) );
  OA21X1_RVT U1010 ( .A1(n676), .A2(n675), .A3(n674), .Y(n695) );
  INVX1_RVT U1011 ( .A(n695), .Y(n684) );
  NAND3X0_RVT U1012 ( .A1(n1319), .A2(n728), .A3(n684), .Y(n677) );
  NAND3X0_RVT U1013 ( .A1(n682), .A2(n678), .A3(n677), .Y(n[1225]) );
  OA22X1_RVT U1014 ( .A1(n1132), .A2(n683), .A3(n1127), .A4(n695), .Y(n679) );
  OA22X1_RVT U1015 ( .A1(n703), .A2(n679), .A3(n1303), .A4(n696), .Y(n680) );
  NAND2X0_RVT U1016 ( .A1(n682), .A2(n680), .Y(n[1226]) );
  OA22X1_RVT U1017 ( .A1(n1132), .A2(n710), .A3(n1078), .A4(n696), .Y(n689) );
  INVX1_RVT U1018 ( .A(n683), .Y(n699) );
  AO222X1_RVT U1019 ( .A1(n1318), .A2(n699), .A3(n1319), .A4(n685), .A5(n1317), 
        .A6(n684), .Y(n687) );
  NAND2X0_RVT U1020 ( .A1(n687), .A2(n728), .Y(n688) );
  NAND3X0_RVT U1021 ( .A1(n689), .A2(n688), .A3(n720), .Y(n[1227]) );
  OA22X1_RVT U1022 ( .A1(n736), .A2(n692), .A3(n1017), .A4(n691), .Y(n694) );
  NAND2X0_RVT U1023 ( .A1(n695), .A2(n694), .Y(n726) );
  NAND2X0_RVT U1024 ( .A1(n728), .A2(n726), .Y(n716) );
  OA22X1_RVT U1025 ( .A1(n1072), .A2(n696), .A3(n716), .A4(n1316), .Y(n702) );
  NAND2X0_RVT U1026 ( .A1(n697), .A2(n710), .Y(n706) );
  NAND2X0_RVT U1027 ( .A1(n1318), .A2(n706), .Y(n701) );
  NAND2X0_RVT U1028 ( .A1(n699), .A2(n1317), .Y(n700) );
  NAND4X0_RVT U1029 ( .A1(n702), .A2(n720), .A3(n701), .A4(n700), .Y(n[1228])
         );
  NAND2X0_RVT U1030 ( .A1(n703), .A2(n710), .Y(n886) );
  NAND2X0_RVT U1031 ( .A1(n704), .A2(n886), .Y(n733) );
  INVX1_RVT U1032 ( .A(n733), .Y(n705) );
  OA22X1_RVT U1033 ( .A1(n1150), .A2(n705), .A3(n1313), .A4(n716), .Y(n709) );
  NAND2X0_RVT U1034 ( .A1(n1317), .A2(n706), .Y(n708) );
  NAND2X0_RVT U1035 ( .A1(n1314), .A2(n731), .Y(n707) );
  NAND4X0_RVT U1036 ( .A1(n709), .A2(n720), .A3(n708), .A4(n707), .Y(n[1229])
         );
  AND2X1_RVT U1037 ( .A1(n711), .A2(n710), .Y(n723) );
  OA22X1_RVT U1038 ( .A1(n1149), .A2(n716), .A3(n723), .A4(n1316), .Y(n715) );
  NAND2X0_RVT U1039 ( .A1(n712), .A2(n733), .Y(n714) );
  NAND2X0_RVT U1040 ( .A1(p2subopcode[3]), .A2(n731), .Y(n713) );
  NAND4X0_RVT U1041 ( .A1(n715), .A2(n720), .A3(n714), .A4(n713), .Y(n[1230])
         );
  OA22X1_RVT U1042 ( .A1(n1143), .A2(n716), .A3(n723), .A4(n1313), .Y(n721) );
  NAND2X0_RVT U1043 ( .A1(n717), .A2(n733), .Y(n719) );
  NAND2X0_RVT U1044 ( .A1(n1309), .A2(n731), .Y(n718) );
  NAND4X0_RVT U1045 ( .A1(n721), .A2(n720), .A3(n719), .A4(n718), .Y(n[1231])
         );
  NAND2X0_RVT U1046 ( .A1(n723), .A2(n722), .Y(n734) );
  AO222X1_RVT U1047 ( .A1(n1308), .A2(n731), .A3(n1307), .A4(n726), .A5(n725), 
        .A6(n724), .Y(n727) );
  AO222X1_RVT U1048 ( .A1(n1309), .A2(n734), .A3(n729), .A4(n733), .A5(n728), 
        .A6(n727), .Y(n[1232]) );
  AO222X1_RVT U1049 ( .A1(n1308), .A2(n734), .A3(n1307), .A4(n731), .A5(n1044), 
        .A6(n733), .Y(n[1233]) );
  AO22X1_RVT U1050 ( .A1(n1307), .A2(n734), .A3(n1045), .A4(n733), .Y(n[1234])
         );
  NAND2X0_RVT U1051 ( .A1(n736), .A2(n735), .Y(n867) );
  NAND2X0_RVT U1052 ( .A1(n1078), .A2(n867), .Y(i_p2_q_a_1_) );
  AO221X1_RVT U1053 ( .A1(p2_lp_instr), .A2(n738), .A3(p2_lp_instr), .A4(n737), 
        .A5(n743), .Y(p2condtrue) );
  AND3X1_RVT U1054 ( .A1(n741), .A2(n740), .A3(n739), .Y(n1207) );
  AND3X1_RVT U1055 ( .A1(p2iv), .A2(n743), .A3(n742), .Y(i_p2_dolink_a) );
  AO22X1_RVT U1056 ( .A1(n745), .A2(p4_disable_r), .A3(n744), .A4(n1087), .Y(
        n746) );
  OR2X2_RVT U1057 ( .A1(actionpt_swi_a), .A2(n746), .Y(instruction_error) );
  AND2X1_RVT U1058 ( .A1(p2b_iv), .A2(i_p2b_destination_en_r), .Y(desten) );
  AND2X1_RVT U1059 ( .A1(n835), .A2(n1328), .Y(i_p2b_sr_decode_a) );
  AND2X2_RVT U1060 ( .A1(n748), .A2(n747), .Y(p2b_jmp_holdup_a) );
  AO222X1_RVT U1061 ( .A1(n1057), .A2(p2b_setflags), .A3(n1056), .A4(n1250), 
        .A5(n1058), .A6(p2b_minoropcode[5]), .Y(i_p2b_mop_e_a_5_) );
  NAND3X0_RVT U1062 ( .A1(n841), .A2(p2b_iv), .A3(n840), .Y(n749) );
  NAND3X0_RVT U1063 ( .A1(p2b_iv), .A2(n749), .A3(i_p2b_ld_decode_a), .Y(n751)
         );
  INVX1_RVT U1064 ( .A(n751), .Y(n753) );
  AND2X1_RVT U1065 ( .A1(n749), .A2(n751), .Y(n752) );
  AO22X1_RVT U1066 ( .A1(n753), .A2(n1244), .A3(n752), .A4(dest[5]), .Y(
        i_p3_sc_dest_nxt[5]) );
  INVX1_RVT U1067 ( .A(n749), .Y(n750) );
  AO221X1_RVT U1068 ( .A1(n753), .A2(n1245), .A3(n751), .A4(dest[4]), .A5(n750), .Y(i_p3_sc_dest_nxt[4]) );
  AO221X1_RVT U1069 ( .A1(n753), .A2(n1246), .A3(n751), .A4(dest[3]), .A5(n750), .Y(i_p3_sc_dest_nxt[3]) );
  AO221X1_RVT U1070 ( .A1(n753), .A2(n1247), .A3(n751), .A4(dest[2]), .A5(n750), .Y(i_p3_sc_dest_nxt[2]) );
  AO22X1_RVT U1071 ( .A1(n1248), .A2(n753), .A3(n752), .A4(dest[1]), .Y(
        i_p3_sc_dest_nxt[1]) );
  AO22X1_RVT U1072 ( .A1(n1249), .A2(n753), .A3(n752), .A4(dest[0]), .Y(
        i_p3_sc_dest_nxt[0]) );
  OA221X1_RVT U1076 ( .A1(n1264), .A2(n1295), .A3(n754), .A4(s1a[1]), .A5(
        i_p2b_source1_en_r), .Y(n758) );
  OA221X1_RVT U1077 ( .A1(n1260), .A2(n1296), .A3(n759), .A4(s1a[5]), .A5(n758), .Y(n760) );
  OA221X1_RVT U1078 ( .A1(n1265), .A2(n1294), .A3(n761), .A4(s1a[0]), .A5(n760), .Y(n781) );
  INVX1_RVT U1079 ( .A(n1262), .Y(n768) );
  INVX1_RVT U1080 ( .A(n755), .Y(n772) );
  INVX1_RVT U1081 ( .A(n756), .Y(n771) );
  INVX1_RVT U1082 ( .A(n757), .Y(n773) );
  OA221X1_RVT U1083 ( .A1(n1263), .A2(n757), .A3(n764), .A4(n773), .A5(n763), 
        .Y(n765) );
  OA221X1_RVT U1084 ( .A1(n1261), .A2(n756), .A3(n766), .A4(n771), .A5(n765), 
        .Y(n767) );
  OA221X1_RVT U1085 ( .A1(n1262), .A2(n755), .A3(n768), .A4(n772), .A5(n767), 
        .Y(n780) );
  NAND2X0_RVT U1086 ( .A1(s1a[0]), .A2(n1295), .Y(n770) );
  NAND4X0_RVT U1087 ( .A1(n771), .A2(n772), .A3(n773), .A4(n770), .Y(n777) );
  OA21X1_RVT U1088 ( .A1(s1a[1]), .A2(n773), .A3(n772), .Y(n775) );
  AND3X1_RVT U1089 ( .A1(n756), .A2(n755), .A3(n757), .Y(n774) );
  AO221X1_RVT U1090 ( .A1(s1a[5]), .A2(n777), .A3(n1296), .A4(n775), .A5(n774), 
        .Y(n778) );
  AND4X1_RVT U1091 ( .A1(n781), .A2(n780), .A3(n782), .A4(n778), .Y(sc_reg1)
         );
  AND2X1_RVT U1092 ( .A1(n783), .A2(n782), .Y(sc_reg2) );
  INVX1_RVT U1093 ( .A(n784), .Y(n828) );
  NAND2X0_RVT U1094 ( .A1(p2b_subopcode[2]), .A2(n828), .Y(n797) );
  OA22X1_RVT U1095 ( .A1(n786), .A2(n825), .A3(n1004), .A4(n797), .Y(n793) );
  INVX1_RVT U1096 ( .A(n941), .Y(n787) );
  NAND4X0_RVT U1097 ( .A1(n790), .A2(n789), .A3(n787), .A4(n966), .Y(n791) );
  AO221X1_RVT U1098 ( .A1(p2b_opcode[4]), .A2(n959), .A3(p2b_opcode[4]), .A4(
        n1301), .A5(n791), .Y(n792) );
  AO21X1_RVT U1099 ( .A1(n1330), .A2(n793), .A3(n792), .Y(
        i_p3_alu16_condtrue_nxt) );
  OA22X1_RVT U1100 ( .A1(n921), .A2(n1005), .A3(n804), .A4(n794), .Y(n802) );
  OA22X1_RVT U1101 ( .A1(n958), .A2(n901), .A3(n920), .A4(n919), .Y(n801) );
  INVX1_RVT U1102 ( .A(n795), .Y(n796) );
  NAND4X0_RVT U1103 ( .A1(p2b_minoropcode[2]), .A2(n796), .A3(n1297), .A4(
        n1299), .Y(n1002) );
  AO222X1_RVT U1104 ( .A1(n1002), .A2(n958), .A3(n1002), .A4(n825), .A5(n1002), 
        .A6(n797), .Y(n998) );
  INVX1_RVT U1105 ( .A(i_p3_sop_op_nxt[0]), .Y(n800) );
  NAND3X0_RVT U1106 ( .A1(p2b_subopcode[3]), .A2(n1330), .A3(n909), .Y(n798)
         );
  OA22X1_RVT U1107 ( .A1(p2b_minoropcode[3]), .A2(n919), .A3(n1287), .A4(n798), 
        .Y(n799) );
  NAND4X0_RVT U1108 ( .A1(n802), .A2(n998), .A3(n800), .A4(n799), .Y(n805) );
  NAND3X0_RVT U1109 ( .A1(n802), .A2(n801), .A3(n805), .Y(i_p3_sop_op_nxt[2])
         );
  NAND2X0_RVT U1110 ( .A1(p2b_minoropcode[2]), .A2(n1297), .Y(n803) );
  OA22X1_RVT U1111 ( .A1(n1005), .A2(n899), .A3(n804), .A4(n803), .Y(n806) );
  NAND3X0_RVT U1112 ( .A1(n807), .A2(n806), .A3(n805), .Y(i_p3_sop_op_nxt[1])
         );
  AO22X1_RVT U1113 ( .A1(n1062), .A2(n812), .A3(n788), .A4(n1016), .Y(n934) );
  INVX1_RVT U1114 ( .A(n934), .Y(n815) );
  AOI22X1_RVT U1115 ( .A1(n941), .A2(n785), .A3(n1016), .A4(n110), .Y(n808) );
  OA221X1_RVT U1116 ( .A1(n660), .A2(n1060), .A3(p2b_subopcode3_r[2]), .A4(
        n811), .A5(n808), .Y(n814) );
  NAND4X0_RVT U1117 ( .A1(n1248), .A2(n1247), .A3(n812), .A4(p2b_opcode[0]), 
        .Y(n813) );
  NAND4X0_RVT U1118 ( .A1(n815), .A2(n814), .A3(n966), .A4(n813), .Y(n833) );
  OR2X1_RVT U1119 ( .A1(n1286), .A2(p2b_subopcode[4]), .Y(n816) );
  AO21X1_RVT U1120 ( .A1(n1287), .A2(p2b_subopcode[0]), .A3(n816), .Y(n820) );
  AO21X1_RVT U1121 ( .A1(n909), .A2(n1287), .A3(p2b_subopcode[3]), .Y(n817) );
  NAND4X0_RVT U1122 ( .A1(n820), .A2(n819), .A3(n818), .A4(n817), .Y(n823) );
  AND3X1_RVT U1123 ( .A1(p2b_minoropcode[2]), .A2(p2b_minoropcode[3]), .A3(
        p2b_minoropcode[1]), .Y(n821) );
  NAND4X0_RVT U1124 ( .A1(p2b_minoropcode[5]), .A2(p2b_minoropcode[4]), .A3(
        n821), .A4(p2b_minoropcode[0]), .Y(n822) );
  AO22X1_RVT U1125 ( .A1(n788), .A2(n823), .A3(n928), .A4(n822), .Y(n831) );
  AO221X1_RVT U1126 ( .A1(p2b_subopcode[4]), .A2(n1287), .A3(p2b_subopcode[4]), 
        .A4(n1286), .A5(n669), .Y(n827) );
  AO221X1_RVT U1127 ( .A1(n681), .A2(p2b_subopcode[1]), .A3(n681), .A4(n1184), 
        .A5(n908), .Y(n824) );
  AO22X1_RVT U1128 ( .A1(n908), .A2(n825), .A3(n1288), .A4(n824), .Y(n826) );
  OA22X1_RVT U1129 ( .A1(n828), .A2(p2b_opcode[0]), .A3(n827), .A4(n826), .Y(
        n829) );
  AO22X1_RVT U1130 ( .A1(n1169), .A2(n831), .A3(n830), .A4(n829), .Y(n832) );
  OA21X1_RVT U1131 ( .A1(n833), .A2(n832), .A3(n690), .Y(N3985) );
  AND2X1_RVT U1132 ( .A1(n835), .A2(n834), .Y(p2b_lr) );
  HADDX1_RVT U1133 ( .A0(n837), .B0(n836), .SO(n838) );
  AO22X1_RVT U1134 ( .A1(n841), .A2(n840), .A3(n839), .A4(n838), .Y(n842) );
  AO221X1_RVT U1135 ( .A1(n842), .A2(i_p2b_ld_decode_a), .A3(n842), .A4(
        i_p2b_st_decode_a), .A5(p2b_lr), .Y(n654) );
  AND2X1_RVT U1136 ( .A1(p2b_iv), .A2(i_p2b_jlcc_niv_r), .Y(p2b_jlcc_a) );
  AND2X1_RVT U1137 ( .A1(p2b_iv), .A2(i_p2b_dolink_r), .Y(p2b_blcc_a) );
  AO21X1_RVT U1138 ( .A1(p2b_jlcc_a), .A2(p2b_condtrue), .A3(p2b_blcc_a), .Y(
        i_p3_dolink_nxt) );
  AND2X1_RVT U1139 ( .A1(i_p3_dolink_r), .A2(p3iv), .Y(p3dolink) );
  AND2X1_RVT U1140 ( .A1(i_p3_flag_instr_r), .A2(p3iv), .Y(p3_flag_instr) );
  AND3X1_RVT U1142 ( .A1(is_local_ram), .A2(dmp_mload), .A3(n647), .Y(N4154)
         );
  NAND4X0_RVT U1143 ( .A1(x_snglec_wben), .A2(xnwb), .A3(p3condtrue), .A4(p3iv), .Y(n843) );
  NAND4X0_RVT U1145 ( .A1(n1257), .A2(n626), .A3(i_p3_br_or_bbit32_r), .A4(
        n848), .Y(n870) );
  INVX1_RVT U1146 ( .A(n870), .Y(n872) );
  INVX1_RVT U1147 ( .A(n626), .Y(n865) );
  NAND2X0_RVT U1148 ( .A1(i_p3_br_or_bbit32_r), .A2(n847), .Y(n863) );
  OR2X1_RVT U1149 ( .A1(n863), .A2(n844), .Y(n845) );
  AO21X1_RVT U1150 ( .A1(n865), .A2(n1178), .A3(n845), .Y(n859) );
  NAND2X0_RVT U1151 ( .A1(i_p3_inv_br_q_16_a_0_), .A2(n1179), .Y(n854) );
  INVX1_RVT U1152 ( .A(i_p3_br_or_bbit32_r), .Y(n853) );
  OA221X1_RVT U1153 ( .A1(n1257), .A2(n848), .A3(n847), .A4(n846), .A5(n1179), 
        .Y(n850) );
  AO22X1_RVT U1154 ( .A1(n1259), .A2(n850), .A3(n849), .A4(n626), .Y(n852) );
  NAND2X0_RVT U1155 ( .A1(n626), .A2(i_p3_alu_brne16_r), .Y(n851) );
  HADDX1_RVT U1157 ( .A0(br_flags_a[1]), .B0(n858), .SO(n856) );
  NAND2X0_RVT U1158 ( .A1(n859), .A2(n858), .Y(n855) );
  AO22X1_RVT U1159 ( .A1(n859), .A2(n856), .A3(br_flags_a[3]), .A4(n855), .Y(
        n869) );
  INVX1_RVT U1160 ( .A(n858), .Y(n862) );
  INVX1_RVT U1161 ( .A(br_flags_a[0]), .Y(n860) );
  MUX41X1_RVT U1162 ( .A1(br_flags_a[0]), .A3(br_flags_a[3]), .A2(n860), .A4(
        br_flags_a[3]), .S0(n859), .S1(br_flags_a[2]), .Y(n861) );
  HADDX1_RVT U1163 ( .A0(n862), .B0(n861), .SO(n868) );
  OR2X1_RVT U1164 ( .A1(n863), .A2(n634), .Y(n864) );
  AO21X1_RVT U1165 ( .A1(n865), .A2(n1258), .A3(n864), .Y(n866) );
  OA221X1_RVT U1167 ( .A1(n872), .A2(n871), .A3(n870), .A4(br_flags_a[3]), 
        .A5(p3_brcc_instr_a), .Y(n1256) );
  INVX1_RVT U1168 ( .A(n990), .Y(n873) );
  AND3X1_RVT U1169 ( .A1(n873), .A2(i_p3_ld_decode_r), .A3(p3iv), .Y(kill_last) );
  AND4X1_RVT U1170 ( .A1(n1042), .A2(n876), .A3(n875), .A4(n874), .Y(n880) );
  AND3X1_RVT U1171 ( .A1(p2_iw_r[15]), .A2(n878), .A3(n877), .Y(n1036) );
  AO221X1_RVT U1172 ( .A1(n880), .A2(p2subopcode[3]), .A3(n880), .A4(n1036), 
        .A5(n879), .Y(flagu_block) );
  NAND2X0_RVT U1173 ( .A1(n882), .A2(n881), .Y(n887) );
  AO22X1_RVT U1174 ( .A1(n1331), .A2(n884), .A3(n883), .A4(n887), .Y(
        i_p2_shimm_s1_a) );
  INVX1_RVT U1175 ( .A(n886), .Y(n895) );
  NAND3X0_RVT U1176 ( .A1(n889), .A2(n888), .A3(n887), .Y(n893) );
  NAND3X0_RVT U1177 ( .A1(p2minoropcode[4]), .A2(n891), .A3(n1307), .Y(n892)
         );
  NAND4X0_RVT U1178 ( .A1(n895), .A2(n894), .A3(n893), .A4(n892), .Y(
        i_p2_shimm_a) );
  AND3X1_RVT U1179 ( .A1(n1081), .A2(p2b_iv), .A3(i_p2b_ld_decode_a), .Y(
        mload2b) );
  AND2X1_RVT U1180 ( .A1(p2b_iv), .A2(i_p2b_shimm_s1_r), .Y(p2b_shimm_s1_a) );
  NAND2X0_RVT U1181 ( .A1(n1283), .A2(n1065), .Y(net21370) );
  AND3X1_RVT U1182 ( .A1(n582), .A2(i_p3_disable_r), .A3(n985), .Y(
        i_p4_disable_nxt) );
  AND4X1_RVT U1183 ( .A1(n944), .A2(n897), .A3(n1015), .A4(n1266), .Y(
        i_p3_alu_max_nxt) );
  AND4X1_RVT U1184 ( .A1(n944), .A2(n909), .A3(n1015), .A4(n1266), .Y(
        i_p3_alu_min_nxt) );
  NOR3X0_RVT U1185 ( .A1(p2bint), .A2(p2b_subopcode3_r[2]), .A3(n898), .Y(
        i_p3_alu_breq16_nxt) );
  NOR3X0_RVT U1186 ( .A1(n660), .A2(p2bint), .A3(n898), .Y(i_p3_alu_brne16_nxt) );
  NAND3X0_RVT U1187 ( .A1(n561), .A2(n1016), .A3(p2b_subopcode3_r[2]), .Y(
        n1010) );
  OA22X1_RVT U1188 ( .A1(p2b_subopcode[5]), .A2(n1010), .A3(n900), .A4(n899), 
        .Y(n916) );
  AND2X1_RVT U1189 ( .A1(n1005), .A2(n901), .Y(n922) );
  OA22X1_RVT U1190 ( .A1(n1184), .A2(n563), .A3(n922), .A4(n958), .Y(n915) );
  INVX1_RVT U1191 ( .A(n902), .Y(n912) );
  AND2X1_RVT U1192 ( .A1(n904), .A2(n903), .Y(n977) );
  NAND3X0_RVT U1193 ( .A1(n1298), .A2(n1297), .A3(n920), .Y(n905) );
  NAND4X0_RVT U1194 ( .A1(n928), .A2(n977), .A3(n906), .A4(n905), .Y(n911) );
  AO21X1_RVT U1195 ( .A1(n1288), .A2(n909), .A3(n1328), .Y(n907) );
  NAND3X0_RVT U1196 ( .A1(n788), .A2(n908), .A3(n907), .Y(n948) );
  NAND2X0_RVT U1197 ( .A1(n973), .A2(n909), .Y(n910) );
  NAND4X0_RVT U1198 ( .A1(n912), .A2(n911), .A3(n948), .A4(n910), .Y(n913) );
  NAND2X0_RVT U1199 ( .A1(n1169), .A2(n913), .Y(n914) );
  NAND4X0_RVT U1201 ( .A1(p2b_minoropcode[1]), .A2(n928), .A3(n1266), .A4(
        n1298), .Y(n918) );
  NOR3X0_RVT U1202 ( .A1(n920), .A2(n919), .A3(n918), .Y(p2b_not_op) );
  INVX1_RVT U1203 ( .A(n921), .Y(n937) );
  AND3X1_RVT U1204 ( .A1(n1012), .A2(n937), .A3(n1266), .Y(p2b_neg_op) );
  NAND2X0_RVT U1205 ( .A1(n923), .A2(n922), .Y(n925) );
  INVX1_RVT U1206 ( .A(n966), .Y(n924) );
  AO22X1_RVT U1207 ( .A1(n1330), .A2(n925), .A3(n924), .A4(p2b_subopcode[4]), 
        .Y(n929) );
  AO221X1_RVT U1208 ( .A1(n1298), .A2(p2b_minoropcode[1]), .A3(n1298), .A4(
        n693), .A5(n1299), .Y(n926) );
  OA222X1_RVT U1209 ( .A1(n929), .A2(n928), .A3(n929), .A4(n927), .A5(n929), 
        .A6(n926), .Y(n518) );
  NAND3X0_RVT U1210 ( .A1(n932), .A2(n931), .A3(n930), .Y(n1009) );
  INVX1_RVT U1211 ( .A(n1009), .Y(n939) );
  AO22X1_RVT U1212 ( .A1(n1330), .A2(n942), .A3(n1016), .A4(n960), .Y(n935) );
  OR2X1_RVT U1213 ( .A1(n935), .A2(n934), .Y(n936) );
  AO21X1_RVT U1214 ( .A1(n944), .A2(n937), .A3(n936), .Y(n938) );
  OR2X1_RVT U1215 ( .A1(n939), .A2(n938), .Y(n940) );
  AO21X1_RVT U1216 ( .A1(n941), .A2(p2b_subopcode[3]), .A3(n940), .Y(n951) );
  OR2X1_RVT U1217 ( .A1(n1012), .A2(n942), .Y(n943) );
  AO21X1_RVT U1218 ( .A1(n944), .A2(p2b_subopcode[1]), .A3(n943), .Y(n945) );
  NAND2X0_RVT U1219 ( .A1(n788), .A2(n945), .Y(n946) );
  NAND3X0_RVT U1220 ( .A1(n949), .A2(n948), .A3(n946), .Y(n950) );
  OA221X1_RVT U1221 ( .A1(n951), .A2(n1169), .A3(n951), .A4(n950), .A5(n1266), 
        .Y(i_p3_alu_logiciv_nxt) );
  OA22X1_RVT U1222 ( .A1(p2b_subopcode[0]), .A2(n954), .A3(n953), .A4(n952), 
        .Y(n957) );
  OA221X1_RVT U1223 ( .A1(n958), .A2(n957), .A3(n958), .A4(n956), .A5(n955), 
        .Y(n970) );
  NAND3X0_RVT U1224 ( .A1(p2b_opcode[3]), .A2(p2b_opcode[2]), .A3(n959), .Y(
        n963) );
  NAND2X0_RVT U1225 ( .A1(n1301), .A2(n1300), .Y(n961) );
  NAND2X0_RVT U1226 ( .A1(n1016), .A2(p2b_subopcode[5]), .Y(n1008) );
  OA22X1_RVT U1227 ( .A1(n779), .A2(n961), .A3(n1008), .A4(n960), .Y(n962) );
  AND2X1_RVT U1228 ( .A1(n963), .A2(n962), .Y(n964) );
  OA21X1_RVT U1229 ( .A1(n1062), .A2(n672), .A3(n964), .Y(n969) );
  OA22X1_RVT U1230 ( .A1(p2b_subopcode[4]), .A2(n966), .A3(n563), .A4(n965), 
        .Y(n968) );
  NAND4X0_RVT U1231 ( .A1(n970), .A2(n969), .A3(n968), .A4(n967), .Y(n983) );
  NOR3X0_RVT U1232 ( .A1(n973), .A2(n972), .A3(n971), .Y(n975) );
  AO22X1_RVT U1233 ( .A1(n788), .A2(n975), .A3(p2b_subopcode[5]), .A4(n974), 
        .Y(n980) );
  NAND3X0_RVT U1234 ( .A1(n977), .A2(n976), .A3(p2b_minoropcode[0]), .Y(n978)
         );
  NAND3X0_RVT U1235 ( .A1(n980), .A2(n979), .A3(n978), .Y(n982) );
  AND3X1_RVT U1237 ( .A1(n1081), .A2(n985), .A3(n984), .Y(i_p2b_disable_nxt)
         );
  AND3X1_RVT U1238 ( .A1(p3_brcc_instr_a), .A2(en3), .A3(n990), .Y(i_p4_iv_nxt) );
  AO221X1_RVT U1239 ( .A1(n1081), .A2(n986), .A3(n1081), .A4(p2b_condtrue), 
        .A5(n1067), .Y(n989) );
  OAI22X1_RVT U1240 ( .A1(n1138), .A2(n987), .A3(n584), .A4(en3), .Y(n988) );
  AND3X1_RVT U1241 ( .A1(n990), .A2(n989), .A3(n988), .Y(i_p3_iv_nxt) );
  NAND4X0_RVT U1242 ( .A1(n1000), .A2(n1298), .A3(n1299), .A4(n1297), .Y(n995)
         );
  NAND3X0_RVT U1243 ( .A1(n998), .A2(n996), .A3(n995), .Y(
        i_p3_shiftin_sel_nxt[0]) );
  NAND3X0_RVT U1244 ( .A1(p2b_minoropcode[1]), .A2(n1000), .A3(n1298), .Y(
        n1001) );
  NAND2X0_RVT U1245 ( .A1(n1002), .A2(n1001), .Y(i_p3_shiftin_sel_nxt[1]) );
  AO22X1_RVT U1246 ( .A1(n1328), .A2(n1005), .A3(n1004), .A4(n1003), .Y(n1007)
         );
  OA22X1_RVT U1247 ( .A1(n660), .A2(n1008), .A3(n1007), .A4(n1006), .Y(n1011)
         );
  NAND3X0_RVT U1248 ( .A1(n1011), .A2(n1010), .A3(n1009), .Y(
        i_p3_bit_operand_sel_nxt[0]) );
  AND2X1_RVT U1249 ( .A1(n1328), .A2(n1012), .Y(n1014) );
  AO22X1_RVT U1250 ( .A1(n1184), .A2(n1016), .A3(n1015), .A4(n1014), .Y(
        i_p3_bit_operand_sel_nxt[1]) );
  AOI221X1_RVT U1251 ( .A1(n1018), .A2(n1017), .A3(n1018), .A4(n1030), .A5(
        n1132), .Y(n1022) );
  AND2X1_RVT U1252 ( .A1(n1020), .A2(n1019), .Y(n1021) );
  OA21X1_RVT U1253 ( .A1(n1327), .A2(n1022), .A3(n1021), .Y(n1055) );
  OR2X1_RVT U1254 ( .A1(n1029), .A2(n1023), .Y(n1024) );
  NAND4X0_RVT U1255 ( .A1(n1027), .A2(n1026), .A3(n1025), .A4(n1024), .Y(n1035) );
  AOI221X1_RVT U1256 ( .A1(n1029), .A2(n1028), .A3(n1029), .A4(n1038), .A5(
        n1037), .Y(n1031) );
  AO221X1_RVT U1257 ( .A1(n1134), .A2(n1033), .A3(n1323), .A4(n1031), .A5(
        n1030), .Y(n1034) );
  OA22X1_RVT U1258 ( .A1(n1036), .A2(n1035), .A3(n1051), .A4(n1034), .Y(n1054)
         );
  OA22X1_RVT U1259 ( .A1(n1316), .A2(n1038), .A3(n1037), .A4(n1311), .Y(n1048)
         );
  INVX1_RVT U1260 ( .A(n1039), .Y(n1041) );
  NAND4X0_RVT U1261 ( .A1(n1042), .A2(n1041), .A3(n1150), .A4(n1040), .Y(n1043) );
  AO221X1_RVT U1262 ( .A1(n1123), .A2(n1128), .A3(n1045), .A4(n1044), .A5(
        n1043), .Y(n1046) );
  NAND3X0_RVT U1263 ( .A1(n1048), .A2(n1047), .A3(n1046), .Y(n1049) );
  NAND4X0_RVT U1264 ( .A1(n1051), .A2(n1317), .A3(n1326), .A4(n1049), .Y(n1052) );
  AND4X1_RVT U1265 ( .A1(n1055), .A2(n1054), .A3(n1053), .A4(n1052), .Y(
        i_p2b_setflags_nxt) );
  AO222X1_RVT U1266 ( .A1(p2b_minoropcode[0]), .A2(n1058), .A3(
        p2b_subopcode[0]), .A4(n1057), .A5(n1255), .A6(n1056), .Y(n1059) );
  NAND3X0_RVT U1267 ( .A1(n1061), .A2(n1060), .A3(n1059), .Y(n1064) );
  NAND4X0_RVT U1268 ( .A1(n1062), .A2(n1301), .A3(n1300), .A4(p2b_opcode[4]), 
        .Y(n1063) );
  NAND2X0_RVT U1269 ( .A1(n1064), .A2(n1063), .Y(i_p2b_sex_a) );
  OA21X1_RVT U1270 ( .A1(n1067), .A2(n1066), .A3(n1065), .Y(n1084) );
  NAND2X0_RVT U1271 ( .A1(en2), .A2(n1068), .Y(n1069) );
  NAND4X0_RVT U1272 ( .A1(n385), .A2(n361), .A3(n1084), .A4(n1069), .Y(n1070)
         );
  AO222X1_RVT U1273 ( .A1(en1), .A2(p1int), .A3(en1), .A4(loop_kill_p1_a), 
        .A5(en1), .A6(n1070), .Y(n1076) );
  AO221X1_RVT U1274 ( .A1(ivic), .A2(brk_inst_a), .A3(ivic), .A4(
        actionpt_pc_brk_a), .A5(n1071), .Y(n1075) );
  AO222X1_RVT U1275 ( .A1(en2), .A2(n1339), .A3(en2), .A4(n1073), .A5(n1339), 
        .A6(n1277), .Y(n1074) );
  NOR4X1_RVT U1276 ( .A1(p2int), .A2(n1076), .A3(n1075), .A4(n1074), .Y(
        i_p2_iv_nxt) );
  AND2X1_RVT U1277 ( .A1(n1081), .A2(n1339), .Y(n1093) );
  INVX1_RVT U1278 ( .A(ivalid_aligned), .Y(n1096) );
  AO22X1_RVT U1279 ( .A1(i_p2_tag_nxt_p1_dslot_r), .A2(n1093), .A3(n1077), 
        .A4(n1096), .Y(i_p2_tag_nxt_p1_dslot_nxt) );
  NAND2X0_RVT U1280 ( .A1(n1188), .A2(n1339), .Y(n1080) );
  OA22X1_RVT U1281 ( .A1(n1081), .A2(n1080), .A3(n361), .A4(ifetch_aligned), 
        .Y(n1092) );
  OA22X1_RVT U1282 ( .A1(n1084), .A2(n1277), .A3(n1267), .A4(n1082), .Y(n1090)
         );
  OR2X1_RVT U1283 ( .A1(p2_dorel), .A2(p2_dopred), .Y(n1086) );
  NAND3X0_RVT U1284 ( .A1(n1087), .A2(n1086), .A3(n1085), .Y(n1088) );
  OA222X1_RVT U1285 ( .A1(ivalid_aligned), .A2(n1090), .A3(ivalid_aligned), 
        .A4(n1089), .A5(ivalid_aligned), .A6(n1088), .Y(n1091) );
  NAND2X0_RVT U1286 ( .A1(n1092), .A2(n1091), .Y(i_tag_nxt_p1_killed_nxt) );
  AO22X1_RVT U1287 ( .A1(n1094), .A2(n1096), .A3(n1093), .A4(n1188), .Y(
        i_p2_tag_nxt_p1_limm_nxt) );
  OA222X1_RVT U1288 ( .A1(ifetch_aligned), .A2(n1096), .A3(ifetch_aligned), 
        .A4(instr_pending_r), .A5(ifetch_aligned), .A6(n1095), .Y(n1166) );
  AO22X1_RVT U1289 ( .A1(ldvalid), .A2(regadr[5]), .A3(n1333), .A4(n1260), .Y(
        p3wba[5]) );
  AO22X1_RVT U1290 ( .A1(ldvalid), .A2(regadr[4]), .A3(n1333), .A4(n1261), .Y(
        p3wba[4]) );
  AO22X1_RVT U1291 ( .A1(ldvalid), .A2(regadr[3]), .A3(n1333), .A4(n1262), .Y(
        p3wba[3]) );
  AO22X1_RVT U1292 ( .A1(ldvalid), .A2(regadr[2]), .A3(n1333), .A4(n1263), .Y(
        p3wba[2]) );
  AO22X1_RVT U1293 ( .A1(ldvalid), .A2(regadr[1]), .A3(n1333), .A4(n1264), .Y(
        p3wba[1]) );
  AO22X1_RVT U1294 ( .A1(ldvalid), .A2(regadr[0]), .A3(n1333), .A4(n1265), .Y(
        p3wba[0]) );
  NOR2X2_RVT U647 ( .A1(i_go_r), .A2(n1283), .Y(awake_a) );
  NAND2X0_RVT U446 ( .A1(p2b_subopcode[1]), .A2(p2b_subopcode[0]), .Y(n1004)
         );
  INVX1_RVT U5 ( .A(p2int), .Y(n1267) );
  INVX1_RVT U6 ( .A(rst_a), .Y(n1268) );
  INVX1_RVT U7 ( .A(rst_a), .Y(n1269) );
  INVX1_RVT U8 ( .A(rst_a), .Y(n1270) );
  INVX1_RVT U9 ( .A(rst_a), .Y(n1271) );
  INVX1_RVT U13 ( .A(rst_a), .Y(n1272) );
  INVX1_RVT U14 ( .A(rst_a), .Y(n1273) );
  INVX1_RVT U19 ( .A(rst_a), .Y(n1274) );
  INVX1_RVT U31 ( .A(rst_a), .Y(n1275) );
  INVX1_RVT U32 ( .A(rst_a), .Y(n1276) );
  NBUFFX4_RVT U35 ( .A(n1142), .Y(n1277) );
  INVX4_RVT U36 ( .A(n1277), .Y(p2iv) );
  INVX2_RVT U43 ( .A(aluflags_r[1]), .Y(n1282) );
  INVX1_RVT U44 ( .A(en), .Y(n1283) );
  INVX1_RVT U52 ( .A(i_p2b_q_r[3]), .Y(n1284) );
  INVX4_RVT U54 ( .A(n1138), .Y(p2b_iv) );
  INVX1_RVT U55 ( .A(p2b_subopcode[1]), .Y(n1286) );
  INVX1_RVT U57 ( .A(p2b_subopcode[3]), .Y(n1288) );
  INVX1_RVT U58 ( .A(fs2a[0]), .Y(n1289) );
  INVX1_RVT U59 ( .A(fs2a[1]), .Y(n1290) );
  INVX1_RVT U60 ( .A(fs2a[3]), .Y(n1291) );
  INVX1_RVT U61 ( .A(fs2a[4]), .Y(n1292) );
  INVX1_RVT U62 ( .A(fs2a[5]), .Y(n1293) );
  INVX1_RVT U75 ( .A(s1a[0]), .Y(n1294) );
  INVX1_RVT U81 ( .A(s1a[1]), .Y(n1295) );
  INVX1_RVT U93 ( .A(s1a[5]), .Y(n1296) );
  INVX1_RVT U94 ( .A(p2b_minoropcode[1]), .Y(n1297) );
  INVX1_RVT U100 ( .A(p2b_minoropcode[2]), .Y(n1298) );
  INVX1_RVT U119 ( .A(p2b_minoropcode[3]), .Y(n1299) );
  INVX1_RVT U120 ( .A(p2b_opcode[2]), .Y(n1300) );
  INVX1_RVT U128 ( .A(p2b_opcode[3]), .Y(n1301) );
  INVX1_RVT U171 ( .A(n1078), .Y(n1302) );
  INVX1_RVT U206 ( .A(p2minoropcode[2]), .Y(n1303) );
  INVX1_RVT U210 ( .A(p2minoropcode[4]), .Y(n1305) );
  INVX1_RVT U213 ( .A(p2minoropcode[5]), .Y(n1306) );
  INVX1_RVT U278 ( .A(p2subopcode[3]), .Y(n1313) );
  NBUFFX4_RVT U280 ( .A(p2subopcode[4]), .Y(n1314) );
  INVX1_RVT U418 ( .A(n1134), .Y(n1323) );
  INVX1_RVT U419 ( .A(p2opcode[1]), .Y(n1324) );
  INVX2_RVT U437 ( .A(p2opcode[4]), .Y(n1327) );
  INVX1_RVT U458 ( .A(n1065), .Y(p4_docmprel) );
  INVX1_RVT U495 ( .A(n958), .Y(n1330) );
  INVX1_RVT U561 ( .A(n606), .Y(n1332) );
  INVX1_RVT U562 ( .A(ldvalid), .Y(n1333) );
  INVX1_RVT U563 ( .A(n1067), .Y(n1334) );
  INVX1_RVT U566 ( .A(n1067), .Y(n1337) );
  INVX1_RVT U567 ( .A(en2), .Y(n1338) );
  INVX1_RVT U568 ( .A(en1), .Y(n1339) );
  NAND4X0_RVT U1200 ( .A1(n917), .A2(n916), .A3(n915), .A4(n914), .Y(n1241) );
  NAND3X0_RVT U1144 ( .A1(n645), .A2(n1333), .A3(n843), .Y(p3wb_en) );
  MUX21X1_RVT U1166 ( .A1(n869), .A2(n868), .S0(n866), .Y(n871) );
  AO222X1_RVT U520 ( .A1(n1045), .A2(p2_lp_instr), .A3(n1307), .A4(n619), .A5(
        n268), .A6(n1308), .Y(p2offset[0]) );
  AO221X1_RVT U808 ( .A1(n1169), .A2(n902), .A3(n1169), .A4(n470), .A5(n469), 
        .Y(p2b_alu_op[1]) );
  OA221X1_RVT U1236 ( .A1(n983), .A2(n1169), .A3(n983), .A4(n982), .A5(n1266), 
        .Y(p2b_arithiv) );
  OR2X1_RVT U648 ( .A1(pcen), .A2(awake_a), .Y(ifetch_aligned) );
  OA221X1_RVT U1156 ( .A1(i_p3_br_or_bbit32_r), .A2(n854), .A3(n853), .A4(n852), .A5(n851), .Y(n858) );
  AND2X1_RVT U646 ( .A1(pcen_niv), .A2(ivalid_aligned), .Y(pcen) );
  OAI222X1_RVT U673 ( .A1(n1006), .A2(n428), .A3(n374), .A4(n810), .A5(n825), 
        .A6(n371), .Y(p2b_shift_by_one_a) );
  OAI21X1_RVT U679 ( .A1(n375), .A2(n374), .A3(n373), .Y(p2b_shift_by_two_a)
         );
  OAI22X1_RVT U676 ( .A1(n953), .A2(n372), .A3(n371), .A4(n444), .Y(
        p2b_shift_by_three_a) );
  NBUFFX2_RVT U45 ( .A(p2subopcode[5]), .Y(p2_iw_r[21]) );
  OA21X1_RVT U416 ( .A1(p2iv), .A2(p2int), .A3(n594), .Y(en2) );
  NAND3X0_RVT U452 ( .A1(n779), .A2(n830), .A3(p2b_opcode[0]), .Y(n966) );
  NAND4X0_RVT U780 ( .A1(p2b_opcode[2]), .A2(p2b_opcode[3]), .A3(n932), .A4(
        p2b_opcode[4]), .Y(n898) );
  NAND4X0_RVT U789 ( .A1(p2b_opcode[2]), .A2(p2b_opcode[3]), .A3(p2b_opcode[0]), .A4(p2b_opcode[1]), .Y(n449) );
  NBUFFX2_RVT U40 ( .A(p2subopcode[0]), .Y(p2_iw_r[16]) );
  NBUFFX2_RVT U42 ( .A(p2subopcode[2]), .Y(p2_iw_r[18]) );
  NBUFFX2_RVT U41 ( .A(p2subopcode[1]), .Y(p2_iw_r[17]) );
  NAND4X0_RVT U556 ( .A1(n779), .A2(n1301), .A3(p2b_opcode[4]), .A4(
        p2b_opcode[0]), .Y(n275) );
  AO22X1_RVT U696 ( .A1(n1012), .A2(n379), .A3(n1000), .A4(n976), .Y(n523) );
  AND2X1_RVT U637 ( .A1(p2_brcc_instr_a), .A2(p2offset[22]), .Y(p2_dopred) );
  AND2X1_RVT U682 ( .A1(p2b_iv), .A2(i_p2b_shimm_r), .Y(p2b_shimm_s2_a) );
  AND3X1_RVT U1141 ( .A1(i_p3_lr_decode_r), .A2(n990), .A3(p3iv), .Y(p3lr) );
  AO21X1_RVT U636 ( .A1(p2minoropcode[2]), .A2(n598), .A3(n597), .Y(
        p2offset[22]) );
  NAND2X0_RVT U634 ( .A1(n608), .A2(n338), .Y(n601) );
  NAND3X0_RVT U953 ( .A1(n618), .A2(n617), .A3(n616), .Y(p2offset[6]) );
  NOR3X0_RVT U653 ( .A1(n353), .A2(n352), .A3(n1283), .Y(en3_niv_a) );
  OAI21X1_RVT U131 ( .A1(x_idop_decode2), .A2(x_isop_decode2), .A3(n894), .Y(
        n57) );
  NOR3X0_RVT U407 ( .A1(actionpt_pc_brk_a), .A2(n1277), .A3(n877), .Y(n745) );
  OR2X1_RVT U402 ( .A1(x_idecode2), .A2(n211), .Y(n407) );
  NAND2X0_RVT U466 ( .A1(n1331), .A2(n637), .Y(n630) );
  OAI21X1_RVT U364 ( .A1(i_sync_local_ld_r), .A2(n324), .A3(sync_queue_idle), 
        .Y(n182) );
  NAND3X0_RVT U18 ( .A1(n891), .A2(n1307), .A3(n185), .Y(n947) );
  NAND2X0_RVT U422 ( .A1(n297), .A2(n298), .Y(n606) );
  NAND4X0_RVT U273 ( .A1(n1042), .A2(n549), .A3(n876), .A4(n1317), .Y(n631) );
  AND3X1_RVT U698 ( .A1(i_p3_st_decode_r), .A2(n990), .A3(p3iv), .Y(mstore) );
  AND3X1_RVT U699 ( .A1(i_p3_ld_decode_r), .A2(n990), .A3(p3iv), .Y(mload) );
  NAND2X0_RVT U121 ( .A1(p2opcode[1]), .A2(n1323), .Y(n543) );
  NAND2X0_RVT U197 ( .A1(n1314), .A2(p2subopcode[3]), .Y(n195) );
  AO21X1_RVT U317 ( .A1(p2b_dojcc), .A2(n368), .A3(n403), .Y(kill_p2_a) );
  NAND2X0_RVT U104 ( .A1(n1149), .A2(n1316), .Y(n1037) );
  OAI21X1_RVT U316 ( .A1(n1138), .A2(n1065), .A3(n1081), .Y(n403) );
  NAND4X0_RVT U597 ( .A1(n296), .A2(n295), .A3(n294), .A4(n292), .Y(
        i_p2b_ld_decode_a) );
  OA21X1_RVT U315 ( .A1(n1065), .A2(n584), .A3(n990), .Y(n1081) );
  OR2X1_RVT U314 ( .A1(i_p4_has_dslot_r), .A2(n1065), .Y(n990) );
  NAND4X0_RVT U545 ( .A1(n672), .A2(n1301), .A3(n1300), .A4(p2b_opcode[1]), 
        .Y(n1057) );
  NAND2X0_RVT U253 ( .A1(n681), .A2(n1286), .Y(n825) );
  INVX1_RVT U565 ( .A(n1067), .Y(en2b) );
  INVX1_RVT U4 ( .A(p2bint), .Y(n1266) );
  INVX1_RVT U456 ( .A(n1004), .Y(n1328) );
  INVX1_RVT U510 ( .A(p2limm), .Y(n399) );
  INVX1_RVT U204 ( .A(n1073), .Y(n390) );
  INVX1_RVT U38 ( .A(n1142), .Y(n1280) );
  INVX1_RVT U403 ( .A(n407), .Y(n744) );
  INVX1_RVT U124 ( .A(n482), .Y(n884) );
  INVX1_RVT U522 ( .A(n543), .Y(n1331) );
  INVX1_RVT U423 ( .A(p2opcode[3]), .Y(n1326) );
  INVX1_RVT U71 ( .A(n1017), .Y(n1051) );
  INVX1_RVT U345 ( .A(n1105), .Y(n1321) );
  INVX1_RVT U250 ( .A(p2subopcode[3]), .Y(n1311) );
  INVX1_RVT U421 ( .A(n293), .Y(n1325) );
  INVX1_RVT U96 ( .A(n737), .Y(n724) );
  INVX1_RVT U334 ( .A(n1163), .Y(n1317) );
  INVX1_RVT U207 ( .A(p2minoropcode[3]), .Y(n1304) );
  INVX1_RVT U343 ( .A(p2_iw_r[24]), .Y(n1320) );
  INVX1_RVT U327 ( .A(n1314), .Y(n1316) );
  INVX1_RVT U337 ( .A(n1127), .Y(n1318) );
  INVX1_RVT U248 ( .A(n1149), .Y(n1309) );
  INVX1_RVT U417 ( .A(p2_iw_r[26]), .Y(n1322) );
  INVX1_RVT U341 ( .A(n1132), .Y(n1319) );
  INVX1_RVT U218 ( .A(n1139), .Y(n1307) );
  INVX1_RVT U247 ( .A(n1143), .Y(n1308) );
  INVX1_RVT U262 ( .A(n147), .Y(n1169) );
  INVX1_RVT U56 ( .A(p2b_subopcode[2]), .Y(n1287) );
  INVX1_RVT U39 ( .A(aluflags_r[3]), .Y(n1281) );
  INVX1_RVT U215 ( .A(aluflags_r[2]), .Y(n319) );
  NAND3X1_RVT U258 ( .A1(n973), .A2(n897), .A3(n1330), .Y(n563) );
  OA221X1_RVT U311 ( .A1(n152), .A2(n151), .A3(n152), .A4(n660), .A5(p2b_iv), 
        .Y(n249) );
  OR3X2_RVT U705 ( .A1(n1068), .A2(p2b_dojcc), .A3(p4_docmprel), .Y(
        kill_p1_nlp_a) );
  INVX2_RVT U494 ( .A(p1int), .Y(n244) );
  INVX1_RVT U733 ( .A(n592), .Y(n1087) );
  AOI221X1_RVT U37 ( .A1(n330), .A2(n404), .A3(n330), .A4(n738), .A5(n1277), 
        .Y(p2_dorel) );
  NBUFFX2_RVT U249 ( .A(ldvalid), .Y(ldvalid_wb) );
  NBUFFX2_RVT U257 ( .A(p2b_subopcode[5]), .Y(p2b_subopcode3_r[0]) );
  NBUFFX2_RVT U326 ( .A(p2b_subopcode[4]), .Y(p2b_subopcode1_r[1]) );
  NBUFFX2_RVT U564 ( .A(p2b_subopcode[3]), .Y(p2b_subopcode1_r[0]) );
  NBUFFX2_RVT U569 ( .A(p2opcode[4]), .Y(p2_iw_r[31]) );
  NBUFFX2_RVT U570 ( .A(p2opcode[3]), .Y(p2_iw_r[30]) );
  NBUFFX2_RVT U571 ( .A(p2opcode[1]), .Y(p2_iw_r[28]) );
  NBUFFX2_RVT U572 ( .A(p2subopcode[4]), .Y(p2_iw_r[20]) );
  NBUFFX2_RVT U573 ( .A(p2subopcode[3]), .Y(p2_iw_r[19]) );
  NBUFFX2_RVT U574 ( .A(p2minoropcode[5]), .Y(p2_a_field_r[5]) );
  NBUFFX2_RVT U575 ( .A(p2minoropcode[5]), .Y(p2_iw_r[5]) );
  NBUFFX2_RVT U576 ( .A(p2minoropcode[4]), .Y(p2_iw_r[4]) );
  NBUFFX2_RVT U577 ( .A(p2minoropcode[3]), .Y(p2_iw_r[3]) );
  NBUFFX2_RVT U578 ( .A(p2minoropcode[2]), .Y(p2_iw_r[2]) );
  NBUFFX2_RVT U579 ( .A(regadr_eq_src1), .Y(sc_load1) );
  NBUFFX2_RVT U580 ( .A(regadr_eq_src2), .Y(sc_load2) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xrctl_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xrctl_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_xrctl_0 ( clk, rst_a, en, s1en, s2en, code_stall_ldst, 
        mulatwork_r, ivalid_aligned, en2, p2_a_field_r, p2_b_field_r, 
        p2_c_field_r, p2bch, p2cc, p2conditional, p2format, p2iv, 
        p2minoropcode, p2opcode, p2sleep_inst, p2setflags, p2st, p2subopcode, 
        p2subopcode1_r, p2subopcode2_r, p2subopcode3_r, p2subopcode4_r, 
        p2subopcode5_r, p2subopcode6_r, p2subopcode7_r, en2b, mload2b, 
        mstore2b, p2bint, p2b_a_field_r, p2b_b_field_r, p2b_c_field_r, p2b_bch, 
        p2b_cc, p2b_conditional, p2b_format, p2b_iv, p2b_minoropcode, 
        p2b_opcode, p2b_setflags, p2b_st, p2b_subopcode, p2b_subopcode1_r, 
        p2b_subopcode2_r, p2b_subopcode3_r, p2b_subopcode4_r, p2b_subopcode5_r, 
        p2b_subopcode6_r, p2b_subopcode7_r, dmp_holdup12, fs2a, s1a, s1bus, 
        s2bus, sc_reg1, sc_reg2, ext_s2val, s2val, p3a_field_r, p3b_field_r, 
        p3c_field_r, p3condtrue, p3format, p3iv, p3destlimm, p3minoropcode, 
        p3opcode, p3setflags, p3subopcode, p3subopcode1_r, p3subopcode2_r, 
        p3subopcode3_r, p3wb_en, p3wba, en3, p3cc, dest, desten, aluflags_r, 
        p3lr, p3sr, aux_addr, kill_p1_a, kill_p2_a, kill_p2b_a, kill_p3_a, 
        p3_xmultic_nwb, ux_p2nosc1, ux_p2nosc2, uxp2ccmatch, uxp2bccmatch, 
        uxp3ccmatch, uxholdup2, uxholdup2b, uxholdup3, uxnwb, uxp2idest, 
        uxsetflags, ux_isop_decode2, ux_idop_decode2, ux_izop_decode2, 
        ux_flgen, ux_p1_rev_src, ux_multic_wba, ux_multic_wben, ux_multic_busy, 
        ux_p2_bfield_wb_a, ux_p2_jump_decode, ux_snglec_wben, barrel_type_r, 
        x_p3_brl_decode_16_r, x_p3_brl_decode_32_r, x_p3_norm_decode_r, 
        x_p3_snorm_decode_r, x_p3_swap_decode_r, p2dop32_inst, p2sop32_inst, 
        p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst, p2b_dop32_inst, 
        p2b_sop32_inst, p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, 
        p2b_zop16_inst, p3dop32_inst, p3sop32_inst, p3zop32_inst, p3dop16_inst, 
        p3sop16_inst, p3zop16_inst, x_p1_rev_src, xholdup2, xholdup2b, 
        xp2idest, x_flgen, x_idecode2, x_idecode2b, x_isop_decode2, 
        x_idop_decode2, x_izop_decode2, x_multic_wba, x_multic_wben, 
        x_multic_busy, x_p2_bfield_wb_a, xp2ccmatch, xp2bccmatch, x_p2nosc1, 
        x_p2nosc2, x_p2shimm_a, x_p2_jump_decode, x_p2b_jump_decode, 
        x_snglec_wben, xsetflags, xp3ccmatch, xholdup3, x_idecode3, 
        x_set_sflag, xnwb );
  input [5:0] p2_a_field_r;
  input [5:0] p2_b_field_r;
  input [5:0] p2_c_field_r;
  input [3:0] p2cc;
  input [1:0] p2format;
  input [5:0] p2minoropcode;
  input [4:0] p2opcode;
  input [5:0] p2subopcode;
  input [1:0] p2subopcode1_r;
  input [4:0] p2subopcode2_r;
  input [2:0] p2subopcode3_r;
  input [1:0] p2subopcode5_r;
  input [2:0] p2subopcode6_r;
  input [1:0] p2subopcode7_r;
  input [5:0] p2b_a_field_r;
  input [5:0] p2b_b_field_r;
  input [5:0] p2b_c_field_r;
  input [3:0] p2b_cc;
  input [1:0] p2b_format;
  input [5:0] p2b_minoropcode;
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [1:0] p2b_subopcode1_r;
  input [4:0] p2b_subopcode2_r;
  input [2:0] p2b_subopcode3_r;
  input [1:0] p2b_subopcode5_r;
  input [2:0] p2b_subopcode6_r;
  input [1:0] p2b_subopcode7_r;
  input [5:0] fs2a;
  input [5:0] s1a;
  input [31:0] s1bus;
  input [31:0] s2bus;
  input [31:0] ext_s2val;
  input [31:0] s2val;
  input [5:0] p3a_field_r;
  input [5:0] p3b_field_r;
  input [5:0] p3c_field_r;
  input [1:0] p3format;
  input [5:0] p3minoropcode;
  input [4:0] p3opcode;
  input [5:0] p3subopcode;
  input [1:0] p3subopcode1_r;
  input [4:0] p3subopcode2_r;
  input [2:0] p3subopcode3_r;
  input [5:0] p3wba;
  input [3:0] p3cc;
  input [5:0] dest;
  input [3:0] aluflags_r;
  input [31:0] aux_addr;
  input [5:0] ux_multic_wba;
  output [1:0] barrel_type_r;
  output [5:0] x_multic_wba;
  input clk, rst_a, en, s1en, s2en, code_stall_ldst, mulatwork_r,
         ivalid_aligned, en2, p2bch, p2conditional, p2iv, p2sleep_inst,
         p2setflags, p2st, p2subopcode4_r, en2b, mload2b, mstore2b, p2bint,
         p2b_bch, p2b_conditional, p2b_iv, p2b_setflags, p2b_st,
         p2b_subopcode4_r, dmp_holdup12, sc_reg1, sc_reg2, p3condtrue, p3iv,
         p3destlimm, p3setflags, p3wb_en, en3, desten, p3lr, p3sr, kill_p1_a,
         kill_p2_a, kill_p2b_a, kill_p3_a, p3_xmultic_nwb, ux_p2nosc1,
         ux_p2nosc2, uxp2ccmatch, uxp2bccmatch, uxp3ccmatch, uxholdup2,
         uxholdup2b, uxholdup3, uxnwb, uxp2idest, uxsetflags, ux_isop_decode2,
         ux_idop_decode2, ux_izop_decode2, ux_flgen, ux_p1_rev_src,
         ux_multic_wben, ux_multic_busy, ux_p2_bfield_wb_a, ux_p2_jump_decode,
         ux_snglec_wben;
  output x_p3_brl_decode_16_r, x_p3_brl_decode_32_r, x_p3_norm_decode_r,
         x_p3_snorm_decode_r, x_p3_swap_decode_r, p2dop32_inst, p2sop32_inst,
         p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst,
         p2b_dop32_inst, p2b_sop32_inst, p2b_zop32_inst, p2b_dop16_inst,
         p2b_sop16_inst, p2b_zop16_inst, p3dop32_inst, p3sop32_inst,
         p3zop32_inst, p3dop16_inst, p3sop16_inst, p3zop16_inst, x_p1_rev_src,
         xholdup2, xholdup2b, xp2idest, x_flgen, x_idecode2, x_idecode2b,
         x_isop_decode2, x_idop_decode2, x_izop_decode2, x_multic_wben,
         x_multic_busy, x_p2_bfield_wb_a, xp2ccmatch, xp2bccmatch, x_p2nosc1,
         x_p2nosc2, x_p2shimm_a, x_p2_jump_decode, x_p2b_jump_decode,
         x_snglec_wben, xsetflags, xp3ccmatch, xholdup3, x_idecode3,
         x_set_sflag, xnwb;
  wire   i_p3_barrel_decode_r, N93, N94, N95, i_p2b_ext_brl_decode_16_r,
         i_p2b_ext_brl_decode_32_r, i_p2b_mul64_decode_r, N102, N108, N109,
         N111, net21363, net21369, n9, n10, n11, n12, n13, n14, n15, n16, n17,
         n19, n20, n21, n22, n23, n24, n25, n26, n27, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n40, n41, n43, n44, n45, n46, n47, n48, n49,
         n50, n54, n55, n56, n57, n58, n59, n60, n61, n62, n64, n65, n66, n67,
         n68, n69, n70, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n91, n940, n950, n96, n97,
         n98, n99, n100, n101, n1020;
  wire   [1:0] i_barrel_type_nxt;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_xrctl_0 clk_gate_ix_idecode2b_r_reg ( .CLK(clk), .EN(en2), .ENCLK(net21363), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_xrctl_1 clk_gate_ix_idecode3_r_reg ( .CLK(clk), 
        .EN(en2b), .ENCLK(net21369), .TE(1'b0) );
  DFFARX1_RVT ix_idecode2b_r_reg ( .D(x_idecode2), .CLK(net21363), .RSTB(n940), 
        .Q(x_idecode2b) );
  DFFARX1_RVT ix_idecode3_r_reg ( .D(x_idecode2b), .CLK(net21369), .RSTB(n940), 
        .Q(x_idecode3) );
  DFFARX1_RVT barrel_type_r_reg_1_ ( .D(i_barrel_type_nxt[1]), .CLK(net21369), 
        .RSTB(n940), .Q(barrel_type_r[1]) );
  DFFARX1_RVT barrel_type_r_reg_0_ ( .D(i_barrel_type_nxt[0]), .CLK(net21369), 
        .RSTB(n940), .Q(barrel_type_r[0]) );
  DFFARX1_RVT i_p2b_ext_brl_decode_16_r_reg ( .D(N94), .CLK(net21363), .RSTB(
        n940), .Q(i_p2b_ext_brl_decode_16_r) );
  DFFARX1_RVT x_p3_brl_decode_16_r_reg ( .D(i_p2b_ext_brl_decode_16_r), .CLK(
        net21369), .RSTB(n940), .Q(x_p3_brl_decode_16_r) );
  DFFARX1_RVT i_p2b_ext_brl_decode_32_r_reg ( .D(N93), .CLK(net21363), .RSTB(
        n940), .Q(i_p2b_ext_brl_decode_32_r) );
  DFFARX1_RVT x_p3_brl_decode_32_r_reg ( .D(i_p2b_ext_brl_decode_32_r), .CLK(
        net21369), .RSTB(n940), .Q(x_p3_brl_decode_32_r) );
  DFFARX1_RVT i_p3_barrel_decode_r_reg ( .D(N95), .CLK(net21369), .RSTB(n940), 
        .Q(i_p3_barrel_decode_r) );
  DFFARX1_RVT i_p2b_mul64_decode_r_reg ( .D(N102), .CLK(net21363), .RSTB(n940), 
        .Q(i_p2b_mul64_decode_r) );
  DFFARX1_RVT i_p3_snorm_decode_r_reg ( .D(N109), .CLK(net21369), .RSTB(n940), 
        .Q(x_p3_snorm_decode_r) );
  DFFARX1_RVT i_p3_norm_decode_r_reg ( .D(N108), .CLK(net21369), .RSTB(n940), 
        .Q(x_p3_norm_decode_r) );
  DFFARX1_RVT i_p3_swap_decode_r_reg ( .D(N111), .CLK(net21369), .RSTB(n940), 
        .Q(x_p3_swap_decode_r) );
  NAND3X0_RVT U4 ( .A1(p2opcode[0]), .A2(p2opcode[2]), .A3(n1020), .Y(n14) );
  NAND3X0_RVT U6 ( .A1(p2subopcode[2]), .A2(p2subopcode[3]), .A3(
        p2subopcode[5]), .Y(n12) );
  NOR4X1_RVT U7 ( .A1(p2minoropcode[5]), .A2(p2minoropcode[4]), .A3(
        p2minoropcode[1]), .A4(p2minoropcode[2]), .Y(n10) );
  NAND2X0_RVT U8 ( .A1(p2minoropcode[0]), .A2(p2minoropcode[3]), .Y(n9) );
  NAND4X0_RVT U9 ( .A1(p2subopcode[0]), .A2(p2subopcode[1]), .A3(n10), .A4(n9), 
        .Y(n11) );
  NOR4X1_RVT U10 ( .A1(p2subopcode[4]), .A2(n13), .A3(n12), .A4(n11), .Y(
        x_isop_decode2) );
  NOR4X1_RVT U11 ( .A1(p2subopcode[3]), .A2(p2subopcode[4]), .A3(
        p2subopcode[5]), .A4(n13), .Y(n32) );
  INVX1_RVT U12 ( .A(p2subopcode[2]), .Y(n31) );
  AND2X1_RVT U13 ( .A1(n32), .A2(n31), .Y(N93) );
  INVX1_RVT U14 ( .A(n14), .Y(n17) );
  AND3X1_RVT U15 ( .A1(p2opcode[3]), .A2(p2opcode[1]), .A3(n17), .Y(n39) );
  NAND2X0_RVT U16 ( .A1(p2subopcode[3]), .A2(n39), .Y(n22) );
  NOR3X0_RVT U17 ( .A1(n22), .A2(p2subopcode[0]), .A3(p2subopcode[4]), .Y(n16)
         );
  INVX1_RVT U18 ( .A(p2subopcode[1]), .Y(n30) );
  AND2X1_RVT U19 ( .A1(n30), .A2(p2subopcode[2]), .Y(n15) );
  OA21X1_RVT U20 ( .A1(n16), .A2(n32), .A3(n15), .Y(N102) );
  NAND3X0_RVT U21 ( .A1(p2opcode[3]), .A2(n17), .A3(p2subopcode[4]), .Y(n21)
         );
  AO21X1_RVT U22 ( .A1(p2subopcode3_r[1]), .A2(p2subopcode3_r[0]), .A3(
        p2subopcode3_r[2]), .Y(n20) );
  AND2X1_RVT U24 ( .A1(p2opcode[2]), .A2(n101), .Y(n19) );
  NAND4X0_RVT U25 ( .A1(p2opcode[4]), .A2(p2opcode[0]), .A3(p2opcode[1]), .A4(
        n19), .Y(n37) );
  OA22X1_RVT U26 ( .A1(p2opcode[1]), .A2(n21), .A3(n20), .A4(n37), .Y(n36) );
  INVX1_RVT U27 ( .A(n22), .Y(n24) );
  NAND2X0_RVT U28 ( .A1(p2subopcode[1]), .A2(p2subopcode[0]), .Y(n23) );
  NAND4X0_RVT U29 ( .A1(p2subopcode[4]), .A2(n24), .A3(n23), .A4(n31), .Y(n25)
         );
  NAND2X0_RVT U30 ( .A1(n36), .A2(n25), .Y(N94) );
  OR3X2_RVT U31 ( .A1(N93), .A2(N102), .A3(N94), .Y(x_idop_decode2) );
  OR3X2_RVT U33 ( .A1(x_p3_norm_decode_r), .A2(i_p3_barrel_decode_r), .A3(
        x_p3_snorm_decode_r), .Y(n27) );
  AND2X1_RVT U34 ( .A1(x_idecode3), .A2(p3iv), .Y(n26) );
  NAND2X0_RVT U39 ( .A1(p2format[1]), .A2(p2format[0]), .Y(n34) );
  AO221X1_RVT U40 ( .A1(n32), .A2(n31), .A3(n32), .A4(n30), .A5(x_isop_decode2), .Y(n33) );
  OAI221X1_RVT U41 ( .A1(n34), .A2(p2_a_field_r[5]), .A3(p2format[1]), .A4(
        p2format[0]), .A5(n33), .Y(n35) );
  NAND2X0_RVT U42 ( .A1(n36), .A2(n35), .Y(x_p2shimm_a) );
  INVX1_RVT U43 ( .A(n37), .Y(n38) );
  AO221X1_RVT U44 ( .A1(N94), .A2(n39), .A3(N94), .A4(n38), .A5(x_isop_decode2), .Y(n40) );
  AO21X1_RVT U45 ( .A1(N93), .A2(p2format[1]), .A3(n40), .Y(x_p2_bfield_wb_a)
         );
  AND4X1_RVT U46 ( .A1(x_snglec_wben), .A2(p3condtrue), .A3(en3), .A4(
        p3setflags), .Y(x_flgen) );
  AND2X1_RVT U47 ( .A1(fs2a[3]), .A2(fs2a[5]), .Y(n41) );
  OA21X1_RVT U48 ( .A1(fs2a[0]), .A2(fs2a[1]), .A3(n41), .Y(n43) );
  NAND4X0_RVT U50 ( .A1(fs2a[4]), .A2(s2en), .A3(n43), .A4(n100), .Y(n48) );
  AND2X1_RVT U51 ( .A1(s1a[3]), .A2(s1a[5]), .Y(n44) );
  OA21X1_RVT U52 ( .A1(s1a[0]), .A2(s1a[1]), .A3(n44), .Y(n46) );
  INVX1_RVT U53 ( .A(s1a[2]), .Y(n45) );
  NAND4X0_RVT U54 ( .A1(s1a[4]), .A2(s1en), .A3(n46), .A4(n45), .Y(n47) );
  NAND2X0_RVT U55 ( .A1(n48), .A2(n47), .Y(n49) );
  OA221X1_RVT U56 ( .A1(n49), .A2(p2b_iv), .A3(n49), .A4(i_p2b_mul64_decode_r), 
        .A5(mulatwork_r), .Y(xholdup2b) );
  NAND2X0_RVT U57 ( .A1(p2b_subopcode3_r[1]), .A2(p2b_subopcode3_r[0]), .Y(n59) );
  INVX1_RVT U58 ( .A(p2b_opcode[1]), .Y(n57) );
  NAND3X0_RVT U59 ( .A1(p2b_opcode[0]), .A2(p2b_opcode[4]), .A3(p2b_opcode[2]), 
        .Y(n50) );
  NOR4X1_RVT U60 ( .A1(p2b_subopcode3_r[2]), .A2(p2b_opcode[3]), .A3(n57), 
        .A4(n50), .Y(n67) );
  NAND3X0_RVT U63 ( .A1(p2b_opcode[0]), .A2(p2b_opcode[2]), .A3(n950), .Y(n55)
         );
  INVX1_RVT U64 ( .A(n55), .Y(n87) );
  NOR3X0_RVT U65 ( .A1(p2b_opcode[1]), .A2(p2b_subopcode[4]), .A3(
        p2b_opcode[3]), .Y(n84) );
  NAND4X0_RVT U68 ( .A1(n87), .A2(n84), .A3(n99), .A4(n96), .Y(n60) );
  NAND4X0_RVT U69 ( .A1(p2b_opcode[1]), .A2(p2b_subopcode[3]), .A3(
        p2b_subopcode[4]), .A4(p2b_opcode[3]), .Y(n54) );
  OR2X1_RVT U70 ( .A1(n55), .A2(n54), .Y(n61) );
  AO21X1_RVT U71 ( .A1(p2b_subopcode[1]), .A2(p2b_subopcode[0]), .A3(n61), .Y(
        n56) );
  NAND2X0_RVT U72 ( .A1(n60), .A2(n56), .Y(n58) );
  AND3X1_RVT U73 ( .A1(n87), .A2(p2b_opcode[3]), .A3(n57), .Y(n65) );
  AO222X1_RVT U74 ( .A1(n59), .A2(n67), .A3(n98), .A4(n58), .A5(n65), .A6(
        p2b_subopcode[4]), .Y(N95) );
  AOI22X1_RVT U75 ( .A1(n65), .A2(p2b_subopcode1_r[0]), .A3(n67), .A4(
        p2b_subopcode3_r[1]), .Y(n70) );
  NAND2X0_RVT U76 ( .A1(n61), .A2(n60), .Y(n62) );
  NAND2X0_RVT U77 ( .A1(n98), .A2(n62), .Y(n66) );
  INVX1_RVT U78 ( .A(n66), .Y(n64) );
  INVX1_RVT U79 ( .A(p2b_subopcode[0]), .Y(n74) );
  NAND3X0_RVT U80 ( .A1(p2b_subopcode[1]), .A2(n64), .A3(n74), .Y(n69) );
  NAND2X0_RVT U81 ( .A1(n65), .A2(p2b_subopcode1_r[1]), .Y(n68) );
  OR2X1_RVT U82 ( .A1(p2b_subopcode[1]), .A2(n66), .Y(n73) );
  INVX1_RVT U83 ( .A(n67), .Y(n72) );
  NAND4X0_RVT U84 ( .A1(n69), .A2(n68), .A3(n73), .A4(n72), .Y(n75) );
  NAND3X0_RVT U85 ( .A1(n70), .A2(n69), .A3(n75), .Y(i_barrel_type_nxt[1]) );
  OA22X1_RVT U87 ( .A1(n74), .A2(n73), .A3(n72), .A4(n97), .Y(n76) );
  NAND2X0_RVT U88 ( .A1(n76), .A2(n75), .Y(i_barrel_type_nxt[0]) );
  INVX1_RVT U89 ( .A(p3opcode[4]), .Y(n77) );
  NAND4X0_RVT U90 ( .A1(p3opcode[0]), .A2(p3subopcode[2]), .A3(p3opcode[2]), 
        .A4(n77), .Y(n82) );
  NAND2X0_RVT U91 ( .A1(p3opcode[3]), .A2(p3subopcode[3]), .Y(n80) );
  INVX1_RVT U92 ( .A(p3opcode[1]), .Y(n79) );
  OR3X1_RVT U93 ( .A1(p3opcode[3]), .A2(p3subopcode[3]), .A3(p3subopcode[5]), 
        .Y(n78) );
  AO222X1_RVT U94 ( .A1(p3opcode[1]), .A2(p3subopcode[0]), .A3(p3opcode[1]), 
        .A4(n80), .A5(n79), .A6(n78), .Y(n81) );
  NOR4X1_RVT U95 ( .A1(p3subopcode[4]), .A2(p3subopcode[1]), .A3(n82), .A4(n81), .Y(xnwb) );
  AND2X1_RVT U96 ( .A1(p2b_subopcode[1]), .A2(p2b_subopcode[0]), .Y(n86) );
  NOR4X1_RVT U97 ( .A1(p2b_minoropcode[2]), .A2(p2b_minoropcode[1]), .A3(
        p2b_minoropcode[4]), .A4(p2b_minoropcode[5]), .Y(n83) );
  AND4X1_RVT U98 ( .A1(p2b_subopcode[2]), .A2(p2b_subopcode[3]), .A3(n84), 
        .A4(n83), .Y(n85) );
  NAND4X0_RVT U99 ( .A1(n87), .A2(p2b_subopcode[5]), .A3(n86), .A4(n85), .Y(
        n88) );
  NOR2X0_RVT U100 ( .A1(p2b_minoropcode[3]), .A2(n88), .Y(n91) );
  AND2X1_RVT U101 ( .A1(p2b_minoropcode[0]), .A2(n91), .Y(N108) );
  INVX1_RVT U102 ( .A(n88), .Y(n89) );
  INVX1_RVT U103 ( .A(p2b_minoropcode[0]), .Y(n90) );
  AND3X1_RVT U104 ( .A1(p2b_minoropcode[3]), .A2(n89), .A3(n90), .Y(N109) );
  AND2X1_RVT U105 ( .A1(n91), .A2(n90), .Y(N111) );
  INVX1_RVT U2 ( .A(rst_a), .Y(n940) );
  INVX1_RVT U3 ( .A(p2b_opcode[4]), .Y(n950) );
  INVX1_RVT U23 ( .A(p2b_subopcode[5]), .Y(n96) );
  INVX1_RVT U36 ( .A(p2b_subopcode3_r[0]), .Y(n97) );
  INVX1_RVT U37 ( .A(p2b_subopcode[2]), .Y(n98) );
  INVX1_RVT U49 ( .A(p2b_subopcode[3]), .Y(n99) );
  INVX1_RVT U61 ( .A(fs2a[2]), .Y(n100) );
  INVX1_RVT U62 ( .A(p2opcode[3]), .Y(n101) );
  INVX1_RVT U66 ( .A(p2opcode[4]), .Y(n1020) );
  OR2X1_RVT U32 ( .A1(x_isop_decode2), .A2(x_idop_decode2), .Y(x_idecode2) );
  OA21X1_RVT U35 ( .A1(n27), .A2(x_p3_swap_decode_r), .A3(n26), .Y(
        x_snglec_wben) );
  OR3X2_RVT U5 ( .A1(p2opcode[3]), .A2(p2opcode[1]), .A3(n14), .Y(n13) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_int_unit_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_int_unit_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_int_unit_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_int_unit_0 ( clk_ungated, rst_a, irq, instruction_error, 
        int_vector_base_r, memory_error, misaligned_int, en1, en2, en2b, en3, 
        interrupt_holdoff, flagu_block, e1flag_r, e2flag_r, aux_access, 
        aux_addr, aux_dataw, aux_write, h_write, h_addr, h_dataw, 
        hold_int_st2_a, int_vec, p1int, p2int, p2bint, p2ilev1, p2bilev1, 
        p3int, p3ilev1, p123int, aux_lv12, aux_hint, aux_lev );
  input [31:3] irq;
  input [23:10] int_vector_base_r;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  output [23:0] int_vec;
  output [1:0] aux_lv12;
  output [4:0] aux_hint;
  output [31:3] aux_lev;
  input clk_ungated, rst_a, instruction_error, memory_error, misaligned_int,
         en1, en2, en2b, en3, interrupt_holdoff, flagu_block, e1flag_r,
         e2flag_r, aux_access, aux_write, h_write, hold_int_st2_a;
  output p1int, p2int, p2bint, p2ilev1, p2bilev1, p3int, p3ilev1, p123int;
  wire   n434, i_irq1_r, N234, i_irq2_r, N236, N299, N300, N301, N302, N303,
         N305, N306, N307, N308, N309, N310, N311, N312, N313, N314, N315,
         N316, N317, N318, N319, N320, N321, N322, N323, N324, N325, N326,
         N327, N328, N333, N334, N336, N337, N338, N840, i_p3int_nxt, N841,
         net21335, net21341, net21346, n4, n5, n6, n40, n41, n42, n43, n44,
         n45, n82, n85, n90, n136, n154, n155, n156, n162, n163, n184, n239,
         n241, n244, n247, n249, n253, n256, n258, n265, n273, n281, n286,
         n297, n3030, n3050, n3080, n3100, n3180, n3200, n3240, n3250, n3270,
         n330, n335, n3370, n344, n354, n379, n381, n382, n13, n14, n15, n16,
         n18, n19, n20, n21, n22, n23, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n46, n47, n48, n49, n50, n51, n52, n53, n54,
         n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68,
         n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n83,
         n84, n86, n87, n89, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100,
         n101, n102, n103, n104, n105, n106, n107, n108, n109, n110, n111,
         n112, n113, n114, n115, n116, n117, n118, n119, n120, n121, n122,
         n123, n124, n125, n126, n127, n128, n129, n130, n131, n132, n133,
         n134, n135, n137, n138, n139, n140, n141, n143, n144, n145, n146,
         n147, n148, n149, n150, n151, n152, n153, n157, n158, n159, n160,
         n161, n164, n165, n166, n167, n168, n169, n170, n171, n172, n173,
         n174, n175, n176, n177, n178, n179, n180, n181, n182, n183, n186,
         n187, n188, n189, n190, n191, n192, n193, n194, n195, n196, n197,
         n198, n199, n200, n201, n202, n203, n204, n205, n206, n207, n209,
         n210, n211, n212, n213, n214, n215, n216, n217, n218, n219, n220,
         n221, n222, n223, n224, n225, n226, n227, n228, n229, n230, n231,
         n232, n233, n2340, n235, n2360, n237, n238, n240, n242, n243, n245,
         n246, n248, n250, n251, n252, n254, n255, n257, n259, n260, n261,
         n262, n263, n264, n266, n267, n268, n269, n270, n271, n272, n274,
         n275, n276, n277, n278, n279, n280, n282, n283, n284, n285, n287,
         n288, n289, n290, n291, n292, n293, n294, n295, n296, n298, n2990,
         n3000, n3010, n3020, n304, n3060, n3070, n3090, n3110, n3120, n3130,
         n3140, n3150, n3160, n3170, n3190, n3210, n3220, n3230, n3260, n3280,
         n329, n331, n332, n3330, n3340, n3360, n3380, n339, n340, n341, n342,
         n343, n345, n346, n347, n348, n349, n350, n351, n352, n353, n355,
         n356, n357, n358, n359, n360, n361, n362, n363, n364, n365, n366,
         n367, n368, n369, n370, n371, n372, n373, n374, n375, n376, n377,
         n378, n380, n383, n384, n385, n386, n387, n388, n389, n390, n391,
         n392, n393, n395, n396, n397, n398, n399, n400, n401, n402, n404,
         n405, n430, n435, n436, n437, n439, n440, n441, n442, n443, n444,
         n445, n446, n447, n448;
  wire   [4:0] i_p0state3_nxt;
  wire   [3:0] i_p0state2_nxt;
  wire   [4:0] i_p0state1_nxt;
  wire   [3:0] i_p0state0_nxt;
  wire   [4:0] i_p0state3_r;
  wire   [4:0] i_p0state2_r;
  wire   [4:0] i_p0state1_r;
  wire   [4:0] i_p0state0_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_int_unit_0 clk_gate_i_aux_lev_r_reg ( .CLK(
        clk_ungated), .EN(N299), .ENCLK(net21335), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_int_unit_2 clk_gate_i_aux_hint_r_reg ( .CLK(
        clk_ungated), .EN(N333), .ENCLK(net21341), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_int_unit_1 clk_gate_i_p2ilevel1_r_reg ( .CLK(
        clk_ungated), .EN(en1), .ENCLK(net21346), .TE(1'b0) );
  DFFARX1_RVT i_aux_lev_r_reg_31_ ( .D(N328), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[31]), .QN(n249) );
  DFFARX1_RVT i_aux_lev_r_reg_30_ ( .D(N327), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[30]), .QN(n241) );
  DFFARX1_RVT i_aux_lev_r_reg_29_ ( .D(N326), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[29]), .QN(n258) );
  DFFARX1_RVT i_aux_lev_r_reg_28_ ( .D(N325), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[28]), .QN(n244) );
  DFFARX1_RVT i_aux_lev_r_reg_27_ ( .D(N324), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[27]), .QN(n247) );
  DFFARX1_RVT i_aux_lev_r_reg_26_ ( .D(N323), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[26]), .QN(n253) );
  DFFARX1_RVT i_aux_lev_r_reg_25_ ( .D(N322), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[25]), .QN(n256) );
  DFFARX1_RVT i_aux_lev_r_reg_24_ ( .D(N321), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[24]), .QN(n265) );
  DFFARX1_RVT i_aux_lev_r_reg_23_ ( .D(N320), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[23]) );
  DFFARX1_RVT i_aux_lev_r_reg_22_ ( .D(N319), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[22]), .QN(n273) );
  DFFARX1_RVT i_aux_lev_r_reg_21_ ( .D(N318), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[21]), .QN(n297) );
  DFFARX1_RVT i_aux_lev_r_reg_20_ ( .D(N317), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[20]) );
  DFFARX1_RVT i_aux_lev_r_reg_19_ ( .D(N316), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[19]), .QN(n281) );
  DFFARX1_RVT i_aux_lev_r_reg_18_ ( .D(N315), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[18]), .QN(n3030) );
  DFFARX1_RVT i_aux_lev_r_reg_17_ ( .D(N314), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[17]), .QN(n3050) );
  DFFARX1_RVT i_aux_lev_r_reg_16_ ( .D(N313), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[16]), .QN(n3080) );
  DFFARX1_RVT i_aux_lev_r_reg_15_ ( .D(N312), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[15]), .QN(n3200) );
  DFFARX1_RVT i_aux_lev_r_reg_14_ ( .D(N311), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[14]), .QN(n3180) );
  DFFARX1_RVT i_aux_lev_r_reg_13_ ( .D(N310), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[13]), .QN(n3240) );
  DFFARX1_RVT i_aux_lev_r_reg_12_ ( .D(N309), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[12]), .QN(n3270) );
  DFFARX1_RVT i_aux_lev_r_reg_11_ ( .D(N308), .CLK(net21335), .RSTB(n442), .Q(
        aux_lev[11]) );
  DFFARX1_RVT i_aux_lev_r_reg_10_ ( .D(N307), .CLK(net21335), .RSTB(n442), .Q(
        aux_lev[10]) );
  DFFARX1_RVT i_aux_lev_r_reg_9_ ( .D(N306), .CLK(net21335), .RSTB(n442), .Q(
        aux_lev[9]), .QN(n330) );
  DFFARX1_RVT i_aux_lev_r_reg_8_ ( .D(N305), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[8]), .QN(n3100) );
  DFFASX1_RVT i_aux_lev_r_reg_6_ ( .D(N303), .CLK(net21335), .SETB(n439), .Q(
        aux_lev[6]), .QN(n335) );
  DFFARX1_RVT i_aux_lev_r_reg_5_ ( .D(N302), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[5]), .QN(n3370) );
  DFFARX1_RVT i_aux_lev_r_reg_4_ ( .D(N301), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[4]), .QN(n344) );
  DFFARX1_RVT i_aux_lev_r_reg_3_ ( .D(N300), .CLK(net21335), .RSTB(n439), .Q(
        aux_lev[3]), .QN(n354) );
  DFFARX1_RVT i_aux_hint_r_reg_4_ ( .D(N338), .CLK(net21341), .RSTB(n439), .Q(
        aux_hint[4]), .QN(n162) );
  DFFARX1_RVT i_aux_hint_r_reg_3_ ( .D(N337), .CLK(net21341), .RSTB(n442), .Q(
        aux_hint[3]) );
  DFFARX1_RVT i_aux_hint_r_reg_2_ ( .D(N336), .CLK(net21341), .RSTB(n439), .Q(
        aux_hint[2]) );
  SDFFARX1_RVT i_aux_hint_r_reg_1_ ( .D(N333), .SI(1'b0), .SE(n445), .CLK(
        net21341), .RSTB(n442), .Q(aux_hint[1]) );
  DFFARX1_RVT i_aux_hint_r_reg_0_ ( .D(N334), .CLK(net21341), .RSTB(n442), .Q(
        aux_hint[0]) );
  SDFFASX1_RVT i_p3int_r_reg ( .D(1'b1), .SI(N840), .SE(i_p3int_nxt), .CLK(
        clk_ungated), .SETB(n440), .QN(p3int) );
  DFFASX1_RVT i_p0state3_r_reg_3_ ( .D(n136), .CLK(clk_ungated), .SETB(n441), 
        .QN(i_p0state3_r[3]) );
  DFFARX1_RVT i_p0state3_r_reg_4_ ( .D(i_p0state3_nxt[4]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state3_r[4]) );
  DFFARX1_RVT i_p0state3_r_reg_2_ ( .D(i_p0state3_nxt[2]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state3_r[2]) );
  DFFASX1_RVT i_p0state1_r_reg_3_ ( .D(n286), .CLK(clk_ungated), .SETB(n441), 
        .QN(i_p0state1_r[3]) );
  DFFARX1_RVT i_p0state1_r_reg_4_ ( .D(i_p0state1_nxt[4]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state1_r[4]) );
  SDFFARX1_RVT i_p2state_r_reg_3_ ( .D(n42), .SI(1'b1), .SE(n43), .CLK(
        net21346), .RSTB(n441), .Q(int_vec[6]), .QN(n430) );
  DFFASX1_RVT i_p0state0_r_reg_4_ ( .D(n3250), .CLK(clk_ungated), .SETB(n441), 
        .QN(i_p0state0_r[4]) );
  DFFARX1_RVT i_p0state0_r_reg_1_ ( .D(i_p0state0_nxt[1]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state0_r[1]) );
  DFFARX1_RVT i_p0state0_r_reg_0_ ( .D(i_p0state0_nxt[0]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state0_r[0]) );
  DFFARX1_RVT i_p0state0_r_reg_2_ ( .D(i_p0state0_nxt[2]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state0_r[2]) );
  DFFARX1_RVT i_p0state0_r_reg_3_ ( .D(i_p0state0_nxt[3]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state0_r[3]) );
  DFFASX1_RVT i_p0state2_r_reg_4_ ( .D(n184), .CLK(clk_ungated), .SETB(n441), 
        .QN(i_p0state2_r[4]) );
  DFFARX1_RVT i_p0state2_r_reg_1_ ( .D(i_p0state2_nxt[1]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state2_r[1]) );
  DFFARX1_RVT i_p0state2_r_reg_0_ ( .D(i_p0state2_nxt[0]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state2_r[0]) );
  DFFARX1_RVT i_p0state2_r_reg_2_ ( .D(i_p0state2_nxt[2]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state2_r[2]) );
  DFFARX1_RVT i_p0state2_r_reg_3_ ( .D(i_p0state2_nxt[3]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state2_r[3]) );
  DFFARX1_RVT i_p0state1_r_reg_0_ ( .D(i_p0state1_nxt[0]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state1_r[0]) );
  DFFARX1_RVT i_p0state1_r_reg_1_ ( .D(i_p0state1_nxt[1]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state1_r[1]) );
  DFFARX1_RVT i_p0state1_r_reg_2_ ( .D(i_p0state1_nxt[2]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state1_r[2]) );
  DFFARX1_RVT i_p0state3_r_reg_0_ ( .D(i_p0state3_nxt[0]), .CLK(clk_ungated), 
        .RSTB(n442), .Q(i_p0state3_r[0]) );
  DFFARX1_RVT i_p0state3_r_reg_1_ ( .D(i_p0state3_nxt[1]), .CLK(clk_ungated), 
        .RSTB(n441), .Q(i_p0state3_r[1]) );
  DFFASX1_RVT i_p2ilevel1_r_reg ( .D(n90), .CLK(net21346), .SETB(n442), .QN(
        p2ilev1) );
  SDFFASX1_RVT i_p2bint_r_reg ( .D(1'b1), .SI(N841), .SE(n4), .CLK(clk_ungated), .SETB(n440), .QN(p2bint) );
  SDFFARX1_RVT i_p2state_r_reg_2_ ( .D(n44), .SI(1'b1), .SE(n45), .CLK(
        net21346), .RSTB(n441), .Q(int_vec[5]), .QN(n155) );
  SDFFARX1_RVT i_p2state_r_reg_4_ ( .D(n40), .SI(1'b1), .SE(n41), .CLK(
        net21346), .RSTB(n441), .Q(int_vec[7]), .QN(n163) );
  DFFARX1_RVT i_irq1_r_reg ( .D(N234), .CLK(clk_ungated), .RSTB(n442), .Q(
        i_irq1_r) );
  DFFARX1_RVT i_p3ilevel1_r_reg ( .D(n5), .CLK(clk_ungated), .RSTB(n440), .Q(
        p3ilev1) );
  DFFARX1_RVT i_p2bilevel1_r_reg ( .D(n6), .CLK(clk_ungated), .RSTB(n440), .Q(
        n434) );
  DFFARX1_RVT i_irq2_r_reg ( .D(N236), .CLK(clk_ungated), .RSTB(n442), .Q(
        i_irq2_r) );
  DFFARX1_RVT i_p2int_r_reg ( .D(n379), .CLK(clk_ungated), .RSTB(n440), .Q(
        p2int) );
  DFFARX1_RVT i_aux_lev12_r_reg_0_ ( .D(n382), .CLK(clk_ungated), .RSTB(n442), 
        .Q(aux_lv12[0]) );
  DFFARX1_RVT i_aux_lev12_r_reg_1_ ( .D(n381), .CLK(clk_ungated), .RSTB(n442), 
        .Q(aux_lv12[1]) );
  SDFFASX1_RVT i_aux_lev_r_reg_7_ ( .D(1'b0), .SI(aux_dataw[7]), .SE(N299), 
        .CLK(net21335), .SETB(n439), .Q(aux_lev[7]), .QN(n239) );
  DFFASX1_RVT i_p2state_r_reg_0_ ( .D(n85), .CLK(net21346), .SETB(n439), .Q(
        n156), .QN(int_vec[3]) );
  DFFASX1_RVT i_p2state_r_reg_1_ ( .D(n82), .CLK(net21346), .SETB(n442), .Q(
        n154), .QN(int_vec[4]) );
  NBUFFX2_RVT U6 ( .A(int_vector_base_r[10]), .Y(int_vec[10]) );
  NBUFFX2_RVT U7 ( .A(int_vector_base_r[11]), .Y(int_vec[11]) );
  NBUFFX2_RVT U8 ( .A(int_vector_base_r[12]), .Y(int_vec[12]) );
  NBUFFX2_RVT U9 ( .A(int_vector_base_r[13]), .Y(int_vec[13]) );
  NBUFFX2_RVT U10 ( .A(int_vector_base_r[14]), .Y(int_vec[14]) );
  NBUFFX2_RVT U11 ( .A(int_vector_base_r[15]), .Y(int_vec[15]) );
  NBUFFX2_RVT U12 ( .A(int_vector_base_r[16]), .Y(int_vec[16]) );
  NBUFFX2_RVT U13 ( .A(int_vector_base_r[17]), .Y(int_vec[17]) );
  NBUFFX2_RVT U14 ( .A(int_vector_base_r[18]), .Y(int_vec[18]) );
  NBUFFX2_RVT U15 ( .A(int_vector_base_r[19]), .Y(int_vec[19]) );
  NBUFFX2_RVT U16 ( .A(int_vector_base_r[20]), .Y(int_vec[20]) );
  NBUFFX2_RVT U17 ( .A(int_vector_base_r[21]), .Y(int_vec[21]) );
  NBUFFX2_RVT U18 ( .A(int_vector_base_r[22]), .Y(int_vec[22]) );
  NBUFFX2_RVT U19 ( .A(int_vector_base_r[23]), .Y(int_vec[23]) );
  NAND3X0_RVT U21 ( .A1(n156), .A2(n155), .A3(int_vec[4]), .Y(n191) );
  OA22X1_RVT U22 ( .A1(instruction_error), .A2(i_irq2_r), .A3(n143), .A4(n191), 
        .Y(N236) );
  NOR4X1_RVT U24 ( .A1(aux_addr[7]), .A2(aux_addr[11]), .A3(aux_addr[2]), .A4(
        aux_addr[13]), .Y(n15) );
  NOR4X1_RVT U25 ( .A1(aux_addr[4]), .A2(aux_addr[5]), .A3(aux_addr[14]), .A4(
        aux_addr[12]), .Y(n14) );
  NOR4X1_RVT U26 ( .A1(aux_addr[3]), .A2(aux_addr[8]), .A3(aux_addr[15]), .A4(
        aux_addr[10]), .Y(n13) );
  AND3X1_RVT U27 ( .A1(n15), .A2(n14), .A3(n13), .Y(n16) );
  NAND2X0_RVT U28 ( .A1(n16), .A2(aux_write), .Y(n392) );
  NOR4X1_RVT U29 ( .A1(aux_addr[6]), .A2(aux_addr[1]), .A3(n444), .A4(n392), 
        .Y(n27) );
  OR2X1_RVT U32 ( .A1(i_irq1_r), .A2(memory_error), .Y(n18) );
  NAND3X0_RVT U33 ( .A1(n154), .A2(n155), .A3(int_vec[3]), .Y(n194) );
  OA22X1_RVT U34 ( .A1(misaligned_int), .A2(n18), .A3(n143), .A4(n194), .Y(
        N234) );
  INVX1_RVT U35 ( .A(n3080), .Y(n72) );
  NAND2X0_RVT U38 ( .A1(n437), .A2(n436), .Y(n20) );
  NOR4X1_RVT U39 ( .A1(aux_hint[0]), .A2(aux_hint[1]), .A3(aux_hint[2]), .A4(
        n20), .Y(n19) );
  NAND2X0_RVT U40 ( .A1(n430), .A2(int_vec[7]), .Y(n217) );
  NAND3X0_RVT U41 ( .A1(n156), .A2(n154), .A3(n155), .Y(n122) );
  OAI22X1_RVT U42 ( .A1(irq[16]), .A2(n19), .A3(n217), .A4(n122), .Y(n67) );
  NOR2X0_RVT U43 ( .A1(aux_hint[1]), .A2(aux_hint[2]), .Y(n188) );
  AND2X1_RVT U44 ( .A1(aux_hint[0]), .A2(n188), .Y(n192) );
  INVX1_RVT U45 ( .A(n20), .Y(n213) );
  AND2X1_RVT U46 ( .A1(n192), .A2(n213), .Y(n21) );
  OA22X1_RVT U47 ( .A1(irq[17]), .A2(n21), .A3(n194), .A4(n217), .Y(n65) );
  NAND2X0_RVT U48 ( .A1(n3050), .A2(n65), .Y(n121) );
  INVX1_RVT U50 ( .A(aux_hint[2]), .Y(n126) );
  AND4X1_RVT U51 ( .A1(aux_hint[1]), .A2(n213), .A3(n435), .A4(n126), .Y(n22)
         );
  OA22X1_RVT U52 ( .A1(irq[18]), .A2(n22), .A3(n191), .A4(n217), .Y(n63) );
  NAND2X0_RVT U53 ( .A1(n3030), .A2(n63), .Y(n166) );
  AND2X1_RVT U54 ( .A1(n121), .A2(n166), .Y(n23) );
  OA21X1_RVT U55 ( .A1(n72), .A2(n67), .A3(n23), .Y(n3250) );
  AND2X1_RVT U64 ( .A1(aux_addr[0]), .A2(n27), .Y(N333) );
  OR3X1_RVT U65 ( .A1(i_p0state3_r[0]), .A2(i_p0state3_r[3]), .A3(
        i_p0state3_r[1]), .Y(n28) );
  OR3X1_RVT U67 ( .A1(p2int), .A2(p2bint), .A3(p3int), .Y(n115) );
  OR3X2_RVT U68 ( .A1(interrupt_holdoff), .A2(flagu_block), .A3(n115), .Y(n33)
         );
  NOR4X1_RVT U69 ( .A1(n61), .A2(N236), .A3(N234), .A4(n33), .Y(n31) );
  AND2X1_RVT U70 ( .A1(e2flag_r), .A2(n31), .Y(n47) );
  OR3X1_RVT U71 ( .A1(i_p0state2_r[0]), .A2(i_p0state2_r[3]), .A3(
        i_p0state2_r[1]), .Y(n29) );
  NAND2X0_RVT U73 ( .A1(e2flag_r), .A2(n30), .Y(n59) );
  AND3X1_RVT U74 ( .A1(e1flag_r), .A2(n31), .A3(n59), .Y(n51) );
  OR2X1_RVT U75 ( .A1(i_p0state1_r[2]), .A2(i_p0state1_r[4]), .Y(n32) );
  NOR4X1_RVT U76 ( .A1(i_p0state1_r[0]), .A2(i_p0state1_r[3]), .A3(
        i_p0state1_r[1]), .A4(n32), .Y(n53) );
  AND2X1_RVT U77 ( .A1(n51), .A2(n53), .Y(n46) );
  AOI22X1_RVT U78 ( .A1(i_p0state2_r[1]), .A2(n47), .A3(n46), .A4(
        i_p0state0_r[1]), .Y(n38) );
  NAND2X0_RVT U79 ( .A1(n51), .A2(i_p0state1_r[1]), .Y(n37) );
  INVX1_RVT U81 ( .A(N234), .Y(n57) );
  INVX2_RVT U82 ( .A(n33), .Y(n62) );
  AND3X1_RVT U83 ( .A1(n58), .A2(n57), .A3(n62), .Y(n34) );
  AND2X1_RVT U84 ( .A1(n61), .A2(n34), .Y(n39) );
  NAND2X0_RVT U85 ( .A1(i_p0state3_r[1]), .A2(n39), .Y(n36) );
  NAND3X0_RVT U86 ( .A1(N236), .A2(n62), .A3(n57), .Y(n35) );
  NAND4X0_RVT U87 ( .A1(n38), .A2(n37), .A3(n36), .A4(n35), .Y(n71) );
  INVX1_RVT U88 ( .A(n71), .Y(n82) );
  AO22X1_RVT U89 ( .A1(i_p0state3_r[4]), .A2(n39), .A3(n46), .A4(
        i_p0state0_r[4]), .Y(n40) );
  AO22X1_RVT U90 ( .A1(i_p0state2_r[4]), .A2(n47), .A3(n51), .A4(
        i_p0state1_r[4]), .Y(n41) );
  AO22X1_RVT U91 ( .A1(i_p0state3_r[3]), .A2(n39), .A3(n46), .A4(
        i_p0state0_r[3]), .Y(n42) );
  AO22X1_RVT U92 ( .A1(i_p0state2_r[3]), .A2(n47), .A3(n51), .A4(
        i_p0state1_r[3]), .Y(n43) );
  AO22X1_RVT U93 ( .A1(i_p0state3_r[2]), .A2(n39), .A3(n46), .A4(
        i_p0state0_r[2]), .Y(n44) );
  AO22X1_RVT U94 ( .A1(i_p0state2_r[2]), .A2(n47), .A3(n51), .A4(
        i_p0state1_r[2]), .Y(n45) );
  AO22X1_RVT U95 ( .A1(i_p0state3_r[0]), .A2(n39), .A3(N234), .A4(n62), .Y(n49) );
  AO22X1_RVT U96 ( .A1(i_p0state2_r[0]), .A2(n47), .A3(i_p0state0_r[0]), .A4(
        n46), .Y(n48) );
  OR2X1_RVT U97 ( .A1(n49), .A2(n48), .Y(n50) );
  AO21X1_RVT U98 ( .A1(i_p0state1_r[0]), .A2(n51), .A3(n50), .Y(n113) );
  INVX1_RVT U99 ( .A(n113), .Y(n85) );
  NOR4X1_RVT U101 ( .A1(i_p0state0_r[1]), .A2(i_p0state0_r[3]), .A3(
        i_p0state0_r[4]), .A4(i_p0state0_r[2]), .Y(n54) );
  INVX1_RVT U102 ( .A(i_p0state0_r[0]), .Y(n52) );
  NAND3X0_RVT U103 ( .A1(n54), .A2(n53), .A3(n52), .Y(n55) );
  NAND2X0_RVT U104 ( .A1(n55), .A2(e1flag_r), .Y(n56) );
  NAND4X1_RVT U105 ( .A1(n59), .A2(n58), .A3(n57), .A4(n56), .Y(n60) );
  AO222X2_RVT U106 ( .A1(n62), .A2(n61), .A3(n62), .A4(instruction_error), 
        .A5(n62), .A6(n60), .Y(p1int) );
  INVX1_RVT U107 ( .A(n3030), .Y(n70) );
  NAND2X0_RVT U108 ( .A1(n63), .A2(n70), .Y(n3090) );
  INVX1_RVT U109 ( .A(n3050), .Y(n64) );
  NAND2X0_RVT U110 ( .A1(n65), .A2(n64), .Y(n276) );
  AND2X1_RVT U111 ( .A1(n3090), .A2(n276), .Y(n66) );
  OA21X1_RVT U112 ( .A1(n67), .A2(n3080), .A3(n66), .Y(n184) );
  OR2X1_RVT U115 ( .A1(n42), .A2(n43), .Y(n103) );
  INVX1_RVT U117 ( .A(n102), .Y(n73) );
  INVX1_RVT U118 ( .A(aux_lev[10]), .Y(n261) );
  AO221X1_RVT U119 ( .A1(n73), .A2(n261), .A3(n102), .A4(n253), .A5(n82), .Y(
        n69) );
  AO221X1_RVT U120 ( .A1(n73), .A2(n3100), .A3(n102), .A4(n265), .A5(n71), .Y(
        n68) );
  NAND3X0_RVT U121 ( .A1(n103), .A2(n69), .A3(n68), .Y(n87) );
  INVX1_RVT U122 ( .A(n103), .Y(n74) );
  NAND2X0_RVT U123 ( .A1(n74), .A2(n102), .Y(n99) );
  AO221X1_RVT U124 ( .A1(n82), .A2(n72), .A3(n71), .A4(n70), .A5(n99), .Y(n86)
         );
  INVX1_RVT U125 ( .A(n104), .Y(n398) );
  NAND2X0_RVT U126 ( .A1(n73), .A2(n103), .Y(n98) );
  INVX1_RVT U127 ( .A(n98), .Y(n94) );
  INVX1_RVT U128 ( .A(n3180), .Y(n298) );
  NAND2X0_RVT U129 ( .A1(n74), .A2(n73), .Y(n100) );
  INVX1_RVT U130 ( .A(n100), .Y(n399) );
  OA22X1_RVT U131 ( .A1(n42), .A2(n43), .A3(n40), .A4(n41), .Y(n77) );
  INVX1_RVT U132 ( .A(n241), .Y(n346) );
  AO22X1_RVT U133 ( .A1(n399), .A2(aux_lev[6]), .A3(n77), .A4(n346), .Y(n75)
         );
  OR2X1_RVT U134 ( .A1(n82), .A2(n75), .Y(n76) );
  AO21X1_RVT U135 ( .A1(n94), .A2(n298), .A3(n76), .Y(n83) );
  INVX1_RVT U136 ( .A(n99), .Y(n89) );
  INVX1_RVT U137 ( .A(n273), .Y(n355) );
  INVX1_RVT U138 ( .A(n77), .Y(n105) );
  OA22X1_RVT U139 ( .A1(n344), .A2(n100), .A3(n244), .A4(n105), .Y(n80) );
  INVX1_RVT U140 ( .A(n3270), .Y(n3210) );
  NAND2X0_RVT U141 ( .A1(n94), .A2(n3210), .Y(n79) );
  NAND2X0_RVT U142 ( .A1(n89), .A2(aux_lev[20]), .Y(n78) );
  NAND4X0_RVT U143 ( .A1(n82), .A2(n80), .A3(n79), .A4(n78), .Y(n81) );
  OA221X1_RVT U144 ( .A1(n83), .A2(n89), .A3(n83), .A4(n355), .A5(n81), .Y(n84) );
  OA222X1_RVT U145 ( .A1(n104), .A2(n87), .A3(n104), .A4(n86), .A5(n398), .A6(
        n84), .Y(n114) );
  OA22X1_RVT U146 ( .A1(n249), .A2(n105), .A3(n239), .A4(n100), .Y(n93) );
  NAND2X0_RVT U147 ( .A1(n89), .A2(aux_lev[23]), .Y(n92) );
  INVX1_RVT U148 ( .A(n3200), .Y(n268) );
  NAND2X0_RVT U149 ( .A1(n94), .A2(n268), .Y(n91) );
  NAND4X0_RVT U150 ( .A1(n93), .A2(n92), .A3(n91), .A4(n104), .Y(n111) );
  OA22X1_RVT U151 ( .A1(n281), .A2(n99), .A3(n247), .A4(n105), .Y(n97) );
  NAND2X0_RVT U152 ( .A1(n94), .A2(aux_lev[11]), .Y(n96) );
  INVX1_RVT U153 ( .A(n354), .Y(n292) );
  NAND2X0_RVT U154 ( .A1(n399), .A2(n292), .Y(n95) );
  NAND4X0_RVT U155 ( .A1(n398), .A2(n97), .A3(n96), .A4(n95), .Y(n110) );
  OA222X1_RVT U156 ( .A1(n99), .A2(n297), .A3(n105), .A4(n258), .A5(n98), .A6(
        n3240), .Y(n101) );
  OA22X1_RVT U157 ( .A1(n398), .A2(n101), .A3(n3370), .A4(n100), .Y(n108) );
  AO222X1_RVT U158 ( .A1(n103), .A2(n102), .A3(n103), .A4(n330), .A5(n102), 
        .A6(n3050), .Y(n106) );
  AO221X1_RVT U159 ( .A1(n106), .A2(n256), .A3(n106), .A4(n105), .A5(n104), 
        .Y(n107) );
  NAND3X0_RVT U160 ( .A1(n82), .A2(n108), .A3(n107), .Y(n109) );
  OA221X1_RVT U161 ( .A1(n82), .A2(n111), .A3(n82), .A4(n110), .A5(n109), .Y(
        n112) );
  AO22X1_RVT U162 ( .A1(n85), .A2(n114), .A3(n113), .A4(n112), .Y(n90) );
  AO21X1_RVT U164 ( .A1(en2b), .A2(n447), .A3(hold_int_st2_a), .Y(N841) );
  AND2X1_RVT U167 ( .A1(en3), .A2(n446), .Y(N840) );
  AND2X1_RVT U168 ( .A1(aux_dataw[3]), .A2(N299), .Y(N300) );
  AND2X1_RVT U169 ( .A1(N299), .A2(aux_dataw[4]), .Y(N301) );
  AND2X1_RVT U170 ( .A1(N299), .A2(aux_dataw[5]), .Y(N302) );
  AND2X1_RVT U171 ( .A1(N299), .A2(aux_dataw[6]), .Y(N303) );
  AND2X1_RVT U172 ( .A1(N299), .A2(aux_dataw[8]), .Y(N305) );
  AND2X1_RVT U173 ( .A1(N299), .A2(aux_dataw[9]), .Y(N306) );
  AND2X1_RVT U174 ( .A1(N299), .A2(aux_dataw[10]), .Y(N307) );
  AND2X1_RVT U175 ( .A1(N299), .A2(aux_dataw[11]), .Y(N308) );
  AND2X1_RVT U176 ( .A1(N299), .A2(aux_dataw[12]), .Y(N309) );
  AND2X1_RVT U177 ( .A1(N299), .A2(aux_dataw[13]), .Y(N310) );
  AND2X1_RVT U178 ( .A1(N299), .A2(aux_dataw[14]), .Y(N311) );
  AND2X1_RVT U179 ( .A1(N299), .A2(aux_dataw[15]), .Y(N312) );
  AND2X1_RVT U180 ( .A1(N299), .A2(aux_dataw[16]), .Y(N313) );
  AND2X1_RVT U181 ( .A1(N299), .A2(aux_dataw[17]), .Y(N314) );
  AND2X1_RVT U182 ( .A1(N299), .A2(aux_dataw[18]), .Y(N315) );
  AND2X1_RVT U183 ( .A1(N299), .A2(aux_dataw[19]), .Y(N316) );
  AND2X1_RVT U184 ( .A1(N299), .A2(aux_dataw[20]), .Y(N317) );
  AND2X1_RVT U185 ( .A1(N299), .A2(aux_dataw[21]), .Y(N318) );
  AND2X1_RVT U186 ( .A1(N299), .A2(aux_dataw[22]), .Y(N319) );
  AND2X1_RVT U187 ( .A1(N299), .A2(aux_dataw[23]), .Y(N320) );
  AND2X1_RVT U188 ( .A1(N299), .A2(aux_dataw[24]), .Y(N321) );
  AND2X1_RVT U189 ( .A1(N299), .A2(aux_dataw[25]), .Y(N322) );
  AND2X1_RVT U190 ( .A1(N299), .A2(aux_dataw[26]), .Y(N323) );
  AND2X1_RVT U191 ( .A1(N299), .A2(aux_dataw[27]), .Y(N324) );
  AND2X1_RVT U192 ( .A1(N299), .A2(aux_dataw[28]), .Y(N325) );
  AND2X1_RVT U193 ( .A1(N299), .A2(aux_dataw[29]), .Y(N326) );
  AND2X1_RVT U194 ( .A1(N299), .A2(aux_dataw[30]), .Y(N327) );
  AND2X1_RVT U195 ( .A1(N299), .A2(aux_dataw[31]), .Y(N328) );
  AND2X1_RVT U196 ( .A1(aux_dataw[0]), .A2(N333), .Y(N334) );
  AND2X1_RVT U197 ( .A1(N333), .A2(aux_dataw[2]), .Y(N336) );
  AND2X1_RVT U198 ( .A1(aux_dataw[3]), .A2(N333), .Y(N337) );
  AND2X1_RVT U199 ( .A1(aux_dataw[4]), .A2(N333), .Y(N338) );
  AO22X1_RVT U200 ( .A1(en2b), .A2(p2bint), .A3(n446), .A4(p3int), .Y(
        i_p3int_nxt) );
  INVX1_RVT U202 ( .A(n166), .Y(n120) );
  NOR2X0_RVT U203 ( .A1(n126), .A2(aux_hint[1]), .Y(n209) );
  AND4X1_RVT U204 ( .A1(aux_hint[0]), .A2(n162), .A3(aux_hint[3]), .A4(n209), 
        .Y(n116) );
  NAND2X0_RVT U205 ( .A1(int_vec[6]), .A2(n163), .Y(n131) );
  NAND3X0_RVT U206 ( .A1(n154), .A2(int_vec[3]), .A3(int_vec[5]), .Y(n212) );
  OA22X1_RVT U207 ( .A1(irq[13]), .A2(n116), .A3(n131), .A4(n212), .Y(n266) );
  AND3X1_RVT U208 ( .A1(aux_hint[1]), .A2(aux_hint[2]), .A3(n435), .Y(n214) );
  AND3X1_RVT U209 ( .A1(n162), .A2(aux_hint[3]), .A3(n214), .Y(n117) );
  NAND3X0_RVT U210 ( .A1(n156), .A2(int_vec[4]), .A3(int_vec[5]), .Y(n216) );
  OA22X1_RVT U211 ( .A1(irq[14]), .A2(n117), .A3(n131), .A4(n216), .Y(n2990)
         );
  NAND2X0_RVT U212 ( .A1(n3180), .A2(n2990), .Y(n158) );
  NAND4X0_RVT U213 ( .A1(n266), .A2(n3240), .A3(n3250), .A4(n158), .Y(n167) );
  AND3X1_RVT U214 ( .A1(aux_hint[0]), .A2(aux_hint[1]), .A3(aux_hint[2]), .Y(
        n219) );
  AND3X1_RVT U215 ( .A1(n162), .A2(aux_hint[3]), .A3(n219), .Y(n118) );
  NAND3X0_RVT U216 ( .A1(int_vec[3]), .A2(int_vec[4]), .A3(int_vec[5]), .Y(
        n222) );
  OA22X1_RVT U217 ( .A1(irq[15]), .A2(n118), .A3(n131), .A4(n222), .Y(n269) );
  NAND3X0_RVT U218 ( .A1(n3200), .A2(n269), .A3(n3250), .Y(n153) );
  AND2X1_RVT U219 ( .A1(n167), .A2(n153), .Y(n119) );
  OA21X1_RVT U220 ( .A1(n121), .A2(n120), .A3(n119), .Y(n152) );
  INVX1_RVT U221 ( .A(n3100), .Y(n287) );
  AND4X1_RVT U222 ( .A1(n188), .A2(n162), .A3(aux_hint[3]), .A4(n435), .Y(n123) );
  OA22X1_RVT U223 ( .A1(irq[8]), .A2(n123), .A3(n131), .A4(n122), .Y(n288) );
  INVX1_RVT U224 ( .A(n288), .Y(n130) );
  AND3X1_RVT U225 ( .A1(n192), .A2(n162), .A3(aux_hint[3]), .Y(n124) );
  OA22X1_RVT U226 ( .A1(irq[9]), .A2(n124), .A3(n194), .A4(n131), .Y(n257) );
  NAND2X0_RVT U227 ( .A1(n330), .A2(n257), .Y(n148) );
  AND2X1_RVT U228 ( .A1(aux_hint[1]), .A2(n126), .Y(n189) );
  AND4X1_RVT U229 ( .A1(n162), .A2(aux_hint[3]), .A3(n189), .A4(n435), .Y(n125) );
  OA22X1_RVT U230 ( .A1(irq[10]), .A2(n125), .A3(n191), .A4(n131), .Y(n259) );
  INVX1_RVT U231 ( .A(aux_lev[11]), .Y(n147) );
  AND3X1_RVT U232 ( .A1(aux_hint[1]), .A2(aux_hint[0]), .A3(n126), .Y(n181) );
  AND3X1_RVT U233 ( .A1(n162), .A2(aux_hint[3]), .A3(n181), .Y(n127) );
  NAND3X0_RVT U234 ( .A1(n155), .A2(int_vec[3]), .A3(int_vec[4]), .Y(n182) );
  OA22X1_RVT U235 ( .A1(irq[11]), .A2(n127), .A3(n131), .A4(n182), .Y(n260) );
  AO22X1_RVT U236 ( .A1(n261), .A2(n259), .A3(n147), .A4(n260), .Y(n160) );
  INVX1_RVT U237 ( .A(n160), .Y(n128) );
  AND2X1_RVT U238 ( .A1(n148), .A2(n128), .Y(n129) );
  OA21X1_RVT U239 ( .A1(n287), .A2(n130), .A3(n129), .Y(n174) );
  AND4X1_RVT U240 ( .A1(n162), .A2(aux_hint[3]), .A3(n209), .A4(n435), .Y(n132) );
  NAND3X0_RVT U241 ( .A1(n154), .A2(n156), .A3(int_vec[5]), .Y(n206) );
  OA22X1_RVT U242 ( .A1(irq[12]), .A2(n132), .A3(n131), .A4(n206), .Y(n3230)
         );
  NAND2X0_RVT U243 ( .A1(n3240), .A2(n266), .Y(n133) );
  NAND3X0_RVT U244 ( .A1(n3250), .A2(n133), .A3(n158), .Y(n169) );
  AO21X1_RVT U245 ( .A1(n3270), .A2(n3230), .A3(n169), .Y(n175) );
  INVX1_RVT U246 ( .A(n175), .Y(n161) );
  NAND2X0_RVT U247 ( .A1(n174), .A2(n161), .Y(n171) );
  AND3X1_RVT U248 ( .A1(n162), .A2(n181), .A3(n436), .Y(n134) );
  OA22X1_RVT U249 ( .A1(irq[3]), .A2(n134), .A3(n143), .A4(n182), .Y(n293) );
  INVX1_RVT U250 ( .A(n3370), .Y(n280) );
  AND4X1_RVT U251 ( .A1(n162), .A2(aux_hint[0]), .A3(n209), .A4(n436), .Y(n135) );
  OA22X1_RVT U252 ( .A1(irq[5]), .A2(n135), .A3(n143), .A4(n212), .Y(n282) );
  INVX1_RVT U253 ( .A(n282), .Y(n139) );
  INVX1_RVT U254 ( .A(n344), .Y(n138) );
  AND4X1_RVT U255 ( .A1(n162), .A2(n209), .A3(n435), .A4(n436), .Y(n137) );
  OAI22X1_RVT U256 ( .A1(irq[4]), .A2(n137), .A3(n143), .A4(n206), .Y(n291) );
  OA22X1_RVT U257 ( .A1(n280), .A2(n139), .A3(n138), .A4(n291), .Y(n170) );
  AND3X1_RVT U258 ( .A1(n162), .A2(n214), .A3(n436), .Y(n140) );
  OA22X1_RVT U259 ( .A1(irq[6]), .A2(n140), .A3(n143), .A4(n216), .Y(n279) );
  NAND2X0_RVT U260 ( .A1(n335), .A2(n279), .Y(n159) );
  NAND4X0_RVT U261 ( .A1(n293), .A2(n354), .A3(n170), .A4(n159), .Y(n141) );
  OR2X1_RVT U262 ( .A1(n171), .A2(n141), .Y(n165) );
  AND3X1_RVT U263 ( .A1(n162), .A2(n219), .A3(n436), .Y(n144) );
  OA22X1_RVT U264 ( .A1(irq[7]), .A2(n144), .A3(n143), .A4(n222), .Y(n278) );
  NAND2X0_RVT U265 ( .A1(n239), .A2(n278), .Y(n243) );
  INVX1_RVT U266 ( .A(n159), .Y(n146) );
  NAND2X0_RVT U267 ( .A1(n3370), .A2(n282), .Y(n145) );
  AO221X1_RVT U268 ( .A1(n243), .A2(n146), .A3(n243), .A4(n145), .A5(n171), 
        .Y(n151) );
  NAND2X0_RVT U269 ( .A1(n260), .A2(n147), .Y(n149) );
  AO221X1_RVT U270 ( .A1(n149), .A2(n160), .A3(n149), .A4(n148), .A5(n175), 
        .Y(n150) );
  NAND4X0_RVT U271 ( .A1(n152), .A2(n165), .A3(n151), .A4(n150), .Y(
        i_p0state0_nxt[0]) );
  INVX1_RVT U272 ( .A(n3250), .Y(n157) );
  OA21X1_RVT U273 ( .A1(n158), .A2(n157), .A3(n153), .Y(n177) );
  OA221X1_RVT U274 ( .A1(n171), .A2(n159), .A3(n171), .A4(n243), .A5(n177), 
        .Y(n173) );
  NAND2X0_RVT U275 ( .A1(n161), .A2(n160), .Y(n164) );
  NAND4X0_RVT U276 ( .A1(n173), .A2(n166), .A3(n165), .A4(n164), .Y(
        i_p0state0_nxt[1]) );
  NAND2X0_RVT U277 ( .A1(n3270), .A2(n3230), .Y(n168) );
  OA21X1_RVT U278 ( .A1(n169), .A2(n168), .A3(n167), .Y(n178) );
  OR2X1_RVT U279 ( .A1(n171), .A2(n170), .Y(n172) );
  NAND3X0_RVT U280 ( .A1(n178), .A2(n173), .A3(n172), .Y(i_p0state0_nxt[2]) );
  OR2X1_RVT U281 ( .A1(n175), .A2(n174), .Y(n176) );
  NAND3X0_RVT U282 ( .A1(n178), .A2(n177), .A3(n176), .Y(i_p0state0_nxt[3]) );
  NAND2X0_RVT U283 ( .A1(int_vec[6]), .A2(int_vec[7]), .Y(n223) );
  AND2X1_RVT U284 ( .A1(aux_hint[3]), .A2(n437), .Y(n220) );
  OA21X1_RVT U285 ( .A1(n182), .A2(n223), .A3(n220), .Y(n179) );
  AND2X1_RVT U286 ( .A1(n181), .A2(n179), .Y(n3380) );
  AND2X1_RVT U287 ( .A1(n219), .A2(n213), .Y(n180) );
  OA21X1_RVT U288 ( .A1(n222), .A2(n217), .A3(n180), .Y(n365) );
  INVX1_RVT U289 ( .A(aux_lev[23]), .Y(n232) );
  AOI22X1_RVT U290 ( .A1(n3380), .A2(n247), .A3(n365), .A4(n232), .Y(n224) );
  AND2X1_RVT U291 ( .A1(n181), .A2(n213), .Y(n183) );
  OA22X1_RVT U292 ( .A1(irq[19]), .A2(n183), .A3(n182), .A4(n217), .Y(n361) );
  INVX1_RVT U293 ( .A(n265), .Y(n196) );
  AND3X1_RVT U294 ( .A1(aux_hint[3]), .A2(n435), .A3(n437), .Y(n201) );
  INVX1_RVT U295 ( .A(n223), .Y(n186) );
  NAND4X0_RVT U296 ( .A1(n156), .A2(n154), .A3(n155), .A4(n186), .Y(n187) );
  NAND3X0_RVT U297 ( .A1(n201), .A2(n188), .A3(n187), .Y(n350) );
  AND2X1_RVT U298 ( .A1(n201), .A2(n189), .Y(n190) );
  OA21X1_RVT U299 ( .A1(n223), .A2(n191), .A3(n190), .Y(n342) );
  NAND2X0_RVT U300 ( .A1(n253), .A2(n342), .Y(n230) );
  AND2X1_RVT U301 ( .A1(n220), .A2(n192), .Y(n193) );
  OA21X1_RVT U302 ( .A1(n223), .A2(n194), .A3(n193), .Y(n349) );
  NAND2X0_RVT U303 ( .A1(n256), .A2(n349), .Y(n227) );
  AND2X1_RVT U304 ( .A1(n230), .A2(n227), .Y(n195) );
  OA21X1_RVT U305 ( .A1(n196), .A2(n350), .A3(n195), .Y(n238) );
  NAND3X0_RVT U306 ( .A1(int_vec[6]), .A2(n156), .A3(int_vec[7]), .Y(n204) );
  NAND2X0_RVT U307 ( .A1(n154), .A2(int_vec[5]), .Y(n198) );
  AND2X1_RVT U308 ( .A1(n201), .A2(n209), .Y(n197) );
  OA21X1_RVT U309 ( .A1(n204), .A2(n198), .A3(n197), .Y(n340) );
  AOI22X1_RVT U310 ( .A1(n247), .A2(n3380), .A3(n244), .A4(n340), .Y(n240) );
  AND2X1_RVT U311 ( .A1(aux_hint[0]), .A2(n209), .Y(n210) );
  AND2X1_RVT U312 ( .A1(n220), .A2(n210), .Y(n199) );
  OA21X1_RVT U313 ( .A1(n223), .A2(n212), .A3(n199), .Y(n345) );
  NAND2X0_RVT U314 ( .A1(int_vec[4]), .A2(int_vec[5]), .Y(n203) );
  AND2X1_RVT U315 ( .A1(aux_hint[1]), .A2(aux_hint[2]), .Y(n200) );
  AND2X1_RVT U316 ( .A1(n201), .A2(n200), .Y(n202) );
  OA21X1_RVT U317 ( .A1(n204), .A2(n203), .A3(n202), .Y(n347) );
  AOI22X1_RVT U318 ( .A1(n258), .A2(n345), .A3(n241), .A4(n347), .Y(n242) );
  AND2X1_RVT U319 ( .A1(n242), .A2(n243), .Y(n237) );
  AND2X1_RVT U320 ( .A1(n240), .A2(n237), .Y(n205) );
  AND2X1_RVT U321 ( .A1(n238), .A2(n205), .Y(n251) );
  OR2X1_RVT U322 ( .A1(n206), .A2(n217), .Y(n207) );
  NAND4X0_RVT U323 ( .A1(n209), .A2(n213), .A3(n435), .A4(n207), .Y(n359) );
  AND2X1_RVT U324 ( .A1(n213), .A2(n210), .Y(n211) );
  OA21X1_RVT U325 ( .A1(n217), .A2(n212), .A3(n211), .Y(n353) );
  NAND2X0_RVT U326 ( .A1(n297), .A2(n353), .Y(n225) );
  AND2X1_RVT U327 ( .A1(n214), .A2(n213), .Y(n215) );
  OA21X1_RVT U328 ( .A1(n217), .A2(n216), .A3(n215), .Y(n356) );
  NAND2X0_RVT U329 ( .A1(n273), .A2(n356), .Y(n228) );
  AND2X1_RVT U330 ( .A1(n225), .A2(n228), .Y(n218) );
  OA21X1_RVT U331 ( .A1(n359), .A2(aux_lev[20]), .A3(n218), .Y(n2340) );
  NAND4X0_RVT U332 ( .A1(n281), .A2(n361), .A3(n251), .A4(n2340), .Y(n254) );
  AND2X1_RVT U333 ( .A1(n220), .A2(n219), .Y(n221) );
  OA21X1_RVT U334 ( .A1(n223), .A2(n222), .A3(n221), .Y(n363) );
  NAND3X0_RVT U335 ( .A1(n249), .A2(n363), .A3(n243), .Y(n246) );
  AND4X1_RVT U336 ( .A1(n224), .A2(n243), .A3(n254), .A4(n246), .Y(n231) );
  NAND2X0_RVT U337 ( .A1(n258), .A2(n345), .Y(n226) );
  NAND4X0_RVT U338 ( .A1(n231), .A2(n227), .A3(n226), .A4(n225), .Y(
        i_p0state1_nxt[0]) );
  NAND2X0_RVT U339 ( .A1(n241), .A2(n347), .Y(n229) );
  NAND4X0_RVT U340 ( .A1(n231), .A2(n230), .A3(n229), .A4(n228), .Y(
        i_p0state1_nxt[1]) );
  NAND2X0_RVT U341 ( .A1(n365), .A2(n232), .Y(n233) );
  NAND2X0_RVT U342 ( .A1(n2340), .A2(n233), .Y(n250) );
  INVX1_RVT U343 ( .A(n250), .Y(n2360) );
  NAND2X0_RVT U344 ( .A1(n244), .A2(n340), .Y(n235) );
  NAND4X0_RVT U345 ( .A1(n237), .A2(n2360), .A3(n235), .A4(n246), .Y(
        i_p0state1_nxt[2]) );
  NAND3X0_RVT U346 ( .A1(n242), .A2(n240), .A3(n238), .Y(n245) );
  NAND2X0_RVT U347 ( .A1(n245), .A2(n243), .Y(n248) );
  AND2X1_RVT U348 ( .A1(n248), .A2(n246), .Y(n286) );
  NAND2X0_RVT U349 ( .A1(n251), .A2(n250), .Y(n252) );
  NAND3X0_RVT U350 ( .A1(n286), .A2(n254), .A3(n252), .Y(i_p0state1_nxt[4]) );
  INVX1_RVT U351 ( .A(n330), .Y(n255) );
  NAND2X0_RVT U352 ( .A1(n257), .A2(n255), .Y(n284) );
  INVX1_RVT U353 ( .A(n259), .Y(n262) );
  NAND2X0_RVT U354 ( .A1(aux_lev[11]), .A2(n260), .Y(n275) );
  OA21X1_RVT U355 ( .A1(n262), .A2(n261), .A3(n275), .Y(n3060) );
  NAND2X0_RVT U356 ( .A1(n2990), .A2(n298), .Y(n263) );
  AND2X1_RVT U357 ( .A1(n184), .A2(n263), .Y(n271) );
  INVX1_RVT U358 ( .A(n3240), .Y(n264) );
  NAND2X0_RVT U359 ( .A1(n266), .A2(n264), .Y(n270) );
  NAND2X0_RVT U360 ( .A1(n271), .A2(n270), .Y(n3110) );
  INVX1_RVT U361 ( .A(n3110), .Y(n3220) );
  NAND2X0_RVT U362 ( .A1(n3230), .A2(n3210), .Y(n3120) );
  NAND2X0_RVT U363 ( .A1(n3220), .A2(n3120), .Y(n304) );
  INVX1_RVT U364 ( .A(n304), .Y(n267) );
  NAND2X0_RVT U365 ( .A1(n3060), .A2(n267), .Y(n283) );
  NAND3X0_RVT U366 ( .A1(n184), .A2(n269), .A3(n268), .Y(n3020) );
  INVX1_RVT U367 ( .A(n270), .Y(n272) );
  NAND2X0_RVT U368 ( .A1(n272), .A2(n271), .Y(n3150) );
  AND2X1_RVT U369 ( .A1(n3020), .A2(n3150), .Y(n274) );
  OA21X1_RVT U370 ( .A1(n284), .A2(n283), .A3(n274), .Y(n331) );
  INVX1_RVT U371 ( .A(n3090), .Y(n277) );
  OA22X1_RVT U372 ( .A1(n277), .A2(n276), .A3(n275), .A4(n304), .Y(n296) );
  NAND2X0_RVT U373 ( .A1(n278), .A2(aux_lev[7]), .Y(n386) );
  NAND2X0_RVT U374 ( .A1(n279), .A2(aux_lev[6]), .Y(n3000) );
  INVX1_RVT U375 ( .A(n3000), .Y(n289) );
  NAND2X0_RVT U376 ( .A1(n282), .A2(n280), .Y(n290) );
  INVX1_RVT U377 ( .A(n283), .Y(n285) );
  AND2X1_RVT U378 ( .A1(n285), .A2(n284), .Y(n3330) );
  NAND2X0_RVT U379 ( .A1(n288), .A2(n287), .Y(n3190) );
  NAND2X0_RVT U380 ( .A1(n3330), .A2(n3190), .Y(n3130) );
  AO221X1_RVT U381 ( .A1(n386), .A2(n289), .A3(n386), .A4(n290), .A5(n3130), 
        .Y(n295) );
  OA21X1_RVT U382 ( .A1(n344), .A2(n291), .A3(n290), .Y(n3140) );
  NAND4X0_RVT U383 ( .A1(n3140), .A2(n293), .A3(n292), .A4(n3000), .Y(n294) );
  OR2X1_RVT U384 ( .A1(n3130), .A2(n294), .Y(n3070) );
  NAND4X0_RVT U385 ( .A1(n331), .A2(n296), .A3(n295), .A4(n3070), .Y(
        i_p0state2_nxt[0]) );
  NAND3X0_RVT U386 ( .A1(n184), .A2(n2990), .A3(n298), .Y(n329) );
  AO21X1_RVT U387 ( .A1(n3000), .A2(n386), .A3(n3130), .Y(n3010) );
  AND3X1_RVT U388 ( .A1(n3020), .A2(n329), .A3(n3010), .Y(n3170) );
  OR2X1_RVT U389 ( .A1(n3060), .A2(n304), .Y(n3280) );
  NAND4X0_RVT U390 ( .A1(n3170), .A2(n3090), .A3(n3070), .A4(n3280), .Y(
        i_p0state2_nxt[1]) );
  OA22X1_RVT U391 ( .A1(n3140), .A2(n3130), .A3(n3120), .A4(n3110), .Y(n3160)
         );
  NAND3X0_RVT U392 ( .A1(n3170), .A2(n3160), .A3(n3150), .Y(i_p0state2_nxt[2])
         );
  INVX1_RVT U393 ( .A(n3190), .Y(n3340) );
  NAND3X0_RVT U394 ( .A1(n3230), .A2(n3220), .A3(n3210), .Y(n3260) );
  NAND4X0_RVT U395 ( .A1(n331), .A2(n329), .A3(n3280), .A4(n3260), .Y(n332) );
  AO21X1_RVT U396 ( .A1(n3340), .A2(n3330), .A3(n332), .Y(i_p0state2_nxt[3])
         );
  INVX1_RVT U397 ( .A(n247), .Y(n3360) );
  NAND2X0_RVT U398 ( .A1(n3380), .A2(n3360), .Y(n364) );
  INVX1_RVT U399 ( .A(n244), .Y(n339) );
  NAND2X0_RVT U400 ( .A1(n340), .A2(n339), .Y(n378) );
  INVX1_RVT U401 ( .A(n253), .Y(n341) );
  NAND2X0_RVT U402 ( .A1(n342), .A2(n341), .Y(n373) );
  AND3X1_RVT U403 ( .A1(n378), .A2(n364), .A3(n373), .Y(n383) );
  INVX1_RVT U404 ( .A(n258), .Y(n343) );
  NAND2X0_RVT U405 ( .A1(n345), .A2(n343), .Y(n369) );
  NAND2X0_RVT U406 ( .A1(n347), .A2(n346), .Y(n372) );
  AND2X1_RVT U407 ( .A1(n369), .A2(n372), .Y(n384) );
  AND2X1_RVT U408 ( .A1(n384), .A2(n386), .Y(n380) );
  AND2X1_RVT U409 ( .A1(n383), .A2(n380), .Y(n351) );
  INVX1_RVT U410 ( .A(n256), .Y(n348) );
  NAND2X0_RVT U411 ( .A1(n349), .A2(n348), .Y(n368) );
  OA21X1_RVT U412 ( .A1(n265), .A2(n350), .A3(n368), .Y(n385) );
  NAND2X0_RVT U413 ( .A1(n351), .A2(n385), .Y(n376) );
  INVX1_RVT U414 ( .A(n376), .Y(n366) );
  INVX1_RVT U415 ( .A(aux_lev[20]), .Y(n358) );
  INVX1_RVT U416 ( .A(n297), .Y(n352) );
  NAND2X0_RVT U417 ( .A1(n353), .A2(n352), .Y(n370) );
  NAND2X0_RVT U418 ( .A1(n356), .A2(n355), .Y(n371) );
  AND2X1_RVT U419 ( .A1(n370), .A2(n371), .Y(n357) );
  OA21X1_RVT U420 ( .A1(n359), .A2(n358), .A3(n357), .Y(n377) );
  INVX1_RVT U421 ( .A(n281), .Y(n360) );
  NAND4X0_RVT U422 ( .A1(n366), .A2(n377), .A3(n361), .A4(n360), .Y(n390) );
  INVX1_RVT U423 ( .A(n249), .Y(n362) );
  NAND3X0_RVT U424 ( .A1(n363), .A2(n362), .A3(n386), .Y(n388) );
  AND4X1_RVT U425 ( .A1(n386), .A2(n364), .A3(n390), .A4(n388), .Y(n367) );
  NAND3X0_RVT U426 ( .A1(aux_lev[23]), .A2(n366), .A3(n365), .Y(n375) );
  AND2X1_RVT U427 ( .A1(n367), .A2(n375), .Y(n374) );
  NAND4X0_RVT U428 ( .A1(n374), .A2(n370), .A3(n369), .A4(n368), .Y(
        i_p0state3_nxt[0]) );
  NAND4X0_RVT U429 ( .A1(n374), .A2(n373), .A3(n372), .A4(n371), .Y(
        i_p0state3_nxt[1]) );
  OA21X1_RVT U430 ( .A1(n377), .A2(n376), .A3(n375), .Y(n391) );
  NAND4X0_RVT U431 ( .A1(n380), .A2(n391), .A3(n378), .A4(n388), .Y(
        i_p0state3_nxt[2]) );
  NAND3X0_RVT U432 ( .A1(n385), .A2(n384), .A3(n383), .Y(n387) );
  NAND2X0_RVT U433 ( .A1(n387), .A2(n386), .Y(n389) );
  AND2X1_RVT U434 ( .A1(n389), .A2(n388), .Y(n136) );
  NAND3X0_RVT U435 ( .A1(n391), .A2(n136), .A3(n390), .Y(i_p0state3_nxt[4]) );
  INVX1_RVT U436 ( .A(n90), .Y(n396) );
  NAND2X0_RVT U437 ( .A1(aux_addr[1]), .A2(aux_addr[6]), .Y(n393) );
  NOR4X1_RVT U438 ( .A1(aux_addr[9]), .A2(n443), .A3(n393), .A4(n392), .Y(n397) );
  NAND2X0_RVT U439 ( .A1(n397), .A2(aux_dataw[0]), .Y(n395) );
  AO22X1_RVT U440 ( .A1(en1), .A2(n396), .A3(aux_lv12[0]), .A4(n395), .Y(n382)
         );
  INVX1_RVT U441 ( .A(n397), .Y(n402) );
  NAND4X0_RVT U442 ( .A1(n85), .A2(n82), .A3(n399), .A4(n398), .Y(n400) );
  AND3X1_RVT U443 ( .A1(n90), .A2(en1), .A3(n400), .Y(n401) );
  AO221X1_RVT U444 ( .A1(aux_lv12[1]), .A2(n402), .A3(aux_lv12[1]), .A4(n445), 
        .A5(n401), .Y(n381) );
  OA221X1_RVT U446 ( .A1(hold_int_st2_a), .A2(n448), .A3(hold_int_st2_a), .A4(
        n447), .A5(p2int), .Y(n405) );
  INVX1_RVT U447 ( .A(hold_int_st2_a), .Y(n404) );
  OA222X1_RVT U448 ( .A1(n405), .A2(p1int), .A3(n405), .A4(en1), .A5(n405), 
        .A6(n404), .Y(n379) );
  AO22X1_RVT U449 ( .A1(en2), .A2(p2int), .A3(n447), .A4(p2bint), .Y(n4) );
  AO22X1_RVT U450 ( .A1(en2b), .A2(n434), .A3(n446), .A4(p3ilev1), .Y(n5) );
  AO22X1_RVT U451 ( .A1(en2), .A2(p2ilev1), .A3(n447), .A4(n434), .Y(n6) );
  INVX1_RVT U23 ( .A(aux_hint[0]), .Y(n435) );
  INVX1_RVT U30 ( .A(aux_hint[3]), .Y(n436) );
  INVX1_RVT U36 ( .A(n162), .Y(n437) );
  INVX1_RVT U49 ( .A(rst_a), .Y(n439) );
  INVX1_RVT U56 ( .A(rst_a), .Y(n440) );
  INVX1_RVT U57 ( .A(rst_a), .Y(n441) );
  INVX1_RVT U58 ( .A(rst_a), .Y(n442) );
  INVX1_RVT U59 ( .A(aux_addr[0]), .Y(n443) );
  INVX1_RVT U60 ( .A(aux_addr[9]), .Y(n444) );
  INVX1_RVT U61 ( .A(aux_dataw[1]), .Y(n445) );
  INVX1_RVT U62 ( .A(en2b), .Y(n446) );
  INVX1_RVT U63 ( .A(en2), .Y(n447) );
  INVX1_RVT U100 ( .A(en1), .Y(n448) );
  AND2X1_RVT U31 ( .A1(n27), .A2(n443), .Y(N299) );
  OR2X1_RVT U165 ( .A1(p1int), .A2(n115), .Y(p123int) );
  OR2X1_RVT U114 ( .A1(n44), .A2(n45), .Y(n104) );
  OR2X1_RVT U116 ( .A1(n40), .A2(n41), .Y(n102) );
  AO222X1_RVT U66 ( .A1(e2flag_r), .A2(i_p0state3_r[4]), .A3(e2flag_r), .A4(
        i_p0state3_r[2]), .A5(e2flag_r), .A6(n28), .Y(n61) );
  NAND2X0_RVT U20 ( .A1(n163), .A2(n430), .Y(n143) );
  OR3X2_RVT U72 ( .A1(i_p0state2_r[4]), .A2(i_p0state2_r[2]), .A3(n29), .Y(n30) );
  INVX2_RVT U80 ( .A(N236), .Y(n58) );
endmodule


module cpu_isle_ck_ctrl_0 ( clk_ungated, rst_a, test_mode, 
        ctrl_cpu_start_sync_r, do_inst_step_r, sleeping_r2, en, q_busy, 
        p123int, host_rw, p4_disable_r, mem_access, lpending, instr_pending_r, 
        ic_busy, wd_clear, mload2b, mstore2b, dmp_mload, dmp_mstore, 
        is_local_ram, debug_if_r, cgm_queue_idle, ibus_busy, pcp_rd_rq, 
        pcp_wr_rq, ctrl_cpu_start_r, ck_disable, ck_gated, ck_dmp_gated );
  input clk_ungated, rst_a, test_mode, ctrl_cpu_start_sync_r, do_inst_step_r,
         sleeping_r2, en, q_busy, p123int, host_rw, p4_disable_r, mem_access,
         lpending, instr_pending_r, ic_busy, wd_clear, mload2b, mstore2b,
         dmp_mload, dmp_mstore, is_local_ram, debug_if_r, cgm_queue_idle,
         ibus_busy, pcp_rd_rq, pcp_wr_rq;
  output ctrl_cpu_start_r, ck_disable, ck_gated, ck_dmp_gated;
  wire   N1, N2, n20, n5, n12, n10, n3, n4, n6, n7, n8, n9, n13, n14;
  wire   [1:0] i_postrst_count_r;

  DFFARX1_RVT i_postrst_count_r_reg_0_ ( .D(1'b1), .CLK(clk_ungated), .RSTB(
        n13), .Q(i_postrst_count_r[0]) );
  DFFASX1_RVT i_postrst_count_r_reg_1_ ( .D(n5), .CLK(clk_ungated), .SETB(n13), 
        .QN(i_postrst_count_r[1]) );
  DFFARX1_RVT ick_dmp_disable_reg ( .D(N2), .CLK(clk_ungated), .RSTB(n13), .Q(
        ck_dmp_gated) );
  DFFARX1_RVT i_ctrl_cpu_start_r_reg ( .D(n20), .CLK(clk_ungated), .RSTB(n13), 
        .Q(ctrl_cpu_start_r), .QN(n12) );
  AO21X1_RVT U4 ( .A1(ctrl_cpu_start_r), .A2(n14), .A3(ctrl_cpu_start_sync_r), 
        .Y(n20) );
  DFFARX1_RVT i_ck_disable_r_reg ( .D(N1), .CLK(clk_ungated), .RSTB(n13), .Q(
        ck_disable) );
  INVX1_RVT U7 ( .A(i_postrst_count_r[0]), .Y(n5) );
  INVX1_RVT U9 ( .A(lpending), .Y(n10) );
  NAND3X0_RVT U10 ( .A1(i_postrst_count_r[0]), .A2(i_postrst_count_r[1]), .A3(
        n10), .Y(n7) );
  NOR4X1_RVT U11 ( .A1(mem_access), .A2(instr_pending_r), .A3(wd_clear), .A4(
        q_busy), .Y(n4) );
  AO22X1_RVT U12 ( .A1(p4_disable_r), .A2(sleeping_r2), .A3(n12), .A4(n14), 
        .Y(n3) );
  NAND2X0_RVT U13 ( .A1(n4), .A2(n3), .Y(n6) );
  NOR4X1_RVT U14 ( .A1(ibus_busy), .A2(p123int), .A3(n7), .A4(n6), .Y(N1) );
  INVX1_RVT U15 ( .A(n7), .Y(n9) );
  NOR4X1_RVT U16 ( .A1(dmp_mload), .A2(dmp_mstore), .A3(mload2b), .A4(mstore2b), .Y(n8) );
  AND3X1_RVT U17 ( .A1(n9), .A2(cgm_queue_idle), .A3(n8), .Y(N2) );
  INVX1_RVT U5 ( .A(rst_a), .Y(n13) );
  INVX1_RVT U6 ( .A(en), .Y(n14) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_6 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_5 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_4 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_pcounter_DW01_inc_J6_0_0 ( A, SUM );
  input [20:0] A;
  output [20:0] SUM;
  wire   n66, n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79,
         n80, n81, n82, n83, n84;

  HADDX1_RVT U24 ( .A0(n66), .B0(A[20]), .SO(SUM[20]) );
  HADDX1_RVT U25 ( .A0(A[1]), .B0(A[0]), .C1(n67), .SO(SUM[1]) );
  HADDX1_RVT U26 ( .A0(A[2]), .B0(n67), .C1(n68), .SO(SUM[2]) );
  HADDX1_RVT U27 ( .A0(A[3]), .B0(n68), .C1(n69), .SO(SUM[3]) );
  HADDX1_RVT U28 ( .A0(A[4]), .B0(n69), .C1(n70), .SO(SUM[4]) );
  HADDX1_RVT U29 ( .A0(A[5]), .B0(n70), .C1(n71), .SO(SUM[5]) );
  HADDX1_RVT U30 ( .A0(A[6]), .B0(n71), .C1(n72), .SO(SUM[6]) );
  HADDX1_RVT U31 ( .A0(A[7]), .B0(n72), .C1(n73), .SO(SUM[7]) );
  HADDX1_RVT U32 ( .A0(A[8]), .B0(n73), .C1(n74), .SO(SUM[8]) );
  HADDX1_RVT U33 ( .A0(A[9]), .B0(n74), .C1(n75), .SO(SUM[9]) );
  HADDX1_RVT U34 ( .A0(A[10]), .B0(n75), .C1(n76), .SO(SUM[10]) );
  HADDX1_RVT U35 ( .A0(A[11]), .B0(n76), .C1(n77), .SO(SUM[11]) );
  HADDX1_RVT U36 ( .A0(A[12]), .B0(n77), .C1(n78), .SO(SUM[12]) );
  HADDX1_RVT U37 ( .A0(A[13]), .B0(n78), .C1(n79), .SO(SUM[13]) );
  HADDX1_RVT U38 ( .A0(A[14]), .B0(n79), .C1(n80), .SO(SUM[14]) );
  HADDX1_RVT U39 ( .A0(A[15]), .B0(n80), .C1(n81), .SO(SUM[15]) );
  HADDX1_RVT U40 ( .A0(A[16]), .B0(n81), .C1(n82), .SO(SUM[16]) );
  HADDX1_RVT U41 ( .A0(A[17]), .B0(n82), .C1(n83), .SO(SUM[17]) );
  HADDX1_RVT U42 ( .A0(A[18]), .B0(n83), .C1(n84), .SO(SUM[18]) );
  HADDX1_RVT U43 ( .A0(A[19]), .B0(n84), .C1(n66), .SO(SUM[19]) );
endmodule


module cpu_isle_pcounter_DW01_add_J6_0_0 ( A, B, CI, SUM, CO );
  input [21:0] A;
  input [21:0] B;
  output [21:0] SUM;
  input CI;
  output CO;
  wire   n96, n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107,
         n108, n109, n110, n111, n112, n113, n114, n115, n116;

  FADDX1_RVT U27 ( .A(A[21]), .B(n96), .CI(B[21]), .S(SUM[21]) );
  HADDX1_RVT U28 ( .A0(B[0]), .B0(A[0]), .C1(n97), .SO(SUM[0]) );
  FADDX1_RVT U29 ( .A(B[1]), .B(A[1]), .CI(n97), .CO(n98), .S(SUM[1]) );
  FADDX1_RVT U30 ( .A(B[2]), .B(A[2]), .CI(n98), .CO(n99), .S(SUM[2]) );
  FADDX1_RVT U31 ( .A(B[3]), .B(A[3]), .CI(n99), .CO(n100), .S(SUM[3]) );
  FADDX1_RVT U32 ( .A(B[4]), .B(A[4]), .CI(n100), .CO(n101), .S(SUM[4]) );
  FADDX1_RVT U33 ( .A(B[5]), .B(A[5]), .CI(n101), .CO(n102), .S(SUM[5]) );
  FADDX1_RVT U34 ( .A(B[6]), .B(A[6]), .CI(n102), .CO(n103), .S(SUM[6]) );
  FADDX1_RVT U35 ( .A(B[7]), .B(A[7]), .CI(n103), .CO(n104), .S(SUM[7]) );
  FADDX1_RVT U36 ( .A(B[8]), .B(A[8]), .CI(n104), .CO(n105), .S(SUM[8]) );
  FADDX1_RVT U37 ( .A(B[9]), .B(A[9]), .CI(n105), .CO(n106), .S(SUM[9]) );
  FADDX1_RVT U38 ( .A(B[10]), .B(A[10]), .CI(n106), .CO(n107), .S(SUM[10]) );
  FADDX1_RVT U39 ( .A(B[11]), .B(A[11]), .CI(n107), .CO(n108), .S(SUM[11]) );
  FADDX1_RVT U40 ( .A(B[12]), .B(A[12]), .CI(n108), .CO(n109), .S(SUM[12]) );
  FADDX1_RVT U41 ( .A(B[13]), .B(A[13]), .CI(n109), .CO(n110), .S(SUM[13]) );
  FADDX1_RVT U42 ( .A(B[14]), .B(A[14]), .CI(n110), .CO(n111), .S(SUM[14]) );
  FADDX1_RVT U43 ( .A(B[15]), .B(A[15]), .CI(n111), .CO(n112), .S(SUM[15]) );
  FADDX1_RVT U44 ( .A(B[16]), .B(A[16]), .CI(n112), .CO(n113), .S(SUM[16]) );
  FADDX1_RVT U45 ( .A(B[17]), .B(A[17]), .CI(n113), .CO(n114), .S(SUM[17]) );
  FADDX1_RVT U46 ( .A(B[18]), .B(A[18]), .CI(n114), .CO(n115), .S(SUM[18]) );
  FADDX1_RVT U47 ( .A(B[19]), .B(A[19]), .CI(n115), .CO(n116), .S(SUM[19]) );
  FADDX1_RVT U48 ( .A(B[20]), .B(A[20]), .CI(n116), .CO(n96), .S(SUM[20]) );
endmodule


module cpu_isle_pcounter_0 ( clk, rst_a, aligner_do_pc_plus_8, 
        aligner_pc_enable, awake_a, en2, en2b, en3, h_dataw, h_pcwr, h_pcwr32, 
        int_vec, ivalid, ivalid_aligned, loopstart_r, p1inst_16, p2_jblcc_a, 
        p2_abs_neg_a, p2_brcc_instr_a, p2_dorel, p2_iw_r, p2_not_a, p2_s1a, 
        p2_s1en, p2b_dojcc, p2b_shimm_data, p2b_shimm_s2_a, p2delay_slot, 
        p2int, p2limm, p2lr, p2offset, p4_docmprel, pcen, pcen_niv, fs2a, 
        p2_dopred, p2_dopred_nds, p2b_dopred_ds, do_loop_a, qd_b, x2data_2_pc, 
        step, inst_step, currentpc_nxt, currentpc_r, misaligned_target, 
        pc_is_linear_r, next_pc, running_pc, last_pc_plus_len, p2_pc_r, 
        p2b_pc_r, p2_target, p2_s1val_tmp_r, pcounter_jmp_restart_r, 
        pcounter_jmp_restart_a );
  input [31:0] h_dataw;
  input [23:0] int_vec;
  input [23:0] loopstart_r;
  input [31:0] p2_iw_r;
  input [5:0] p2_s1a;
  input [12:0] p2b_shimm_data;
  input [22:0] p2offset;
  input [5:0] fs2a;
  input [31:0] qd_b;
  input [31:0] x2data_2_pc;
  output [23:1] currentpc_nxt;
  output [23:0] currentpc_r;
  output [23:0] next_pc;
  output [23:0] running_pc;
  output [23:0] last_pc_plus_len;
  output [23:0] p2_pc_r;
  output [23:0] p2b_pc_r;
  output [23:0] p2_target;
  output [31:0] p2_s1val_tmp_r;
  input clk, rst_a, aligner_do_pc_plus_8, aligner_pc_enable, awake_a, en2,
         en2b, en3, h_pcwr, h_pcwr32, ivalid, ivalid_aligned, p1inst_16,
         p2_jblcc_a, p2_abs_neg_a, p2_brcc_instr_a, p2_dorel, p2_not_a,
         p2_s1en, p2b_dojcc, p2b_shimm_s2_a, p2delay_slot, p2int, p2limm, p2lr,
         p4_docmprel, pcen, pcen_niv, p2_dopred, p2_dopred_nds, p2b_dopred_ds,
         do_loop_a, step, inst_step;
  output misaligned_target, pc_is_linear_r, pcounter_jmp_restart_r,
         pcounter_jmp_restart_a;
  wire   n390, n391, n392, n393, n394, n395, n396, n397, n398, n399, n400,
         n401, n402, n403, n404, n405, n406, n407, n408, n409, n410, n411,
         n412, N80, N86, net20796, net20813, net20819, net20824, net20829,
         net20837, net20900, net20903, net21000, net21017, net21034, net21051,
         net21068, net21085, net21102, net21119, net21136, net21153, net21170,
         net21187, net21204, net21221, net21238, net21255, net21272, net21275,
         net21280, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14,
         n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28,
         n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n40, n41, n42, n44,
         n45, n46, n47, n48, n49, n50, n51, n52, n54, n55, n56, n58, n59, n60,
         n62, n63, n64, n66, n67, n68, n70, n71, n74, n76, n79, n800, n81, n85,
         n110, n111, n116, n117, n122, n123, n128, n129, n134, n135, n150,
         n151, n156, n157, n428, n43, n87, n88, n89, n90, n91, n92, n93, n94,
         n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105, n106,
         n107, n108, n109, n112, n113, n114, n115, n118, n119, n120, n121,
         n124, n125, n126, n132, n133, n136, n137, n138, n139, n140, n141,
         n142, n143, n144, n145, n146, n147, n148, n149, n152, n153, n154,
         n155, n158, n159, n160, n161, n162, n163, n164, n165, n166, n167,
         n168, n169, n170, n171, n172, n173, n174, n175, n176, n177, n178,
         n179, n180, n181, n182, n183, n184, n185, n186, n187, n188, n189,
         n190, n191, n192, n193, n194, n195, n196, n197, n198, n199, n200,
         n201, n202, n203, n204, n205, n206, n207, n208, n209, n210, n211,
         n212, n213, n214, n216, n217, n218, n219, n220, n221, n222, n224,
         n225, n226, n227, n228, n229, n230, n231, n232, n233, n234, n235,
         n236, n237, n238, n239, n240, n241, n242, n243, n244, n245, n246,
         n247, n248, n249, n250, n251, n252, n253, n254, n255, n256, n257,
         n258, n259, n260, n261, n262, n263, n264, n265, n266, n267, n268,
         n269, n270, n271, n272, n273, n274, n275, n276, n277, n278, n279,
         n280, n281, n282, n283, n284, n285, n286, n287, n288, n289, n290,
         n291, n293, n294, n295, n296, n297, n298, n299, n300, n301, n302,
         n303, n304, n305, n306, n307, n308, n309, n310, n311, n312, n313,
         n315, n316, n317, n319, n320, n321, n322, n323, n324, n325, n326,
         n327, n328, n329, n331, n333, n334, n335, n337, n338, n339, n340,
         n341, n342, n343, n344, n345, n346, n347, n348, n349, n350, n351,
         n352, n353, n354, n355, n356, n357, n358, n360, n361, n362, n363,
         n364, n371, n414, n417, n418, n419, n420, n421, n422, n423, n425,
         n426, n431, n432, n438, n440, n442, n443, SYNOPSYS_UNCONNECTED_1;
  wire   [388:389] n;
  wire   [23:1] i_p2_s1val_tmp_nxt;
  wire   [23:1] i_p4_target_buffer_r;
  wire   [23:1] i_pc_plus_inst_length_a;
  wire   [23:4] i_ripple_val_a;
  wire   [23:1] i_ctrl_trfer_pc_a;
  wire   [23:1] i_restart_addr_r;
  wire   [18:2] i_currentpc_to_cache_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_0 clk_gate_i_last_pc_plus_len_r_reg ( 
        .CLK(clk), .EN(pcen), .ENCLK(net20813), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_6 clk_gate_i_p2b_pc_r_reg ( .CLK(clk), 
        .EN(en2), .ENCLK(net20819), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_5 clk_gate_i_p3_target_buffer_r_reg ( 
        .CLK(clk), .EN(en2b), .ENCLK(net20824), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_4 clk_gate_i_p4_target_buffer_r_reg ( 
        .CLK(clk), .EN(en3), .ENCLK(net20829), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_3 clk_gate_i_currentpc_r_reg ( .CLK(
        clk), .EN(net20837), .ENCLK(net20903), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_2 clk_gate_i_currentpc_to_cache_r_reg ( 
        .CLK(clk), .EN(net20796), .ENCLK(net21275), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_pcounter_1 clk_gate_i_restart_addr_r_reg ( 
        .CLK(clk), .EN(N86), .ENCLK(net21280), .TE(1'b0) );
  cpu_isle_pcounter_DW01_inc_J6_0_0 add_x_452 ( .A(currentpc_r[23:3]), .SUM({
        i_ripple_val_a, SYNOPSYS_UNCONNECTED_1}) );
  cpu_isle_pcounter_DW01_add_J6_0_0 add_x_1 ( .A(p2offset[22:1]), .B({n390, 
        n391, n392, n393, n394, n395, n396, n397, n398, n399, n400, n401, n402, 
        n403, n404, n405, n406, n407, n408, n409, n410, n411}), .CI(1'b0), 
        .SUM(p2_target[23:2]) );
  DFFARX1_RVT i_do_restart_r_reg ( .D(n81), .CLK(clk), .RSTB(n423), .Q(
        pcounter_jmp_restart_r), .QN(n85) );
  DFFARX1_RVT i_pc_is_linear_r_reg ( .D(n428), .CLK(clk), .RSTB(n423), .Q(
        pc_is_linear_r) );
  DFFARX1_RVT i_restart_addr_r_reg_1_ ( .D(i_ctrl_trfer_pc_a[1]), .CLK(
        net21280), .RSTB(n419), .Q(i_restart_addr_r[1]) );
  DFFASX1_RVT i_p2_pc_r_reg_1_ ( .D(n79), .CLK(net20813), .SETB(n423), .QN(
        n412) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_1_ ( .D(i_p2_s1val_tmp_nxt[1]), .CLK(
        net20819), .RSTB(n423), .Q(p2_s1val_tmp_r[1]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_1_ ( .D(i_pc_plus_inst_length_a[1]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[1]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_1_ ( .D(n76), .CLK(net20829), .SETB(
        n423), .QN(i_p4_target_buffer_r[1]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_2_ ( .D(i_pc_plus_inst_length_a[2]), 
        .CLK(net20813), .RSTB(n420), .Q(last_pc_plus_len[2]) );
  DFFASX1_RVT i_p2_pc_r_reg_2_ ( .D(n426), .CLK(net20813), .SETB(n423), .QN(
        n411) );
  DFFASX1_RVT i_p2b_pc_r_reg_2_ ( .D(n74), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[2]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_2_ ( .D(i_p2_s1val_tmp_nxt[2]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[2]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_2_ ( .D(n71), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[2]) );
  DFFARX1_RVT i_restart_addr_r_reg_2_ ( .D(i_ctrl_trfer_pc_a[2]), .CLK(
        net21280), .RSTB(n419), .Q(i_restart_addr_r[2]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_3_ ( .D(i_pc_plus_inst_length_a[3]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[3]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_3_ ( .D(n70), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[3]) );
  SDFFARX1_RVT i_restart_addr_r_reg_3_ ( .D(n110), .SI(1'b1), .SE(n111), .CLK(
        net21280), .RSTB(n419), .Q(i_restart_addr_r[3]) );
  DFFASX1_RVT i_p2_pc_r_reg_3_ ( .D(n68), .CLK(net20813), .SETB(n417), .QN(
        n410) );
  DFFASX1_RVT i_p2b_pc_r_reg_3_ ( .D(n67), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[3]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_3_ ( .D(i_p2_s1val_tmp_nxt[3]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[3]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_4_ ( .D(i_pc_plus_inst_length_a[4]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[4]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_4_ ( .D(n66), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[4]) );
  SDFFARX1_RVT i_restart_addr_r_reg_4_ ( .D(n116), .SI(1'b1), .SE(n117), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[4]) );
  DFFASX1_RVT i_p2_pc_r_reg_4_ ( .D(n64), .CLK(net20813), .SETB(n419), .QN(
        n409) );
  DFFASX1_RVT i_p2b_pc_r_reg_4_ ( .D(n63), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[4]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_4_ ( .D(i_p2_s1val_tmp_nxt[4]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[4]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_5_ ( .D(i_pc_plus_inst_length_a[5]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[5]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_5_ ( .D(n62), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[5]) );
  SDFFARX1_RVT i_restart_addr_r_reg_5_ ( .D(n122), .SI(1'b1), .SE(n123), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[5]) );
  DFFASX1_RVT i_p2_pc_r_reg_5_ ( .D(n60), .CLK(net20813), .SETB(n421), .QN(
        n408) );
  DFFASX1_RVT i_p2b_pc_r_reg_5_ ( .D(n59), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[5]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_5_ ( .D(i_p2_s1val_tmp_nxt[5]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[5]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_6_ ( .D(i_pc_plus_inst_length_a[6]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[6]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_6_ ( .D(n58), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[6]) );
  SDFFARX1_RVT i_restart_addr_r_reg_6_ ( .D(n128), .SI(1'b1), .SE(n129), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[6]) );
  DFFASX1_RVT i_p2_pc_r_reg_6_ ( .D(n56), .CLK(net20813), .SETB(n420), .QN(
        n407) );
  DFFASX1_RVT i_p2b_pc_r_reg_6_ ( .D(n55), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[6]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_6_ ( .D(i_p2_s1val_tmp_nxt[6]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[6]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_7_ ( .D(i_pc_plus_inst_length_a[7]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[7]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_7_ ( .D(n54), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[7]) );
  SDFFARX1_RVT i_restart_addr_r_reg_7_ ( .D(n134), .SI(1'b1), .SE(n135), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[7]) );
  DFFASX1_RVT i_p2_pc_r_reg_7_ ( .D(n52), .CLK(net20813), .SETB(n420), .QN(
        n406) );
  DFFASX1_RVT i_p2b_pc_r_reg_7_ ( .D(n51), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[7]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_7_ ( .D(i_p2_s1val_tmp_nxt[7]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[7]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_8_ ( .D(i_pc_plus_inst_length_a[8]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[8]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_8_ ( .D(n50), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[8]) );
  DFFARX1_RVT i_restart_addr_r_reg_8_ ( .D(i_ctrl_trfer_pc_a[8]), .CLK(
        net21280), .RSTB(n419), .Q(i_restart_addr_r[8]) );
  DFFASX1_RVT i_p2_pc_r_reg_8_ ( .D(n49), .CLK(net20813), .SETB(n417), .QN(
        n405) );
  DFFASX1_RVT i_p2b_pc_r_reg_8_ ( .D(n48), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[8]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_8_ ( .D(i_p2_s1val_tmp_nxt[8]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[8]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_9_ ( .D(i_pc_plus_inst_length_a[9]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[9]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_9_ ( .D(n47), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[9]) );
  DFFARX1_RVT i_restart_addr_r_reg_9_ ( .D(i_ctrl_trfer_pc_a[9]), .CLK(
        net21280), .RSTB(n419), .Q(i_restart_addr_r[9]) );
  DFFASX1_RVT i_p2_pc_r_reg_9_ ( .D(n46), .CLK(net20813), .SETB(n417), .QN(
        n404) );
  DFFASX1_RVT i_p2b_pc_r_reg_9_ ( .D(n45), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[9]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_9_ ( .D(i_p2_s1val_tmp_nxt[9]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[9]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_10_ ( .D(i_pc_plus_inst_length_a[10]), 
        .CLK(net20813), .RSTB(n417), .Q(last_pc_plus_len[10]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_10_ ( .D(n44), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[10]) );
  SDFFARX1_RVT i_restart_addr_r_reg_10_ ( .D(n150), .SI(1'b1), .SE(n151), 
        .CLK(net21280), .RSTB(n419), .Q(i_restart_addr_r[10]) );
  DFFASX1_RVT i_p2_pc_r_reg_10_ ( .D(n42), .CLK(net20813), .SETB(n417), .QN(
        n403) );
  DFFASX1_RVT i_p2b_pc_r_reg_10_ ( .D(n41), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[10]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_10_ ( .D(i_p2_s1val_tmp_nxt[10]), .CLK(
        net20819), .RSTB(n417), .Q(p2_s1val_tmp_r[10]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_11_ ( .D(i_pc_plus_inst_length_a[11]), 
        .CLK(net20813), .RSTB(n420), .Q(last_pc_plus_len[11]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_11_ ( .D(n40), .CLK(net20829), .SETB(
        n420), .QN(i_p4_target_buffer_r[11]) );
  SDFFARX1_RVT i_restart_addr_r_reg_11_ ( .D(n156), .SI(1'b1), .SE(n157), 
        .CLK(net21280), .RSTB(n419), .Q(i_restart_addr_r[11]) );
  DFFASX1_RVT i_p2_pc_r_reg_11_ ( .D(n38), .CLK(net20813), .SETB(n420), .QN(
        n402) );
  DFFASX1_RVT i_p2b_pc_r_reg_11_ ( .D(n37), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[11]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_11_ ( .D(i_p2_s1val_tmp_nxt[11]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[11]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_12_ ( .D(i_pc_plus_inst_length_a[12]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[12]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_12_ ( .D(n36), .CLK(net20829), .SETB(
        n417), .QN(i_p4_target_buffer_r[12]) );
  DFFARX1_RVT i_restart_addr_r_reg_12_ ( .D(i_ctrl_trfer_pc_a[12]), .CLK(
        net21280), .RSTB(n419), .Q(i_restart_addr_r[12]) );
  DFFASX1_RVT i_p2_pc_r_reg_12_ ( .D(n35), .CLK(net20813), .SETB(n420), .QN(
        n401) );
  DFFASX1_RVT i_p2b_pc_r_reg_12_ ( .D(n34), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[12]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_12_ ( .D(i_p2_s1val_tmp_nxt[12]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[12]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_13_ ( .D(i_pc_plus_inst_length_a[13]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[13]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_13_ ( .D(n33), .CLK(net20829), .SETB(
        n420), .QN(i_p4_target_buffer_r[13]) );
  DFFARX1_RVT i_restart_addr_r_reg_13_ ( .D(i_ctrl_trfer_pc_a[13]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[13]) );
  DFFASX1_RVT i_p2_pc_r_reg_13_ ( .D(n32), .CLK(net20813), .SETB(n420), .QN(
        n400) );
  DFFASX1_RVT i_p2b_pc_r_reg_13_ ( .D(n31), .CLK(net20819), .SETB(n417), .QN(
        p2b_pc_r[13]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_13_ ( .D(i_p2_s1val_tmp_nxt[13]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[13]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_14_ ( .D(i_pc_plus_inst_length_a[14]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[14]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_14_ ( .D(n30), .CLK(net20829), .SETB(
        n420), .QN(i_p4_target_buffer_r[14]) );
  DFFARX1_RVT i_restart_addr_r_reg_14_ ( .D(i_ctrl_trfer_pc_a[14]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[14]) );
  DFFASX1_RVT i_p2_pc_r_reg_14_ ( .D(n29), .CLK(net20813), .SETB(n420), .QN(
        n399) );
  DFFASX1_RVT i_p2b_pc_r_reg_14_ ( .D(n28), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[14]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_14_ ( .D(i_p2_s1val_tmp_nxt[14]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[14]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_15_ ( .D(i_pc_plus_inst_length_a[15]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[15]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_15_ ( .D(n27), .CLK(net20829), .SETB(
        n420), .QN(i_p4_target_buffer_r[15]) );
  DFFARX1_RVT i_restart_addr_r_reg_15_ ( .D(i_ctrl_trfer_pc_a[15]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[15]) );
  DFFASX1_RVT i_p2_pc_r_reg_15_ ( .D(n26), .CLK(net20813), .SETB(n420), .QN(
        n398) );
  DFFASX1_RVT i_p2b_pc_r_reg_15_ ( .D(n25), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[15]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_15_ ( .D(i_p2_s1val_tmp_nxt[15]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[15]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_16_ ( .D(i_pc_plus_inst_length_a[16]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[16]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_16_ ( .D(n24), .CLK(net20829), .SETB(
        n420), .QN(i_p4_target_buffer_r[16]) );
  DFFARX1_RVT i_restart_addr_r_reg_16_ ( .D(i_ctrl_trfer_pc_a[16]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[16]) );
  DFFASX1_RVT i_p2_pc_r_reg_16_ ( .D(n23), .CLK(net20813), .SETB(n421), .QN(
        n397) );
  DFFASX1_RVT i_p2b_pc_r_reg_16_ ( .D(n22), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[16]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_16_ ( .D(i_p2_s1val_tmp_nxt[16]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[16]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_17_ ( .D(i_pc_plus_inst_length_a[17]), 
        .CLK(net20813), .RSTB(n419), .Q(last_pc_plus_len[17]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_17_ ( .D(n21), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[17]) );
  DFFARX1_RVT i_restart_addr_r_reg_17_ ( .D(i_ctrl_trfer_pc_a[17]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[17]) );
  DFFASX1_RVT i_p2_pc_r_reg_17_ ( .D(n20), .CLK(net20813), .SETB(n421), .QN(
        n396) );
  DFFASX1_RVT i_p2b_pc_r_reg_17_ ( .D(n19), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[17]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_17_ ( .D(i_p2_s1val_tmp_nxt[17]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[17]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_18_ ( .D(i_pc_plus_inst_length_a[18]), 
        .CLK(net20813), .RSTB(n422), .Q(last_pc_plus_len[18]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_18_ ( .D(n18), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[18]) );
  DFFARX1_RVT i_restart_addr_r_reg_18_ ( .D(i_ctrl_trfer_pc_a[18]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[18]) );
  DFFASX1_RVT i_p2_pc_r_reg_18_ ( .D(n17), .CLK(net20813), .SETB(n420), .QN(
        n395) );
  DFFASX1_RVT i_p2b_pc_r_reg_18_ ( .D(n16), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[18]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_18_ ( .D(i_p2_s1val_tmp_nxt[18]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[18]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_19_ ( .D(i_pc_plus_inst_length_a[19]), 
        .CLK(net20813), .RSTB(n421), .Q(last_pc_plus_len[19]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_19_ ( .D(n15), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[19]) );
  DFFARX1_RVT i_restart_addr_r_reg_19_ ( .D(i_ctrl_trfer_pc_a[19]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[19]) );
  DFFASX1_RVT i_p2_pc_r_reg_19_ ( .D(n14), .CLK(net20813), .SETB(n421), .QN(
        n394) );
  DFFASX1_RVT i_p2b_pc_r_reg_19_ ( .D(n13), .CLK(net20819), .SETB(n417), .QN(
        p2b_pc_r[19]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_19_ ( .D(i_p2_s1val_tmp_nxt[19]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[19]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_20_ ( .D(i_pc_plus_inst_length_a[20]), 
        .CLK(net20813), .RSTB(n422), .Q(last_pc_plus_len[20]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_20_ ( .D(n12), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[20]) );
  DFFARX1_RVT i_restart_addr_r_reg_20_ ( .D(i_ctrl_trfer_pc_a[20]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[20]) );
  DFFASX1_RVT i_p2_pc_r_reg_20_ ( .D(n11), .CLK(net20813), .SETB(n421), .QN(
        n393) );
  DFFASX1_RVT i_p2b_pc_r_reg_20_ ( .D(n10), .CLK(net20819), .SETB(n417), .QN(
        p2b_pc_r[20]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_20_ ( .D(i_p2_s1val_tmp_nxt[20]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[20]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_21_ ( .D(i_pc_plus_inst_length_a[21]), 
        .CLK(net20813), .RSTB(n422), .Q(last_pc_plus_len[21]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_21_ ( .D(n9), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[21]) );
  DFFARX1_RVT i_restart_addr_r_reg_21_ ( .D(i_ctrl_trfer_pc_a[21]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[21]) );
  DFFASX1_RVT i_p2_pc_r_reg_21_ ( .D(n8), .CLK(net20813), .SETB(n421), .QN(
        n392) );
  DFFASX1_RVT i_p2b_pc_r_reg_21_ ( .D(n7), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[21]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_21_ ( .D(i_p2_s1val_tmp_nxt[21]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[21]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_22_ ( .D(i_pc_plus_inst_length_a[22]), 
        .CLK(net20813), .RSTB(n422), .Q(last_pc_plus_len[22]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_22_ ( .D(n6), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[22]) );
  DFFARX1_RVT i_restart_addr_r_reg_22_ ( .D(i_ctrl_trfer_pc_a[22]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[22]) );
  DFFASX1_RVT i_p2_pc_r_reg_22_ ( .D(n5), .CLK(net20813), .SETB(n421), .QN(
        n391) );
  DFFASX1_RVT i_p2b_pc_r_reg_22_ ( .D(n4), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[22]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_22_ ( .D(i_p2_s1val_tmp_nxt[22]), .CLK(
        net20819), .RSTB(n420), .Q(p2_s1val_tmp_r[22]) );
  DFFARX1_RVT i_last_pc_plus_len_r_reg_23_ ( .D(i_pc_plus_inst_length_a[23]), 
        .CLK(net20813), .RSTB(n422), .Q(last_pc_plus_len[23]) );
  DFFASX1_RVT i_p4_target_buffer_r_reg_23_ ( .D(n3), .CLK(net20829), .SETB(
        n421), .QN(i_p4_target_buffer_r[23]) );
  DFFARX1_RVT i_restart_addr_r_reg_23_ ( .D(i_ctrl_trfer_pc_a[23]), .CLK(
        net21280), .RSTB(n422), .Q(i_restart_addr_r[23]) );
  DFFASX1_RVT i_p2_pc_r_reg_23_ ( .D(n2), .CLK(net20813), .SETB(n421), .QN(
        n390) );
  DFFASX1_RVT i_p2b_pc_r_reg_23_ ( .D(n1), .CLK(net20819), .SETB(n423), .QN(
        p2b_pc_r[23]) );
  DFFARX1_RVT i_p2_s1val_tmp_r_reg_23_ ( .D(i_p2_s1val_tmp_nxt[23]), .CLK(
        net20819), .RSTB(n421), .Q(p2_s1val_tmp_r[23]) );
  OA21X1_RVT U83 ( .A1(N80), .A2(pcounter_jmp_restart_r), .A3(n800), .Y(n81)
         );
  INVX1_RVT U84 ( .A(pcen), .Y(n800) );
  DFFARX1_RVT i_currentpc_r_reg_3_ ( .D(net20900), .CLK(net20903), .RSTB(n418), 
        .Q(currentpc_r[3]), .QN(n68) );
  DFFARX1_RVT i_currentpc_r_reg_1_ ( .D(n[389]), .CLK(net21275), .RSTB(n418), 
        .Q(currentpc_r[1]), .QN(n79) );
  DFFARX1_RVT i_currentpc_r_reg_2_ ( .D(n[388]), .CLK(net21275), .RSTB(n418), 
        .QN(n371) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_18_ ( .D(net21000), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[18]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_17_ ( .D(net21017), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[17]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_16_ ( .D(net21034), .CLK(net21275), 
        .RSTB(n419), .Q(i_currentpc_to_cache_r[16]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_15_ ( .D(net21051), .CLK(net21275), 
        .RSTB(n419), .Q(i_currentpc_to_cache_r[15]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_14_ ( .D(net21068), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[14]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_13_ ( .D(net21085), .CLK(net21275), 
        .RSTB(n419), .Q(i_currentpc_to_cache_r[13]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_12_ ( .D(net21102), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[12]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_11_ ( .D(net21119), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[11]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_10_ ( .D(net21136), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[10]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_9_ ( .D(net21153), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[9]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_8_ ( .D(net21170), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[8]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_7_ ( .D(net21187), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[7]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_6_ ( .D(net21204), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[6]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_5_ ( .D(net21221), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[5]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_4_ ( .D(net21238), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[4]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_3_ ( .D(net21255), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[3]) );
  DFFARX1_RVT i_currentpc_to_cache_r_reg_2_ ( .D(net21272), .CLK(net21275), 
        .RSTB(n418), .Q(i_currentpc_to_cache_r[2]) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_2_ ( .D(p2_s1val_tmp_r[2]), .SI(
        last_pc_plus_len[2]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n71) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_1_ ( .D(p2_s1val_tmp_r[1]), .SI(
        last_pc_plus_len[1]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n423), 
        .QN(n76) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_23_ ( .D(p2_s1val_tmp_r[23]), .SI(
        last_pc_plus_len[23]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n3) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_22_ ( .D(p2_s1val_tmp_r[22]), .SI(
        last_pc_plus_len[22]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n6) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_21_ ( .D(p2_s1val_tmp_r[21]), .SI(
        last_pc_plus_len[21]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n9) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_20_ ( .D(p2_s1val_tmp_r[20]), .SI(
        last_pc_plus_len[20]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n12) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_19_ ( .D(p2_s1val_tmp_r[19]), .SI(
        last_pc_plus_len[19]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n15) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_18_ ( .D(p2_s1val_tmp_r[18]), .SI(
        last_pc_plus_len[18]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n18) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_17_ ( .D(p2_s1val_tmp_r[17]), .SI(
        last_pc_plus_len[17]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n21) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_16_ ( .D(p2_s1val_tmp_r[16]), .SI(
        last_pc_plus_len[16]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n24) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_15_ ( .D(p2_s1val_tmp_r[15]), .SI(
        last_pc_plus_len[15]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n27) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_14_ ( .D(p2_s1val_tmp_r[14]), .SI(
        last_pc_plus_len[14]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n30) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_13_ ( .D(p2_s1val_tmp_r[13]), .SI(
        last_pc_plus_len[13]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n33) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_12_ ( .D(p2_s1val_tmp_r[12]), .SI(
        last_pc_plus_len[12]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n36) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_11_ ( .D(p2_s1val_tmp_r[11]), .SI(
        last_pc_plus_len[11]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n40) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_10_ ( .D(p2_s1val_tmp_r[10]), .SI(
        last_pc_plus_len[10]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n44) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_9_ ( .D(p2_s1val_tmp_r[9]), .SI(
        last_pc_plus_len[9]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n47) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_8_ ( .D(p2_s1val_tmp_r[8]), .SI(
        last_pc_plus_len[8]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n50) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_7_ ( .D(p2_s1val_tmp_r[7]), .SI(
        last_pc_plus_len[7]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n54) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_6_ ( .D(p2_s1val_tmp_r[6]), .SI(
        last_pc_plus_len[6]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n420), 
        .QN(n58) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_5_ ( .D(p2_s1val_tmp_r[5]), .SI(
        last_pc_plus_len[5]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n62) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_4_ ( .D(p2_s1val_tmp_r[4]), .SI(
        last_pc_plus_len[4]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n421), 
        .QN(n66) );
  SDFFARX1_RVT i_p3_target_buffer_r_reg_3_ ( .D(p2_s1val_tmp_r[3]), .SI(
        last_pc_plus_len[3]), .SE(p2b_dopred_ds), .CLK(net20824), .RSTB(n417), 
        .QN(n70) );
  SDFFARX1_RVT i_currentpc_r_reg_22_ ( .D(i_ripple_val_a[22]), .SI(
        i_ctrl_trfer_pc_a[22]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[22]), .QN(n5) );
  SDFFARX1_RVT i_currentpc_r_reg_20_ ( .D(i_ripple_val_a[20]), .SI(
        i_ctrl_trfer_pc_a[20]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[20]), .QN(n11) );
  SDFFARX1_RVT i_currentpc_r_reg_19_ ( .D(i_ripple_val_a[19]), .SI(
        i_ctrl_trfer_pc_a[19]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[19]), .QN(n14) );
  SDFFARX1_RVT i_currentpc_r_reg_18_ ( .D(i_ripple_val_a[18]), .SI(
        i_ctrl_trfer_pc_a[18]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[18]), .QN(n17) );
  SDFFARX1_RVT i_currentpc_r_reg_4_ ( .D(i_ripple_val_a[4]), .SI(
        i_ctrl_trfer_pc_a[4]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[4]), .QN(n64) );
  SDFFARX1_RVT i_currentpc_r_reg_23_ ( .D(i_ripple_val_a[23]), .SI(
        i_ctrl_trfer_pc_a[23]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[23]), .QN(n2) );
  SDFFARX1_RVT i_currentpc_r_reg_21_ ( .D(i_ripple_val_a[21]), .SI(
        i_ctrl_trfer_pc_a[21]), .SE(n43), .CLK(net20903), .RSTB(n421), .Q(
        currentpc_r[21]), .QN(n8) );
  SDFFARX1_RVT i_currentpc_r_reg_17_ ( .D(i_ripple_val_a[17]), .SI(
        i_ctrl_trfer_pc_a[17]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[17]), .QN(n20) );
  SDFFARX1_RVT i_currentpc_r_reg_16_ ( .D(i_ripple_val_a[16]), .SI(
        i_ctrl_trfer_pc_a[16]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[16]), .QN(n23) );
  SDFFARX1_RVT i_currentpc_r_reg_15_ ( .D(i_ripple_val_a[15]), .SI(
        i_ctrl_trfer_pc_a[15]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[15]), .QN(n26) );
  SDFFARX1_RVT i_currentpc_r_reg_14_ ( .D(i_ripple_val_a[14]), .SI(
        i_ctrl_trfer_pc_a[14]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[14]), .QN(n29) );
  SDFFARX1_RVT i_currentpc_r_reg_13_ ( .D(i_ripple_val_a[13]), .SI(
        i_ctrl_trfer_pc_a[13]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[13]), .QN(n32) );
  SDFFARX1_RVT i_currentpc_r_reg_12_ ( .D(i_ripple_val_a[12]), .SI(
        i_ctrl_trfer_pc_a[12]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[12]), .QN(n35) );
  SDFFARX1_RVT i_currentpc_r_reg_11_ ( .D(i_ripple_val_a[11]), .SI(
        i_ctrl_trfer_pc_a[11]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[11]), .QN(n38) );
  SDFFARX1_RVT i_currentpc_r_reg_10_ ( .D(i_ripple_val_a[10]), .SI(
        i_ctrl_trfer_pc_a[10]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[10]), .QN(n42) );
  SDFFARX1_RVT i_currentpc_r_reg_9_ ( .D(i_ripple_val_a[9]), .SI(
        i_ctrl_trfer_pc_a[9]), .SE(n442), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[9]), .QN(n46) );
  SDFFARX1_RVT i_currentpc_r_reg_8_ ( .D(i_ripple_val_a[8]), .SI(
        i_ctrl_trfer_pc_a[8]), .SE(n442), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[8]), .QN(n49) );
  SDFFARX1_RVT i_currentpc_r_reg_7_ ( .D(i_ripple_val_a[7]), .SI(
        i_ctrl_trfer_pc_a[7]), .SE(n442), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[7]), .QN(n52) );
  SDFFARX1_RVT i_currentpc_r_reg_6_ ( .D(i_ripple_val_a[6]), .SI(
        i_ctrl_trfer_pc_a[6]), .SE(n43), .CLK(net20903), .RSTB(n419), .Q(
        currentpc_r[6]), .QN(n56) );
  SDFFARX1_RVT i_currentpc_r_reg_5_ ( .D(i_ripple_val_a[5]), .SI(
        i_ctrl_trfer_pc_a[5]), .SE(n43), .CLK(net20903), .RSTB(n422), .Q(
        currentpc_r[5]), .QN(n60) );
  NBUFFX2_RVT U4 ( .A(p2offset[0]), .Y(p2_target[1]) );
  INVX1_RVT U7 ( .A(p2b_dojcc), .Y(n132) );
  NAND2X0_RVT U11 ( .A1(n132), .A2(n431), .Y(n87) );
  NOR4X1_RVT U12 ( .A1(p2_dorel), .A2(p2_dopred), .A3(p2int), .A4(n87), .Y(n90) );
  OR2X1_RVT U14 ( .A1(do_loop_a), .A2(n89), .Y(n43) );
  AO22X1_RVT U47 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[1]), .A3(n219), 
        .A4(p2b_shimm_data[1]), .Y(n102) );
  NOR4X1_RVT U50 ( .A1(p2b_shimm_s2_a), .A2(p4_docmprel), .A3(fs2a[5]), .A4(
        n132), .Y(n286) );
  INVX1_RVT U51 ( .A(n87), .Y(n88) );
  OA21X1_RVT U52 ( .A1(p2_dorel), .A2(p2_dopred), .A3(n88), .Y(n274) );
  AO22X1_RVT U53 ( .A1(n286), .A2(qd_b[1]), .A3(n274), .A4(p2offset[0]), .Y(
        n101) );
  INVX1_RVT U56 ( .A(p2b_shimm_s2_a), .Y(n91) );
  AND4X1_RVT U57 ( .A1(p2b_dojcc), .A2(fs2a[5]), .A3(n91), .A4(n431), .Y(n93)
         );
  NAND4X0_RVT U58 ( .A1(fs2a[3]), .A2(fs2a[2]), .A3(fs2a[4]), .A4(fs2a[1]), 
        .Y(n92) );
  AO22X1_RVT U60 ( .A1(n308), .A2(i_restart_addr_r[1]), .A3(n272), .A4(
        x2data_2_pc[1]), .Y(n98) );
  INVX1_RVT U61 ( .A(n92), .Y(n94) );
  NAND2X0_RVT U62 ( .A1(n94), .A2(n93), .Y(n95) );
  INVX1_RVT U64 ( .A(n95), .Y(n96) );
  AO22X1_RVT U66 ( .A1(n279), .A2(p2_iw_r[1]), .A3(n278), .A4(n412), .Y(n97)
         );
  OR2X1_RVT U67 ( .A1(n98), .A2(n97), .Y(n99) );
  AO21X1_RVT U68 ( .A1(n438), .A2(loopstart_r[1]), .A3(n99), .Y(n100) );
  AO22X1_RVT U70 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[9]), .A3(n219), 
        .A4(p2b_shimm_data[9]), .Y(n108) );
  AO22X1_RVT U71 ( .A1(n286), .A2(qd_b[9]), .A3(n274), .A4(p2_target[9]), .Y(
        n107) );
  AO22X1_RVT U72 ( .A1(n308), .A2(i_restart_addr_r[9]), .A3(n272), .A4(
        x2data_2_pc[9]), .Y(n104) );
  AO22X1_RVT U73 ( .A1(n279), .A2(p2_iw_r[9]), .A3(n278), .A4(n404), .Y(n103)
         );
  OR2X1_RVT U74 ( .A1(n104), .A2(n103), .Y(n105) );
  AO21X1_RVT U75 ( .A1(n438), .A2(loopstart_r[9]), .A3(n105), .Y(n106) );
  OR3X2_RVT U76 ( .A1(n108), .A2(n107), .A3(n106), .Y(i_ctrl_trfer_pc_a[9]) );
  AO22X1_RVT U77 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[8]), .A3(n219), 
        .A4(p2b_shimm_data[8]), .Y(n118) );
  AO22X1_RVT U78 ( .A1(n286), .A2(qd_b[8]), .A3(n274), .A4(p2_target[8]), .Y(
        n115) );
  AO22X1_RVT U79 ( .A1(n308), .A2(i_restart_addr_r[8]), .A3(n272), .A4(
        x2data_2_pc[8]), .Y(n112) );
  AO22X1_RVT U80 ( .A1(n279), .A2(p2_iw_r[8]), .A3(n278), .A4(n405), .Y(n109)
         );
  OR2X1_RVT U81 ( .A1(n112), .A2(n109), .Y(n113) );
  AO21X1_RVT U82 ( .A1(n438), .A2(loopstart_r[8]), .A3(n113), .Y(n114) );
  AO22X1_RVT U86 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[2]), .A3(n219), 
        .A4(p2b_shimm_data[2]), .Y(n126) );
  AO22X1_RVT U87 ( .A1(n286), .A2(qd_b[2]), .A3(n274), .A4(p2_target[2]), .Y(
        n125) );
  AO22X1_RVT U88 ( .A1(n308), .A2(i_restart_addr_r[2]), .A3(n272), .A4(
        x2data_2_pc[2]), .Y(n120) );
  AO22X1_RVT U89 ( .A1(n279), .A2(p2_iw_r[2]), .A3(n278), .A4(n411), .Y(n119)
         );
  OR2X1_RVT U90 ( .A1(n120), .A2(n119), .Y(n121) );
  AO21X1_RVT U91 ( .A1(n438), .A2(loopstart_r[2]), .A3(n121), .Y(n124) );
  OR3X2_RVT U92 ( .A1(n126), .A2(n125), .A3(n124), .Y(i_ctrl_trfer_pc_a[2]) );
  AO22X1_RVT U93 ( .A1(n438), .A2(loopstart_r[3]), .A3(n308), .A4(
        i_restart_addr_r[3]), .Y(n111) );
  AO22X1_RVT U97 ( .A1(n286), .A2(qd_b[3]), .A3(n273), .A4(int_vec[3]), .Y(
        n139) );
  AO22X1_RVT U98 ( .A1(n274), .A2(p2_target[3]), .A3(n272), .A4(x2data_2_pc[3]), .Y(n136) );
  AO22X1_RVT U99 ( .A1(n279), .A2(p2_iw_r[3]), .A3(n278), .A4(n410), .Y(n133)
         );
  OR2X1_RVT U100 ( .A1(n136), .A2(n133), .Y(n137) );
  AO21X1_RVT U101 ( .A1(n219), .A2(p2b_shimm_data[3]), .A3(n137), .Y(n138) );
  OR2X1_RVT U102 ( .A1(n139), .A2(n138), .Y(n140) );
  AO21X1_RVT U103 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[3]), .A3(n140), 
        .Y(n110) );
  AO22X1_RVT U104 ( .A1(n273), .A2(int_vec[19]), .A3(n272), .A4(
        x2data_2_pc[19]), .Y(n147) );
  AO22X1_RVT U106 ( .A1(n308), .A2(i_restart_addr_r[19]), .A3(n274), .A4(
        p2_target[19]), .Y(n141) );
  OR2X1_RVT U107 ( .A1(n276), .A2(n141), .Y(n142) );
  AO21X1_RVT U108 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[19]), .A3(n142), 
        .Y(n144) );
  AO22X1_RVT U109 ( .A1(n279), .A2(p2_iw_r[19]), .A3(n278), .A4(n394), .Y(n143) );
  OR2X1_RVT U110 ( .A1(n144), .A2(n143), .Y(n145) );
  AO21X1_RVT U111 ( .A1(n438), .A2(loopstart_r[19]), .A3(n145), .Y(n146) );
  OR2X1_RVT U112 ( .A1(n147), .A2(n146), .Y(n148) );
  AO21X1_RVT U113 ( .A1(n286), .A2(qd_b[19]), .A3(n148), .Y(
        i_ctrl_trfer_pc_a[19]) );
  AO22X1_RVT U114 ( .A1(n273), .A2(int_vec[20]), .A3(n272), .A4(
        x2data_2_pc[20]), .Y(n159) );
  AO22X1_RVT U115 ( .A1(n308), .A2(i_restart_addr_r[20]), .A3(n274), .A4(
        p2_target[20]), .Y(n149) );
  OR2X1_RVT U116 ( .A1(n276), .A2(n149), .Y(n152) );
  AO21X1_RVT U117 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[20]), .A3(n152), 
        .Y(n154) );
  AO22X1_RVT U118 ( .A1(n279), .A2(p2_iw_r[20]), .A3(n278), .A4(n393), .Y(n153) );
  OR2X1_RVT U119 ( .A1(n154), .A2(n153), .Y(n155) );
  AO21X1_RVT U120 ( .A1(n438), .A2(loopstart_r[20]), .A3(n155), .Y(n158) );
  OR2X1_RVT U121 ( .A1(n159), .A2(n158), .Y(n160) );
  AO21X1_RVT U122 ( .A1(n286), .A2(qd_b[20]), .A3(n160), .Y(
        i_ctrl_trfer_pc_a[20]) );
  AO22X1_RVT U123 ( .A1(n273), .A2(int_vec[21]), .A3(n272), .A4(
        x2data_2_pc[21]), .Y(n167) );
  AO22X1_RVT U124 ( .A1(n308), .A2(i_restart_addr_r[21]), .A3(n274), .A4(
        p2_target[21]), .Y(n161) );
  OR2X1_RVT U125 ( .A1(n276), .A2(n161), .Y(n162) );
  AO21X1_RVT U126 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[21]), .A3(n162), 
        .Y(n164) );
  AO22X1_RVT U127 ( .A1(n279), .A2(p2_iw_r[21]), .A3(n278), .A4(n392), .Y(n163) );
  OR2X1_RVT U128 ( .A1(n164), .A2(n163), .Y(n165) );
  AO21X1_RVT U129 ( .A1(n438), .A2(loopstart_r[21]), .A3(n165), .Y(n166) );
  OR2X1_RVT U130 ( .A1(n167), .A2(n166), .Y(n168) );
  AO21X1_RVT U131 ( .A1(n286), .A2(qd_b[21]), .A3(n168), .Y(
        i_ctrl_trfer_pc_a[21]) );
  AO22X1_RVT U132 ( .A1(n273), .A2(int_vec[22]), .A3(n272), .A4(
        x2data_2_pc[22]), .Y(n175) );
  AO22X1_RVT U133 ( .A1(n308), .A2(i_restart_addr_r[22]), .A3(n274), .A4(
        p2_target[22]), .Y(n169) );
  OR2X1_RVT U134 ( .A1(n276), .A2(n169), .Y(n170) );
  AO21X1_RVT U135 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[22]), .A3(n170), 
        .Y(n172) );
  AO22X1_RVT U136 ( .A1(n279), .A2(p2_iw_r[22]), .A3(n278), .A4(n391), .Y(n171) );
  OR2X1_RVT U137 ( .A1(n172), .A2(n171), .Y(n173) );
  AO21X1_RVT U138 ( .A1(n438), .A2(loopstart_r[22]), .A3(n173), .Y(n174) );
  OR2X1_RVT U139 ( .A1(n175), .A2(n174), .Y(n176) );
  AO21X1_RVT U140 ( .A1(n286), .A2(qd_b[22]), .A3(n176), .Y(
        i_ctrl_trfer_pc_a[22]) );
  AO22X1_RVT U141 ( .A1(n273), .A2(int_vec[23]), .A3(n272), .A4(
        x2data_2_pc[23]), .Y(n183) );
  AO22X1_RVT U142 ( .A1(n308), .A2(i_restart_addr_r[23]), .A3(n274), .A4(
        p2_target[23]), .Y(n177) );
  OR2X1_RVT U143 ( .A1(n276), .A2(n177), .Y(n178) );
  AO21X1_RVT U144 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[23]), .A3(n178), 
        .Y(n180) );
  AO22X1_RVT U145 ( .A1(n279), .A2(p2_iw_r[23]), .A3(n278), .A4(n390), .Y(n179) );
  OR2X1_RVT U146 ( .A1(n180), .A2(n179), .Y(n181) );
  AO21X1_RVT U147 ( .A1(n438), .A2(loopstart_r[23]), .A3(n181), .Y(n182) );
  OR2X1_RVT U148 ( .A1(n183), .A2(n182), .Y(n184) );
  AO21X1_RVT U149 ( .A1(n286), .A2(qd_b[23]), .A3(n184), .Y(
        i_ctrl_trfer_pc_a[23]) );
  AO22X1_RVT U150 ( .A1(n286), .A2(qd_b[4]), .A3(n273), .A4(int_vec[4]), .Y(
        n189) );
  AO22X1_RVT U151 ( .A1(n274), .A2(p2_target[4]), .A3(n272), .A4(
        x2data_2_pc[4]), .Y(n186) );
  AO22X1_RVT U152 ( .A1(n279), .A2(p2_iw_r[4]), .A3(n278), .A4(n409), .Y(n185)
         );
  OR2X1_RVT U153 ( .A1(n186), .A2(n185), .Y(n187) );
  AO21X1_RVT U154 ( .A1(n219), .A2(p2b_shimm_data[4]), .A3(n187), .Y(n188) );
  OR2X1_RVT U155 ( .A1(n189), .A2(n188), .Y(n190) );
  AO21X1_RVT U156 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[4]), .A3(n190), 
        .Y(n116) );
  AO22X1_RVT U157 ( .A1(n286), .A2(qd_b[5]), .A3(n273), .A4(int_vec[5]), .Y(
        n195) );
  AO22X1_RVT U158 ( .A1(n274), .A2(p2_target[5]), .A3(n272), .A4(
        x2data_2_pc[5]), .Y(n192) );
  AO22X1_RVT U159 ( .A1(n279), .A2(p2_iw_r[5]), .A3(n278), .A4(n408), .Y(n191)
         );
  OR2X1_RVT U160 ( .A1(n192), .A2(n191), .Y(n193) );
  AO21X1_RVT U161 ( .A1(n219), .A2(p2b_shimm_data[5]), .A3(n193), .Y(n194) );
  OR2X1_RVT U162 ( .A1(n195), .A2(n194), .Y(n196) );
  AO21X1_RVT U163 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[5]), .A3(n196), 
        .Y(n122) );
  AO22X1_RVT U164 ( .A1(n286), .A2(qd_b[6]), .A3(n273), .A4(int_vec[6]), .Y(
        n201) );
  AO22X1_RVT U165 ( .A1(n274), .A2(p2_target[6]), .A3(n272), .A4(
        x2data_2_pc[6]), .Y(n198) );
  AO22X1_RVT U166 ( .A1(n279), .A2(p2_iw_r[6]), .A3(n278), .A4(n407), .Y(n197)
         );
  OR2X1_RVT U167 ( .A1(n198), .A2(n197), .Y(n199) );
  AO21X1_RVT U168 ( .A1(n219), .A2(p2b_shimm_data[6]), .A3(n199), .Y(n200) );
  OR2X1_RVT U169 ( .A1(n201), .A2(n200), .Y(n202) );
  AO21X1_RVT U170 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[6]), .A3(n202), 
        .Y(n128) );
  AO22X1_RVT U171 ( .A1(n286), .A2(qd_b[7]), .A3(n273), .A4(int_vec[7]), .Y(
        n207) );
  AO22X1_RVT U172 ( .A1(n274), .A2(p2_target[7]), .A3(n272), .A4(
        x2data_2_pc[7]), .Y(n204) );
  AO22X1_RVT U173 ( .A1(n279), .A2(p2_iw_r[7]), .A3(n278), .A4(n406), .Y(n203)
         );
  OR2X1_RVT U174 ( .A1(n204), .A2(n203), .Y(n205) );
  AO21X1_RVT U175 ( .A1(n219), .A2(p2b_shimm_data[7]), .A3(n205), .Y(n206) );
  OR2X1_RVT U176 ( .A1(n207), .A2(n206), .Y(n208) );
  AO21X1_RVT U177 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[7]), .A3(n208), 
        .Y(n134) );
  AO22X1_RVT U178 ( .A1(n286), .A2(qd_b[10]), .A3(n273), .A4(int_vec[10]), .Y(
        n213) );
  AO22X1_RVT U179 ( .A1(n274), .A2(p2_target[10]), .A3(n272), .A4(
        x2data_2_pc[10]), .Y(n210) );
  AO22X1_RVT U180 ( .A1(n279), .A2(p2_iw_r[10]), .A3(n278), .A4(n403), .Y(n209) );
  OR2X1_RVT U181 ( .A1(n210), .A2(n209), .Y(n211) );
  AO21X1_RVT U182 ( .A1(n219), .A2(p2b_shimm_data[10]), .A3(n211), .Y(n212) );
  OR2X1_RVT U183 ( .A1(n213), .A2(n212), .Y(n214) );
  AO21X1_RVT U184 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[10]), .A3(n214), 
        .Y(n150) );
  AO22X1_RVT U185 ( .A1(n286), .A2(qd_b[11]), .A3(n273), .A4(int_vec[11]), .Y(
        n221) );
  AO22X1_RVT U186 ( .A1(n274), .A2(p2_target[11]), .A3(n272), .A4(
        x2data_2_pc[11]), .Y(n217) );
  AO22X1_RVT U187 ( .A1(n279), .A2(p2_iw_r[11]), .A3(n402), .A4(n278), .Y(n216) );
  OR2X1_RVT U188 ( .A1(n217), .A2(n216), .Y(n218) );
  AO21X1_RVT U189 ( .A1(n219), .A2(p2b_shimm_data[11]), .A3(n218), .Y(n220) );
  OR2X1_RVT U190 ( .A1(n221), .A2(n220), .Y(n222) );
  AO21X1_RVT U191 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[11]), .A3(n222), 
        .Y(n156) );
  AO22X1_RVT U192 ( .A1(n274), .A2(p2_target[12]), .A3(n272), .A4(
        x2data_2_pc[12]), .Y(n230) );
  AO22X1_RVT U193 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[12]), .A3(n273), 
        .A4(int_vec[12]), .Y(n224) );
  OR2X1_RVT U194 ( .A1(n276), .A2(n224), .Y(n225) );
  AO21X1_RVT U195 ( .A1(n308), .A2(i_restart_addr_r[12]), .A3(n225), .Y(n227)
         );
  AO22X1_RVT U196 ( .A1(n279), .A2(p2_iw_r[12]), .A3(n278), .A4(n401), .Y(n226) );
  OR2X1_RVT U197 ( .A1(n227), .A2(n226), .Y(n228) );
  AO21X1_RVT U198 ( .A1(n438), .A2(loopstart_r[12]), .A3(n228), .Y(n229) );
  OR2X1_RVT U199 ( .A1(n230), .A2(n229), .Y(n231) );
  AO21X1_RVT U200 ( .A1(n286), .A2(qd_b[12]), .A3(n231), .Y(
        i_ctrl_trfer_pc_a[12]) );
  AO22X1_RVT U201 ( .A1(n273), .A2(int_vec[13]), .A3(n272), .A4(
        x2data_2_pc[13]), .Y(n238) );
  AO22X1_RVT U202 ( .A1(n308), .A2(i_restart_addr_r[13]), .A3(n274), .A4(
        p2_target[13]), .Y(n232) );
  OR2X1_RVT U203 ( .A1(n276), .A2(n232), .Y(n233) );
  AO21X1_RVT U204 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[13]), .A3(n233), 
        .Y(n235) );
  AO22X1_RVT U205 ( .A1(n279), .A2(p2_iw_r[13]), .A3(n278), .A4(n400), .Y(n234) );
  OR2X1_RVT U206 ( .A1(n235), .A2(n234), .Y(n236) );
  AO21X1_RVT U207 ( .A1(n438), .A2(loopstart_r[13]), .A3(n236), .Y(n237) );
  OR2X1_RVT U208 ( .A1(n238), .A2(n237), .Y(n239) );
  AO21X1_RVT U209 ( .A1(n286), .A2(qd_b[13]), .A3(n239), .Y(
        i_ctrl_trfer_pc_a[13]) );
  AO22X1_RVT U210 ( .A1(n273), .A2(int_vec[14]), .A3(n272), .A4(
        x2data_2_pc[14]), .Y(n246) );
  AO22X1_RVT U211 ( .A1(n308), .A2(i_restart_addr_r[14]), .A3(n274), .A4(
        p2_target[14]), .Y(n240) );
  OR2X1_RVT U212 ( .A1(n276), .A2(n240), .Y(n241) );
  AO21X1_RVT U213 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[14]), .A3(n241), 
        .Y(n243) );
  AO22X1_RVT U214 ( .A1(n279), .A2(p2_iw_r[14]), .A3(n278), .A4(n399), .Y(n242) );
  OR2X1_RVT U215 ( .A1(n243), .A2(n242), .Y(n244) );
  AO21X1_RVT U216 ( .A1(n438), .A2(loopstart_r[14]), .A3(n244), .Y(n245) );
  OR2X1_RVT U217 ( .A1(n246), .A2(n245), .Y(n247) );
  AO21X1_RVT U218 ( .A1(n286), .A2(qd_b[14]), .A3(n247), .Y(
        i_ctrl_trfer_pc_a[14]) );
  AO22X1_RVT U219 ( .A1(n273), .A2(int_vec[15]), .A3(n272), .A4(
        x2data_2_pc[15]), .Y(n254) );
  AO22X1_RVT U220 ( .A1(n308), .A2(i_restart_addr_r[15]), .A3(n274), .A4(
        p2_target[15]), .Y(n248) );
  OR2X1_RVT U221 ( .A1(n276), .A2(n248), .Y(n249) );
  AO21X1_RVT U222 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[15]), .A3(n249), 
        .Y(n251) );
  AO22X1_RVT U223 ( .A1(n279), .A2(p2_iw_r[15]), .A3(n278), .A4(n398), .Y(n250) );
  OR2X1_RVT U224 ( .A1(n251), .A2(n250), .Y(n252) );
  AO21X1_RVT U225 ( .A1(n438), .A2(loopstart_r[15]), .A3(n252), .Y(n253) );
  OR2X1_RVT U226 ( .A1(n254), .A2(n253), .Y(n255) );
  AO21X1_RVT U227 ( .A1(n286), .A2(qd_b[15]), .A3(n255), .Y(
        i_ctrl_trfer_pc_a[15]) );
  AO22X1_RVT U228 ( .A1(n273), .A2(int_vec[16]), .A3(n272), .A4(
        x2data_2_pc[16]), .Y(n262) );
  AO22X1_RVT U229 ( .A1(n308), .A2(i_restart_addr_r[16]), .A3(n274), .A4(
        p2_target[16]), .Y(n256) );
  OR2X1_RVT U230 ( .A1(n276), .A2(n256), .Y(n257) );
  AO21X1_RVT U231 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[16]), .A3(n257), 
        .Y(n259) );
  AO22X1_RVT U232 ( .A1(n279), .A2(p2_iw_r[16]), .A3(n278), .A4(n397), .Y(n258) );
  OR2X1_RVT U233 ( .A1(n259), .A2(n258), .Y(n260) );
  AO21X1_RVT U234 ( .A1(n438), .A2(loopstart_r[16]), .A3(n260), .Y(n261) );
  OR2X1_RVT U235 ( .A1(n262), .A2(n261), .Y(n263) );
  AO21X1_RVT U236 ( .A1(n286), .A2(qd_b[16]), .A3(n263), .Y(
        i_ctrl_trfer_pc_a[16]) );
  AO22X1_RVT U237 ( .A1(n273), .A2(int_vec[17]), .A3(n272), .A4(
        x2data_2_pc[17]), .Y(n270) );
  AO22X1_RVT U238 ( .A1(n308), .A2(i_restart_addr_r[17]), .A3(n274), .A4(
        p2_target[17]), .Y(n264) );
  OR2X1_RVT U239 ( .A1(n276), .A2(n264), .Y(n265) );
  AO21X1_RVT U240 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[17]), .A3(n265), 
        .Y(n267) );
  AO22X1_RVT U241 ( .A1(n279), .A2(p2_iw_r[17]), .A3(n278), .A4(n396), .Y(n266) );
  OR2X1_RVT U242 ( .A1(n267), .A2(n266), .Y(n268) );
  AO21X1_RVT U243 ( .A1(n438), .A2(loopstart_r[17]), .A3(n268), .Y(n269) );
  OR2X1_RVT U244 ( .A1(n270), .A2(n269), .Y(n271) );
  AO21X1_RVT U245 ( .A1(n286), .A2(qd_b[17]), .A3(n271), .Y(
        i_ctrl_trfer_pc_a[17]) );
  AO22X1_RVT U246 ( .A1(n273), .A2(int_vec[18]), .A3(n272), .A4(
        x2data_2_pc[18]), .Y(n284) );
  AO22X1_RVT U247 ( .A1(n308), .A2(i_restart_addr_r[18]), .A3(n274), .A4(
        p2_target[18]), .Y(n275) );
  OR2X1_RVT U248 ( .A1(n276), .A2(n275), .Y(n277) );
  AO21X1_RVT U249 ( .A1(p4_docmprel), .A2(i_p4_target_buffer_r[18]), .A3(n277), 
        .Y(n281) );
  AO22X1_RVT U250 ( .A1(n279), .A2(p2_iw_r[18]), .A3(n278), .A4(n395), .Y(n280) );
  OR2X1_RVT U251 ( .A1(n281), .A2(n280), .Y(n282) );
  AO21X1_RVT U252 ( .A1(n438), .A2(loopstart_r[18]), .A3(n282), .Y(n283) );
  OR2X1_RVT U253 ( .A1(n284), .A2(n283), .Y(n285) );
  AO21X1_RVT U254 ( .A1(n286), .A2(qd_b[18]), .A3(n285), .Y(
        i_ctrl_trfer_pc_a[18]) );
  INVX1_RVT U256 ( .A(p2_dopred), .Y(n287) );
  NOR2X0_RVT U258 ( .A1(p2limm), .A2(p2delay_slot), .Y(n289) );
  OR2X1_RVT U259 ( .A1(p2lr), .A2(p2_dopred_nds), .Y(n288) );
  AO21X1_RVT U260 ( .A1(n289), .A2(p2_jblcc_a), .A3(n288), .Y(n316) );
  AO22X1_RVT U261 ( .A1(p2offset[0]), .A2(n315), .A3(currentpc_r[1]), .A4(n316), .Y(n291) );
  AND4X1_RVT U262 ( .A1(p2_s1a[2]), .A2(p2_s1a[3]), .A3(p2_s1a[5]), .A4(
        p2_s1en), .Y(n290) );
  NAND4X0_RVT U263 ( .A1(p2_s1a[4]), .A2(p2_s1a[1]), .A3(p2_s1a[0]), .A4(n290), 
        .Y(n313) );
  OA222X1_RVT U264 ( .A1(n291), .A2(p2int), .A3(n291), .A4(n412), .A5(n291), 
        .A6(n313), .Y(i_p2_s1val_tmp_nxt[1]) );
  AO22X1_RVT U265 ( .A1(n425), .A2(i_ripple_val_a[18]), .A3(n371), .A4(
        currentpc_r[18]), .Y(n360) );
  AO222X1_RVT U270 ( .A1(n360), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[18]), .A5(n323), .A6(i_ripple_val_a[18]), .Y(n294)
         );
  INVX1_RVT U271 ( .A(aligner_pc_enable), .Y(n293) );
  NAND3X2_RVT U272 ( .A1(ivalid), .A2(pcen_niv), .A3(n293), .Y(n338) );
  INVX4_RVT U273 ( .A(n338), .Y(n335) );
  AND2X2_RVT U275 ( .A1(n335), .A2(n432), .Y(n324) );
  AO222X1_RVT U277 ( .A1(n294), .A2(n324), .A3(n360), .A4(n327), .A5(
        currentpc_r[18]), .A6(awake_a), .Y(net21000) );
  NAND2X0_RVT U278 ( .A1(aligner_pc_enable), .A2(ivalid), .Y(n329) );
  AO21X1_RVT U280 ( .A1(n328), .A2(i_currentpc_to_cache_r[18]), .A3(net21000), 
        .Y(next_pc[18]) );
  AO22X1_RVT U281 ( .A1(n425), .A2(i_ripple_val_a[17]), .A3(n371), .A4(
        currentpc_r[17]), .Y(n357) );
  AO222X1_RVT U282 ( .A1(n357), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[17]), .A5(n323), .A6(i_ripple_val_a[17]), .Y(n295)
         );
  AO222X1_RVT U283 ( .A1(n295), .A2(n324), .A3(n357), .A4(n327), .A5(
        currentpc_r[17]), .A6(awake_a), .Y(net21017) );
  AO21X1_RVT U284 ( .A1(n328), .A2(i_currentpc_to_cache_r[17]), .A3(net21017), 
        .Y(next_pc[17]) );
  AO22X1_RVT U285 ( .A1(n425), .A2(i_ripple_val_a[16]), .A3(n371), .A4(
        currentpc_r[16]), .Y(n356) );
  AO222X1_RVT U286 ( .A1(n356), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[16]), .A5(n323), .A6(i_ripple_val_a[16]), .Y(n296)
         );
  AO222X1_RVT U287 ( .A1(n296), .A2(n324), .A3(n356), .A4(n327), .A5(
        currentpc_r[16]), .A6(awake_a), .Y(net21034) );
  AO21X1_RVT U288 ( .A1(n328), .A2(i_currentpc_to_cache_r[16]), .A3(net21034), 
        .Y(next_pc[16]) );
  AO22X1_RVT U289 ( .A1(n425), .A2(i_ripple_val_a[15]), .A3(n371), .A4(
        currentpc_r[15]), .Y(n355) );
  AO222X1_RVT U290 ( .A1(n355), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[15]), .A5(n323), .A6(i_ripple_val_a[15]), .Y(n297)
         );
  AO222X1_RVT U291 ( .A1(n297), .A2(n324), .A3(n355), .A4(n327), .A5(
        currentpc_r[15]), .A6(awake_a), .Y(net21051) );
  AO21X1_RVT U292 ( .A1(n328), .A2(i_currentpc_to_cache_r[15]), .A3(net21051), 
        .Y(next_pc[15]) );
  AO22X1_RVT U293 ( .A1(n425), .A2(i_ripple_val_a[14]), .A3(n371), .A4(
        currentpc_r[14]), .Y(n354) );
  AO222X1_RVT U294 ( .A1(n354), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[14]), .A5(n323), .A6(i_ripple_val_a[14]), .Y(n298)
         );
  AO222X1_RVT U295 ( .A1(n298), .A2(n324), .A3(n354), .A4(n327), .A5(
        currentpc_r[14]), .A6(awake_a), .Y(net21068) );
  AO21X1_RVT U296 ( .A1(n328), .A2(i_currentpc_to_cache_r[14]), .A3(net21068), 
        .Y(next_pc[14]) );
  AO22X1_RVT U297 ( .A1(n425), .A2(i_ripple_val_a[13]), .A3(n371), .A4(
        currentpc_r[13]), .Y(n353) );
  AO222X1_RVT U298 ( .A1(n353), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[13]), .A5(n323), .A6(i_ripple_val_a[13]), .Y(n299)
         );
  AO222X1_RVT U299 ( .A1(n299), .A2(n324), .A3(n353), .A4(n327), .A5(
        currentpc_r[13]), .A6(awake_a), .Y(net21085) );
  AO21X1_RVT U300 ( .A1(n328), .A2(i_currentpc_to_cache_r[13]), .A3(net21085), 
        .Y(next_pc[13]) );
  AO22X1_RVT U301 ( .A1(n425), .A2(i_ripple_val_a[12]), .A3(n371), .A4(
        currentpc_r[12]), .Y(n352) );
  AO222X1_RVT U302 ( .A1(n352), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[12]), .A5(n323), .A6(i_ripple_val_a[12]), .Y(n300)
         );
  AO222X1_RVT U303 ( .A1(n300), .A2(n324), .A3(n352), .A4(n327), .A5(
        currentpc_r[12]), .A6(awake_a), .Y(net21102) );
  AO21X1_RVT U304 ( .A1(n328), .A2(i_currentpc_to_cache_r[12]), .A3(net21102), 
        .Y(next_pc[12]) );
  AO22X1_RVT U305 ( .A1(n438), .A2(loopstart_r[11]), .A3(n308), .A4(
        i_restart_addr_r[11]), .Y(n157) );
  OR2X1_RVT U306 ( .A1(n157), .A2(n156), .Y(i_ctrl_trfer_pc_a[11]) );
  AO22X1_RVT U307 ( .A1(n425), .A2(i_ripple_val_a[11]), .A3(n371), .A4(
        currentpc_r[11]), .Y(n351) );
  AO222X1_RVT U308 ( .A1(n351), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[11]), .A5(i_ripple_val_a[11]), .A6(n323), .Y(n301)
         );
  AO222X1_RVT U309 ( .A1(n301), .A2(n324), .A3(n351), .A4(n327), .A5(
        currentpc_r[11]), .A6(awake_a), .Y(net21119) );
  AO21X1_RVT U310 ( .A1(n328), .A2(i_currentpc_to_cache_r[11]), .A3(net21119), 
        .Y(next_pc[11]) );
  AO22X1_RVT U311 ( .A1(n438), .A2(loopstart_r[10]), .A3(n308), .A4(
        i_restart_addr_r[10]), .Y(n151) );
  OR2X1_RVT U312 ( .A1(n151), .A2(n150), .Y(i_ctrl_trfer_pc_a[10]) );
  AO22X1_RVT U313 ( .A1(currentpc_r[2]), .A2(i_ripple_val_a[10]), .A3(n426), 
        .A4(currentpc_r[10]), .Y(n350) );
  AO222X1_RVT U314 ( .A1(n350), .A2(n322), .A3(n442), .A4(
        i_ctrl_trfer_pc_a[10]), .A5(n323), .A6(i_ripple_val_a[10]), .Y(n302)
         );
  AO222X1_RVT U315 ( .A1(n302), .A2(n324), .A3(n350), .A4(n327), .A5(
        currentpc_r[10]), .A6(awake_a), .Y(net21136) );
  AO21X1_RVT U316 ( .A1(n328), .A2(i_currentpc_to_cache_r[10]), .A3(net21136), 
        .Y(next_pc[10]) );
  AO22X1_RVT U317 ( .A1(currentpc_r[2]), .A2(i_ripple_val_a[9]), .A3(n426), 
        .A4(currentpc_r[9]), .Y(n349) );
  AO222X1_RVT U318 ( .A1(n349), .A2(n322), .A3(n442), .A4(i_ctrl_trfer_pc_a[9]), .A5(n323), .A6(i_ripple_val_a[9]), .Y(n303) );
  AO222X1_RVT U319 ( .A1(n303), .A2(n324), .A3(n349), .A4(n327), .A5(
        currentpc_r[9]), .A6(awake_a), .Y(net21153) );
  AO21X1_RVT U320 ( .A1(n328), .A2(i_currentpc_to_cache_r[9]), .A3(net21153), 
        .Y(next_pc[9]) );
  AO22X1_RVT U321 ( .A1(currentpc_r[2]), .A2(i_ripple_val_a[8]), .A3(n426), 
        .A4(currentpc_r[8]), .Y(n348) );
  AO222X1_RVT U322 ( .A1(n348), .A2(n322), .A3(n442), .A4(i_ctrl_trfer_pc_a[8]), .A5(n323), .A6(i_ripple_val_a[8]), .Y(n304) );
  AO222X1_RVT U323 ( .A1(n304), .A2(n324), .A3(n348), .A4(n327), .A5(
        currentpc_r[8]), .A6(awake_a), .Y(net21170) );
  AO21X1_RVT U324 ( .A1(n328), .A2(i_currentpc_to_cache_r[8]), .A3(net21170), 
        .Y(next_pc[8]) );
  AO22X1_RVT U325 ( .A1(n438), .A2(loopstart_r[7]), .A3(n308), .A4(
        i_restart_addr_r[7]), .Y(n135) );
  OR2X1_RVT U326 ( .A1(n135), .A2(n134), .Y(i_ctrl_trfer_pc_a[7]) );
  AO22X1_RVT U327 ( .A1(currentpc_r[2]), .A2(i_ripple_val_a[7]), .A3(n426), 
        .A4(currentpc_r[7]), .Y(n347) );
  AO222X1_RVT U328 ( .A1(n347), .A2(n322), .A3(n442), .A4(i_ctrl_trfer_pc_a[7]), .A5(n323), .A6(i_ripple_val_a[7]), .Y(n305) );
  AO222X1_RVT U329 ( .A1(n305), .A2(n324), .A3(n347), .A4(n327), .A5(
        currentpc_r[7]), .A6(awake_a), .Y(net21187) );
  AO21X1_RVT U330 ( .A1(n328), .A2(i_currentpc_to_cache_r[7]), .A3(net21187), 
        .Y(next_pc[7]) );
  AO22X1_RVT U331 ( .A1(n438), .A2(loopstart_r[6]), .A3(n308), .A4(
        i_restart_addr_r[6]), .Y(n129) );
  OR2X1_RVT U332 ( .A1(n129), .A2(n128), .Y(i_ctrl_trfer_pc_a[6]) );
  AO22X1_RVT U333 ( .A1(currentpc_r[2]), .A2(i_ripple_val_a[6]), .A3(n426), 
        .A4(currentpc_r[6]), .Y(n346) );
  AO222X1_RVT U334 ( .A1(n346), .A2(n322), .A3(n442), .A4(i_ctrl_trfer_pc_a[6]), .A5(n323), .A6(i_ripple_val_a[6]), .Y(n306) );
  AO222X1_RVT U335 ( .A1(n306), .A2(n324), .A3(n346), .A4(n327), .A5(
        currentpc_r[6]), .A6(awake_a), .Y(net21204) );
  AO21X1_RVT U336 ( .A1(n328), .A2(i_currentpc_to_cache_r[6]), .A3(net21204), 
        .Y(next_pc[6]) );
  AO22X1_RVT U337 ( .A1(n438), .A2(loopstart_r[5]), .A3(n308), .A4(
        i_restart_addr_r[5]), .Y(n123) );
  OR2X1_RVT U338 ( .A1(n123), .A2(n122), .Y(i_ctrl_trfer_pc_a[5]) );
  AO22X1_RVT U339 ( .A1(currentpc_r[2]), .A2(i_ripple_val_a[5]), .A3(n426), 
        .A4(currentpc_r[5]), .Y(n345) );
  AO222X1_RVT U340 ( .A1(n345), .A2(n322), .A3(n442), .A4(i_ctrl_trfer_pc_a[5]), .A5(n323), .A6(i_ripple_val_a[5]), .Y(n307) );
  AO222X1_RVT U341 ( .A1(n307), .A2(n324), .A3(n345), .A4(n327), .A5(
        currentpc_r[5]), .A6(awake_a), .Y(net21221) );
  AO21X1_RVT U342 ( .A1(n328), .A2(i_currentpc_to_cache_r[5]), .A3(net21221), 
        .Y(next_pc[5]) );
  AO22X1_RVT U343 ( .A1(n438), .A2(loopstart_r[4]), .A3(n308), .A4(
        i_restart_addr_r[4]), .Y(n117) );
  OR2X1_RVT U344 ( .A1(n117), .A2(n116), .Y(i_ctrl_trfer_pc_a[4]) );
  AO22X1_RVT U345 ( .A1(n425), .A2(i_ripple_val_a[4]), .A3(n371), .A4(
        currentpc_r[4]), .Y(n344) );
  AO222X1_RVT U346 ( .A1(n344), .A2(n322), .A3(n442), .A4(i_ctrl_trfer_pc_a[4]), .A5(n323), .A6(i_ripple_val_a[4]), .Y(n309) );
  AO222X1_RVT U347 ( .A1(n309), .A2(n324), .A3(n344), .A4(n327), .A5(
        currentpc_r[4]), .A6(awake_a), .Y(net21238) );
  AO21X1_RVT U348 ( .A1(n328), .A2(i_currentpc_to_cache_r[4]), .A3(net21238), 
        .Y(next_pc[4]) );
  AO22X1_RVT U349 ( .A1(currentpc_r[2]), .A2(n68), .A3(n426), .A4(
        currentpc_r[3]), .Y(n342) );
  AO22X1_RVT U350 ( .A1(n322), .A2(n342), .A3(n323), .A4(n68), .Y(n310) );
  OR2X1_RVT U351 ( .A1(n110), .A2(n310), .Y(n311) );
  AO21X1_RVT U352 ( .A1(n442), .A2(n111), .A3(n311), .Y(n312) );
  AO222X1_RVT U353 ( .A1(n312), .A2(n324), .A3(n327), .A4(n342), .A5(awake_a), 
        .A6(currentpc_r[3]), .Y(net21255) );
  AO21X1_RVT U354 ( .A1(n328), .A2(i_currentpc_to_cache_r[3]), .A3(net21255), 
        .Y(next_pc[3]) );
  AO222X1_RVT U357 ( .A1(n317), .A2(n390), .A3(n316), .A4(currentpc_r[23]), 
        .A5(n315), .A6(p2_target[23]), .Y(i_p2_s1val_tmp_nxt[23]) );
  AO222X1_RVT U358 ( .A1(n317), .A2(n391), .A3(n316), .A4(currentpc_r[22]), 
        .A5(n315), .A6(p2_target[22]), .Y(i_p2_s1val_tmp_nxt[22]) );
  AO222X1_RVT U359 ( .A1(n317), .A2(n392), .A3(n316), .A4(currentpc_r[21]), 
        .A5(n315), .A6(p2_target[21]), .Y(i_p2_s1val_tmp_nxt[21]) );
  AO222X1_RVT U360 ( .A1(n317), .A2(n393), .A3(n316), .A4(currentpc_r[20]), 
        .A5(n315), .A6(p2_target[20]), .Y(i_p2_s1val_tmp_nxt[20]) );
  AO222X1_RVT U361 ( .A1(n317), .A2(n394), .A3(n316), .A4(currentpc_r[19]), 
        .A5(n315), .A6(p2_target[19]), .Y(i_p2_s1val_tmp_nxt[19]) );
  AO222X1_RVT U362 ( .A1(n317), .A2(n395), .A3(n316), .A4(currentpc_r[18]), 
        .A5(n315), .A6(p2_target[18]), .Y(i_p2_s1val_tmp_nxt[18]) );
  AO222X1_RVT U363 ( .A1(n317), .A2(n396), .A3(n316), .A4(currentpc_r[17]), 
        .A5(n315), .A6(p2_target[17]), .Y(i_p2_s1val_tmp_nxt[17]) );
  AO222X1_RVT U364 ( .A1(n317), .A2(n397), .A3(n316), .A4(currentpc_r[16]), 
        .A5(n315), .A6(p2_target[16]), .Y(i_p2_s1val_tmp_nxt[16]) );
  AO222X1_RVT U365 ( .A1(n317), .A2(n398), .A3(n316), .A4(currentpc_r[15]), 
        .A5(n315), .A6(p2_target[15]), .Y(i_p2_s1val_tmp_nxt[15]) );
  AO222X1_RVT U366 ( .A1(n317), .A2(n399), .A3(n316), .A4(currentpc_r[14]), 
        .A5(n315), .A6(p2_target[14]), .Y(i_p2_s1val_tmp_nxt[14]) );
  AO222X1_RVT U367 ( .A1(n317), .A2(n400), .A3(n316), .A4(currentpc_r[13]), 
        .A5(n315), .A6(p2_target[13]), .Y(i_p2_s1val_tmp_nxt[13]) );
  AO222X1_RVT U368 ( .A1(n317), .A2(n401), .A3(n316), .A4(currentpc_r[12]), 
        .A5(n315), .A6(p2_target[12]), .Y(i_p2_s1val_tmp_nxt[12]) );
  AO222X1_RVT U369 ( .A1(n317), .A2(n402), .A3(n316), .A4(currentpc_r[11]), 
        .A5(n315), .A6(p2_target[11]), .Y(i_p2_s1val_tmp_nxt[11]) );
  AO222X1_RVT U370 ( .A1(n317), .A2(n403), .A3(n316), .A4(currentpc_r[10]), 
        .A5(n315), .A6(p2_target[10]), .Y(i_p2_s1val_tmp_nxt[10]) );
  AO222X1_RVT U371 ( .A1(n317), .A2(n404), .A3(n316), .A4(currentpc_r[9]), 
        .A5(n315), .A6(p2_target[9]), .Y(i_p2_s1val_tmp_nxt[9]) );
  AO222X1_RVT U372 ( .A1(n317), .A2(n405), .A3(n316), .A4(currentpc_r[8]), 
        .A5(n315), .A6(p2_target[8]), .Y(i_p2_s1val_tmp_nxt[8]) );
  AO222X1_RVT U373 ( .A1(n317), .A2(n406), .A3(n316), .A4(currentpc_r[7]), 
        .A5(n315), .A6(p2_target[7]), .Y(i_p2_s1val_tmp_nxt[7]) );
  AO222X1_RVT U374 ( .A1(n317), .A2(n407), .A3(n316), .A4(currentpc_r[6]), 
        .A5(n315), .A6(p2_target[6]), .Y(i_p2_s1val_tmp_nxt[6]) );
  AO222X1_RVT U375 ( .A1(n317), .A2(n408), .A3(n316), .A4(currentpc_r[5]), 
        .A5(n315), .A6(p2_target[5]), .Y(i_p2_s1val_tmp_nxt[5]) );
  AO222X1_RVT U376 ( .A1(n317), .A2(n409), .A3(n316), .A4(currentpc_r[4]), 
        .A5(n315), .A6(p2_target[4]), .Y(i_p2_s1val_tmp_nxt[4]) );
  AO222X1_RVT U377 ( .A1(n317), .A2(n410), .A3(n316), .A4(currentpc_r[3]), 
        .A5(n315), .A6(p2_target[3]), .Y(i_p2_s1val_tmp_nxt[3]) );
  AO222X1_RVT U378 ( .A1(n317), .A2(n411), .A3(n316), .A4(currentpc_r[2]), 
        .A5(n315), .A6(p2_target[2]), .Y(i_p2_s1val_tmp_nxt[2]) );
  OR2X1_RVT U379 ( .A1(p2_dorel), .A2(p2_dopred), .Y(n319) );
  AO221X1_RVT U380 ( .A1(en2), .A2(p2int), .A3(en2), .A4(n319), .A5(
        p4_docmprel), .Y(n321) );
  INVX1_RVT U381 ( .A(ivalid_aligned), .Y(n320) );
  OA221X1_RVT U382 ( .A1(n321), .A2(p2b_dojcc), .A3(n321), .A4(en2b), .A5(n320), .Y(N80) );
  INVX1_RVT U383 ( .A(pcen), .Y(n364) );
  AND2X1_RVT U384 ( .A1(N80), .A2(n364), .Y(N86) );
  AO22X1_RVT U385 ( .A1(currentpc_r[2]), .A2(n323), .A3(n426), .A4(n322), .Y(
        n325) );
  OA221X1_RVT U386 ( .A1(n325), .A2(n442), .A3(n325), .A4(i_ctrl_trfer_pc_a[2]), .A5(n324), .Y(n326) );
  AO221X1_RVT U387 ( .A1(currentpc_r[2]), .A2(awake_a), .A3(n426), .A4(n327), 
        .A5(n326), .Y(net21272) );
  AO21X1_RVT U388 ( .A1(n328), .A2(i_currentpc_to_cache_r[2]), .A3(net21272), 
        .Y(next_pc[2]) );
  NAND2X0_RVT U389 ( .A1(ivalid), .A2(pcen_niv), .Y(n331) );
  NAND3X0_RVT U390 ( .A1(n331), .A2(n432), .A3(n329), .Y(net20796) );
  NAND2X0_RVT U391 ( .A1(p1inst_16), .A2(n79), .Y(n334) );
  OA221X1_RVT U392 ( .A1(n442), .A2(currentpc_r[2]), .A3(n442), .A4(n334), 
        .A5(n335), .Y(net20837) );
  AO221X1_RVT U393 ( .A1(n111), .A2(n442), .A3(n68), .A4(n443), .A5(n110), .Y(
        net20900) );
  AND2X1_RVT U394 ( .A1(n335), .A2(n442), .Y(n341) );
  AO21X1_RVT U396 ( .A1(n443), .A2(n440), .A3(n338), .Y(n333) );
  AND3X1_RVT U397 ( .A1(n443), .A2(p1inst_16), .A3(n79), .Y(n339) );
  AO222X1_RVT U398 ( .A1(i_ctrl_trfer_pc_a[1]), .A2(n341), .A3(n333), .A4(
        currentpc_r[1]), .A5(n339), .A6(n335), .Y(n[389]) );
  OA21X1_RVT U400 ( .A1(n425), .A2(n334), .A3(n362), .Y(
        i_pc_plus_inst_length_a[2]) );
  AND3X1_RVT U401 ( .A1(n443), .A2(n335), .A3(n334), .Y(n337) );
  AO222X1_RVT U402 ( .A1(currentpc_r[2]), .A2(n339), .A3(currentpc_r[2]), .A4(
        n338), .A5(n337), .A6(n426), .Y(n340) );
  AO21X1_RVT U403 ( .A1(n341), .A2(i_ctrl_trfer_pc_a[2]), .A3(n340), .Y(n[388]) );
  AO22X1_RVT U404 ( .A1(currentpc_r[1]), .A2(n440), .A3(n79), .A4(p1inst_16), 
        .Y(i_pc_plus_inst_length_a[1]) );
  AO22X1_RVT U407 ( .A1(n342), .A2(n440), .A3(n358), .A4(n68), .Y(n343) );
  AO21X1_RVT U408 ( .A1(currentpc_r[3]), .A2(n361), .A3(n343), .Y(
        i_pc_plus_inst_length_a[3]) );
  AO222X1_RVT U409 ( .A1(n361), .A2(currentpc_r[4]), .A3(n344), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[4]), .Y(i_pc_plus_inst_length_a[4]) );
  AO222X1_RVT U410 ( .A1(n361), .A2(currentpc_r[5]), .A3(n345), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[5]), .Y(i_pc_plus_inst_length_a[5]) );
  AO222X1_RVT U411 ( .A1(n361), .A2(currentpc_r[6]), .A3(n346), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[6]), .Y(i_pc_plus_inst_length_a[6]) );
  AO222X1_RVT U412 ( .A1(n361), .A2(currentpc_r[7]), .A3(n347), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[7]), .Y(i_pc_plus_inst_length_a[7]) );
  AO222X1_RVT U413 ( .A1(n361), .A2(currentpc_r[8]), .A3(n348), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[8]), .Y(i_pc_plus_inst_length_a[8]) );
  AO222X1_RVT U414 ( .A1(n361), .A2(currentpc_r[9]), .A3(n349), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[9]), .Y(i_pc_plus_inst_length_a[9]) );
  AO222X1_RVT U415 ( .A1(n361), .A2(currentpc_r[10]), .A3(n350), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[10]), .Y(i_pc_plus_inst_length_a[10]) );
  AO222X1_RVT U416 ( .A1(n361), .A2(currentpc_r[11]), .A3(n351), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[11]), .Y(i_pc_plus_inst_length_a[11]) );
  AO222X1_RVT U417 ( .A1(n361), .A2(currentpc_r[12]), .A3(n352), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[12]), .Y(i_pc_plus_inst_length_a[12]) );
  AO222X1_RVT U418 ( .A1(n361), .A2(currentpc_r[13]), .A3(n353), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[13]), .Y(i_pc_plus_inst_length_a[13]) );
  AO222X1_RVT U419 ( .A1(n361), .A2(currentpc_r[14]), .A3(n354), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[14]), .Y(i_pc_plus_inst_length_a[14]) );
  AO222X1_RVT U420 ( .A1(n361), .A2(currentpc_r[15]), .A3(n355), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[15]), .Y(i_pc_plus_inst_length_a[15]) );
  AO222X1_RVT U421 ( .A1(n361), .A2(currentpc_r[16]), .A3(n356), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[16]), .Y(i_pc_plus_inst_length_a[16]) );
  AO222X1_RVT U422 ( .A1(n361), .A2(currentpc_r[17]), .A3(n357), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[17]), .Y(i_pc_plus_inst_length_a[17]) );
  AO222X1_RVT U423 ( .A1(n361), .A2(currentpc_r[18]), .A3(n360), .A4(n440), 
        .A5(n358), .A6(i_ripple_val_a[18]), .Y(i_pc_plus_inst_length_a[18]) );
  INVX1_RVT U424 ( .A(n362), .Y(n363) );
  AO22X1_RVT U425 ( .A1(n363), .A2(i_ripple_val_a[19]), .A3(n362), .A4(
        currentpc_r[19]), .Y(i_pc_plus_inst_length_a[19]) );
  AO22X1_RVT U426 ( .A1(n363), .A2(i_ripple_val_a[20]), .A3(n362), .A4(
        currentpc_r[20]), .Y(i_pc_plus_inst_length_a[20]) );
  AO22X1_RVT U427 ( .A1(n363), .A2(i_ripple_val_a[21]), .A3(n362), .A4(
        currentpc_r[21]), .Y(i_pc_plus_inst_length_a[21]) );
  AO22X1_RVT U428 ( .A1(n363), .A2(i_ripple_val_a[22]), .A3(n362), .A4(
        currentpc_r[22]), .Y(i_pc_plus_inst_length_a[22]) );
  AO22X1_RVT U429 ( .A1(n363), .A2(i_ripple_val_a[23]), .A3(n362), .A4(
        currentpc_r[23]), .Y(i_pc_plus_inst_length_a[23]) );
  AO22X1_RVT U431 ( .A1(pcen), .A2(n438), .A3(n364), .A4(pc_is_linear_r), .Y(
        n428) );
  INVX1_RVT U432 ( .A(n411), .Y(n74) );
  INVX1_RVT U433 ( .A(n410), .Y(n67) );
  INVX1_RVT U434 ( .A(n409), .Y(n63) );
  INVX1_RVT U435 ( .A(n408), .Y(n59) );
  INVX1_RVT U436 ( .A(n407), .Y(n55) );
  INVX1_RVT U437 ( .A(n406), .Y(n51) );
  INVX1_RVT U438 ( .A(n405), .Y(n48) );
  INVX1_RVT U439 ( .A(n404), .Y(n45) );
  INVX1_RVT U440 ( .A(n403), .Y(n41) );
  INVX1_RVT U441 ( .A(n402), .Y(n37) );
  INVX1_RVT U442 ( .A(n401), .Y(n34) );
  INVX1_RVT U443 ( .A(n400), .Y(n31) );
  INVX1_RVT U444 ( .A(n399), .Y(n28) );
  INVX1_RVT U445 ( .A(n398), .Y(n25) );
  INVX1_RVT U446 ( .A(n397), .Y(n22) );
  INVX1_RVT U447 ( .A(n396), .Y(n19) );
  INVX1_RVT U448 ( .A(n395), .Y(n16) );
  INVX1_RVT U449 ( .A(n394), .Y(n13) );
  INVX1_RVT U450 ( .A(n393), .Y(n10) );
  INVX1_RVT U451 ( .A(n392), .Y(n7) );
  INVX1_RVT U452 ( .A(n391), .Y(n4) );
  INVX1_RVT U453 ( .A(n390), .Y(n1) );
  AND2X1_RVT U55 ( .A1(n90), .A2(pcounter_jmp_restart_r), .Y(n308) );
  AND2X1_RVT U59 ( .A1(n93), .A2(n92), .Y(n272) );
  AND3X1_RVT U96 ( .A1(p2int), .A2(n132), .A3(n431), .Y(n273) );
  INVX1_RVT U5 ( .A(p2int), .Y(n414) );
  INVX1_RVT U9 ( .A(rst_a), .Y(n417) );
  INVX1_RVT U10 ( .A(rst_a), .Y(n418) );
  INVX1_RVT U15 ( .A(rst_a), .Y(n419) );
  INVX1_RVT U16 ( .A(rst_a), .Y(n420) );
  INVX1_RVT U17 ( .A(rst_a), .Y(n421) );
  INVX1_RVT U18 ( .A(rst_a), .Y(n422) );
  INVX1_RVT U19 ( .A(rst_a), .Y(n423) );
  NBUFFX2_RVT U22 ( .A(n371), .Y(n426) );
  INVX4_RVT U23 ( .A(n426), .Y(currentpc_r[2]) );
  INVX1_RVT U26 ( .A(p4_docmprel), .Y(n431) );
  INVX1_RVT U27 ( .A(awake_a), .Y(n432) );
  NBUFFX4_RVT U37 ( .A(n43), .Y(n442) );
  INVX1_RVT U38 ( .A(n442), .Y(n443) );
  OA21X1_RVT U405 ( .A1(n79), .A2(n426), .A3(p1inst_16), .Y(n361) );
  NAND2X0_RVT U356 ( .A1(n414), .A2(n313), .Y(n317) );
  AND2X1_RVT U257 ( .A1(p2_brcc_instr_a), .A2(n287), .Y(n315) );
  AND3X1_RVT U279 ( .A1(n338), .A2(n432), .A3(n329), .Y(n328) );
  AND3X1_RVT U406 ( .A1(currentpc_r[2]), .A2(currentpc_r[1]), .A3(p1inst_16), 
        .Y(n358) );
  NAND2X0_RVT U399 ( .A1(n425), .A2(n334), .Y(n362) );
  AND3X1_RVT U276 ( .A1(ivalid), .A2(aligner_pc_enable), .A3(n432), .Y(n327)
         );
  AND2X1_RVT U269 ( .A1(n443), .A2(aligner_do_pc_plus_8), .Y(n323) );
  AND2X1_RVT U65 ( .A1(fs2a[0]), .A2(n96), .Y(n278) );
  AND2X1_RVT U105 ( .A1(n219), .A2(p2b_shimm_data[12]), .Y(n276) );
  NAND2X0_RVT U13 ( .A1(n85), .A2(n90), .Y(n89) );
  AND3X1_RVT U46 ( .A1(p2b_dojcc), .A2(p2b_shimm_s2_a), .A3(n431), .Y(n219) );
  INVX1_RVT U35 ( .A(p1inst_16), .Y(n440) );
  INVX1_RVT U21 ( .A(n371), .Y(n425) );
  NOR2X0_RVT U266 ( .A1(aligner_do_pc_plus_8), .A2(n442), .Y(n322) );
  INVX1_RVT U33 ( .A(n89), .Y(n438) );
  NOR2X0_RVT U63 ( .A1(fs2a[0]), .A2(n95), .Y(n279) );
  OR3X1_RVT U85 ( .A1(n118), .A2(n115), .A3(n114), .Y(i_ctrl_trfer_pc_a[8]) );
  OR3X1_RVT U69 ( .A1(n102), .A2(n101), .A3(n100), .Y(i_ctrl_trfer_pc_a[1]) );
  NBUFFX2_RVT U6 ( .A(currentpc_r[1]), .Y(misaligned_target) );
endmodule


module cpu_isle_control_0 ( clk_ungated, en, rst_a, wd_clear, 
        ctrl_cpu_start_sync_r, test_mode, clk, ibus_busy, mem_access, 
        memory_error, s1bus, s2bus, aluflags_r, ext_s2val, aux_addr, aux_dataw, 
        aux_write, h_addr, h_dataw, h_write, aux_access, ux_p2nosc1, 
        ux_p2nosc2, uxp2bccmatch, uxp2ccmatch, uxp3ccmatch, uxholdup2, 
        uxholdup2b, uxholdup3, ux_isop_decode2, ux_idop_decode2, 
        ux_izop_decode2, uxnwb, uxp2idest, uxsetflags, ux_flgen, ux_multic_wba, 
        ux_multic_wben, ux_multic_busy, ux_p1_rev_src, ux_p2_bfield_wb_a, 
        ux_p2_jump_decode, ux_snglec_wben, actionhalt, actionpt_swi_a, 
        actionpt_pc_brk_a, p2_ap_stall_a, br_flags_a, cr_hostw, do_inst_step_r, 
        h_pcwr, h_pcwr32, h_regadr, ivalid_aligned, ivic, ldvalid, 
        loop_kill_p1_a, loop_int_holdoff_a, loopend_hit_a, sync_queue_idle, 
        debug_if_r, dmp_mload, dmp_mstore, is_local_ram, mwait, p1iw_aligned_a, 
        sleeping, sleeping_r2, code_stall_ldst, mulatwork_r, dmp_holdup12, 
        s2val, irq, int_vector_base_r, misaligned_int, e1flag_r, e2flag_r, 
        q_ldvalid, loc_ldvalid, is_peripheral, dc_disable_r, q_busy, host_rw, 
        ic_busy, cgm_queue_idle, pcp_rd_rq, pcp_wr_rq, aligner_do_pc_plus_8, 
        aligner_pc_enable, ivalid, loopstart_r, p1inst_16, do_loop_a, qd_b, 
        x2data_2_pc, step, inst_step, ck_disable, ck_dmp_gated, s1en, s2en, 
        en2, mload2b, mstore2b, p2opcode, p2subopcode, p2subopcode2_r, 
        p2_a_field_r, p2_b_field_r, p2_c_field_r, p2iv, p2cc, p2conditional, 
        p2sleep_inst, p2setflags, p2st, p2format, p2bch, p2dop32_inst, 
        p2sop32_inst, p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst, 
        en2b, p2b_iv, p2b_conditional, p2b_cc, p2b_dop32_inst, p2b_sop32_inst, 
        p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, p2b_zop16_inst, 
        p2b_opcode, p2b_subopcode, p2b_a_field_r, p2b_b_field_r, p2b_c_field_r, 
        en3, p3iv, p3opcode, p3subopcode, p3subopcode2_r, p3a_field_r, 
        p3b_field_r, p3c_field_r, p3cc, p3condtrue, p3destlimm, p3format, 
        p3setflags, x_idecode3, p3wb_en, p3wba, p3lr, p3sr, p3dop32_inst, 
        p3sop32_inst, p3zop32_inst, p3dop16_inst, p3sop16_inst, p3zop16_inst, 
        s1a, fs2a, wba, wben, dest, desten, sc_reg1, sc_reg2, p3_xmultic_nwb, 
        lpending, p1int, p2int, p2bint, p3int, pcounter_jmp_restart_r, regadr, 
        x_idecode2b, x_multic_busy, x_multic_wben, x_snglec_wben, en1, 
        ifetch_aligned, inst_stepping, instr_pending_r, pcen, pcen_niv, 
        brk_inst_a, p2_brcc_instr_a, p2_dopred, p2_dorel, p2_iw_r, p2_lp_instr, 
        p2_s1a, p2_s2a, p2condtrue, p2limm, p2minoropcode, p2subopcode3_r, 
        p2subopcode4_r, p2subopcode5_r, p2subopcode6_r, p2subopcode7_r, 
        p2b_abs_op, p2b_alu_op, p2b_arithiv, p2b_blcc_a, p2b_condtrue, 
        p2b_delay_slot, p2b_dojcc, p2b_jlcc_a, p2b_limm, p2b_lr, p2b_neg_op, 
        p2b_not_op, p2b_setflags, p2b_shift_by_one_a, p2b_shift_by_three_a, 
        p2b_shift_by_two_a, p2b_shift_by_zero_a, p2b_shimm_data, 
        p2b_shimm_s1_a, p2b_shimm_s2_a, p2b_jmp_holdup_a, en3_niv_a, 
        ldvalid_wb, mload, mstore, nocache, p3_alu_absiv, p3_alu_arithiv, 
        p3_alu_logiciv, p3_alu_op, p3_alu_snglopiv, p3_bit_op_sel, 
        p3_brcc_instr_a, p3_docmprel_a, p3_flag_instr, p3_sync_instr, 
        p3_max_instr, p3_min_instr, p3_shiftin_sel_r, p3_sop_op_r, 
        p3awb_field_r, p3dolink, p3minoropcode, p3subopcode3_r, p3subopcode4_r, 
        p3subopcode5_r, p3subopcode6_r, p3subopcode7_r, sc_load1, sc_load2, 
        sex, size, p4_docmprel, loopcount_hit_a, p4_disable_r, kill_p1_nlp_a, 
        kill_p2_a, kill_tagged_p1, stop_step, barrel_type_r, 
        x_p3_brl_decode_16_r, x_p3_brl_decode_32_r, x_p3_norm_decode_r, 
        x_p3_snorm_decode_r, x_p3_swap_decode_r, x_flgen, xsetflags, 
        x_set_sflag, p3ilev1, aux_lv12, aux_hint, aux_lev, max_one_lpend, 
        ctrl_cpu_start_r, ck_gated, currentpc_r, misaligned_target, 
        pc_is_linear_r, next_pc, last_pc_plus_len, p2b_pc_r, p2_target, 
        p2_s1val_tmp_r, pcounter_jmp_restart_a );
  input [31:0] s1bus;
  input [31:0] s2bus;
  input [3:0] aluflags_r;
  input [31:0] ext_s2val;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [5:0] ux_multic_wba;
  input [3:0] br_flags_a;
  input [5:0] h_regadr;
  input [31:0] p1iw_aligned_a;
  input [31:0] s2val;
  input [31:3] irq;
  input [23:10] int_vector_base_r;
  input [23:0] loopstart_r;
  input [31:0] qd_b;
  input [31:0] x2data_2_pc;
  output [4:0] p2opcode;
  output [5:0] p2subopcode;
  output [4:0] p2subopcode2_r;
  output [5:0] p2_a_field_r;
  output [5:0] p2_b_field_r;
  output [5:0] p2_c_field_r;
  output [3:0] p2cc;
  output [1:0] p2format;
  output [3:0] p2b_cc;
  output [4:0] p2b_opcode;
  output [5:0] p2b_subopcode;
  output [5:0] p2b_a_field_r;
  output [5:0] p2b_b_field_r;
  output [5:0] p2b_c_field_r;
  output [4:0] p3opcode;
  output [5:0] p3subopcode;
  output [4:0] p3subopcode2_r;
  output [5:0] p3a_field_r;
  output [5:0] p3b_field_r;
  output [5:0] p3c_field_r;
  output [3:0] p3cc;
  output [1:0] p3format;
  output [5:0] p3wba;
  output [5:0] s1a;
  output [5:0] fs2a;
  output [5:0] wba;
  output [5:0] dest;
  output [5:0] regadr;
  output [31:0] p2_iw_r;
  output [5:0] p2_s1a;
  output [5:0] p2_s2a;
  output [5:0] p2minoropcode;
  output [2:0] p2subopcode3_r;
  output [1:0] p2subopcode5_r;
  output [2:0] p2subopcode6_r;
  output [1:0] p2subopcode7_r;
  output [1:0] p2b_alu_op;
  output [12:0] p2b_shimm_data;
  output [1:0] p3_alu_op;
  output [1:0] p3_bit_op_sel;
  output [1:0] p3_shiftin_sel_r;
  output [2:0] p3_sop_op_r;
  output [1:0] p3awb_field_r;
  output [5:0] p3minoropcode;
  output [2:0] p3subopcode3_r;
  output [1:0] p3subopcode5_r;
  output [2:0] p3subopcode6_r;
  output [1:0] p3subopcode7_r;
  output [1:0] size;
  output [1:0] barrel_type_r;
  output [1:0] aux_lv12;
  output [4:0] aux_hint;
  output [31:3] aux_lev;
  output [23:0] currentpc_r;
  output [23:0] next_pc;
  output [23:0] last_pc_plus_len;
  output [23:0] p2b_pc_r;
  output [23:0] p2_target;
  output [31:0] p2_s1val_tmp_r;
  input clk_ungated, en, rst_a, wd_clear, ctrl_cpu_start_sync_r, test_mode,
         clk, ibus_busy, mem_access, memory_error, aux_write, h_write,
         aux_access, ux_p2nosc1, ux_p2nosc2, uxp2bccmatch, uxp2ccmatch,
         uxp3ccmatch, uxholdup2, uxholdup2b, uxholdup3, ux_isop_decode2,
         ux_idop_decode2, ux_izop_decode2, uxnwb, uxp2idest, uxsetflags,
         ux_flgen, ux_multic_wben, ux_multic_busy, ux_p1_rev_src,
         ux_p2_bfield_wb_a, ux_p2_jump_decode, ux_snglec_wben, actionhalt,
         actionpt_swi_a, actionpt_pc_brk_a, p2_ap_stall_a, cr_hostw,
         do_inst_step_r, h_pcwr, h_pcwr32, ivalid_aligned, ivic, ldvalid,
         loop_kill_p1_a, loop_int_holdoff_a, loopend_hit_a, sync_queue_idle,
         debug_if_r, dmp_mload, dmp_mstore, is_local_ram, mwait, sleeping,
         sleeping_r2, code_stall_ldst, mulatwork_r, dmp_holdup12,
         misaligned_int, e1flag_r, e2flag_r, q_ldvalid, loc_ldvalid,
         is_peripheral, dc_disable_r, q_busy, host_rw, ic_busy, cgm_queue_idle,
         pcp_rd_rq, pcp_wr_rq, aligner_do_pc_plus_8, aligner_pc_enable, ivalid,
         p1inst_16, do_loop_a, step, inst_step;
  output ck_disable, ck_dmp_gated, s1en, s2en, en2, mload2b, mstore2b, p2iv,
         p2conditional, p2sleep_inst, p2setflags, p2st, p2bch, p2dop32_inst,
         p2sop32_inst, p2zop32_inst, p2dop16_inst, p2sop16_inst, p2zop16_inst,
         en2b, p2b_iv, p2b_conditional, p2b_dop32_inst, p2b_sop32_inst,
         p2b_zop32_inst, p2b_dop16_inst, p2b_sop16_inst, p2b_zop16_inst, en3,
         p3iv, p3condtrue, p3destlimm, p3setflags, x_idecode3, p3wb_en, p3lr,
         p3sr, p3dop32_inst, p3sop32_inst, p3zop32_inst, p3dop16_inst,
         p3sop16_inst, p3zop16_inst, wben, desten, sc_reg1, sc_reg2,
         p3_xmultic_nwb, lpending, p1int, p2int, p2bint, p3int,
         pcounter_jmp_restart_r, x_idecode2b, x_multic_busy, x_multic_wben,
         x_snglec_wben, en1, ifetch_aligned, inst_stepping, instr_pending_r,
         pcen, pcen_niv, brk_inst_a, p2_brcc_instr_a, p2_dopred, p2_dorel,
         p2_lp_instr, p2condtrue, p2limm, p2subopcode4_r, p2b_abs_op,
         p2b_arithiv, p2b_blcc_a, p2b_condtrue, p2b_delay_slot, p2b_dojcc,
         p2b_jlcc_a, p2b_limm, p2b_lr, p2b_neg_op, p2b_not_op, p2b_setflags,
         p2b_shift_by_one_a, p2b_shift_by_three_a, p2b_shift_by_two_a,
         p2b_shift_by_zero_a, p2b_shimm_s1_a, p2b_shimm_s2_a, p2b_jmp_holdup_a,
         en3_niv_a, ldvalid_wb, mload, mstore, nocache, p3_alu_absiv,
         p3_alu_arithiv, p3_alu_logiciv, p3_alu_snglopiv, p3_brcc_instr_a,
         p3_docmprel_a, p3_flag_instr, p3_sync_instr, p3_max_instr,
         p3_min_instr, p3dolink, p3subopcode4_r, sc_load1, sc_load2, sex,
         p4_docmprel, loopcount_hit_a, p4_disable_r, kill_p1_nlp_a, kill_p2_a,
         kill_tagged_p1, stop_step, x_p3_brl_decode_16_r, x_p3_brl_decode_32_r,
         x_p3_norm_decode_r, x_p3_snorm_decode_r, x_p3_swap_decode_r, x_flgen,
         xsetflags, x_set_sflag, p3ilev1, max_one_lpend, ctrl_cpu_start_r,
         ck_gated, misaligned_target, pc_is_linear_r, pcounter_jmp_restart_a;
  wire   n478, n479, n485, n486, n487, n488, n489, n490, n491, n537, n492,
         n493, n538, n494, n495, n496, n497, n498, n499, n500, n501, n502,
         n503, n504, n505, n506, n507, n508, n509, n510, n511, n512, n513,
         n514, n515, n516, n517, n539, n518, n519, n520, n521, n522, n523,
         n524, n525, n526, n527, n528, i_holdup2b, i_p2ilev1, i_regadr_eq_src1,
         i_regadr_eq_src2, i_x_idecode2, i_x_idop_decode2, i_x_isop_decode2,
         i_x_p2_bfield_wb_a, i_x_p2shimm_a, i_xholdup2b, i_xnwb, i_awake_a,
         i_p2_dopred_nds, i_p2_jblcc_a, i_p2_s1en, i_p2delay_slot, i_p2lr,
         i_p2b_dopred_ds, i_flagu_block, i_instruction_error,
         i_interrupt_holdoff, i_kill_last, i_hold_int_st2_a, i_p123int, n531,
         n532, n533, n535, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116,
         SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118,
         SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120,
         SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122,
         SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124,
         SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126,
         SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128,
         SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130,
         SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132,
         SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134,
         SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136,
         SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138,
         SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140,
         SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142,
         SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144,
         SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146,
         SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148,
         SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150,
         SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152,
         SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154,
         SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156,
         SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158,
         SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160,
         SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162,
         SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164,
         SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166,
         SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168,
         SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170,
         SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172,
         SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174,
         SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176,
         SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178,
         SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180,
         SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182,
         SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184,
         SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186,
         SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188,
         SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190,
         SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192,
         SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194,
         SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196,
         SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198,
         SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200,
         SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202,
         SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204,
         SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206,
         SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208,
         SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210,
         SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212,
         SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214,
         SYNOPSYS_UNCONNECTED_215, SYNOPSYS_UNCONNECTED_216,
         SYNOPSYS_UNCONNECTED_217, SYNOPSYS_UNCONNECTED_218,
         SYNOPSYS_UNCONNECTED_219, SYNOPSYS_UNCONNECTED_220,
         SYNOPSYS_UNCONNECTED_221, SYNOPSYS_UNCONNECTED_222,
         SYNOPSYS_UNCONNECTED_223, SYNOPSYS_UNCONNECTED_224,
         SYNOPSYS_UNCONNECTED_225, SYNOPSYS_UNCONNECTED_226,
         SYNOPSYS_UNCONNECTED_227, SYNOPSYS_UNCONNECTED_228,
         SYNOPSYS_UNCONNECTED_229, SYNOPSYS_UNCONNECTED_230,
         SYNOPSYS_UNCONNECTED_231, SYNOPSYS_UNCONNECTED_232,
         SYNOPSYS_UNCONNECTED_233, SYNOPSYS_UNCONNECTED_234,
         SYNOPSYS_UNCONNECTED_235, SYNOPSYS_UNCONNECTED_236,
         SYNOPSYS_UNCONNECTED_237, SYNOPSYS_UNCONNECTED_238,
         SYNOPSYS_UNCONNECTED_239, SYNOPSYS_UNCONNECTED_240,
         SYNOPSYS_UNCONNECTED_241, SYNOPSYS_UNCONNECTED_242,
         SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244,
         SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246,
         SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248,
         SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250,
         SYNOPSYS_UNCONNECTED_251;
  wire   [480:484] n;
  wire   [22:0] i_p2offset;
  wire   [5:0] i_p2b_minoropcode;
  wire   [1:0] i_p2b_subopcode1_r;
  wire   [2:0] i_p2b_subopcode3_r;
  wire   [23:3] i_int_vec;

  cpu_isle_rctl_0 irctl ( .clk(clk), .rst_a(rst_a), .en(en), .aux_addr({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, aux_addr[15:1], 1'b0}), .actionhalt(actionhalt), 
        .actionpt_swi_a(actionpt_swi_a), .actionpt_pc_brk_a(actionpt_pc_brk_a), 
        .p2_ap_stall_a(p2_ap_stall_a), .aluflags_r(aluflags_r), .br_flags_a(
        br_flags_a), .cr_hostw(1'b0), .do_inst_step_r(1'b0), .h_pcwr(1'b0), 
        .h_pcwr32(1'b0), .h_regadr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .holdup2b(i_holdup2b), .ivalid_aligned(ivalid_aligned), .ivic(ivic), 
        .ldvalid(ldvalid), .loop_kill_p1_a(loop_kill_p1_a), 
        .loop_int_holdoff_a(loop_int_holdoff_a), .loopend_hit_a(loopend_hit_a), 
        .sync_queue_idle(sync_queue_idle), .lpending(lpending), .debug_if_r(
        1'b0), .dmp_mload(dmp_mload), .dmp_mstore(1'b0), .is_local_ram(
        is_local_ram), .mwait(mwait), .p1int(p1int), .p1iw_aligned_a(
        p1iw_aligned_a), .p2ilev1(i_p2ilev1), .p2int(p2int), .p2bint(p2bint), 
        .p3int(p3int), .pcounter_jmp_restart_r(pcounter_jmp_restart_r), 
        .regadr({n512, n513, n514, n515, n516, n517}), .regadr_eq_src1(
        i_regadr_eq_src1), .regadr_eq_src2(n532), .sleeping(sleeping), 
        .sleeping_r2(sleeping_r2), .x_idecode2(i_x_idecode2), .x_idecode2b(
        1'b0), .x_idecode3(x_idecode3), .x_idop_decode2(i_x_idop_decode2), 
        .x_isop_decode2(i_x_isop_decode2), .x_multic_busy(1'b0), 
        .x_multic_wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .x_multic_wben(
        1'b0), .x_p1_rev_src(1'b0), .x_p2_bfield_wb_a(i_x_p2_bfield_wb_a), 
        .x_p2_jump_decode(1'b0), .x_p2b_jump_decode(1'b0), .x_p2nosc1(1'b0), 
        .x_p2nosc2(1'b0), .x_p2shimm_a(i_x_p2shimm_a), .x_snglec_wben(
        x_snglec_wben), .xholdup2(1'b0), .xholdup2b(i_xholdup2b), .xholdup3(
        1'b0), .xnwb(i_xnwb), .xp2bccmatch(1'b0), .xp2ccmatch(1'b0), 
        .xp2idest(1'b0), .xp3ccmatch(1'b0), .awake_a(i_awake_a), .en1(n539), 
        .ifetch_aligned(ifetch_aligned), .instr_pending_r(n518), .pcen(pcen), 
        .pcen_niv(pcen_niv), .brk_inst_a(brk_inst_a), .dest({n505, n506, n507, 
        n508, n509, n510}), .desten(n511), .en2(n478), .fs2a(fs2a), 
        .p2_a_field_r({n491, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
        SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5}), .p2_b_field_r({SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11}), .p2_brcc_instr_a(
        p2_brcc_instr_a), .p2_c_field_r({SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17}), .p2_dopred(p2_dopred), .p2_dopred_nds(
        i_p2_dopred_nds), .p2_dorel(p2_dorel), .p2_iw_r(p2_iw_r), .p2_jblcc_a(
        i_p2_jblcc_a), .p2_lp_instr(p2_lp_instr), .p2_s1a({n519, p2_s1a[4:0]}), 
        .p2_s1en(i_p2_s1en), .p2_s2a({SYNOPSYS_UNCONNECTED_18, p2_s2a[4:0]}), 
        .p2_shimm_data({SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31}), .p2cc({SYNOPSYS_UNCONNECTED_32, 
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35}), .p2condtrue(p2condtrue), .p2delay_slot(
        i_p2delay_slot), .p2format({n492, n493}), .p2iv(n537), .p2limm(p2limm), 
        .p2lr(i_p2lr), .p2minoropcode({n520, n521, n522, n523, n524, n525}), 
        .p2offset(i_p2offset), .p2opcode(n), .p2sleep_inst(p2sleep_inst), 
        .p2subopcode({n485, n486, n487, n488, n489, n490}), .p2subopcode1_r({
        SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37}), .p2subopcode2_r({
        SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39, 
        SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
        SYNOPSYS_UNCONNECTED_42}), .p2subopcode3_r({n526, n527, n528}), 
        .p2subopcode5_r({SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44}), 
        .p2subopcode6_r({SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47}), .p2subopcode7_r({SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49}), .s1a(s1a), .s1en(s1en), .s2en(s2en), .en2b(
        en2b), .mload2b(n479), .mstore2b(mstore2b), .p2b_a_field_r({
        SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55}), .p2b_abs_op(
        p2b_abs_op), .p2b_alu_op({p2b_alu_op[1], SYNOPSYS_UNCONNECTED_56}), 
        .p2b_arithiv(p2b_arithiv), .p2b_awb_field({SYNOPSYS_UNCONNECTED_57, 
        SYNOPSYS_UNCONNECTED_58}), .p2b_b_field_r({SYNOPSYS_UNCONNECTED_59, 
        SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61, 
        SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
        SYNOPSYS_UNCONNECTED_64}), .p2b_blcc_a(p2b_blcc_a), .p2b_c_field_r({
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70}), .p2b_cc({
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74}), .p2b_condtrue(
        p2b_condtrue), .p2b_delay_slot(p2b_delay_slot), .p2b_dojcc(p2b_dojcc), 
        .p2b_dopred_ds(i_p2b_dopred_ds), .p2b_format({SYNOPSYS_UNCONNECTED_75, 
        SYNOPSYS_UNCONNECTED_76}), .p2b_iv(p2b_iv), .p2b_jlcc_a(p2b_jlcc_a), 
        .p2b_limm(p2b_limm), .p2b_lr(p2b_lr), .p2b_minoropcode(
        i_p2b_minoropcode), .p2b_neg_op(p2b_neg_op), .p2b_not_op(p2b_not_op), 
        .p2b_opcode(p2b_opcode), .p2b_setflags(p2b_setflags), 
        .p2b_shift_by_one_a(p2b_shift_by_one_a), .p2b_shift_by_three_a(
        p2b_shift_by_three_a), .p2b_shift_by_two_a(p2b_shift_by_two_a), 
        .p2b_shift_by_zero_a(p2b_shift_by_zero_a), .p2b_shimm_data(
        p2b_shimm_data), .p2b_shimm_s1_a(p2b_shimm_s1_a), .p2b_shimm_s2_a(
        p2b_shimm_s2_a), .p2b_size({SYNOPSYS_UNCONNECTED_77, 
        SYNOPSYS_UNCONNECTED_78}), .p2b_subopcode(p2b_subopcode), 
        .p2b_subopcode1_r(i_p2b_subopcode1_r), .p2b_subopcode2_r({
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83}), .p2b_subopcode3_r(i_p2b_subopcode3_r), 
        .p2b_subopcode5_r({SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85}), 
        .p2b_subopcode6_r({SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87, 
        SYNOPSYS_UNCONNECTED_88}), .p2b_subopcode7_r({SYNOPSYS_UNCONNECTED_89, 
        SYNOPSYS_UNCONNECTED_90}), .p2b_jmp_holdup_a(p2b_jmp_holdup_a), .en3(
        n538), .en3_niv_a(en3_niv_a), .ldvalid_wb(ldvalid_wb), .mload(mload), 
        .mstore(mstore), .nocache(nocache), .p3_alu_absiv(p3_alu_absiv), 
        .p3_alu_arithiv(p3_alu_arithiv), .p3_alu_logiciv(p3_alu_logiciv), 
        .p3_alu_op(p3_alu_op), .p3_alu_snglopiv(p3_alu_snglopiv), 
        .p3_bit_op_sel(p3_bit_op_sel), .p3_brcc_instr_a(p3_brcc_instr_a), 
        .p3_flag_instr(p3_flag_instr), .p3_sync_instr(p3_sync_instr), 
        .p3_max_instr(p3_max_instr), .p3_min_instr(p3_min_instr), 
        .p3_shiftin_sel_r(p3_shiftin_sel_r), .p3_sop_op_r(p3_sop_op_r), 
        .p3a_field_r({SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92, 
        SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94, 
        SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96}), .p3awb_field_r(
        p3awb_field_r), .p3b_field_r({SYNOPSYS_UNCONNECTED_97, 
        SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99, 
        SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101, 
        SYNOPSYS_UNCONNECTED_102}), .p3c_field_r({SYNOPSYS_UNCONNECTED_103, 
        SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105, 
        SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107, 
        SYNOPSYS_UNCONNECTED_108}), .p3cc({SYNOPSYS_UNCONNECTED_109, 
        SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111, 
        SYNOPSYS_UNCONNECTED_112}), .p3condtrue(p3condtrue), .p3dolink(
        p3dolink), .p3format({SYNOPSYS_UNCONNECTED_113, 
        SYNOPSYS_UNCONNECTED_114}), .p3iv(p3iv), .p3lr(p3lr), .p3minoropcode({
        SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116, 
        SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118, 
        SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120}), .p3opcode({n494, 
        n495, n496, n497, n498}), .p3q({SYNOPSYS_UNCONNECTED_121, 
        SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123, 
        SYNOPSYS_UNCONNECTED_124, SYNOPSYS_UNCONNECTED_125}), .p3setflags(
        p3setflags), .p3sr(p3sr), .p3subopcode({n499, n500, n501, n502, n503, 
        n504}), .p3subopcode1_r({SYNOPSYS_UNCONNECTED_126, 
        SYNOPSYS_UNCONNECTED_127}), .p3subopcode2_r({SYNOPSYS_UNCONNECTED_128, 
        SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130, 
        SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132}), .p3subopcode3_r(
        {SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134, 
        SYNOPSYS_UNCONNECTED_135}), .p3subopcode5_r({SYNOPSYS_UNCONNECTED_136, 
        SYNOPSYS_UNCONNECTED_137}), .p3subopcode6_r({SYNOPSYS_UNCONNECTED_138, 
        SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140}), .p3subopcode7_r(
        {SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142}), .p3wb_en(
        p3wb_en), .p3wba(p3wba), .p3wba_nld({SYNOPSYS_UNCONNECTED_143, 
        SYNOPSYS_UNCONNECTED_144, SYNOPSYS_UNCONNECTED_145, 
        SYNOPSYS_UNCONNECTED_146, SYNOPSYS_UNCONNECTED_147, 
        SYNOPSYS_UNCONNECTED_148}), .sc_load1(sc_load1), .sc_load2(sc_load2), 
        .sc_reg1(sc_reg1), .sc_reg2(sc_reg2), .sex(sex), .size(size), .wba(wba), .wben(wben), .p4_docmprel(p4_docmprel), .loopcount_hit_a(loopcount_hit_a), 
        .p4_disable_r(p4_disable_r), .flagu_block(i_flagu_block), 
        .instruction_error(i_instruction_error), .interrupt_holdoff(
        i_interrupt_holdoff), .kill_last(i_kill_last), .kill_p1_nlp_a(
        kill_p1_nlp_a), .kill_p2_a(kill_p2_a), .kill_tagged_p1(kill_tagged_p1), 
        .hold_int_st2_a(i_hold_int_st2_a) );
  cpu_isle_xrctl_0 ixrctl ( .clk(clk), .rst_a(rst_a), .en(1'b0), .s1en(s1en), 
        .s2en(s2en), .code_stall_ldst(1'b0), .mulatwork_r(mulatwork_r), 
        .ivalid_aligned(1'b0), .en2(n533), .p2_a_field_r({n491, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .p2_b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2_c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2bch(1'b0), .p2cc({
        1'b0, 1'b0, 1'b0, 1'b0}), .p2conditional(1'b0), .p2format({n492, n493}), .p2iv(1'b0), .p2minoropcode({n520, n521, n522, n523, n524, n525}), 
        .p2opcode(n), .p2sleep_inst(1'b0), .p2setflags(1'b0), .p2st(1'b0), 
        .p2subopcode({n485, n486, n487, n488, n489, n490}), .p2subopcode1_r({
        1'b0, 1'b0}), .p2subopcode2_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2subopcode3_r({n526, n527, n528}), .p2subopcode4_r(1'b0), 
        .p2subopcode5_r({1'b0, 1'b0}), .p2subopcode6_r({1'b0, 1'b0, 1'b0}), 
        .p2subopcode7_r({1'b0, 1'b0}), .en2b(en2b), .mload2b(1'b0), .mstore2b(
        1'b0), .p2bint(1'b0), .p2b_a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .p2b_b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2b_c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2b_bch(1'b0), 
        .p2b_cc({1'b0, 1'b0, 1'b0, 1'b0}), .p2b_conditional(1'b0), 
        .p2b_format({1'b0, 1'b0}), .p2b_iv(p2b_iv), .p2b_minoropcode(
        i_p2b_minoropcode), .p2b_opcode(p2b_opcode), .p2b_setflags(1'b0), 
        .p2b_st(1'b0), .p2b_subopcode(p2b_subopcode), .p2b_subopcode1_r(
        i_p2b_subopcode1_r), .p2b_subopcode2_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2b_subopcode3_r(i_p2b_subopcode3_r), .p2b_subopcode4_r(1'b0), 
        .p2b_subopcode5_r({1'b0, 1'b0}), .p2b_subopcode6_r({1'b0, 1'b0, 1'b0}), 
        .p2b_subopcode7_r({1'b0, 1'b0}), .dmp_holdup12(1'b0), .fs2a(fs2a), 
        .s1a(s1a), .s1bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .s2bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .sc_reg1(1'b0), 
        .sc_reg2(1'b0), .ext_s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3b_field_r({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p3condtrue(p3condtrue), .p3format({1'b0, 1'b0}), .p3iv(
        p3iv), .p3destlimm(1'b0), .p3minoropcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .p3opcode({n494, n495, n496, n497, n498}), .p3setflags(
        p3setflags), .p3subopcode({n499, n500, n501, n502, n503, n504}), 
        .p3subopcode1_r({1'b0, 1'b0}), .p3subopcode2_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .p3subopcode3_r({1'b0, 1'b0, 1'b0}), .p3wb_en(1'b0), .p3wba({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .en3(n531), .p3cc({1'b0, 1'b0, 
        1'b0, 1'b0}), .dest({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .desten(
        1'b0), .aluflags_r({1'b0, 1'b0, 1'b0, 1'b0}), .p3lr(1'b0), .p3sr(1'b0), 
        .aux_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .kill_p1_a(1'b0), .kill_p2_a(1'b0), .kill_p2b_a(1'b0), .kill_p3_a(1'b0), .p3_xmultic_nwb(1'b0), .ux_p2nosc1(1'b0), .ux_p2nosc2(1'b0), .uxp2ccmatch(
        1'b0), .uxp2bccmatch(1'b0), .uxp3ccmatch(1'b0), .uxholdup2(1'b0), 
        .uxholdup2b(1'b0), .uxholdup3(1'b0), .uxnwb(1'b0), .uxp2idest(1'b0), 
        .uxsetflags(1'b0), .ux_isop_decode2(1'b0), .ux_idop_decode2(1'b0), 
        .ux_izop_decode2(1'b0), .ux_flgen(1'b0), .ux_p1_rev_src(1'b0), 
        .ux_multic_wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ux_multic_wben(
        1'b0), .ux_multic_busy(1'b0), .ux_p2_bfield_wb_a(1'b0), 
        .ux_p2_jump_decode(1'b0), .ux_snglec_wben(1'b0), .barrel_type_r(
        barrel_type_r), .x_p3_brl_decode_16_r(x_p3_brl_decode_16_r), 
        .x_p3_brl_decode_32_r(x_p3_brl_decode_32_r), .x_p3_norm_decode_r(
        x_p3_norm_decode_r), .x_p3_snorm_decode_r(x_p3_snorm_decode_r), 
        .x_p3_swap_decode_r(x_p3_swap_decode_r), .xholdup2b(i_xholdup2b), 
        .x_flgen(x_flgen), .x_idecode2(i_x_idecode2), .x_idecode2b(x_idecode2b), .x_isop_decode2(i_x_isop_decode2), .x_idop_decode2(i_x_idop_decode2), 
        .x_multic_wba({SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150, 
        SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152, 
        SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154}), 
        .x_p2_bfield_wb_a(i_x_p2_bfield_wb_a), .x_p2shimm_a(i_x_p2shimm_a), 
        .x_snglec_wben(x_snglec_wben), .x_idecode3(x_idecode3), .xnwb(i_xnwb)
         );
  cpu_isle_int_unit_0 iint_unit ( .clk_ungated(clk_ungated), .rst_a(rst_a), 
        .irq({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, irq[19:3]}), .instruction_error(i_instruction_error), 
        .int_vector_base_r(int_vector_base_r), .memory_error(memory_error), 
        .misaligned_int(misaligned_int), .en1(n535), .en2(n533), .en2b(en2b), 
        .en3(n531), .interrupt_holdoff(i_interrupt_holdoff), .flagu_block(
        i_flagu_block), .e1flag_r(e1flag_r), .e2flag_r(e2flag_r), .aux_access(
        1'b0), .aux_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, aux_addr[15:0]}), 
        .aux_dataw(aux_dataw), .aux_write(aux_write), .h_write(1'b0), .h_addr(
        {1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .hold_int_st2_a(
        i_hold_int_st2_a), .int_vec({i_int_vec[23:10], 
        SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156, i_int_vec[7:3], 
        SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158, 
        SYNOPSYS_UNCONNECTED_159}), .p1int(p1int), .p2int(p2int), .p2bint(
        p2bint), .p2ilev1(i_p2ilev1), .p3int(p3int), .p3ilev1(p3ilev1), 
        .p123int(i_p123int), .aux_lv12(aux_lv12), .aux_hint(aux_hint), 
        .aux_lev(aux_lev) );
  cpu_isle_lsu_0 ilsu ( .clk(clk), .rst_a(rst_a), .ldvalid(ldvalid), 
        .q_ldvalid(q_ldvalid), .loc_ldvalid(loc_ldvalid), .is_local_ram(
        is_local_ram), .is_peripheral(1'b0), .s1a(s1a), .fs2a(fs2a), .dest({
        n505, n506, n507, n508, n509, n510}), .mload2b(n479), .s1en(s1en), 
        .s2en(s2en), .desten(n511), .en2b(en2b), .kill_last(i_kill_last), 
        .en3(en3), .mload(mload), .nocache(1'b0), .dc_disable_r(1'b1), 
        .regadr({n512, n513, n514, n515, n516, n517}), .regadr_eq_src1(
        i_regadr_eq_src1), .regadr_eq_src2(i_regadr_eq_src2), .holdup2b(
        i_holdup2b), .lpending(lpending) );
  cpu_isle_ck_ctrl_0 ick_ctrl ( .clk_ungated(clk_ungated), .rst_a(rst_a), 
        .test_mode(1'b0), .ctrl_cpu_start_sync_r(ctrl_cpu_start_sync_r), 
        .do_inst_step_r(1'b0), .sleeping_r2(sleeping_r2), .en(en), .q_busy(
        q_busy), .p123int(i_p123int), .host_rw(1'b0), .p4_disable_r(
        p4_disable_r), .mem_access(mem_access), .lpending(lpending), 
        .instr_pending_r(n518), .ic_busy(1'b0), .wd_clear(wd_clear), .mload2b(
        n479), .mstore2b(mstore2b), .dmp_mload(dmp_mload), .dmp_mstore(
        dmp_mstore), .is_local_ram(1'b0), .debug_if_r(1'b0), .cgm_queue_idle(
        cgm_queue_idle), .ibus_busy(ibus_busy), .pcp_rd_rq(1'b0), .pcp_wr_rq(
        1'b0), .ctrl_cpu_start_r(ctrl_cpu_start_r), .ck_disable(ck_disable), 
        .ck_dmp_gated(ck_dmp_gated) );
  cpu_isle_pcounter_0 ipcounter ( .clk(clk), .rst_a(rst_a), 
        .aligner_do_pc_plus_8(aligner_do_pc_plus_8), .aligner_pc_enable(
        aligner_pc_enable), .awake_a(i_awake_a), .en2(en2), .en2b(en2b), .en3(
        en3), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .h_pcwr(1'b0), .h_pcwr32(1'b0), .int_vec({i_int_vec[23:10], 1'b0, 1'b0, 
        i_int_vec[7:3], 1'b0, 1'b0, 1'b0}), .ivalid(ivalid), .ivalid_aligned(
        ivalid_aligned), .loopstart_r({loopstart_r[23:1], 1'b0}), .p1inst_16(
        p1inst_16), .p2_jblcc_a(i_p2_jblcc_a), .p2_abs_neg_a(1'b0), 
        .p2_brcc_instr_a(p2_brcc_instr_a), .p2_dorel(p2_dorel), .p2_iw_r({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, p2_iw_r[23:1], 1'b0}), 
        .p2_not_a(1'b0), .p2_s1a({n519, p2_s1a[4:0]}), .p2_s1en(i_p2_s1en), 
        .p2b_dojcc(p2b_dojcc), .p2b_shimm_data({p2b_shimm_data[12:1], 1'b0}), 
        .p2b_shimm_s2_a(p2b_shimm_s2_a), .p2delay_slot(i_p2delay_slot), 
        .p2int(p2int), .p2limm(p2limm), .p2lr(i_p2lr), .p2offset(i_p2offset), 
        .p4_docmprel(p4_docmprel), .pcen(pcen), .pcen_niv(pcen_niv), .fs2a(
        fs2a), .p2_dopred(p2_dopred), .p2_dopred_nds(i_p2_dopred_nds), 
        .p2b_dopred_ds(i_p2b_dopred_ds), .do_loop_a(do_loop_a), .qd_b({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, qd_b[23:1], 1'b0}), 
        .x2data_2_pc({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        x2data_2_pc[23:1], 1'b0}), .step(1'b0), .inst_step(1'b0), 
        .currentpc_nxt({SYNOPSYS_UNCONNECTED_160, SYNOPSYS_UNCONNECTED_161, 
        SYNOPSYS_UNCONNECTED_162, SYNOPSYS_UNCONNECTED_163, 
        SYNOPSYS_UNCONNECTED_164, SYNOPSYS_UNCONNECTED_165, 
        SYNOPSYS_UNCONNECTED_166, SYNOPSYS_UNCONNECTED_167, 
        SYNOPSYS_UNCONNECTED_168, SYNOPSYS_UNCONNECTED_169, 
        SYNOPSYS_UNCONNECTED_170, SYNOPSYS_UNCONNECTED_171, 
        SYNOPSYS_UNCONNECTED_172, SYNOPSYS_UNCONNECTED_173, 
        SYNOPSYS_UNCONNECTED_174, SYNOPSYS_UNCONNECTED_175, 
        SYNOPSYS_UNCONNECTED_176, SYNOPSYS_UNCONNECTED_177, 
        SYNOPSYS_UNCONNECTED_178, SYNOPSYS_UNCONNECTED_179, 
        SYNOPSYS_UNCONNECTED_180, SYNOPSYS_UNCONNECTED_181, 
        SYNOPSYS_UNCONNECTED_182}), .currentpc_r({currentpc_r[23:1], 
        SYNOPSYS_UNCONNECTED_183}), .misaligned_target(misaligned_target), 
        .pc_is_linear_r(pc_is_linear_r), .next_pc({SYNOPSYS_UNCONNECTED_184, 
        SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186, 
        SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188, next_pc[18:2], 
        SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190}), .running_pc({
        SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192, 
        SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194, 
        SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196, 
        SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198, 
        SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200, 
        SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202, 
        SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204, 
        SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206, 
        SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208, 
        SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210, 
        SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212, 
        SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214}), 
        .last_pc_plus_len({last_pc_plus_len[23:1], SYNOPSYS_UNCONNECTED_215}), 
        .p2_pc_r({SYNOPSYS_UNCONNECTED_216, SYNOPSYS_UNCONNECTED_217, 
        SYNOPSYS_UNCONNECTED_218, SYNOPSYS_UNCONNECTED_219, 
        SYNOPSYS_UNCONNECTED_220, SYNOPSYS_UNCONNECTED_221, 
        SYNOPSYS_UNCONNECTED_222, SYNOPSYS_UNCONNECTED_223, 
        SYNOPSYS_UNCONNECTED_224, SYNOPSYS_UNCONNECTED_225, 
        SYNOPSYS_UNCONNECTED_226, SYNOPSYS_UNCONNECTED_227, 
        SYNOPSYS_UNCONNECTED_228, SYNOPSYS_UNCONNECTED_229, 
        SYNOPSYS_UNCONNECTED_230, SYNOPSYS_UNCONNECTED_231, 
        SYNOPSYS_UNCONNECTED_232, SYNOPSYS_UNCONNECTED_233, 
        SYNOPSYS_UNCONNECTED_234, SYNOPSYS_UNCONNECTED_235, 
        SYNOPSYS_UNCONNECTED_236, SYNOPSYS_UNCONNECTED_237, 
        SYNOPSYS_UNCONNECTED_238, SYNOPSYS_UNCONNECTED_239}), .p2b_pc_r({
        p2b_pc_r[23:2], SYNOPSYS_UNCONNECTED_240, SYNOPSYS_UNCONNECTED_241}), 
        .p2_target({p2_target[23:1], SYNOPSYS_UNCONNECTED_242}), 
        .p2_s1val_tmp_r({SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244, 
        SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246, 
        SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248, 
        SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250, 
        p2_s1val_tmp_r[23:1], SYNOPSYS_UNCONNECTED_251}), 
        .pcounter_jmp_restart_r(pcounter_jmp_restart_r) );
  NBUFFX4_RVT U3 ( .A(n537), .Y(p2iv) );
  NBUFFX2_RVT U5 ( .A(n538), .Y(n531) );
  NBUFFX2_RVT U7 ( .A(n478), .Y(n533) );
  NBUFFX2_RVT U9 ( .A(n539), .Y(n535) );
  NBUFFX2_RVT U10 ( .A(n539), .Y(en1) );
  NBUFFX2_RVT U8 ( .A(n478), .Y(en2) );
  NBUFFX2_RVT U4 ( .A(n538), .Y(en3) );
  NBUFFX4_RVT U6 ( .A(i_regadr_eq_src2), .Y(n532) );
endmodule


module cpu_isle_adder_DP_OP_7J21_122_4863_0_0 ( I1, I2, I3, O1 );
  input [31:0] I1;
  input [31:0] I2;
  output [32:0] O1;
  input I3;
  wire   n198, n199, n200, n201, n202, n203, n204, n205, n206, n207, n208,
         n209, n210, n211, n212, n213, n214, n215, n216, n217, n218, n219,
         n220, n221, n222, n223, n224, n225, n226, n227, n228, n229, n230,
         n231, n232, n233, n234, n235, n236, n237, n238, n239, n241, n242,
         n243, n244, n245, n246, n247, n249, n250, n251, n252, n253, n254,
         n255, n256, n257, n258, n259, n262, n263, n264, n265, n266, n267,
         n268, n269, n270, n271, n272, n273, n274, n275, n276, n277, n278,
         n279, n280, n281, n282, n283, n284, n285;

  NOR2X0_RVT U108 ( .A1(I1[0]), .A2(I2[0]), .Y(n204) );
  INVX1_RVT U109 ( .A(n204), .Y(n200) );
  NAND2X0_RVT U110 ( .A1(I1[0]), .A2(I2[0]), .Y(n207) );
  NAND2X0_RVT U111 ( .A1(n200), .A2(n207), .Y(n198) );
  XNOR2X2_RVT U112 ( .A1(I3), .A2(n198), .Y(O1[0]) );
  INVX1_RVT U113 ( .A(n207), .Y(n199) );
  AOI21X1_RVT U114 ( .A1(I3), .A2(n200), .A3(n199), .Y(n203) );
  NOR2X0_RVT U115 ( .A1(I1[1]), .A2(I2[1]), .Y(n206) );
  INVX1_RVT U116 ( .A(n206), .Y(n201) );
  NAND2X0_RVT U117 ( .A1(I1[1]), .A2(I2[1]), .Y(n205) );
  NAND2X0_RVT U118 ( .A1(n201), .A2(n205), .Y(n202) );
  XOR2X2_RVT U119 ( .A1(n203), .A2(n202), .Y(O1[1]) );
  NOR2X0_RVT U120 ( .A1(n206), .A2(n204), .Y(n209) );
  OAI21X1_RVT U121 ( .A1(n207), .A2(n206), .A3(n205), .Y(n208) );
  AOI21X1_RVT U122 ( .A1(I3), .A2(n209), .A3(n208), .Y(n236) );
  INVX1_RVT U123 ( .A(n236), .Y(n220) );
  NOR2X0_RVT U124 ( .A1(I1[2]), .A2(I2[2]), .Y(n216) );
  INVX1_RVT U125 ( .A(n216), .Y(n212) );
  NAND2X0_RVT U126 ( .A1(I1[2]), .A2(I2[2]), .Y(n219) );
  NAND2X0_RVT U127 ( .A1(n212), .A2(n219), .Y(n210) );
  XNOR2X2_RVT U128 ( .A1(n220), .A2(n210), .Y(O1[2]) );
  INVX1_RVT U129 ( .A(n219), .Y(n211) );
  AOI21X1_RVT U130 ( .A1(n220), .A2(n212), .A3(n211), .Y(n215) );
  NOR2X0_RVT U131 ( .A1(I1[3]), .A2(I2[3]), .Y(n218) );
  INVX1_RVT U132 ( .A(n218), .Y(n213) );
  NAND2X0_RVT U133 ( .A1(I1[3]), .A2(I2[3]), .Y(n217) );
  NAND2X0_RVT U134 ( .A1(n213), .A2(n217), .Y(n214) );
  XOR2X2_RVT U135 ( .A1(n215), .A2(n214), .Y(O1[3]) );
  NOR2X0_RVT U136 ( .A1(n216), .A2(n218), .Y(n228) );
  AOI21X1_RVT U138 ( .A1(n220), .A2(n228), .A3(n234), .Y(n223) );
  NOR2X0_RVT U139 ( .A1(I1[4]), .A2(I2[4]), .Y(n227) );
  INVX1_RVT U140 ( .A(n227), .Y(n221) );
  NAND2X0_RVT U141 ( .A1(I1[4]), .A2(I2[4]), .Y(n230) );
  NAND2X0_RVT U142 ( .A1(n221), .A2(n230), .Y(n222) );
  XOR2X2_RVT U143 ( .A1(n223), .A2(n222), .Y(O1[4]) );
  OAI21X1_RVT U144 ( .A1(n227), .A2(n223), .A3(n230), .Y(n226) );
  NOR2X0_RVT U145 ( .A1(I2[5]), .A2(I1[5]), .Y(n231) );
  INVX1_RVT U146 ( .A(n231), .Y(n224) );
  NAND2X0_RVT U147 ( .A1(I2[5]), .A2(I1[5]), .Y(n229) );
  NAND2X0_RVT U148 ( .A1(n224), .A2(n229), .Y(n225) );
  XNOR2X2_RVT U149 ( .A1(n226), .A2(n225), .Y(O1[5]) );
  NOR2X0_RVT U150 ( .A1(n231), .A2(n227), .Y(n233) );
  NAND2X0_RVT U151 ( .A1(n228), .A2(n233), .Y(n237) );
  AOI21X1_RVT U153 ( .A1(n234), .A2(n233), .A3(n232), .Y(n235) );
  INVX1_RVT U155 ( .A(n259), .Y(n249) );
  NOR2X0_RVT U156 ( .A1(I2[6]), .A2(I1[6]), .Y(n239) );
  INVX1_RVT U157 ( .A(n239), .Y(n243) );
  NAND2X0_RVT U158 ( .A1(I2[6]), .A2(I1[6]), .Y(n244) );
  NAND2X0_RVT U159 ( .A1(n243), .A2(n244), .Y(n238) );
  XOR2X2_RVT U160 ( .A1(n249), .A2(n238), .Y(O1[6]) );
  NAND2X0_RVT U164 ( .A1(I2[7]), .A2(I1[7]), .Y(n245) );
  NAND2X0_RVT U165 ( .A1(n284), .A2(n245), .Y(n241) );
  XNOR2X2_RVT U166 ( .A1(n242), .A2(n241), .Y(O1[7]) );
  NAND2X0_RVT U167 ( .A1(n284), .A2(n243), .Y(n253) );
  INVX1_RVT U168 ( .A(n244), .Y(n247) );
  INVX1_RVT U169 ( .A(n245), .Y(n246) );
  AOI21X1_RVT U170 ( .A1(n284), .A2(n247), .A3(n246), .Y(n255) );
  NOR2X0_RVT U172 ( .A1(I2[8]), .A2(I1[8]), .Y(n256) );
  INVX1_RVT U173 ( .A(n256), .Y(n250) );
  NAND2X0_RVT U174 ( .A1(I2[8]), .A2(I1[8]), .Y(n254) );
  NAND2X0_RVT U175 ( .A1(n250), .A2(n254), .Y(n251) );
  XNOR2X2_RVT U176 ( .A1(n252), .A2(n251), .Y(O1[8]) );
  NOR2X0_RVT U177 ( .A1(n256), .A2(n253), .Y(n258) );
  OAI21X1_RVT U178 ( .A1(n256), .A2(n255), .A3(n254), .Y(n257) );
  FADDX1_RVT U181 ( .A(I1[9]), .B(I2[9]), .CI(n285), .CO(n262), .S(O1[9]) );
  FADDX1_RVT U182 ( .A(I1[10]), .B(I2[10]), .CI(n262), .CO(n263), .S(O1[10])
         );
  FADDX1_RVT U183 ( .A(I1[11]), .B(I2[11]), .CI(n263), .CO(n264), .S(O1[11])
         );
  FADDX1_RVT U184 ( .A(I2[12]), .B(I1[12]), .CI(n264), .CO(n265), .S(O1[12])
         );
  FADDX1_RVT U185 ( .A(I2[13]), .B(I1[13]), .CI(n265), .CO(n266), .S(O1[13])
         );
  FADDX1_RVT U186 ( .A(I2[14]), .B(I1[14]), .CI(n266), .CO(n267), .S(O1[14])
         );
  FADDX1_RVT U187 ( .A(I2[15]), .B(I1[15]), .CI(n267), .CO(n268), .S(O1[15])
         );
  FADDX1_RVT U188 ( .A(I2[16]), .B(I1[16]), .CI(n268), .CO(n269), .S(O1[16])
         );
  FADDX1_RVT U189 ( .A(I2[17]), .B(I1[17]), .CI(n269), .CO(n270), .S(O1[17])
         );
  FADDX1_RVT U190 ( .A(I2[18]), .B(I1[18]), .CI(n270), .CO(n271), .S(O1[18])
         );
  FADDX1_RVT U191 ( .A(I2[19]), .B(I1[19]), .CI(n271), .CO(n272), .S(O1[19])
         );
  FADDX1_RVT U192 ( .A(I2[20]), .B(I1[20]), .CI(n272), .CO(n273), .S(O1[20])
         );
  FADDX1_RVT U193 ( .A(I2[21]), .B(I1[21]), .CI(n273), .CO(n274), .S(O1[21])
         );
  FADDX1_RVT U194 ( .A(I2[22]), .B(I1[22]), .CI(n274), .CO(n275), .S(O1[22])
         );
  FADDX1_RVT U195 ( .A(I2[23]), .B(I1[23]), .CI(n275), .CO(n276), .S(O1[23])
         );
  FADDX1_RVT U196 ( .A(I2[24]), .B(I1[24]), .CI(n276), .CO(n277), .S(O1[24])
         );
  FADDX1_RVT U197 ( .A(I2[25]), .B(I1[25]), .CI(n277), .CO(n278), .S(O1[25])
         );
  FADDX1_RVT U198 ( .A(I2[26]), .B(I1[26]), .CI(n278), .CO(n279), .S(O1[26])
         );
  FADDX1_RVT U199 ( .A(I1[27]), .B(I2[27]), .CI(n279), .CO(n280), .S(O1[27])
         );
  FADDX1_RVT U200 ( .A(I1[28]), .B(I2[28]), .CI(n280), .CO(n281), .S(O1[28])
         );
  FADDX1_RVT U201 ( .A(I2[29]), .B(I1[29]), .CI(n281), .CO(n282), .S(O1[29])
         );
  FADDX1_RVT U202 ( .A(I1[30]), .B(I2[30]), .CI(n282), .CO(n283), .S(O1[30])
         );
  FADDX1_RVT U203 ( .A(I1[31]), .B(I2[31]), .CI(n283), .CO(O1[32]), .S(O1[31])
         );
  OAI21X1_RVT U161 ( .A1(n239), .A2(n249), .A3(n244), .Y(n242) );
  OAI21X1_RVT U171 ( .A1(n253), .A2(n249), .A3(n255), .Y(n252) );
  OAI21X1_RVT U137 ( .A1(n219), .A2(n218), .A3(n217), .Y(n234) );
  OAI21X1_RVT U152 ( .A1(n231), .A2(n230), .A3(n229), .Y(n232) );
  OAI21X1_RVT U154 ( .A1(n237), .A2(n236), .A3(n235), .Y(n259) );
  OR2X1_RVT U162 ( .A1(I2[7]), .A2(I1[7]), .Y(n284) );
  AO21X1_RVT U163 ( .A1(n259), .A2(n258), .A3(n257), .Y(n285) );
endmodule


module cpu_isle_adder_0 ( A, B, Cin, Sum, Zout, Nout, Cout, Vout );
  input [31:0] A;
  input [31:0] B;
  output [31:0] Sum;
  input Cin;
  output Zout, Nout, Cout, Vout;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n13, n15;

  cpu_isle_adder_DP_OP_7J21_122_4863_0_0 DP_OP_7J21_122_4863 ( .I1(A), .I2(B), 
        .I3(Cin), .O1({Cout, Sum}) );
  NBUFFX2_RVT U2 ( .A(Sum[31]), .Y(Nout) );
  NOR4X1_RVT U3 ( .A1(Sum[22]), .A2(Sum[21]), .A3(Sum[20]), .A4(Sum[11]), .Y(
        n4) );
  NOR4X1_RVT U4 ( .A1(Sum[19]), .A2(Sum[18]), .A3(Sum[17]), .A4(Sum[23]), .Y(
        n3) );
  NOR4X1_RVT U5 ( .A1(Sum[14]), .A2(Sum[13]), .A3(Sum[1]), .A4(Sum[31]), .Y(n2) );
  NOR4X1_RVT U6 ( .A1(Sum[10]), .A2(Sum[0]), .A3(Sum[16]), .A4(Sum[15]), .Y(n1) );
  NAND4X0_RVT U7 ( .A1(n4), .A2(n3), .A3(n2), .A4(n1), .Y(n10) );
  NOR4X1_RVT U8 ( .A1(Sum[7]), .A2(Sum[6]), .A3(Sum[27]), .A4(Sum[12]), .Y(n8)
         );
  NOR4X1_RVT U9 ( .A1(Sum[4]), .A2(Sum[3]), .A3(Sum[9]), .A4(Sum[8]), .Y(n7)
         );
  NOR4X1_RVT U10 ( .A1(Sum[2]), .A2(Sum[29]), .A3(Sum[28]), .A4(Sum[5]), .Y(n6) );
  NOR4X1_RVT U11 ( .A1(Sum[26]), .A2(Sum[25]), .A3(Sum[24]), .A4(Sum[30]), .Y(
        n5) );
  NAND4X0_RVT U12 ( .A1(n8), .A2(n7), .A3(n6), .A4(n5), .Y(n9) );
  INVX1_RVT U14 ( .A(Sum[31]), .Y(n13) );
  INVX1_RVT U16 ( .A(A[31]), .Y(n11) );
  INVX1_RVT U15 ( .A(B[31]), .Y(n15) );
  OA222X1_RVT U17 ( .A1(Sum[31]), .A2(A[31]), .A3(n13), .A4(n15), .A5(n11), 
        .A6(B[31]), .Y(Vout) );
  NOR2X0_RVT U13 ( .A1(n10), .A2(n9), .Y(Zout) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_bigalu_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_bigalu_0 ( clk, rst_a, aluflags_r, e1flag_r, e2flag_r, 
        aux_datar, aux_pc32hit, aux_pchit, cr_hostw, drd, h_dataw, ldvalid_wb, 
        p3_alu_absiv, p3_alu_arithiv, p3_alu_logiciv, p3_alu_op, 
        p3_alu_snglopiv, p3_shiftin_sel_r, p3_bit_op_sel, p3_sop_op_r, 
        p3awb_field_r, p3dolink, p3int, p3lr, p3_min_instr, p3_max_instr, 
        p3wb_en, s1val, s2val, x_multic_wben, xresult, x_snglec_wben, 
        s2val_inverted_r, alurflags, br_flags_a, mc_addr, p3res_sc, p3result, 
        p3result_nld, wbdata );
  input [3:0] aluflags_r;
  input [31:0] aux_datar;
  input [31:0] drd;
  input [31:0] h_dataw;
  input [1:0] p3_alu_op;
  input [1:0] p3_shiftin_sel_r;
  input [1:0] p3_bit_op_sel;
  input [2:0] p3_sop_op_r;
  input [1:0] p3awb_field_r;
  input [31:0] s1val;
  input [31:0] s2val;
  input [31:0] xresult;
  output [3:0] alurflags;
  output [3:0] br_flags_a;
  output [31:0] mc_addr;
  output [31:0] p3res_sc;
  output [31:0] p3result;
  output [31:0] p3result_nld;
  output [31:0] wbdata;
  input clk, rst_a, e1flag_r, e2flag_r, aux_pc32hit, aux_pchit, cr_hostw,
         ldvalid_wb, p3_alu_absiv, p3_alu_arithiv, p3_alu_logiciv,
         p3_alu_snglopiv, p3dolink, p3int, p3lr, p3_min_instr, p3_max_instr,
         p3wb_en, x_multic_wben, x_snglec_wben, s2val_inverted_r;
  wire   n674, n675, n676, n677, n678, n679, n680, n681, n682, n683, n684,
         n685, n686, n687, n688, n689, n690, n691, n692, n693, n694, n695,
         n696, n697, i_adder_cin_a, i_adder_zero_a, net20781, n2, n3, n10, n11,
         n13, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28,
         n30, n31, n32, n33, n34, n35, n37, n38, n39, n40, n41, n42, n43, n44,
         n45, n46, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60,
         n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74,
         n75, n76, n77, n78, n79, n80, n81, n82, n83, n85, n86, n87, n88, n89,
         n90, n91, n92, n94, n95, n96, n97, n98, n99, n101, n102, n103, n104,
         n105, n106, n107, n108, n109, n110, n111, n112, n113, n114, n115,
         n116, n117, n118, n119, n120, n121, n122, n123, n124, n125, n128,
         n129, n130, n131, n132, n133, n134, n135, n136, n137, n138, n139,
         n140, n141, n142, n143, n144, n145, n146, n147, n148, n149, n150,
         n151, n152, n153, n154, n155, n156, n157, n158, n159, n160, n162,
         n163, n164, n165, n166, n167, n168, n169, n170, n171, n172, n173,
         n174, n175, n176, n177, n178, n179, n180, n182, n183, n184, n185,
         n186, n188, n189, n190, n191, n192, n193, n194, n195, n196, n197,
         n198, n199, n200, n201, n202, n203, n204, n206, n207, n208, n209,
         n210, n211, n212, n214, n215, n216, n217, n218, n219, n222, n223,
         n224, n225, n226, n227, n228, n229, n230, n233, n234, n235, n237,
         n238, n239, n240, n241, n244, n245, n247, n248, n249, n251, n253,
         n254, n255, n256, n257, n258, n259, n260, n261, n262, n263, n264,
         n265, n266, n269, n270, n272, n273, n274, n275, n276, n277, n279,
         n280, n281, n282, n283, n284, n285, n286, n290, n291, n292, n293,
         n294, n295, n296, n297, n298, n299, n300, n301, n302, n303, n304,
         n305, n306, n307, n308, n309, n310, n311, n312, n313, n314, n315,
         n316, n317, n318, n319, n320, n321, n322, n323, n324, n325, n326,
         n328, n330, n331, n332, n333, n334, n335, n337, n338, n339, n340,
         n341, n342, n343, n344, n345, n346, n347, n348, n349, n351, n352,
         n353, n354, n355, n359, n360, n361, n363, n364, n365, n366, n367,
         n368, n369, n370, n371, n372, n373, n374, n375, n376, n377, n378,
         n379, n380, n382, n383, n384, n385, n386, n387, n388, n389, n390,
         n393, n394, n395, n396, n397, n398, n399, n400, n401, n402, n403,
         n404, n405, n406, n407, n408, n409, n410, n414, n415, n416, n417,
         n418, n419, n421, n422, n423, n424, n425, n426, n429, n430, n431,
         n432, n433, n435, n436, n437, n438, n439, n440, n441, n442, n443,
         n444, n445, n446, n447, n449, n450, n451, n452, n453, n455, n456,
         n458, n459, n460, n461, n462, n463, n465, n466, n467, n468, n469,
         n470, n471, n472, n473, n474, n475, n476, n477, n478, n479, n480,
         n481, n482, n483, n484, n485, n486, n487, n488, n489, n490, n491,
         n492, n493, n495, n496, n497, n498, n499, n500, n501, n502, n504,
         n505, n506, n507, n508, n509, n510, n511, n512, n513, n514, n515,
         n516, n517, n518, n519, n521, n522, n523, n524, n525, n527, n528,
         n531, n532, n533, n534, n535, n536, n538, n539, n540, n541, n542,
         n543, n544, n547, n548, n549, n550, n551, n552, n553, n557, n560,
         n561, n562, n563, n564, n565, n567, n571, n575, n576, n580, n582,
         n583, n584, n585, n586, n587, n588, n589, n596, n597, n598, n599,
         n600, n601, n602, n603, n604, n605, n606, n607, n608, n609, n610,
         n611, n612, n613, n614, n615, n616, n617, n618, n619, n620, n621,
         n622, n623, n624, n625, n626, n627, n628, n629, n630, n631, n632,
         n633, n634, n635, n636, n637, n638, n639, n640, n641, n642, n643,
         n644, n645, n646, n647, n649, n650, n651, n652, n653, n654, n655,
         n656, n657, n658, n659, n660, n662, n664, n666, n667, n668, n669,
         n670, n698, n699, n700, n701, n702, n703, n704, n705, n707, n711,
         n713, n716, n717, n719, n721, n722, n723, n724, n726, n728, n729,
         n732, n736, n737;
  wire   [31:0] i_adder_result_a;

  cpu_isle_adder_0 U_adder ( .A(s1val), .B(s2val), .Cin(i_adder_cin_a), .Sum(
        i_adder_result_a), .Zout(i_adder_zero_a), .Nout(br_flags_a[2]), .Cout(
        br_flags_a[1]), .Vout(br_flags_a[0]) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_bigalu_0 clk_gate_i_wbdata_r_reg ( .CLK(clk), 
        .EN(p3wb_en), .ENCLK(net20781), .TE(1'b0) );
  DFFARX1_RVT i_wbdata_r_reg_31_ ( .D(n674), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[31]) );
  DFFARX1_RVT i_wbdata_r_reg_30_ ( .D(n675), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[30]) );
  DFFARX1_RVT i_wbdata_r_reg_29_ ( .D(n676), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[29]) );
  DFFARX1_RVT i_wbdata_r_reg_28_ ( .D(n677), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[28]) );
  DFFARX1_RVT i_wbdata_r_reg_27_ ( .D(n678), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[27]) );
  DFFARX1_RVT i_wbdata_r_reg_26_ ( .D(n679), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[26]) );
  DFFARX1_RVT i_wbdata_r_reg_25_ ( .D(n680), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[25]) );
  DFFARX1_RVT i_wbdata_r_reg_24_ ( .D(n681), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[24]) );
  DFFARX1_RVT i_wbdata_r_reg_23_ ( .D(n682), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[23]) );
  DFFARX1_RVT i_wbdata_r_reg_22_ ( .D(n683), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[22]) );
  DFFARX1_RVT i_wbdata_r_reg_21_ ( .D(n684), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[21]) );
  DFFARX1_RVT i_wbdata_r_reg_20_ ( .D(n685), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[20]) );
  DFFARX1_RVT i_wbdata_r_reg_19_ ( .D(n686), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[19]) );
  DFFARX1_RVT i_wbdata_r_reg_18_ ( .D(n687), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[18]) );
  DFFARX1_RVT i_wbdata_r_reg_17_ ( .D(n688), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[17]) );
  DFFARX1_RVT i_wbdata_r_reg_16_ ( .D(n689), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[16]) );
  DFFARX1_RVT i_wbdata_r_reg_15_ ( .D(n690), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[15]) );
  DFFARX1_RVT i_wbdata_r_reg_14_ ( .D(n691), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[14]) );
  DFFARX1_RVT i_wbdata_r_reg_13_ ( .D(n692), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[13]) );
  DFFARX1_RVT i_wbdata_r_reg_12_ ( .D(n693), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[12]) );
  DFFARX1_RVT i_wbdata_r_reg_11_ ( .D(n694), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[11]) );
  DFFARX1_RVT i_wbdata_r_reg_10_ ( .D(n695), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[10]) );
  DFFARX1_RVT i_wbdata_r_reg_9_ ( .D(n696), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[9]) );
  DFFARX1_RVT i_wbdata_r_reg_8_ ( .D(n697), .CLK(net20781), .RSTB(n698), .Q(
        wbdata[8]) );
  DFFARX1_RVT i_wbdata_r_reg_7_ ( .D(p3result[7]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[7]) );
  DFFARX1_RVT i_wbdata_r_reg_6_ ( .D(p3result[6]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[6]) );
  DFFARX1_RVT i_wbdata_r_reg_5_ ( .D(p3result[5]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[5]) );
  DFFARX1_RVT i_wbdata_r_reg_4_ ( .D(p3result[4]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[4]) );
  DFFARX1_RVT i_wbdata_r_reg_3_ ( .D(p3result[3]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[3]) );
  DFFARX1_RVT i_wbdata_r_reg_2_ ( .D(p3result[2]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[2]) );
  DFFARX1_RVT i_wbdata_r_reg_1_ ( .D(p3result[1]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[1]) );
  DFFARX1_RVT i_wbdata_r_reg_0_ ( .D(p3result[0]), .CLK(net20781), .RSTB(n698), 
        .Q(wbdata[0]) );
  INVX1_RVT U3 ( .A(p3awb_field_r[0]), .Y(n2) );
  AO22X1_RVT U38 ( .A1(n721), .A2(s1val[1]), .A3(n3), .A4(i_adder_result_a[1]), 
        .Y(mc_addr[1]) );
  NAND2X0_RVT U45 ( .A1(n707), .A2(aluflags_r[1]), .Y(n13) );
  INVX1_RVT U46 ( .A(n13), .Y(n11) );
  INVX1_RVT U47 ( .A(p3_alu_absiv), .Y(n653) );
  INVX1_RVT U48 ( .A(s2val_inverted_r), .Y(n651) );
  NOR3X0_RVT U49 ( .A1(n653), .A2(n651), .A3(n707), .Y(n10) );
  AO221X1_RVT U50 ( .A1(p3_alu_op[1]), .A2(n13), .A3(n711), .A4(n11), .A5(n10), 
        .Y(i_adder_cin_a) );
  NAND2X0_RVT U56 ( .A1(s2val[0]), .A2(s2val[1]), .Y(n179) );
  INVX1_RVT U57 ( .A(n179), .Y(n98) );
  AND3X1_RVT U58 ( .A1(s2val[4]), .A2(s2val[3]), .A3(s2val[2]), .Y(n144) );
  OA222X1_RVT U59 ( .A1(n717), .A2(n98), .A3(n717), .A4(n144), .A5(s2val[31]), 
        .A6(n201), .Y(n18) );
  OA21X1_RVT U63 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[31]), .Y(n17) );
  NAND3X0_RVT U64 ( .A1(s1val[31]), .A2(p3_alu_op[1]), .A3(n18), .Y(n16) );
  OA221X1_RVT U65 ( .A1(n18), .A2(n17), .A3(s1val[31]), .A4(n707), .A5(n16), 
        .Y(n645) );
  INVX1_RVT U67 ( .A(s2val[15]), .Y(n437) );
  NAND2X0_RVT U68 ( .A1(s2val[3]), .A2(s2val[2]), .Y(n109) );
  OR2X1_RVT U69 ( .A1(s2val[4]), .A2(n109), .Y(n33) );
  AO21X1_RVT U70 ( .A1(n705), .A2(n64), .A3(n33), .Y(n19) );
  OA22X1_RVT U71 ( .A1(n201), .A2(n437), .A3(n179), .A4(n19), .Y(n20) );
  NAND2X0_RVT U72 ( .A1(s2val[4]), .A2(p3_bit_op_sel[1]), .Y(n97) );
  NAND2X0_RVT U73 ( .A1(n20), .A2(n97), .Y(n23) );
  OA21X1_RVT U74 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[15]), .Y(
        n22) );
  NAND3X0_RVT U75 ( .A1(s1val[15]), .A2(p3_alu_op[1]), .A3(n23), .Y(n21) );
  NAND2X0_RVT U79 ( .A1(n699), .A2(n700), .Y(n150) );
  NAND4X0_RVT U82 ( .A1(s2val[3]), .A2(p3_bit_op_sel[0]), .A3(n703), .A4(n701), 
        .Y(n182) );
  INVX1_RVT U83 ( .A(s2val[8]), .Y(n500) );
  OA22X1_RVT U84 ( .A1(n150), .A2(n182), .A3(n201), .A4(n500), .Y(n24) );
  NAND2X0_RVT U86 ( .A1(n703), .A2(n702), .Y(n52) );
  NAND2X0_RVT U87 ( .A1(p3_bit_op_sel[1]), .A2(n52), .Y(n166) );
  NAND2X0_RVT U88 ( .A1(n24), .A2(n166), .Y(n27) );
  OA21X1_RVT U89 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[8]), .Y(n26) );
  NAND3X0_RVT U90 ( .A1(s1val[8]), .A2(p3_alu_op[1]), .A3(n27), .Y(n25) );
  OAI221X1_RVT U91 ( .A1(n27), .A2(n26), .A3(s1val[8]), .A4(p3_alu_op[0]), 
        .A5(n25), .Y(n495) );
  NAND4X0_RVT U92 ( .A1(s2val[4]), .A2(p3_bit_op_sel[0]), .A3(n701), .A4(n702), 
        .Y(n88) );
  INVX1_RVT U93 ( .A(s2val[16]), .Y(n419) );
  OA22X1_RVT U94 ( .A1(n150), .A2(n88), .A3(n201), .A4(n419), .Y(n28) );
  NAND2X0_RVT U95 ( .A1(n28), .A2(n97), .Y(n32) );
  OA21X1_RVT U96 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[16]), .Y(
        n31) );
  NAND3X0_RVT U97 ( .A1(s1val[16]), .A2(p3_alu_op[1]), .A3(n32), .Y(n30) );
  NAND4X0_RVT U99 ( .A1(n257), .A2(n429), .A3(n495), .A4(n414), .Y(n230) );
  NAND2X0_RVT U100 ( .A1(p3_bit_op_sel[1]), .A2(n150), .Y(n216) );
  NAND3X0_RVT U101 ( .A1(s2val[0]), .A2(p3_bit_op_sel[0]), .A3(n700), .Y(n215)
         );
  AO21X1_RVT U102 ( .A1(n216), .A2(n215), .A3(n33), .Y(n35) );
  NAND2X0_RVT U103 ( .A1(s2val[13]), .A2(n717), .Y(n34) );
  NAND3X0_RVT U104 ( .A1(n35), .A2(n34), .A3(n97), .Y(n39) );
  OA21X1_RVT U105 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[13]), .Y(
        n38) );
  NAND3X0_RVT U108 ( .A1(s1val[13]), .A2(p3_alu_op[1]), .A3(n39), .Y(n37) );
  INVX1_RVT U110 ( .A(s2val[24]), .Y(n337) );
  OR2X1_RVT U111 ( .A1(n150), .A2(n64), .Y(n142) );
  NAND3X0_RVT U112 ( .A1(s2val[3]), .A2(s2val[4]), .A3(n701), .Y(n136) );
  OA22X1_RVT U113 ( .A1(n201), .A2(n337), .A3(n142), .A4(n136), .Y(n40) );
  NAND3X0_RVT U114 ( .A1(s2val[4]), .A2(s2val[3]), .A3(p3_bit_op_sel[1]), .Y(
        n219) );
  NAND2X0_RVT U115 ( .A1(n40), .A2(n219), .Y(n43) );
  OA21X1_RVT U116 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[24]), .Y(
        n42) );
  NAND3X0_RVT U117 ( .A1(s1val[24]), .A2(p3_alu_op[1]), .A3(n43), .Y(n41) );
  NAND2X0_RVT U119 ( .A1(s2val[4]), .A2(s2val[2]), .Y(n77) );
  OR2X1_RVT U120 ( .A1(s2val[3]), .A2(n179), .Y(n44) );
  AO21X1_RVT U121 ( .A1(n705), .A2(n64), .A3(n44), .Y(n45) );
  INVX1_RVT U122 ( .A(s2val[23]), .Y(n346) );
  OA22X1_RVT U123 ( .A1(n77), .A2(n45), .A3(n201), .A4(n346), .Y(n46) );
  NAND2X0_RVT U124 ( .A1(n46), .A2(n219), .Y(n51) );
  OA21X1_RVT U127 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[23]), .Y(
        n50) );
  NAND3X0_RVT U128 ( .A1(s1val[23]), .A2(p3_alu_op[1]), .A3(n51), .Y(n49) );
  NAND3X0_RVT U130 ( .A1(n449), .A2(n331), .A3(n341), .Y(n229) );
  OR2X1_RVT U131 ( .A1(n52), .A2(n179), .Y(n53) );
  AO21X1_RVT U132 ( .A1(n705), .A2(n64), .A3(n53), .Y(n54) );
  INVX1_RVT U133 ( .A(s2val[7]), .Y(n509) );
  OA22X1_RVT U134 ( .A1(n701), .A2(n54), .A3(n201), .A4(n509), .Y(n55) );
  NAND2X0_RVT U135 ( .A1(n55), .A2(n166), .Y(n58) );
  OA21X1_RVT U136 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[7]), .Y(
        n57) );
  NAND3X0_RVT U137 ( .A1(s1val[7]), .A2(p3_alu_op[1]), .A3(n58), .Y(n56) );
  OAI221X1_RVT U138 ( .A1(n58), .A2(n57), .A3(s1val[7]), .A4(p3_alu_op[0]), 
        .A5(n56), .Y(n504) );
  NAND3X0_RVT U139 ( .A1(s2val[2]), .A2(n703), .A3(n702), .Y(n165) );
  OA22X1_RVT U140 ( .A1(n703), .A2(n201), .A3(n142), .A4(n165), .Y(n59) );
  NAND3X0_RVT U141 ( .A1(n703), .A2(n702), .A3(n701), .Y(n199) );
  NAND2X0_RVT U142 ( .A1(p3_bit_op_sel[1]), .A2(n199), .Y(n202) );
  NAND2X0_RVT U143 ( .A1(n59), .A2(n202), .Y(n62) );
  OA21X1_RVT U144 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[4]), .Y(n61) );
  NAND3X0_RVT U145 ( .A1(s1val[4]), .A2(p3_alu_op[1]), .A3(n62), .Y(n60) );
  OAI221X1_RVT U146 ( .A1(n62), .A2(n61), .A3(s1val[4]), .A4(n707), .A5(n60), 
        .Y(n532) );
  OR2X1_RVT U147 ( .A1(n136), .A2(n179), .Y(n63) );
  AO21X1_RVT U148 ( .A1(n219), .A2(n64), .A3(n63), .Y(n67) );
  NAND2X0_RVT U149 ( .A1(s2val[27]), .A2(n717), .Y(n66) );
  INVX1_RVT U150 ( .A(n219), .Y(n138) );
  NAND2X0_RVT U151 ( .A1(n138), .A2(s2val[2]), .Y(n65) );
  NAND3X0_RVT U152 ( .A1(n67), .A2(n66), .A3(n65), .Y(n70) );
  OA21X1_RVT U153 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[27]), .Y(
        n69) );
  NAND3X0_RVT U154 ( .A1(s1val[27]), .A2(p3_alu_op[1]), .A3(n70), .Y(n68) );
  NAND2X0_RVT U156 ( .A1(p3_bit_op_sel[1]), .A2(s2val[1]), .Y(n203) );
  NAND3X0_RVT U157 ( .A1(s2val[1]), .A2(p3_bit_op_sel[0]), .A3(n699), .Y(n200)
         );
  OR2X1_RVT U158 ( .A1(s2val[4]), .A2(n109), .Y(n71) );
  AO21X1_RVT U159 ( .A1(n203), .A2(n200), .A3(n71), .Y(n73) );
  NAND2X0_RVT U160 ( .A1(s2val[14]), .A2(n717), .Y(n72) );
  NAND3X0_RVT U161 ( .A1(n73), .A2(n72), .A3(n97), .Y(n76) );
  OA21X1_RVT U162 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[14]), .Y(
        n75) );
  NAND3X0_RVT U163 ( .A1(s1val[14]), .A2(p3_alu_op[1]), .A3(n76), .Y(n74) );
  NAND4X0_RVT U165 ( .A1(n504), .A2(n532), .A3(n303), .A4(n440), .Y(n228) );
  NAND2X0_RVT U166 ( .A1(s2val[22]), .A2(n717), .Y(n79) );
  OR2X1_RVT U167 ( .A1(s2val[3]), .A2(n77), .Y(n214) );
  AO21X1_RVT U168 ( .A1(n203), .A2(n200), .A3(n214), .Y(n78) );
  NAND3X0_RVT U169 ( .A1(n219), .A2(n79), .A3(n78), .Y(n82) );
  OA21X1_RVT U170 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[22]), .Y(
        n81) );
  NAND3X0_RVT U171 ( .A1(s1val[22]), .A2(p3_alu_op[1]), .A3(n82), .Y(n80) );
  INVX1_RVT U173 ( .A(n199), .Y(n148) );
  OA222X1_RVT U174 ( .A1(p3_bit_op_sel[1]), .A2(p3_bit_op_sel[0]), .A3(
        p3_bit_op_sel[1]), .A4(n148), .A5(n199), .A6(n98), .Y(n83) );
  AO21X1_RVT U175 ( .A1(s2val[3]), .A2(n717), .A3(n83), .Y(n87) );
  OA21X1_RVT U178 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[3]), .Y(n86) );
  NAND3X0_RVT U179 ( .A1(s1val[3]), .A2(p3_alu_op[1]), .A3(n87), .Y(n85) );
  INVX1_RVT U181 ( .A(n88), .Y(n191) );
  NAND2X0_RVT U182 ( .A1(s2val[0]), .A2(n700), .Y(n123) );
  INVX1_RVT U183 ( .A(n123), .Y(n92) );
  AND2X1_RVT U184 ( .A1(p3_bit_op_sel[1]), .A2(s2val[4]), .Y(n89) );
  OA21X1_RVT U185 ( .A1(s2val[2]), .A2(s2val[3]), .A3(n89), .Y(n194) );
  INVX1_RVT U186 ( .A(s2val[17]), .Y(n408) );
  OAI22X1_RVT U187 ( .A1(n703), .A2(n216), .A3(n201), .A4(n408), .Y(n90) );
  OR2X1_RVT U188 ( .A1(n194), .A2(n90), .Y(n91) );
  AO21X1_RVT U189 ( .A1(n191), .A2(n92), .A3(n91), .Y(n96) );
  OA21X1_RVT U190 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[17]), .Y(
        n95) );
  NAND3X0_RVT U191 ( .A1(s1val[17]), .A2(p3_alu_op[1]), .A3(n96), .Y(n94) );
  INVX1_RVT U193 ( .A(n97), .Y(n192) );
  AO221X1_RVT U194 ( .A1(n98), .A2(n191), .A3(n98), .A4(n192), .A5(n194), .Y(
        n99) );
  AO21X1_RVT U195 ( .A1(n717), .A2(s2val[19]), .A3(n99), .Y(n103) );
  OA21X1_RVT U196 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[19]), .Y(
        n102) );
  NAND3X0_RVT U199 ( .A1(s1val[19]), .A2(p3_alu_op[1]), .A3(n103), .Y(n101) );
  AND4X1_RVT U201 ( .A1(n351), .A2(n540), .A3(n403), .A4(n383), .Y(n226) );
  NAND2X0_RVT U202 ( .A1(n216), .A2(n215), .Y(n104) );
  AO22X1_RVT U203 ( .A1(n717), .A2(s2val[29]), .A3(n144), .A4(n104), .Y(n107)
         );
  OA21X1_RVT U204 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[29]), .Y(
        n106) );
  NAND3X0_RVT U205 ( .A1(s1val[29]), .A2(p3_alu_op[1]), .A3(n107), .Y(n105) );
  NAND2X0_RVT U207 ( .A1(s2val[1]), .A2(n699), .Y(n108) );
  OA22X1_RVT U208 ( .A1(n702), .A2(n203), .A3(n108), .A4(n182), .Y(n111) );
  NAND2X0_RVT U209 ( .A1(s2val[10]), .A2(n717), .Y(n110) );
  AO21X1_RVT U210 ( .A1(n703), .A2(n109), .A3(n705), .Y(n183) );
  NAND3X0_RVT U211 ( .A1(n111), .A2(n110), .A3(n183), .Y(n114) );
  OA21X1_RVT U212 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[10]), .Y(
        n113) );
  NAND3X0_RVT U213 ( .A1(s1val[10]), .A2(p3_alu_op[1]), .A3(n114), .Y(n112) );
  NAND2X0_RVT U215 ( .A1(n203), .A2(n200), .Y(n115) );
  AO22X1_RVT U216 ( .A1(n717), .A2(s2val[30]), .A3(n144), .A4(n115), .Y(n118)
         );
  OA21X1_RVT U217 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[30]), .Y(n117) );
  NAND3X0_RVT U218 ( .A1(s1val[30]), .A2(p3_alu_op[1]), .A3(n118), .Y(n116) );
  INVX1_RVT U220 ( .A(s2val[25]), .Y(n309) );
  OAI22X1_RVT U221 ( .A1(n215), .A2(n136), .A3(n201), .A4(n309), .Y(n119) );
  AO221X1_RVT U222 ( .A1(n138), .A2(s2val[2]), .A3(n138), .A4(n150), .A5(n119), 
        .Y(n122) );
  OA21X1_RVT U223 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[25]), .Y(
        n121) );
  NAND3X0_RVT U224 ( .A1(s1val[25]), .A2(p3_alu_op[1]), .A3(n122), .Y(n120) );
  NAND4X0_RVT U226 ( .A1(n282), .A2(n476), .A3(n273), .A4(n322), .Y(n212) );
  OA22X1_RVT U227 ( .A1(n702), .A2(n216), .A3(n123), .A4(n182), .Y(n125) );
  NAND2X0_RVT U228 ( .A1(s2val[9]), .A2(n717), .Y(n124) );
  NAND3X0_RVT U229 ( .A1(n125), .A2(n124), .A3(n183), .Y(n130) );
  OA21X1_RVT U232 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[9]), .Y(
        n129) );
  NAND3X0_RVT U233 ( .A1(s1val[9]), .A2(p3_alu_op[1]), .A3(n130), .Y(n128) );
  INVX1_RVT U235 ( .A(n142), .Y(n172) );
  NAND4X0_RVT U236 ( .A1(s2val[3]), .A2(s2val[2]), .A3(n172), .A4(n703), .Y(
        n132) );
  NAND2X0_RVT U237 ( .A1(s2val[12]), .A2(n717), .Y(n131) );
  NAND3X0_RVT U238 ( .A1(n132), .A2(n131), .A3(n183), .Y(n135) );
  OA21X1_RVT U239 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[12]), .Y(
        n134) );
  NAND3X0_RVT U240 ( .A1(s1val[12]), .A2(p3_alu_op[1]), .A3(n135), .Y(n133) );
  INVX1_RVT U242 ( .A(s2val[26]), .Y(n320) );
  OAI22X1_RVT U243 ( .A1(n201), .A2(n320), .A3(n200), .A4(n136), .Y(n137) );
  AO221X1_RVT U244 ( .A1(n138), .A2(s2val[2]), .A3(n138), .A4(s2val[1]), .A5(
        n137), .Y(n141) );
  OA21X1_RVT U245 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[26]), .Y(
        n140) );
  NAND3X0_RVT U246 ( .A1(s1val[26]), .A2(p3_alu_op[1]), .A3(n141), .Y(n139) );
  NAND2X0_RVT U248 ( .A1(n705), .A2(n142), .Y(n143) );
  AO22X1_RVT U249 ( .A1(n717), .A2(s2val[28]), .A3(n144), .A4(n143), .Y(n147)
         );
  OA21X1_RVT U250 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[28]), .Y(
        n146) );
  NAND3X0_RVT U251 ( .A1(s1val[28]), .A2(p3_alu_op[1]), .A3(n147), .Y(n145) );
  NAND4X0_RVT U253 ( .A1(n484), .A2(n459), .A3(n313), .A4(n294), .Y(n211) );
  NAND2X0_RVT U254 ( .A1(p3_bit_op_sel[0]), .A2(n148), .Y(n149) );
  OA22X1_RVT U255 ( .A1(p3_bit_op_sel[0]), .A2(n699), .A3(n150), .A4(n149), 
        .Y(n151) );
  NAND2X0_RVT U256 ( .A1(n151), .A2(n705), .Y(n154) );
  OA21X1_RVT U257 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[0]), .Y(n153) );
  NAND3X0_RVT U258 ( .A1(s1val[0]), .A2(p3_alu_op[1]), .A3(n154), .Y(n152) );
  OA22X1_RVT U260 ( .A1(n700), .A2(n201), .A3(n215), .A4(n199), .Y(n155) );
  NAND3X0_RVT U261 ( .A1(n155), .A2(n216), .A3(n202), .Y(n158) );
  OA21X1_RVT U262 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[1]), .Y(n157) );
  NAND3X0_RVT U263 ( .A1(s1val[1]), .A2(p3_alu_op[1]), .A3(n158), .Y(n156) );
  OA22X1_RVT U265 ( .A1(n701), .A2(n203), .A3(n200), .A4(n165), .Y(n160) );
  NAND2X0_RVT U266 ( .A1(s2val[6]), .A2(n717), .Y(n159) );
  NAND3X0_RVT U267 ( .A1(n160), .A2(n159), .A3(n166), .Y(n164) );
  OA21X1_RVT U268 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[6]), .Y(
        n163) );
  NAND3X0_RVT U269 ( .A1(s1val[6]), .A2(p3_alu_op[1]), .A3(n164), .Y(n162) );
  OAI221X1_RVT U270 ( .A1(n164), .A2(n163), .A3(s1val[6]), .A4(p3_alu_op[0]), 
        .A5(n162), .Y(n512) );
  OA22X1_RVT U271 ( .A1(n701), .A2(n216), .A3(n215), .A4(n165), .Y(n168) );
  NAND2X0_RVT U272 ( .A1(s2val[5]), .A2(n717), .Y(n167) );
  NAND3X0_RVT U273 ( .A1(n168), .A2(n167), .A3(n166), .Y(n171) );
  OA21X1_RVT U274 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[5]), .Y(
        n170) );
  NAND3X0_RVT U275 ( .A1(s1val[5]), .A2(p3_alu_op[1]), .A3(n171), .Y(n169) );
  OAI221X1_RVT U276 ( .A1(n171), .A2(n170), .A3(s1val[5]), .A4(p3_alu_op[0]), 
        .A5(n169), .Y(n521) );
  NAND4X0_RVT U277 ( .A1(n582), .A2(n561), .A3(n512), .A4(n521), .Y(n210) );
  NAND4X0_RVT U278 ( .A1(s2val[4]), .A2(s2val[2]), .A3(n172), .A4(n702), .Y(
        n175) );
  NAND2X0_RVT U279 ( .A1(s2val[20]), .A2(n717), .Y(n174) );
  INVX1_RVT U280 ( .A(n194), .Y(n173) );
  NAND3X0_RVT U281 ( .A1(n175), .A2(n174), .A3(n173), .Y(n178) );
  OA21X1_RVT U282 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[20]), .Y(
        n177) );
  NAND3X0_RVT U283 ( .A1(s1val[20]), .A2(p3_alu_op[1]), .A3(n178), .Y(n176) );
  OR2X1_RVT U285 ( .A1(n702), .A2(n179), .Y(n180) );
  AOI21X1_RVT U286 ( .A1(n182), .A2(n705), .A3(n180), .Y(n185) );
  INVX1_RVT U287 ( .A(n183), .Y(n184) );
  OR2X1_RVT U288 ( .A1(n185), .A2(n184), .Y(n186) );
  AO21X1_RVT U289 ( .A1(n717), .A2(s2val[11]), .A3(n186), .Y(n190) );
  OA21X1_RVT U290 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[11]), .Y(
        n189) );
  NAND3X0_RVT U291 ( .A1(s1val[11]), .A2(p3_alu_op[1]), .A3(n190), .Y(n188) );
  OA221X1_RVT U293 ( .A1(n192), .A2(n191), .A3(n192), .A4(n699), .A5(s2val[1]), 
        .Y(n193) );
  OR2X1_RVT U294 ( .A1(n194), .A2(n193), .Y(n195) );
  AO21X1_RVT U295 ( .A1(n717), .A2(s2val[18]), .A3(n195), .Y(n198) );
  OA21X1_RVT U296 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[18]), .Y(
        n197) );
  NAND3X0_RVT U297 ( .A1(s1val[18]), .A2(p3_alu_op[1]), .A3(n198), .Y(n196) );
  OA22X1_RVT U299 ( .A1(n701), .A2(n201), .A3(n200), .A4(n199), .Y(n204) );
  NAND3X0_RVT U300 ( .A1(n204), .A2(n203), .A3(n202), .Y(n208) );
  OA21X1_RVT U301 ( .A1(n707), .A2(p3_alu_op[1]), .A3(s1val[2]), .Y(n207) );
  NAND3X0_RVT U302 ( .A1(s1val[2]), .A2(p3_alu_op[1]), .A3(n208), .Y(n206) );
  NAND4X0_RVT U304 ( .A1(n373), .A2(n468), .A3(n394), .A4(n549), .Y(n209) );
  NOR4X1_RVT U305 ( .A1(n212), .A2(n211), .A3(n210), .A4(n209), .Y(n225) );
  NAND2X0_RVT U306 ( .A1(s2val[21]), .A2(n717), .Y(n218) );
  AO21X1_RVT U307 ( .A1(n216), .A2(n215), .A3(n214), .Y(n217) );
  NAND3X0_RVT U308 ( .A1(n219), .A2(n218), .A3(n217), .Y(n224) );
  OA21X1_RVT U309 ( .A1(p3_alu_op[0]), .A2(p3_alu_op[1]), .A3(s1val[21]), .Y(
        n223) );
  NAND3X0_RVT U310 ( .A1(s1val[21]), .A2(p3_alu_op[1]), .A3(n224), .Y(n222) );
  NAND3X0_RVT U312 ( .A1(n226), .A2(n225), .A3(n364), .Y(n227) );
  NOR4X1_RVT U313 ( .A1(n230), .A2(n229), .A3(n228), .A4(n227), .Y(n598) );
  AO21X1_RVT U321 ( .A1(aux_pc32hit), .A2(p3lr), .A3(n233), .Y(n234) );
  NAND2X0_RVT U322 ( .A1(n716), .A2(n234), .Y(n260) );
  AND3X1_RVT U323 ( .A1(p3lr), .A2(n716), .A3(n260), .Y(n567) );
  AOI22X1_RVT U324 ( .A1(x_snglec_wben), .A2(xresult[31]), .A3(n567), .A4(
        aux_datar[31]), .Y(n266) );
  NAND3X0_RVT U326 ( .A1(s2val[15]), .A2(p3_sop_op_r[0]), .A3(n240), .Y(n409)
         );
  INVX2_RVT U328 ( .A(p3_sop_op_r[0]), .Y(n436) );
  NAND4X0_RVT U329 ( .A1(p3_sop_op_r[1]), .A2(s2val[7]), .A3(n240), .A4(n436), 
        .Y(n435) );
  OAI22X1_RVT U339 ( .A1(n238), .A2(aluflags_r[1]), .A3(p3_shiftin_sel_r[0]), 
        .A4(s2val[0]), .Y(n237) );
  AO222X1_RVT U340 ( .A1(n239), .A2(n704), .A3(n239), .A4(n238), .A5(
        p3_shiftin_sel_r[1]), .A6(n237), .Y(n571) );
  NAND2X0_RVT U341 ( .A1(n421), .A2(n240), .Y(n647) );
  INVX1_RVT U342 ( .A(n647), .Y(n244) );
  OA22X1_RVT U348 ( .A1(s2val[31]), .A2(n235), .A3(n571), .A4(n241), .Y(n248)
         );
  NAND2X0_RVT U353 ( .A1(s2val[30]), .A2(n723), .Y(n247) );
  NAND3X0_RVT U354 ( .A1(n425), .A2(n248), .A3(n247), .Y(n646) );
  INVX1_RVT U360 ( .A(n597), .Y(n649) );
  AOI22X1_RVT U365 ( .A1(n646), .A2(n732), .A3(i_adder_result_a[31]), .A4(n729), .Y(n265) );
  INVX1_RVT U366 ( .A(br_flags_a[1]), .Y(n650) );
  INVX1_RVT U367 ( .A(s1val[31]), .Y(n253) );
  AO22X1_RVT U368 ( .A1(s1val[31]), .A2(n704), .A3(n253), .A4(s2val[31]), .Y(
        n256) );
  INVX1_RVT U369 ( .A(i_adder_zero_a), .Y(n255) );
  AND2X1_RVT U370 ( .A1(n253), .A2(n704), .Y(n254) );
  OA222X1_RVT U371 ( .A1(n650), .A2(n256), .A3(n650), .A4(n255), .A5(n254), 
        .A6(br_flags_a[1]), .Y(n258) );
  OA222X1_RVT U372 ( .A1(n650), .A2(s2val[31]), .A3(n650), .A4(s1val[31]), 
        .A5(br_flags_a[1]), .A6(n256), .Y(n259) );
  AO222X1_RVT U373 ( .A1(n258), .A2(p3_min_instr), .A3(n597), .A4(
        i_adder_zero_a), .A5(n259), .A6(p3_max_instr), .Y(n652) );
  NAND2X0_RVT U374 ( .A1(n716), .A2(n652), .Y(n584) );
  OA22X1_RVT U376 ( .A1(s2val[31]), .A2(n736), .A3(n583), .A4(n257), .Y(n264)
         );
  AO22X1_RVT U377 ( .A1(p3_min_instr), .A2(n259), .A3(p3_max_instr), .A4(n258), 
        .Y(n262) );
  INVX1_RVT U378 ( .A(n260), .Y(n261) );
  NAND2X0_RVT U380 ( .A1(s1val[31]), .A2(n585), .Y(n263) );
  NAND4X0_RVT U381 ( .A1(n266), .A2(n265), .A3(n264), .A4(n263), .Y(
        p3res_sc[31]) );
  AO22X1_RVT U386 ( .A1(ldvalid_wb), .A2(drd[31]), .A3(n728), .A4(p3res_sc[31]), .Y(n674) );
  INVX1_RVT U389 ( .A(s2val[29]), .Y(n290) );
  OA22X1_RVT U392 ( .A1(s2val[30]), .A2(n235), .A3(n241), .A4(n704), .Y(n269)
         );
  AND2X1_RVT U393 ( .A1(n269), .A2(n425), .Y(n270) );
  OA21X1_RVT U394 ( .A1(n245), .A2(n290), .A3(n270), .Y(n616) );
  INVX1_RVT U396 ( .A(i_adder_result_a[30]), .Y(n272) );
  OA22X1_RVT U399 ( .A1(n616), .A2(n249), .A3(n272), .A4(n251), .Y(n277) );
  AOI22X1_RVT U400 ( .A1(x_snglec_wben), .A2(xresult[30]), .A3(n567), .A4(
        aux_datar[30]), .Y(n276) );
  OA22X1_RVT U401 ( .A1(s2val[30]), .A2(n736), .A3(n583), .A4(n273), .Y(n275)
         );
  NAND2X0_RVT U402 ( .A1(s1val[30]), .A2(n585), .Y(n274) );
  NAND4X0_RVT U403 ( .A1(n277), .A2(n276), .A3(n275), .A4(n274), .Y(
        p3res_sc[30]) );
  AO22X1_RVT U404 ( .A1(ldvalid_wb), .A2(drd[30]), .A3(n728), .A4(p3res_sc[30]), .Y(n675) );
  INVX1_RVT U405 ( .A(s2val[28]), .Y(n299) );
  INVX1_RVT U408 ( .A(s2val[30]), .Y(n662) );
  OA22X1_RVT U409 ( .A1(s2val[29]), .A2(n235), .A3(n241), .A4(n662), .Y(n279)
         );
  AND2X1_RVT U410 ( .A1(n279), .A2(n425), .Y(n280) );
  OA21X1_RVT U411 ( .A1(n245), .A2(n299), .A3(n280), .Y(n620) );
  INVX1_RVT U412 ( .A(i_adder_result_a[29]), .Y(n281) );
  OA22X1_RVT U414 ( .A1(n620), .A2(n249), .A3(n281), .A4(n251), .Y(n286) );
  AOI22X1_RVT U415 ( .A1(x_snglec_wben), .A2(xresult[29]), .A3(n567), .A4(
        aux_datar[29]), .Y(n285) );
  OA22X1_RVT U416 ( .A1(s2val[29]), .A2(n736), .A3(n583), .A4(n282), .Y(n284)
         );
  NAND2X0_RVT U417 ( .A1(s1val[29]), .A2(n585), .Y(n283) );
  NAND4X0_RVT U418 ( .A1(n286), .A2(n285), .A3(n284), .A4(n283), .Y(
        p3res_sc[29]) );
  AO22X1_RVT U419 ( .A1(ldvalid_wb), .A2(drd[29]), .A3(n728), .A4(p3res_sc[29]), .Y(n676) );
  INVX1_RVT U424 ( .A(s2val[27]), .Y(n308) );
  OA22X1_RVT U425 ( .A1(n290), .A2(n241), .A3(n308), .A4(n245), .Y(n291) );
  AND2X1_RVT U426 ( .A1(n291), .A2(n425), .Y(n292) );
  OA21X1_RVT U427 ( .A1(n235), .A2(s2val[28]), .A3(n292), .Y(n628) );
  INVX1_RVT U428 ( .A(i_adder_result_a[28]), .Y(n293) );
  OA22X1_RVT U429 ( .A1(n628), .A2(n249), .A3(n293), .A4(n251), .Y(n298) );
  AOI22X1_RVT U430 ( .A1(x_snglec_wben), .A2(xresult[28]), .A3(n567), .A4(
        aux_datar[28]), .Y(n297) );
  OA22X1_RVT U431 ( .A1(s2val[28]), .A2(n736), .A3(n583), .A4(n294), .Y(n296)
         );
  NAND2X0_RVT U432 ( .A1(s1val[28]), .A2(n585), .Y(n295) );
  NAND4X0_RVT U433 ( .A1(n298), .A2(n297), .A3(n296), .A4(n295), .Y(
        p3res_sc[28]) );
  AO22X1_RVT U434 ( .A1(ldvalid_wb), .A2(drd[28]), .A3(n728), .A4(p3res_sc[28]), .Y(n677) );
  OA22X1_RVT U435 ( .A1(s2val[27]), .A2(n235), .A3(n299), .A4(n241), .Y(n300)
         );
  AND2X1_RVT U436 ( .A1(n300), .A2(n425), .Y(n301) );
  OA21X1_RVT U437 ( .A1(n245), .A2(n320), .A3(n301), .Y(n619) );
  INVX1_RVT U438 ( .A(i_adder_result_a[27]), .Y(n302) );
  OA22X1_RVT U439 ( .A1(n619), .A2(n249), .A3(n251), .A4(n302), .Y(n307) );
  AOI22X1_RVT U440 ( .A1(x_snglec_wben), .A2(xresult[27]), .A3(n567), .A4(
        aux_datar[27]), .Y(n306) );
  OA22X1_RVT U441 ( .A1(s2val[27]), .A2(n737), .A3(n583), .A4(n303), .Y(n305)
         );
  NAND2X0_RVT U442 ( .A1(s1val[27]), .A2(n585), .Y(n304) );
  NAND4X0_RVT U443 ( .A1(n307), .A2(n306), .A3(n305), .A4(n304), .Y(
        p3res_sc[27]) );
  AO22X1_RVT U444 ( .A1(ldvalid_wb), .A2(drd[27]), .A3(n728), .A4(p3res_sc[27]), .Y(n678) );
  OA22X1_RVT U446 ( .A1(n309), .A2(n245), .A3(n308), .A4(n241), .Y(n310) );
  AND2X1_RVT U447 ( .A1(n310), .A2(n425), .Y(n311) );
  OA21X1_RVT U448 ( .A1(n235), .A2(s2val[26]), .A3(n311), .Y(n621) );
  INVX1_RVT U449 ( .A(i_adder_result_a[26]), .Y(n312) );
  OA22X1_RVT U450 ( .A1(n621), .A2(n249), .A3(n312), .A4(n251), .Y(n317) );
  AOI22X1_RVT U451 ( .A1(x_snglec_wben), .A2(xresult[26]), .A3(n567), .A4(
        aux_datar[26]), .Y(n316) );
  OA22X1_RVT U452 ( .A1(s2val[26]), .A2(n737), .A3(n583), .A4(n313), .Y(n315)
         );
  NAND2X0_RVT U453 ( .A1(s1val[26]), .A2(n585), .Y(n314) );
  NAND4X0_RVT U454 ( .A1(n317), .A2(n316), .A3(n315), .A4(n314), .Y(
        p3res_sc[26]) );
  AO22X1_RVT U455 ( .A1(ldvalid_wb), .A2(drd[26]), .A3(n728), .A4(p3res_sc[26]), .Y(n679) );
  OA22X1_RVT U456 ( .A1(s2val[25]), .A2(n235), .A3(n245), .A4(n337), .Y(n318)
         );
  AND2X1_RVT U457 ( .A1(n318), .A2(n425), .Y(n319) );
  OA21X1_RVT U458 ( .A1(n241), .A2(n320), .A3(n319), .Y(n608) );
  INVX1_RVT U459 ( .A(i_adder_result_a[25]), .Y(n321) );
  OA22X1_RVT U460 ( .A1(n608), .A2(n249), .A3(n321), .A4(n251), .Y(n326) );
  AOI22X1_RVT U461 ( .A1(x_snglec_wben), .A2(xresult[25]), .A3(n567), .A4(
        aux_datar[25]), .Y(n325) );
  OA22X1_RVT U462 ( .A1(s2val[25]), .A2(n736), .A3(n583), .A4(n322), .Y(n324)
         );
  NAND2X0_RVT U463 ( .A1(s1val[25]), .A2(n585), .Y(n323) );
  NAND4X0_RVT U464 ( .A1(n326), .A2(n325), .A3(n324), .A4(n323), .Y(
        p3res_sc[25]) );
  AO22X1_RVT U465 ( .A1(ldvalid_wb), .A2(drd[25]), .A3(n728), .A4(p3res_sc[25]), .Y(n680) );
  AOI22X1_RVT U466 ( .A1(x_snglec_wben), .A2(xresult[24]), .A3(n729), .A4(
        i_adder_result_a[24]), .Y(n335) );
  AO22X1_RVT U468 ( .A1(n723), .A2(s2val[23]), .A3(n713), .A4(n337), .Y(n328)
         );
  OR2X1_RVT U469 ( .A1(n722), .A2(n328), .Y(n330) );
  AO21X1_RVT U470 ( .A1(s2val[25]), .A2(n724), .A3(n330), .Y(n613) );
  AOI22X1_RVT U471 ( .A1(aux_datar[24]), .A2(n567), .A3(n732), .A4(n613), .Y(
        n334) );
  OA22X1_RVT U472 ( .A1(s2val[24]), .A2(n737), .A3(n583), .A4(n331), .Y(n333)
         );
  NAND2X0_RVT U473 ( .A1(s1val[24]), .A2(n585), .Y(n332) );
  NAND4X0_RVT U474 ( .A1(n335), .A2(n334), .A3(n333), .A4(n332), .Y(
        p3res_sc[24]) );
  AO22X1_RVT U475 ( .A1(ldvalid_wb), .A2(drd[24]), .A3(n728), .A4(p3res_sc[24]), .Y(n681) );
  AOI22X1_RVT U478 ( .A1(x_snglec_wben), .A2(xresult[23]), .A3(n567), .A4(
        aux_datar[23]), .Y(n345) );
  INVX1_RVT U479 ( .A(s2val[22]), .Y(n359) );
  OA22X1_RVT U480 ( .A1(s2val[23]), .A2(n235), .A3(n337), .A4(n241), .Y(n338)
         );
  AND2X1_RVT U481 ( .A1(n338), .A2(n425), .Y(n339) );
  OA21X1_RVT U482 ( .A1(n245), .A2(n359), .A3(n339), .Y(n622) );
  INVX1_RVT U483 ( .A(i_adder_result_a[23]), .Y(n340) );
  OA22X1_RVT U484 ( .A1(n622), .A2(n249), .A3(n340), .A4(n251), .Y(n344) );
  OA22X1_RVT U485 ( .A1(s2val[23]), .A2(n736), .A3(n583), .A4(n341), .Y(n343)
         );
  NAND2X0_RVT U486 ( .A1(s1val[23]), .A2(n585), .Y(n342) );
  NAND4X0_RVT U487 ( .A1(n345), .A2(n344), .A3(n343), .A4(n342), .Y(
        p3res_sc[23]) );
  AO22X1_RVT U488 ( .A1(ldvalid_wb), .A2(drd[23]), .A3(n726), .A4(p3res_sc[23]), .Y(n682) );
  INVX1_RVT U489 ( .A(s2val[21]), .Y(n371) );
  OA22X1_RVT U490 ( .A1(s2val[22]), .A2(n235), .A3(n241), .A4(n346), .Y(n347)
         );
  AND2X1_RVT U491 ( .A1(n347), .A2(n425), .Y(n348) );
  OA21X1_RVT U492 ( .A1(n245), .A2(n371), .A3(n348), .Y(n638) );
  INVX1_RVT U493 ( .A(i_adder_result_a[22]), .Y(n349) );
  OA22X1_RVT U494 ( .A1(n638), .A2(n249), .A3(n349), .A4(n251), .Y(n355) );
  AOI22X1_RVT U495 ( .A1(x_snglec_wben), .A2(xresult[22]), .A3(n567), .A4(
        aux_datar[22]), .Y(n354) );
  OA22X1_RVT U496 ( .A1(s2val[22]), .A2(n736), .A3(n583), .A4(n351), .Y(n353)
         );
  NAND2X0_RVT U497 ( .A1(s1val[22]), .A2(n585), .Y(n352) );
  NAND4X0_RVT U498 ( .A1(n355), .A2(n354), .A3(n353), .A4(n352), .Y(
        p3res_sc[22]) );
  AO22X1_RVT U499 ( .A1(ldvalid_wb), .A2(drd[22]), .A3(n726), .A4(p3res_sc[22]), .Y(n683) );
  INVX1_RVT U500 ( .A(s2val[20]), .Y(n378) );
  OA22X1_RVT U503 ( .A1(n359), .A2(n241), .A3(n378), .A4(n245), .Y(n360) );
  AND2X1_RVT U504 ( .A1(n360), .A2(n425), .Y(n361) );
  OA21X1_RVT U505 ( .A1(n235), .A2(s2val[21]), .A3(n361), .Y(n623) );
  INVX1_RVT U508 ( .A(i_adder_result_a[21]), .Y(n363) );
  OA22X1_RVT U509 ( .A1(n623), .A2(n249), .A3(n363), .A4(n251), .Y(n368) );
  AOI22X1_RVT U510 ( .A1(x_snglec_wben), .A2(xresult[21]), .A3(n567), .A4(
        aux_datar[21]), .Y(n367) );
  OA22X1_RVT U511 ( .A1(s2val[21]), .A2(n736), .A3(n583), .A4(n364), .Y(n366)
         );
  NAND2X0_RVT U512 ( .A1(s1val[21]), .A2(n585), .Y(n365) );
  NAND4X0_RVT U513 ( .A1(n368), .A2(n367), .A3(n366), .A4(n365), .Y(
        p3res_sc[21]) );
  AO22X1_RVT U515 ( .A1(ldvalid_wb), .A2(drd[21]), .A3(n726), .A4(p3res_sc[21]), .Y(n684) );
  AOI22X1_RVT U516 ( .A1(x_snglec_wben), .A2(xresult[20]), .A3(n567), .A4(
        aux_datar[20]), .Y(n377) );
  INVX1_RVT U517 ( .A(s2val[19]), .Y(n388) );
  OA22X1_RVT U518 ( .A1(s2val[20]), .A2(n235), .A3(n388), .A4(n245), .Y(n369)
         );
  AND2X1_RVT U519 ( .A1(n369), .A2(n425), .Y(n370) );
  OA21X1_RVT U520 ( .A1(n241), .A2(n371), .A3(n370), .Y(n630) );
  INVX1_RVT U521 ( .A(i_adder_result_a[20]), .Y(n372) );
  OA22X1_RVT U522 ( .A1(n630), .A2(n249), .A3(n372), .A4(n251), .Y(n376) );
  OA22X1_RVT U523 ( .A1(s2val[20]), .A2(n736), .A3(n583), .A4(n373), .Y(n375)
         );
  NAND2X0_RVT U524 ( .A1(s1val[20]), .A2(n585), .Y(n374) );
  NAND4X0_RVT U525 ( .A1(n377), .A2(n376), .A3(n375), .A4(n374), .Y(
        p3res_sc[20]) );
  AO22X1_RVT U526 ( .A1(ldvalid_wb), .A2(drd[20]), .A3(n726), .A4(p3res_sc[20]), .Y(n685) );
  AOI22X1_RVT U527 ( .A1(x_snglec_wben), .A2(xresult[19]), .A3(n567), .A4(
        aux_datar[19]), .Y(n387) );
  INVX1_RVT U528 ( .A(s2val[18]), .Y(n399) );
  OA22X1_RVT U529 ( .A1(n378), .A2(n241), .A3(n399), .A4(n245), .Y(n379) );
  AND2X1_RVT U530 ( .A1(n379), .A2(n425), .Y(n380) );
  OA21X1_RVT U531 ( .A1(n235), .A2(s2val[19]), .A3(n380), .Y(n625) );
  INVX1_RVT U532 ( .A(i_adder_result_a[19]), .Y(n382) );
  OA22X1_RVT U533 ( .A1(n625), .A2(n249), .A3(n382), .A4(n251), .Y(n386) );
  OA22X1_RVT U534 ( .A1(s2val[19]), .A2(n736), .A3(n583), .A4(n383), .Y(n385)
         );
  NAND2X0_RVT U535 ( .A1(s1val[19]), .A2(n585), .Y(n384) );
  NAND4X0_RVT U536 ( .A1(n387), .A2(n386), .A3(n385), .A4(n384), .Y(
        p3res_sc[19]) );
  AO22X1_RVT U537 ( .A1(ldvalid_wb), .A2(drd[19]), .A3(n726), .A4(p3res_sc[19]), .Y(n686) );
  AOI22X1_RVT U538 ( .A1(x_snglec_wben), .A2(xresult[18]), .A3(n567), .A4(
        aux_datar[18]), .Y(n398) );
  OA22X1_RVT U539 ( .A1(s2val[18]), .A2(n235), .A3(n388), .A4(n241), .Y(n389)
         );
  AND2X1_RVT U540 ( .A1(n389), .A2(n425), .Y(n390) );
  OA21X1_RVT U541 ( .A1(n245), .A2(n408), .A3(n390), .Y(n629) );
  INVX1_RVT U542 ( .A(i_adder_result_a[18]), .Y(n393) );
  OA22X1_RVT U545 ( .A1(n629), .A2(n249), .A3(n393), .A4(n251), .Y(n397) );
  OA22X1_RVT U546 ( .A1(s2val[18]), .A2(n736), .A3(n583), .A4(n394), .Y(n396)
         );
  NAND2X0_RVT U547 ( .A1(s1val[18]), .A2(n585), .Y(n395) );
  NAND4X0_RVT U548 ( .A1(n398), .A2(n397), .A3(n396), .A4(n395), .Y(
        p3res_sc[18]) );
  AO22X1_RVT U549 ( .A1(ldvalid_wb), .A2(drd[18]), .A3(n726), .A4(p3res_sc[18]), .Y(n687) );
  AOI22X1_RVT U550 ( .A1(x_snglec_wben), .A2(xresult[17]), .A3(n567), .A4(
        aux_datar[17]), .Y(n407) );
  OA22X1_RVT U551 ( .A1(n399), .A2(n241), .A3(n419), .A4(n245), .Y(n400) );
  AND2X1_RVT U552 ( .A1(n400), .A2(n425), .Y(n401) );
  OA21X1_RVT U553 ( .A1(n235), .A2(s2val[17]), .A3(n401), .Y(n624) );
  INVX1_RVT U554 ( .A(i_adder_result_a[17]), .Y(n402) );
  OA22X1_RVT U555 ( .A1(n624), .A2(n249), .A3(n402), .A4(n251), .Y(n406) );
  OA22X1_RVT U556 ( .A1(s2val[17]), .A2(n736), .A3(n583), .A4(n403), .Y(n405)
         );
  NAND2X0_RVT U557 ( .A1(s1val[17]), .A2(n585), .Y(n404) );
  NAND4X0_RVT U558 ( .A1(n407), .A2(n406), .A3(n405), .A4(n404), .Y(
        p3res_sc[17]) );
  AO22X1_RVT U559 ( .A1(ldvalid_wb), .A2(drd[17]), .A3(n726), .A4(p3res_sc[17]), .Y(n688) );
  OA22X1_RVT U560 ( .A1(s2val[16]), .A2(n235), .A3(n408), .A4(n241), .Y(n410)
         );
  NAND3X0_RVT U561 ( .A1(n410), .A2(n409), .A3(n435), .Y(n614) );
  AOI22X1_RVT U562 ( .A1(i_adder_result_a[16]), .A2(n729), .A3(n732), .A4(n614), .Y(n418) );
  AOI22X1_RVT U563 ( .A1(x_snglec_wben), .A2(xresult[16]), .A3(n567), .A4(
        aux_datar[16]), .Y(n417) );
  OA22X1_RVT U564 ( .A1(s2val[16]), .A2(n736), .A3(n583), .A4(n414), .Y(n416)
         );
  NAND2X0_RVT U565 ( .A1(s1val[16]), .A2(n585), .Y(n415) );
  NAND4X0_RVT U566 ( .A1(n418), .A2(n417), .A3(n416), .A4(n415), .Y(
        p3res_sc[16]) );
  AO22X1_RVT U567 ( .A1(ldvalid_wb), .A2(drd[16]), .A3(n726), .A4(p3res_sc[16]), .Y(n689) );
  INVX1_RVT U568 ( .A(s2val[14]), .Y(n445) );
  OA22X1_RVT U569 ( .A1(n445), .A2(n245), .A3(n419), .A4(n241), .Y(n424) );
  NAND2X0_RVT U570 ( .A1(n713), .A2(n437), .Y(n423) );
  NAND4X0_RVT U571 ( .A1(s2val[15]), .A2(p3_sop_op_r[2]), .A3(p3_sop_op_r[0]), 
        .A4(n421), .Y(n422) );
  AND4X1_RVT U572 ( .A1(n425), .A2(n424), .A3(n423), .A4(n422), .Y(n627) );
  INVX1_RVT U573 ( .A(i_adder_result_a[15]), .Y(n426) );
  OA22X1_RVT U574 ( .A1(n627), .A2(n249), .A3(n426), .A4(n251), .Y(n433) );
  AOI22X1_RVT U577 ( .A1(x_snglec_wben), .A2(xresult[15]), .A3(n567), .A4(
        aux_datar[15]), .Y(n432) );
  OA22X1_RVT U578 ( .A1(s2val[15]), .A2(n736), .A3(n583), .A4(n429), .Y(n431)
         );
  NAND2X0_RVT U579 ( .A1(s1val[15]), .A2(n585), .Y(n430) );
  NAND4X0_RVT U580 ( .A1(n433), .A2(n432), .A3(n431), .A4(n430), .Y(
        p3res_sc[15]) );
  AO22X1_RVT U581 ( .A1(ldvalid_wb), .A2(drd[15]), .A3(n726), .A4(p3res_sc[15]), .Y(n690) );
  AND2X1_RVT U582 ( .A1(n235), .A2(n435), .Y(n492) );
  NAND2X0_RVT U583 ( .A1(n647), .A2(n235), .Y(n576) );
  OA21X1_RVT U584 ( .A1(n576), .A2(n436), .A3(n435), .Y(n491) );
  INVX1_RVT U585 ( .A(s2val[13]), .Y(n455) );
  OA22X1_RVT U586 ( .A1(n437), .A2(n241), .A3(n455), .A4(n245), .Y(n438) );
  OA221X1_RVT U587 ( .A1(s2val[14]), .A2(n492), .A3(n445), .A4(n491), .A5(n438), .Y(n610) );
  INVX1_RVT U588 ( .A(i_adder_result_a[14]), .Y(n439) );
  OA22X1_RVT U589 ( .A1(n610), .A2(n249), .A3(n439), .A4(n251), .Y(n444) );
  AOI22X1_RVT U590 ( .A1(x_snglec_wben), .A2(xresult[14]), .A3(n567), .A4(
        aux_datar[14]), .Y(n443) );
  OA22X1_RVT U591 ( .A1(s2val[14]), .A2(n736), .A3(n583), .A4(n440), .Y(n442)
         );
  NAND2X0_RVT U592 ( .A1(s1val[14]), .A2(n585), .Y(n441) );
  NAND4X0_RVT U593 ( .A1(n444), .A2(n443), .A3(n442), .A4(n441), .Y(
        p3res_sc[14]) );
  AO22X1_RVT U594 ( .A1(ldvalid_wb), .A2(drd[14]), .A3(n726), .A4(p3res_sc[14]), .Y(n691) );
  INVX1_RVT U595 ( .A(s2val[12]), .Y(n465) );
  OA22X1_RVT U596 ( .A1(n465), .A2(n245), .A3(n445), .A4(n241), .Y(n446) );
  OA221X1_RVT U597 ( .A1(s2val[13]), .A2(n492), .A3(n455), .A4(n491), .A5(n446), .Y(n615) );
  INVX1_RVT U598 ( .A(i_adder_result_a[13]), .Y(n447) );
  OA22X1_RVT U599 ( .A1(n615), .A2(n249), .A3(n447), .A4(n251), .Y(n453) );
  AOI22X1_RVT U600 ( .A1(x_snglec_wben), .A2(xresult[13]), .A3(n567), .A4(
        aux_datar[13]), .Y(n452) );
  OA22X1_RVT U601 ( .A1(s2val[13]), .A2(n736), .A3(n583), .A4(n449), .Y(n451)
         );
  NAND2X0_RVT U602 ( .A1(s1val[13]), .A2(n585), .Y(n450) );
  NAND4X0_RVT U603 ( .A1(n453), .A2(n452), .A3(n451), .A4(n450), .Y(
        p3res_sc[13]) );
  AO22X1_RVT U604 ( .A1(ldvalid_wb), .A2(drd[13]), .A3(n726), .A4(p3res_sc[13]), .Y(n692) );
  AOI22X1_RVT U605 ( .A1(x_snglec_wben), .A2(xresult[12]), .A3(n567), .A4(
        aux_datar[12]), .Y(n463) );
  INVX1_RVT U606 ( .A(s2val[11]), .Y(n473) );
  OA22X1_RVT U607 ( .A1(n473), .A2(n245), .A3(n455), .A4(n241), .Y(n456) );
  OA221X1_RVT U608 ( .A1(s2val[12]), .A2(n492), .A3(n465), .A4(n491), .A5(n456), .Y(n637) );
  INVX1_RVT U611 ( .A(i_adder_result_a[12]), .Y(n458) );
  OA22X1_RVT U612 ( .A1(n637), .A2(n249), .A3(n458), .A4(n251), .Y(n462) );
  OA22X1_RVT U613 ( .A1(s2val[12]), .A2(n736), .A3(n583), .A4(n459), .Y(n461)
         );
  NAND2X0_RVT U614 ( .A1(s1val[12]), .A2(n585), .Y(n460) );
  NAND4X0_RVT U615 ( .A1(n463), .A2(n462), .A3(n461), .A4(n460), .Y(
        p3res_sc[12]) );
  AO22X1_RVT U616 ( .A1(ldvalid_wb), .A2(drd[12]), .A3(n726), .A4(p3res_sc[12]), .Y(n693) );
  AOI22X1_RVT U617 ( .A1(x_snglec_wben), .A2(xresult[11]), .A3(n567), .A4(
        aux_datar[11]), .Y(n472) );
  INVX1_RVT U618 ( .A(s2val[10]), .Y(n481) );
  OA22X1_RVT U619 ( .A1(n465), .A2(n241), .A3(n481), .A4(n245), .Y(n466) );
  OA221X1_RVT U620 ( .A1(s2val[11]), .A2(n492), .A3(n473), .A4(n491), .A5(n466), .Y(n609) );
  INVX1_RVT U621 ( .A(i_adder_result_a[11]), .Y(n467) );
  OA22X1_RVT U622 ( .A1(n609), .A2(n249), .A3(n467), .A4(n251), .Y(n471) );
  OA22X1_RVT U623 ( .A1(s2val[11]), .A2(n736), .A3(n583), .A4(n468), .Y(n470)
         );
  NAND2X0_RVT U624 ( .A1(s1val[11]), .A2(n585), .Y(n469) );
  AO22X1_RVT U627 ( .A1(ldvalid_wb), .A2(drd[11]), .A3(n726), .A4(p3res_sc[11]), .Y(n694) );
  AOI22X1_RVT U628 ( .A1(x_snglec_wben), .A2(xresult[10]), .A3(n567), .A4(
        aux_datar[10]), .Y(n480) );
  INVX1_RVT U629 ( .A(s2val[9]), .Y(n489) );
  OA22X1_RVT U630 ( .A1(n489), .A2(n245), .A3(n473), .A4(n241), .Y(n474) );
  OA221X1_RVT U631 ( .A1(s2val[10]), .A2(n492), .A3(n481), .A4(n491), .A5(n474), .Y(n618) );
  INVX1_RVT U632 ( .A(i_adder_result_a[10]), .Y(n475) );
  OA22X1_RVT U633 ( .A1(n618), .A2(n249), .A3(n475), .A4(n251), .Y(n479) );
  OA22X1_RVT U634 ( .A1(s2val[10]), .A2(n736), .A3(n583), .A4(n476), .Y(n478)
         );
  NAND2X0_RVT U635 ( .A1(s1val[10]), .A2(n585), .Y(n477) );
  NAND4X0_RVT U636 ( .A1(n480), .A2(n479), .A3(n478), .A4(n477), .Y(
        p3res_sc[10]) );
  AO22X1_RVT U637 ( .A1(ldvalid_wb), .A2(drd[10]), .A3(n726), .A4(p3res_sc[10]), .Y(n695) );
  AOI22X1_RVT U638 ( .A1(x_snglec_wben), .A2(xresult[9]), .A3(n567), .A4(
        aux_datar[9]), .Y(n488) );
  OA22X1_RVT U639 ( .A1(n481), .A2(n241), .A3(n500), .A4(n245), .Y(n482) );
  OA221X1_RVT U640 ( .A1(s2val[9]), .A2(n492), .A3(n489), .A4(n491), .A5(n482), 
        .Y(n611) );
  INVX1_RVT U641 ( .A(i_adder_result_a[9]), .Y(n483) );
  OA22X1_RVT U642 ( .A1(n611), .A2(n249), .A3(n483), .A4(n251), .Y(n487) );
  OA22X1_RVT U643 ( .A1(s2val[9]), .A2(n736), .A3(n583), .A4(n484), .Y(n486)
         );
  NAND2X0_RVT U644 ( .A1(s1val[9]), .A2(n585), .Y(n485) );
  NAND4X0_RVT U645 ( .A1(n488), .A2(n487), .A3(n486), .A4(n485), .Y(
        p3res_sc[9]) );
  AO22X1_RVT U646 ( .A1(ldvalid_wb), .A2(drd[9]), .A3(n726), .A4(p3res_sc[9]), 
        .Y(n696) );
  OA22X1_RVT U647 ( .A1(n489), .A2(n241), .A3(n509), .A4(n245), .Y(n490) );
  OA221X1_RVT U648 ( .A1(s2val[8]), .A2(n492), .A3(n500), .A4(n491), .A5(n490), 
        .Y(n617) );
  INVX1_RVT U649 ( .A(i_adder_result_a[8]), .Y(n493) );
  OA22X1_RVT U650 ( .A1(n617), .A2(n249), .A3(n493), .A4(n251), .Y(n499) );
  AOI22X1_RVT U651 ( .A1(x_snglec_wben), .A2(xresult[8]), .A3(n567), .A4(
        aux_datar[8]), .Y(n498) );
  OA22X1_RVT U652 ( .A1(s2val[8]), .A2(n736), .A3(n583), .A4(n495), .Y(n497)
         );
  NAND2X0_RVT U653 ( .A1(s1val[8]), .A2(n585), .Y(n496) );
  AO22X1_RVT U655 ( .A1(ldvalid_wb), .A2(drd[8]), .A3(n726), .A4(p3res_sc[8]), 
        .Y(n697) );
  INVX1_RVT U656 ( .A(s2val[6]), .Y(n517) );
  OA22X1_RVT U657 ( .A1(n517), .A2(n245), .A3(n500), .A4(n241), .Y(n501) );
  OA221X1_RVT U658 ( .A1(s2val[7]), .A2(n235), .A3(n509), .A4(n576), .A5(n501), 
        .Y(n601) );
  INVX1_RVT U659 ( .A(i_adder_result_a[7]), .Y(n502) );
  OA22X1_RVT U660 ( .A1(n601), .A2(n249), .A3(n502), .A4(n251), .Y(n508) );
  AOI22X1_RVT U662 ( .A1(x_snglec_wben), .A2(xresult[7]), .A3(n567), .A4(
        aux_datar[7]), .Y(n507) );
  OA22X1_RVT U663 ( .A1(s2val[7]), .A2(n737), .A3(n583), .A4(n504), .Y(n506)
         );
  NAND2X0_RVT U664 ( .A1(s1val[7]), .A2(n585), .Y(n505) );
  AO22X1_RVT U666 ( .A1(ldvalid_wb), .A2(drd[7]), .A3(n726), .A4(p3res_sc[7]), 
        .Y(p3result[7]) );
  AOI22X1_RVT U667 ( .A1(x_snglec_wben), .A2(xresult[6]), .A3(n567), .A4(
        aux_datar[6]), .Y(n516) );
  INVX1_RVT U668 ( .A(s2val[5]), .Y(n527) );
  OA22X1_RVT U669 ( .A1(n527), .A2(n245), .A3(n509), .A4(n241), .Y(n510) );
  OA221X1_RVT U670 ( .A1(s2val[6]), .A2(n235), .A3(n517), .A4(n576), .A5(n510), 
        .Y(n604) );
  INVX1_RVT U671 ( .A(i_adder_result_a[6]), .Y(n511) );
  OA22X1_RVT U672 ( .A1(n604), .A2(n249), .A3(n511), .A4(n251), .Y(n515) );
  OA22X1_RVT U673 ( .A1(s2val[6]), .A2(n737), .A3(n583), .A4(n512), .Y(n514)
         );
  NAND2X0_RVT U674 ( .A1(s1val[6]), .A2(n585), .Y(n513) );
  AO22X1_RVT U676 ( .A1(ldvalid_wb), .A2(drd[6]), .A3(n726), .A4(p3res_sc[6]), 
        .Y(p3result[6]) );
  AOI22X1_RVT U677 ( .A1(x_snglec_wben), .A2(xresult[5]), .A3(n567), .A4(
        aux_datar[5]), .Y(n525) );
  OA22X1_RVT U678 ( .A1(n703), .A2(n245), .A3(n517), .A4(n241), .Y(n518) );
  OA221X1_RVT U679 ( .A1(s2val[5]), .A2(n235), .A3(n527), .A4(n576), .A5(n518), 
        .Y(n599) );
  INVX1_RVT U680 ( .A(i_adder_result_a[5]), .Y(n519) );
  OA22X1_RVT U681 ( .A1(n599), .A2(n249), .A3(n519), .A4(n251), .Y(n524) );
  OA22X1_RVT U682 ( .A1(s2val[5]), .A2(n737), .A3(n583), .A4(n521), .Y(n523)
         );
  NAND2X0_RVT U683 ( .A1(s1val[5]), .A2(n585), .Y(n522) );
  AO22X1_RVT U685 ( .A1(ldvalid_wb), .A2(drd[5]), .A3(n728), .A4(p3res_sc[5]), 
        .Y(p3result[5]) );
  AOI22X1_RVT U686 ( .A1(x_snglec_wben), .A2(xresult[4]), .A3(n567), .A4(
        aux_datar[4]), .Y(n536) );
  OA22X1_RVT U687 ( .A1(n702), .A2(n245), .A3(n527), .A4(n241), .Y(n528) );
  OA221X1_RVT U688 ( .A1(s2val[4]), .A2(n235), .A3(n703), .A4(n576), .A5(n528), 
        .Y(n606) );
  INVX1_RVT U691 ( .A(i_adder_result_a[4]), .Y(n531) );
  OA22X1_RVT U692 ( .A1(n606), .A2(n249), .A3(n531), .A4(n251), .Y(n535) );
  OA22X1_RVT U693 ( .A1(s2val[4]), .A2(n737), .A3(n583), .A4(n532), .Y(n534)
         );
  NAND2X0_RVT U694 ( .A1(s1val[4]), .A2(n585), .Y(n533) );
  AO22X1_RVT U696 ( .A1(ldvalid_wb), .A2(drd[4]), .A3(n728), .A4(p3res_sc[4]), 
        .Y(p3result[4]) );
  AOI22X1_RVT U697 ( .A1(x_snglec_wben), .A2(xresult[3]), .A3(n567), .A4(
        aux_datar[3]), .Y(n544) );
  OA22X1_RVT U698 ( .A1(n703), .A2(n241), .A3(n701), .A4(n245), .Y(n538) );
  OA221X1_RVT U699 ( .A1(s2val[3]), .A2(n235), .A3(n702), .A4(n576), .A5(n538), 
        .Y(n603) );
  INVX1_RVT U700 ( .A(i_adder_result_a[3]), .Y(n539) );
  OA22X1_RVT U701 ( .A1(n603), .A2(n249), .A3(n539), .A4(n251), .Y(n543) );
  OA22X1_RVT U702 ( .A1(s2val[3]), .A2(n737), .A3(n583), .A4(n540), .Y(n542)
         );
  NAND2X0_RVT U703 ( .A1(s1val[3]), .A2(n585), .Y(n541) );
  AO22X1_RVT U705 ( .A1(ldvalid_wb), .A2(drd[3]), .A3(n728), .A4(p3res_sc[3]), 
        .Y(p3result[3]) );
  AOI22X1_RVT U706 ( .A1(x_snglec_wben), .A2(xresult[2]), .A3(n567), .A4(
        aux_datar[2]), .Y(n553) );
  OA22X1_RVT U707 ( .A1(n702), .A2(n241), .A3(n700), .A4(n245), .Y(n547) );
  OA221X1_RVT U708 ( .A1(s2val[2]), .A2(n235), .A3(n701), .A4(n576), .A5(n547), 
        .Y(n602) );
  INVX1_RVT U709 ( .A(i_adder_result_a[2]), .Y(n548) );
  OA22X1_RVT U710 ( .A1(n602), .A2(n249), .A3(n548), .A4(n251), .Y(n552) );
  OA22X1_RVT U711 ( .A1(s2val[2]), .A2(n737), .A3(n583), .A4(n549), .Y(n551)
         );
  NAND2X0_RVT U712 ( .A1(s1val[2]), .A2(n585), .Y(n550) );
  AO22X1_RVT U714 ( .A1(ldvalid_wb), .A2(drd[2]), .A3(n728), .A4(p3res_sc[2]), 
        .Y(p3result[2]) );
  AOI22X1_RVT U715 ( .A1(x_snglec_wben), .A2(xresult[1]), .A3(n567), .A4(
        aux_datar[1]), .Y(n565) );
  OA22X1_RVT U716 ( .A1(n701), .A2(n241), .A3(n699), .A4(n245), .Y(n557) );
  OA221X1_RVT U717 ( .A1(s2val[1]), .A2(n235), .A3(n700), .A4(n576), .A5(n557), 
        .Y(n605) );
  INVX1_RVT U718 ( .A(i_adder_result_a[1]), .Y(n560) );
  OA22X1_RVT U719 ( .A1(n605), .A2(n249), .A3(n560), .A4(n251), .Y(n564) );
  OA22X1_RVT U720 ( .A1(s2val[1]), .A2(n737), .A3(n583), .A4(n561), .Y(n563)
         );
  NAND2X0_RVT U721 ( .A1(s1val[1]), .A2(n585), .Y(n562) );
  AO22X1_RVT U724 ( .A1(ldvalid_wb), .A2(drd[1]), .A3(n728), .A4(p3res_sc[1]), 
        .Y(p3result[1]) );
  AOI22X1_RVT U725 ( .A1(x_snglec_wben), .A2(xresult[0]), .A3(n567), .A4(
        aux_datar[0]), .Y(n589) );
  OA22X1_RVT U728 ( .A1(n700), .A2(n241), .A3(n245), .A4(n571), .Y(n575) );
  OA221X1_RVT U729 ( .A1(s2val[0]), .A2(n235), .A3(n699), .A4(n576), .A5(n575), 
        .Y(n626) );
  INVX1_RVT U730 ( .A(i_adder_result_a[0]), .Y(n580) );
  OA22X1_RVT U731 ( .A1(n626), .A2(n249), .A3(n580), .A4(n251), .Y(n588) );
  OA22X1_RVT U732 ( .A1(s2val[0]), .A2(n737), .A3(n583), .A4(n582), .Y(n587)
         );
  NAND2X0_RVT U733 ( .A1(s1val[0]), .A2(n585), .Y(n586) );
  AO22X1_RVT U735 ( .A1(ldvalid_wb), .A2(drd[0]), .A3(n728), .A4(p3res_sc[0]), 
        .Y(p3result[0]) );
  INVX1_RVT U745 ( .A(p3_alu_logiciv), .Y(n596) );
  OR3X1_RVT U746 ( .A1(n596), .A2(n597), .A3(p3_alu_arithiv), .Y(n607) );
  INVX1_RVT U747 ( .A(n607), .Y(n664) );
  AOI22X1_RVT U749 ( .A1(n598), .A2(n664), .A3(i_adder_zero_a), .A4(n667), .Y(
        n643) );
  INVX1_RVT U750 ( .A(n646), .Y(n600) );
  NAND4X0_RVT U751 ( .A1(n602), .A2(n601), .A3(n600), .A4(n599), .Y(n641) );
  NAND4X0_RVT U752 ( .A1(n606), .A2(n605), .A3(n604), .A4(n603), .Y(n640) );
  INVX1_RVT U753 ( .A(n667), .Y(n666) );
  NAND2X0_RVT U754 ( .A1(n607), .A2(n666), .Y(n644) );
  NAND4X0_RVT U755 ( .A1(n611), .A2(n610), .A3(n609), .A4(n608), .Y(n612) );
  NOR4X1_RVT U756 ( .A1(n644), .A2(n614), .A3(n613), .A4(n612), .Y(n636) );
  NAND4X0_RVT U757 ( .A1(n618), .A2(n617), .A3(n616), .A4(n615), .Y(n634) );
  NAND4X0_RVT U758 ( .A1(n622), .A2(n621), .A3(n620), .A4(n619), .Y(n633) );
  NAND4X0_RVT U759 ( .A1(n626), .A2(n625), .A3(n624), .A4(n623), .Y(n632) );
  NAND4X0_RVT U760 ( .A1(n630), .A2(n629), .A3(n628), .A4(n627), .Y(n631) );
  NOR4X1_RVT U761 ( .A1(n634), .A2(n633), .A3(n632), .A4(n631), .Y(n635) );
  NAND4X0_RVT U762 ( .A1(n638), .A2(n637), .A3(n636), .A4(n635), .Y(n639) );
  OR3X1_RVT U763 ( .A1(n641), .A2(n640), .A3(n639), .Y(n642) );
  INVX1_RVT U765 ( .A(n644), .Y(n669) );
  AO21X1_RVT U767 ( .A1(n666), .A2(n647), .A3(n664), .Y(n660) );
  AO22X1_RVT U768 ( .A1(s2val[0]), .A2(n724), .A3(s2val[31]), .A4(n723), .Y(
        n659) );
  NAND2X0_RVT U769 ( .A1(n649), .A2(p3_alu_absiv), .Y(n656) );
  INVX1_RVT U770 ( .A(n656), .Y(n657) );
  OA222X1_RVT U771 ( .A1(s2val_inverted_r), .A2(br_flags_a[1]), .A3(n651), 
        .A4(n650), .A5(n649), .A6(p3_alu_absiv), .Y(n655) );
  AND2X1_RVT U772 ( .A1(n653), .A2(n652), .Y(n654) );
  AO221X1_RVT U773 ( .A1(n657), .A2(s2val_inverted_r), .A3(n656), .A4(n655), 
        .A5(n654), .Y(n658) );
  AO222X1_RVT U774 ( .A1(n660), .A2(aluflags_r[1]), .A3(n659), .A4(n669), .A5(
        n658), .A6(n667), .Y(alurflags[1]) );
  OA221X1_RVT U775 ( .A1(s2val[31]), .A2(s2val[30]), .A3(n704), .A4(n662), 
        .A5(n723), .Y(n670) );
  AO21X1_RVT U776 ( .A1(n666), .A2(n245), .A3(n664), .Y(n668) );
  AO222X1_RVT U777 ( .A1(n670), .A2(n669), .A3(n668), .A4(aluflags_r[0]), .A5(
        br_flags_a[0]), .A6(n667), .Y(alurflags[0]) );
  NAND2X0_RVT U375 ( .A1(p3_alu_logiciv), .A2(n716), .Y(n583) );
  INVX1_RVT U5 ( .A(rst_a), .Y(n698) );
  INVX1_RVT U6 ( .A(s2val[0]), .Y(n699) );
  INVX1_RVT U7 ( .A(s2val[1]), .Y(n700) );
  INVX1_RVT U9 ( .A(s2val[3]), .Y(n702) );
  INVX1_RVT U13 ( .A(s2val[4]), .Y(n703) );
  INVX1_RVT U15 ( .A(s2val[31]), .Y(n704) );
  NBUFFX4_RVT U18 ( .A(p3_alu_op[0]), .Y(n707) );
  INVX1_RVT U42 ( .A(p3_alu_op[1]), .Y(n711) );
  INVX1_RVT U44 ( .A(n235), .Y(n713) );
  INVX2_RVT U60 ( .A(x_snglec_wben), .Y(n716) );
  INVX1_RVT U81 ( .A(n425), .Y(n722) );
  INVX1_RVT U85 ( .A(n245), .Y(n723) );
  INVX1_RVT U106 ( .A(n241), .Y(n724) );
  INVX1_RVT U177 ( .A(n251), .Y(n729) );
  INVX1_RVT U230 ( .A(n249), .Y(n732) );
  NBUFFX2_RVT U318 ( .A(n584), .Y(n737) );
  AO22X1_RVT U736 ( .A1(n721), .A2(s1val[24]), .A3(n3), .A4(
        i_adder_result_a[24]), .Y(mc_addr[24]) );
  AO22X1_RVT U738 ( .A1(n721), .A2(s1val[26]), .A3(n3), .A4(
        i_adder_result_a[26]), .Y(mc_addr[26]) );
  AO22X1_RVT U737 ( .A1(n721), .A2(s1val[25]), .A3(n3), .A4(
        i_adder_result_a[25]), .Y(mc_addr[25]) );
  AO22X1_RVT U740 ( .A1(n721), .A2(s1val[28]), .A3(n3), .A4(
        i_adder_result_a[28]), .Y(mc_addr[28]) );
  AO22X1_RVT U739 ( .A1(n721), .A2(s1val[27]), .A3(n3), .A4(
        i_adder_result_a[27]), .Y(mc_addr[27]) );
  AO22X1_RVT U743 ( .A1(n721), .A2(s1val[30]), .A3(n3), .A4(
        i_adder_result_a[30]), .Y(mc_addr[30]) );
  AO22X1_RVT U741 ( .A1(n721), .A2(s1val[29]), .A3(n3), .A4(
        i_adder_result_a[29]), .Y(mc_addr[29]) );
  AO22X1_RVT U744 ( .A1(n721), .A2(s1val[31]), .A3(n3), .A4(
        i_adder_result_a[31]), .Y(mc_addr[31]) );
  AO22X1_RVT U20 ( .A1(n719), .A2(s1val[11]), .A3(n3), .A4(
        i_adder_result_a[11]), .Y(mc_addr[11]) );
  AO22X1_RVT U23 ( .A1(n719), .A2(s1val[9]), .A3(n3), .A4(i_adder_result_a[9]), 
        .Y(mc_addr[9]) );
  AO22X1_RVT U21 ( .A1(n719), .A2(s1val[10]), .A3(n3), .A4(
        i_adder_result_a[10]), .Y(mc_addr[10]) );
  AO22X1_RVT U25 ( .A1(n719), .A2(s1val[7]), .A3(n3), .A4(i_adder_result_a[7]), 
        .Y(mc_addr[7]) );
  AO22X1_RVT U24 ( .A1(n721), .A2(s1val[8]), .A3(n3), .A4(i_adder_result_a[8]), 
        .Y(mc_addr[8]) );
  AO22X1_RVT U27 ( .A1(n721), .A2(s1val[5]), .A3(n3), .A4(i_adder_result_a[5]), 
        .Y(mc_addr[5]) );
  AO22X1_RVT U26 ( .A1(n719), .A2(s1val[6]), .A3(n3), .A4(i_adder_result_a[6]), 
        .Y(mc_addr[6]) );
  AO22X1_RVT U29 ( .A1(n721), .A2(s1val[3]), .A3(n3), .A4(i_adder_result_a[3]), 
        .Y(mc_addr[3]) );
  AO22X1_RVT U28 ( .A1(n721), .A2(s1val[4]), .A3(n3), .A4(i_adder_result_a[4]), 
        .Y(mc_addr[4]) );
  AO22X1_RVT U31 ( .A1(n719), .A2(s1val[17]), .A3(n3), .A4(
        i_adder_result_a[17]), .Y(mc_addr[17]) );
  AO22X1_RVT U30 ( .A1(n719), .A2(s1val[18]), .A3(n3), .A4(
        i_adder_result_a[18]), .Y(mc_addr[18]) );
  AO22X1_RVT U33 ( .A1(n719), .A2(s1val[15]), .A3(n3), .A4(
        i_adder_result_a[15]), .Y(mc_addr[15]) );
  AO22X1_RVT U32 ( .A1(n719), .A2(s1val[16]), .A3(n3), .A4(
        i_adder_result_a[16]), .Y(mc_addr[16]) );
  AO22X1_RVT U35 ( .A1(n719), .A2(s1val[13]), .A3(n3), .A4(
        i_adder_result_a[13]), .Y(mc_addr[13]) );
  AO22X1_RVT U34 ( .A1(n719), .A2(s1val[14]), .A3(n3), .A4(
        i_adder_result_a[14]), .Y(mc_addr[14]) );
  AO22X1_RVT U37 ( .A1(n721), .A2(s1val[2]), .A3(n3), .A4(i_adder_result_a[2]), 
        .Y(mc_addr[2]) );
  AO22X1_RVT U36 ( .A1(n719), .A2(s1val[12]), .A3(n3), .A4(
        i_adder_result_a[12]), .Y(mc_addr[12]) );
  AO22X1_RVT U314 ( .A1(p3_alu_logiciv), .A2(n598), .A3(p3_alu_arithiv), .A4(
        i_adder_zero_a), .Y(br_flags_a[3]) );
  AO222X1_RVT U766 ( .A1(n646), .A2(n669), .A3(n667), .A4(br_flags_a[2]), .A5(
        n645), .A6(n664), .Y(alurflags[2]) );
  NAND2X0_RVT U764 ( .A1(n643), .A2(n642), .Y(alurflags[3]) );
  NAND4X0_RVT U654 ( .A1(n499), .A2(n498), .A3(n497), .A4(n496), .Y(
        p3res_sc[8]) );
  NAND4X0_RVT U625 ( .A1(n472), .A2(n471), .A3(n470), .A4(n469), .Y(
        p3res_sc[11]) );
  NAND4X0_RVT U734 ( .A1(n589), .A2(n588), .A3(n587), .A4(n586), .Y(
        p3res_sc[0]) );
  NAND4X0_RVT U722 ( .A1(n565), .A2(n564), .A3(n563), .A4(n562), .Y(
        p3res_sc[1]) );
  OAI221X1_RVT U155 ( .A1(n70), .A2(n69), .A3(s1val[27]), .A4(p3_alu_op[0]), 
        .A5(n68), .Y(n303) );
  OAI221X1_RVT U118 ( .A1(n43), .A2(n42), .A3(s1val[24]), .A4(p3_alu_op[0]), 
        .A5(n41), .Y(n331) );
  NAND4X0_RVT U665 ( .A1(n508), .A2(n507), .A3(n506), .A4(n505), .Y(
        p3res_sc[7]) );
  NAND4X0_RVT U684 ( .A1(n525), .A2(n524), .A3(n523), .A4(n522), .Y(
        p3res_sc[5]) );
  NAND4X0_RVT U675 ( .A1(n516), .A2(n515), .A3(n514), .A4(n513), .Y(
        p3res_sc[6]) );
  NAND4X0_RVT U704 ( .A1(n544), .A2(n543), .A3(n542), .A4(n541), .Y(
        p3res_sc[3]) );
  NAND4X0_RVT U695 ( .A1(n536), .A2(n535), .A3(n534), .A4(n533), .Y(
        p3res_sc[4]) );
  NAND4X0_RVT U713 ( .A1(n553), .A2(n552), .A3(n551), .A4(n550), .Y(
        p3res_sc[2]) );
  NBUFFX2_RVT U317 ( .A(n584), .Y(n736) );
  OA21X1_RVT U748 ( .A1(p3_alu_arithiv), .A2(n597), .A3(n596), .Y(n667) );
  AO22X1_RVT U14 ( .A1(n719), .A2(s1val[19]), .A3(n3), .A4(
        i_adder_result_a[19]), .Y(mc_addr[19]) );
  AO22X1_RVT U12 ( .A1(n719), .A2(s1val[22]), .A3(n3), .A4(
        i_adder_result_a[22]), .Y(mc_addr[22]) );
  AO22X1_RVT U40 ( .A1(n719), .A2(s1val[23]), .A3(n3), .A4(
        i_adder_result_a[23]), .Y(mc_addr[23]) );
  OAI221X1_RVT U76 ( .A1(n23), .A2(n22), .A3(s1val[15]), .A4(p3_alu_op[0]), 
        .A5(n21), .Y(n429) );
  OAI221X1_RVT U109 ( .A1(n39), .A2(n38), .A3(s1val[13]), .A4(p3_alu_op[0]), 
        .A5(n37), .Y(n449) );
  OAI221X1_RVT U98 ( .A1(n32), .A2(n31), .A3(s1val[16]), .A4(p3_alu_op[0]), 
        .A5(n30), .Y(n414) );
  OAI221X1_RVT U164 ( .A1(n76), .A2(n75), .A3(s1val[14]), .A4(p3_alu_op[0]), 
        .A5(n74), .Y(n440) );
  OAI221X1_RVT U129 ( .A1(n51), .A2(n50), .A3(s1val[23]), .A4(p3_alu_op[0]), 
        .A5(n49), .Y(n341) );
  OAI221X1_RVT U180 ( .A1(n87), .A2(n86), .A3(s1val[3]), .A4(n707), .A5(n85), 
        .Y(n540) );
  OAI221X1_RVT U172 ( .A1(n82), .A2(n81), .A3(s1val[22]), .A4(p3_alu_op[0]), 
        .A5(n80), .Y(n351) );
  OAI221X1_RVT U200 ( .A1(n103), .A2(n102), .A3(s1val[19]), .A4(p3_alu_op[0]), 
        .A5(n101), .Y(n383) );
  OAI221X1_RVT U192 ( .A1(n96), .A2(n95), .A3(s1val[17]), .A4(p3_alu_op[0]), 
        .A5(n94), .Y(n403) );
  OAI221X1_RVT U214 ( .A1(n114), .A2(n113), .A3(s1val[10]), .A4(p3_alu_op[0]), 
        .A5(n112), .Y(n476) );
  OAI221X1_RVT U206 ( .A1(n107), .A2(n106), .A3(s1val[29]), .A4(p3_alu_op[0]), 
        .A5(n105), .Y(n282) );
  OAI221X1_RVT U225 ( .A1(n122), .A2(n121), .A3(s1val[25]), .A4(p3_alu_op[0]), 
        .A5(n120), .Y(n322) );
  OAI221X1_RVT U219 ( .A1(n118), .A2(n117), .A3(s1val[30]), .A4(n707), .A5(
        n116), .Y(n273) );
  OAI221X1_RVT U241 ( .A1(n135), .A2(n134), .A3(s1val[12]), .A4(p3_alu_op[0]), 
        .A5(n133), .Y(n459) );
  OAI221X1_RVT U234 ( .A1(n130), .A2(n129), .A3(s1val[9]), .A4(p3_alu_op[0]), 
        .A5(n128), .Y(n484) );
  OAI221X1_RVT U252 ( .A1(n147), .A2(n146), .A3(s1val[28]), .A4(p3_alu_op[0]), 
        .A5(n145), .Y(n294) );
  OAI221X1_RVT U247 ( .A1(n141), .A2(n140), .A3(s1val[26]), .A4(p3_alu_op[0]), 
        .A5(n139), .Y(n313) );
  OAI221X1_RVT U264 ( .A1(n158), .A2(n157), .A3(s1val[1]), .A4(n707), .A5(n156), .Y(n561) );
  OAI221X1_RVT U259 ( .A1(n154), .A2(n153), .A3(s1val[0]), .A4(n707), .A5(n152), .Y(n582) );
  OAI221X1_RVT U292 ( .A1(n190), .A2(n189), .A3(s1val[11]), .A4(p3_alu_op[0]), 
        .A5(n188), .Y(n468) );
  OAI221X1_RVT U284 ( .A1(n178), .A2(n177), .A3(s1val[20]), .A4(p3_alu_op[0]), 
        .A5(n176), .Y(n373) );
  OAI221X1_RVT U303 ( .A1(n208), .A2(n207), .A3(s1val[2]), .A4(n707), .A5(n206), .Y(n549) );
  OAI221X1_RVT U298 ( .A1(n198), .A2(n197), .A3(s1val[18]), .A4(p3_alu_op[0]), 
        .A5(n196), .Y(n394) );
  OAI221X1_RVT U311 ( .A1(n224), .A2(n223), .A3(s1val[21]), .A4(p3_alu_op[0]), 
        .A5(n222), .Y(n364) );
  AO22X1_RVT U10 ( .A1(n719), .A2(s1val[21]), .A3(n3), .A4(
        i_adder_result_a[21]), .Y(mc_addr[21]) );
  AO22X1_RVT U11 ( .A1(n719), .A2(s1val[20]), .A3(n3), .A4(
        i_adder_result_a[20]), .Y(mc_addr[20]) );
  NAND2X0_RVT U355 ( .A1(p3_alu_snglopiv), .A2(n716), .Y(n249) );
  NAND3X0_RVT U361 ( .A1(n649), .A2(p3_alu_arithiv), .A3(n716), .Y(n251) );
  OA21X1_RVT U330 ( .A1(n409), .A2(n421), .A3(n435), .Y(n425) );
  OR2X1_RVT U359 ( .A1(p3_min_instr), .A2(p3_max_instr), .Y(n597) );
  NAND2X0_RVT U343 ( .A1(n244), .A2(n436), .Y(n241) );
  NAND2X0_RVT U331 ( .A1(p3_sop_op_r[1]), .A2(p3_sop_op_r[2]), .Y(n235) );
  NAND2X0_RVT U349 ( .A1(n244), .A2(p3_sop_op_r[0]), .Y(n245) );
  OR2X1_RVT U320 ( .A1(p3int), .A2(p3dolink), .Y(n233) );
  NAND2X0_RVT U54 ( .A1(n705), .A2(n64), .Y(n201) );
  AO22X1_RVT U39 ( .A1(n721), .A2(s1val[0]), .A3(n3), .A4(i_adder_result_a[0]), 
        .Y(mc_addr[0]) );
  NAND2X0_RVT U4 ( .A1(p3awb_field_r[1]), .A2(n2), .Y(n3) );
  INVX1_RVT U125 ( .A(ldvalid_wb), .Y(n726) );
  INVX1_RVT U176 ( .A(ldvalid_wb), .Y(n728) );
  INVX1_RVT U66 ( .A(n645), .Y(n257) );
  INVX1_RVT U336 ( .A(p3_shiftin_sel_r[1]), .Y(n239) );
  INVX1_RVT U77 ( .A(n3), .Y(n719) );
  INVX1_RVT U338 ( .A(p3_shiftin_sel_r[0]), .Y(n238) );
  INVX1_RVT U61 ( .A(n201), .Y(n717) );
  INVX1_RVT U53 ( .A(p3_bit_op_sel[0]), .Y(n64) );
  INVX1_RVT U327 ( .A(p3_sop_op_r[1]), .Y(n421) );
  INVX1_RVT U325 ( .A(p3_sop_op_r[2]), .Y(n240) );
  INVX1_RVT U16 ( .A(p3_bit_op_sel[1]), .Y(n705) );
  INVX1_RVT U8 ( .A(s2val[2]), .Y(n701) );
  INVX1_RVT U80 ( .A(n3), .Y(n721) );
  AO21X2_RVT U379 ( .A1(n716), .A2(n262), .A3(n261), .Y(n585) );
endmodule


module cpu_isle_mult32x5cs_0 ( res_sum, res_carry, dataa, datab, signed_op_a, 
        signed_op_b );
  output [36:0] res_sum;
  output [36:0] res_carry;
  input [4:0] dataa;
  input [31:0] datab;
  input signed_op_a, signed_op_b;
  wire   n1, n3, n5, n6, n8, n9, n10, n12, n14, n15, n16, n17, n19, n20, n23,
         n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40,
         n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54,
         n55, n57, n58, n59, n60, n61, n62, n64, n66, n67, n68, n69, n70, n71,
         n73, n75, n78, n79, n80, n81, n82, n83, n87, n88, n89, n90, n91, n92,
         n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105,
         n106, n107, n108, n109, n110, n111, n112, n113, n114, n115, n116,
         n117, n118, n119, n120, n121, n123, n124, n125, n126, n127, n128,
         n130, n132, n133, n134, n135, n136, n137, n139, n141, n144, n145,
         n146, n147, n148, n149, n154, n155, n156, n157, n158, n159, n160,
         n161, n162, n163, n164, n165, n166, n167, n168, n169, n170, n171,
         n172, n173, n174, n175, n176, n177, n178, n179, n180, n181, n182,
         n183, n184, n185, n186, n187, n188, n190, n191, n192, n193, n194,
         n195, n198, n200, n201, n202, n203, n204, n205, n208, n210, n213,
         n214, n215, n216, n217, n218, n224, n225, n226, n227, n228, n229,
         n230, n231, n232, n233, n234, n235, n236, n237, n238, n239, n240,
         n241, n242, n243, n244, n245, n246, n247, n248, n249, n250, n251,
         n252, n253, n254, n255, n256, n257, n258, n259, n261, n262, n263,
         n264, n265, n267, n268, n271, n273, n275, n276, n277, n278, n279,
         n280, n281, n282, n283, n284, n285, n286, n287, n288, n289, n291,
         n292, n293, n294, n295, n296, n297, n298, n299, n300, n301, n302,
         n303, n304, n305, n306, n307, n308, n309, n310, n311, n312, n313,
         n314, n315, n316, n317, n318, n319, n320, n321, n322, n323, n324,
         n325, n326, n327, n328, n329, n330, n331, n332, n333, n334, n335,
         n336, n337, n338, n339, n340, n341, n342, n343, n344, n345, n346,
         n347, n348, n349, n350, n351, n352, n353, n354, n355, n356, n357,
         n358, n359, n360, n361, n362, n363, n364, n365, n366, n367, n368,
         n369, n370, n371, n372, n373, n377, n379, n382, n386, n388;

  INVX1_RVT U3 ( .A(dataa[3]), .Y(n20) );
  INVX1_RVT U8 ( .A(datab[0]), .Y(n282) );
  OR2X1_RVT U9 ( .A1(dataa[1]), .A2(dataa[2]), .Y(n5) );
  INVX1_RVT U10 ( .A(n5), .Y(n293) );
  NAND2X0_RVT U15 ( .A1(dataa[1]), .A2(dataa[2]), .Y(n8) );
  INVX1_RVT U20 ( .A(datab[1]), .Y(n285) );
  NAND2X0_RVT U21 ( .A1(dataa[3]), .A2(n8), .Y(n292) );
  INVX1_RVT U22 ( .A(n292), .Y(n370) );
  AO22X1_RVT U24 ( .A1(datab[1]), .A2(n377), .A3(n285), .A4(n27), .Y(n9) );
  AO221X1_RVT U25 ( .A1(datab[0]), .A2(n379), .A3(n282), .A4(n386), .A5(n9), 
        .Y(n364) );
  INVX1_RVT U26 ( .A(dataa[1]), .Y(n265) );
  INVX1_RVT U31 ( .A(dataa[0]), .Y(n284) );
  INVX1_RVT U33 ( .A(datab[2]), .Y(n40) );
  INVX1_RVT U38 ( .A(datab[3]), .Y(n47) );
  AO22X1_RVT U39 ( .A1(n258), .A2(n40), .A3(n373), .A4(n47), .Y(n14) );
  AO21X1_RVT U40 ( .A1(n382), .A2(datab[3]), .A3(n14), .Y(n363) );
  NAND2X0_RVT U41 ( .A1(n363), .A2(n364), .Y(n362) );
  AO22X1_RVT U42 ( .A1(n373), .A2(n40), .A3(n258), .A4(n285), .Y(n15) );
  AO21X1_RVT U43 ( .A1(n382), .A2(datab[2]), .A3(n15), .Y(n369) );
  AO221X1_RVT U44 ( .A1(datab[0]), .A2(n377), .A3(n282), .A4(n370), .A5(n386), 
        .Y(n368) );
  AND2X1_RVT U45 ( .A1(n362), .A2(n367), .Y(n16) );
  OA21X1_RVT U46 ( .A1(n364), .A2(n363), .A3(n16), .Y(res_carry[4]) );
  INVX1_RVT U50 ( .A(signed_op_a), .Y(n32) );
  NAND2X0_RVT U51 ( .A1(dataa[4]), .A2(n32), .Y(n19) );
  AO22X1_RVT U52 ( .A1(dataa[3]), .A2(dataa[4]), .A3(n20), .A4(n19), .Y(n288)
         );
  AO22X1_RVT U53 ( .A1(datab[0]), .A2(n288), .A3(n282), .A4(n17), .Y(n38) );
  INVX1_RVT U55 ( .A(datab[4]), .Y(n54) );
  NAND2X0_RVT U57 ( .A1(n258), .A2(n47), .Y(n23) );
  OA221X1_RVT U58 ( .A1(datab[4]), .A2(n12), .A3(n54), .A4(n10), .A5(n23), .Y(
        n37) );
  AO22X1_RVT U64 ( .A1(datab[2]), .A2(n6), .A3(n40), .A4(n388), .Y(n28) );
  OA221X1_RVT U65 ( .A1(datab[1]), .A2(n3), .A3(n285), .A4(n1), .A5(n28), .Y(
        n36) );
  INVX1_RVT U66 ( .A(n29), .Y(res_sum[4]) );
  FADDX1_RVT U67 ( .A(n17), .B(n30), .CI(n362), .CO(n31), .S(n29) );
  INVX1_RVT U68 ( .A(n31), .Y(res_carry[5]) );
  NAND2X0_RVT U70 ( .A1(datab[0]), .A2(n286), .Y(n33) );
  OA221X1_RVT U71 ( .A1(datab[1]), .A2(n17), .A3(n285), .A4(n288), .A5(n33), 
        .Y(n45) );
  INVX1_RVT U72 ( .A(datab[5]), .Y(n62) );
  NAND2X0_RVT U73 ( .A1(n258), .A2(n54), .Y(n34) );
  OA221X1_RVT U74 ( .A1(datab[5]), .A2(n12), .A3(n62), .A4(n10), .A5(n34), .Y(
        n44) );
  AO22X1_RVT U75 ( .A1(datab[3]), .A2(n6), .A3(n47), .A4(n388), .Y(n35) );
  OA221X1_RVT U76 ( .A1(datab[2]), .A2(n3), .A3(n40), .A4(n1), .A5(n35), .Y(
        n43) );
  FADDX1_RVT U77 ( .A(n38), .B(n37), .CI(n36), .CO(n361), .S(n30) );
  NOR2X0_RVT U78 ( .A1(n360), .A2(n361), .Y(res_carry[6]) );
  NAND2X0_RVT U79 ( .A1(datab[1]), .A2(n286), .Y(n39) );
  OA221X1_RVT U80 ( .A1(datab[2]), .A2(n17), .A3(n40), .A4(n288), .A5(n39), 
        .Y(n52) );
  INVX1_RVT U81 ( .A(datab[6]), .Y(n71) );
  NAND2X0_RVT U82 ( .A1(n258), .A2(n62), .Y(n41) );
  OA221X1_RVT U83 ( .A1(datab[6]), .A2(n12), .A3(n71), .A4(n10), .A5(n41), .Y(
        n51) );
  AO22X1_RVT U84 ( .A1(datab[4]), .A2(n6), .A3(n54), .A4(n388), .Y(n42) );
  OA221X1_RVT U85 ( .A1(datab[3]), .A2(n3), .A3(n47), .A4(n1), .A5(n42), .Y(
        n50) );
  FADDX1_RVT U86 ( .A(n45), .B(n44), .CI(n43), .CO(n359), .S(n360) );
  NOR2X0_RVT U87 ( .A1(n358), .A2(n359), .Y(res_carry[7]) );
  NAND2X0_RVT U88 ( .A1(datab[2]), .A2(n286), .Y(n46) );
  OA221X1_RVT U89 ( .A1(datab[3]), .A2(n17), .A3(n47), .A4(n288), .A5(n46), 
        .Y(n60) );
  INVX1_RVT U90 ( .A(datab[7]), .Y(n82) );
  NAND2X0_RVT U91 ( .A1(n258), .A2(n71), .Y(n48) );
  OA221X1_RVT U92 ( .A1(datab[7]), .A2(n12), .A3(n82), .A4(n10), .A5(n48), .Y(
        n59) );
  AO22X1_RVT U93 ( .A1(datab[5]), .A2(n6), .A3(n62), .A4(n388), .Y(n49) );
  OA221X1_RVT U94 ( .A1(datab[4]), .A2(n3), .A3(n54), .A4(n1), .A5(n49), .Y(
        n58) );
  FADDX1_RVT U95 ( .A(n52), .B(n51), .CI(n50), .CO(n357), .S(n358) );
  NOR2X0_RVT U96 ( .A1(n356), .A2(n357), .Y(res_carry[8]) );
  NAND2X0_RVT U97 ( .A1(datab[3]), .A2(n286), .Y(n53) );
  OA221X1_RVT U98 ( .A1(datab[4]), .A2(n17), .A3(n54), .A4(n288), .A5(n53), 
        .Y(n69) );
  INVX1_RVT U99 ( .A(datab[8]), .Y(n92) );
  NAND2X0_RVT U100 ( .A1(n258), .A2(n82), .Y(n55) );
  OA221X1_RVT U101 ( .A1(datab[8]), .A2(n12), .A3(n92), .A4(n10), .A5(n55), 
        .Y(n68) );
  AO22X1_RVT U102 ( .A1(datab[6]), .A2(n6), .A3(n71), .A4(n388), .Y(n57) );
  OA221X1_RVT U103 ( .A1(datab[5]), .A2(n3), .A3(n62), .A4(n1), .A5(n57), .Y(
        n67) );
  FADDX1_RVT U104 ( .A(n60), .B(n59), .CI(n58), .CO(n355), .S(n356) );
  NOR2X0_RVT U105 ( .A1(n354), .A2(n355), .Y(res_carry[9]) );
  NAND2X0_RVT U106 ( .A1(n286), .A2(datab[4]), .Y(n61) );
  OA221X1_RVT U107 ( .A1(datab[5]), .A2(n17), .A3(n62), .A4(n288), .A5(n61), 
        .Y(n80) );
  INVX1_RVT U110 ( .A(datab[9]), .Y(n99) );
  NAND2X0_RVT U111 ( .A1(n258), .A2(n92), .Y(n64) );
  OA221X1_RVT U112 ( .A1(datab[9]), .A2(n12), .A3(n99), .A4(n10), .A5(n64), 
        .Y(n79) );
  AO22X1_RVT U113 ( .A1(datab[7]), .A2(n6), .A3(n82), .A4(n388), .Y(n66) );
  OA221X1_RVT U114 ( .A1(datab[6]), .A2(n3), .A3(n71), .A4(n1), .A5(n66), .Y(
        n78) );
  FADDX1_RVT U115 ( .A(n69), .B(n68), .CI(n67), .CO(n353), .S(n354) );
  NOR2X0_RVT U116 ( .A1(n352), .A2(n353), .Y(res_carry[10]) );
  NAND2X0_RVT U117 ( .A1(n286), .A2(datab[5]), .Y(n70) );
  OA221X1_RVT U118 ( .A1(datab[6]), .A2(n17), .A3(n71), .A4(n288), .A5(n70), 
        .Y(n90) );
  INVX1_RVT U119 ( .A(datab[10]), .Y(n106) );
  NAND2X0_RVT U122 ( .A1(n258), .A2(n99), .Y(n73) );
  OA221X1_RVT U123 ( .A1(datab[10]), .A2(n12), .A3(n106), .A4(n10), .A5(n73), 
        .Y(n89) );
  AO22X1_RVT U124 ( .A1(datab[8]), .A2(n6), .A3(n92), .A4(n388), .Y(n75) );
  OA221X1_RVT U125 ( .A1(datab[7]), .A2(n3), .A3(n82), .A4(n1), .A5(n75), .Y(
        n88) );
  FADDX1_RVT U126 ( .A(n80), .B(n79), .CI(n78), .CO(n351), .S(n352) );
  NOR2X0_RVT U127 ( .A1(n350), .A2(n351), .Y(res_carry[11]) );
  NAND2X0_RVT U128 ( .A1(n286), .A2(datab[6]), .Y(n81) );
  OA221X1_RVT U129 ( .A1(datab[7]), .A2(n17), .A3(n82), .A4(n288), .A5(n81), 
        .Y(n97) );
  INVX1_RVT U130 ( .A(datab[11]), .Y(n113) );
  NAND2X0_RVT U131 ( .A1(n258), .A2(n106), .Y(n83) );
  OA221X1_RVT U132 ( .A1(datab[11]), .A2(n12), .A3(n113), .A4(n10), .A5(n83), 
        .Y(n96) );
  AO22X1_RVT U139 ( .A1(datab[9]), .A2(n6), .A3(n99), .A4(n388), .Y(n87) );
  OA221X1_RVT U140 ( .A1(datab[8]), .A2(n3), .A3(n92), .A4(n1), .A5(n87), .Y(
        n95) );
  FADDX1_RVT U141 ( .A(n90), .B(n89), .CI(n88), .CO(n349), .S(n350) );
  NOR2X0_RVT U142 ( .A1(n348), .A2(n349), .Y(res_carry[12]) );
  NAND2X0_RVT U143 ( .A1(n286), .A2(datab[7]), .Y(n91) );
  OA221X1_RVT U144 ( .A1(datab[8]), .A2(n17), .A3(n92), .A4(n288), .A5(n91), 
        .Y(n104) );
  INVX1_RVT U145 ( .A(datab[12]), .Y(n120) );
  NAND2X0_RVT U146 ( .A1(n258), .A2(n113), .Y(n93) );
  OA221X1_RVT U147 ( .A1(datab[12]), .A2(n12), .A3(n120), .A4(n10), .A5(n93), 
        .Y(n103) );
  AO22X1_RVT U148 ( .A1(datab[10]), .A2(n6), .A3(n106), .A4(n388), .Y(n94) );
  OA221X1_RVT U149 ( .A1(datab[9]), .A2(n3), .A3(n99), .A4(n1), .A5(n94), .Y(
        n102) );
  FADDX1_RVT U150 ( .A(n97), .B(n96), .CI(n95), .CO(n347), .S(n348) );
  NOR2X0_RVT U151 ( .A1(n346), .A2(n347), .Y(res_carry[13]) );
  NAND2X0_RVT U152 ( .A1(n286), .A2(datab[8]), .Y(n98) );
  OA221X1_RVT U153 ( .A1(datab[9]), .A2(n17), .A3(n99), .A4(n288), .A5(n98), 
        .Y(n111) );
  INVX1_RVT U154 ( .A(datab[13]), .Y(n128) );
  NAND2X0_RVT U155 ( .A1(n258), .A2(n120), .Y(n100) );
  OA221X1_RVT U156 ( .A1(datab[13]), .A2(n12), .A3(n128), .A4(n10), .A5(n100), 
        .Y(n110) );
  AO22X1_RVT U157 ( .A1(datab[11]), .A2(n6), .A3(n113), .A4(n388), .Y(n101) );
  OA221X1_RVT U158 ( .A1(datab[10]), .A2(n3), .A3(n106), .A4(n1), .A5(n101), 
        .Y(n109) );
  FADDX1_RVT U159 ( .A(n104), .B(n103), .CI(n102), .CO(n345), .S(n346) );
  NOR2X0_RVT U160 ( .A1(n344), .A2(n345), .Y(res_carry[14]) );
  NAND2X0_RVT U161 ( .A1(n286), .A2(datab[9]), .Y(n105) );
  OA221X1_RVT U162 ( .A1(datab[10]), .A2(n17), .A3(n106), .A4(n288), .A5(n105), 
        .Y(n118) );
  INVX1_RVT U163 ( .A(datab[14]), .Y(n137) );
  NAND2X0_RVT U164 ( .A1(n258), .A2(n128), .Y(n107) );
  OA221X1_RVT U165 ( .A1(datab[14]), .A2(n12), .A3(n137), .A4(n10), .A5(n107), 
        .Y(n117) );
  AO22X1_RVT U166 ( .A1(datab[12]), .A2(n6), .A3(n120), .A4(n388), .Y(n108) );
  OA221X1_RVT U167 ( .A1(datab[11]), .A2(n3), .A3(n113), .A4(n1), .A5(n108), 
        .Y(n116) );
  FADDX1_RVT U168 ( .A(n111), .B(n110), .CI(n109), .CO(n343), .S(n344) );
  NOR2X0_RVT U169 ( .A1(n342), .A2(n343), .Y(res_carry[15]) );
  NAND2X0_RVT U170 ( .A1(n286), .A2(datab[10]), .Y(n112) );
  OA221X1_RVT U171 ( .A1(datab[11]), .A2(n17), .A3(n113), .A4(n288), .A5(n112), 
        .Y(n126) );
  INVX1_RVT U172 ( .A(datab[15]), .Y(n148) );
  NAND2X0_RVT U173 ( .A1(n258), .A2(n137), .Y(n114) );
  OA221X1_RVT U174 ( .A1(datab[15]), .A2(n12), .A3(n148), .A4(n10), .A5(n114), 
        .Y(n125) );
  AO22X1_RVT U175 ( .A1(datab[13]), .A2(n6), .A3(n128), .A4(n388), .Y(n115) );
  OA221X1_RVT U176 ( .A1(datab[12]), .A2(n3), .A3(n120), .A4(n1), .A5(n115), 
        .Y(n124) );
  FADDX1_RVT U177 ( .A(n118), .B(n117), .CI(n116), .CO(n341), .S(n342) );
  NOR2X0_RVT U178 ( .A1(n340), .A2(n341), .Y(res_carry[16]) );
  NAND2X0_RVT U179 ( .A1(n286), .A2(datab[11]), .Y(n119) );
  OA221X1_RVT U180 ( .A1(datab[12]), .A2(n17), .A3(n120), .A4(n288), .A5(n119), 
        .Y(n135) );
  INVX1_RVT U181 ( .A(datab[16]), .Y(n159) );
  NAND2X0_RVT U182 ( .A1(n258), .A2(n148), .Y(n121) );
  OA221X1_RVT U183 ( .A1(datab[16]), .A2(n12), .A3(n159), .A4(n10), .A5(n121), 
        .Y(n134) );
  AO22X1_RVT U184 ( .A1(datab[14]), .A2(n6), .A3(n137), .A4(n388), .Y(n123) );
  OA221X1_RVT U185 ( .A1(datab[13]), .A2(n3), .A3(n128), .A4(n1), .A5(n123), 
        .Y(n133) );
  FADDX1_RVT U186 ( .A(n126), .B(n125), .CI(n124), .CO(n339), .S(n340) );
  NOR2X0_RVT U187 ( .A1(n338), .A2(n339), .Y(res_carry[17]) );
  NAND2X0_RVT U188 ( .A1(n286), .A2(datab[12]), .Y(n127) );
  OA221X1_RVT U189 ( .A1(datab[13]), .A2(n17), .A3(n128), .A4(n288), .A5(n127), 
        .Y(n146) );
  INVX1_RVT U192 ( .A(datab[17]), .Y(n166) );
  NAND2X0_RVT U193 ( .A1(n258), .A2(n159), .Y(n130) );
  OA221X1_RVT U194 ( .A1(datab[17]), .A2(n12), .A3(n166), .A4(n10), .A5(n130), 
        .Y(n145) );
  AO22X1_RVT U195 ( .A1(datab[15]), .A2(n6), .A3(n148), .A4(n388), .Y(n132) );
  OA221X1_RVT U196 ( .A1(datab[14]), .A2(n3), .A3(n137), .A4(n1), .A5(n132), 
        .Y(n144) );
  FADDX1_RVT U197 ( .A(n135), .B(n134), .CI(n133), .CO(n337), .S(n338) );
  NOR2X0_RVT U198 ( .A1(n336), .A2(n337), .Y(res_carry[18]) );
  NAND2X0_RVT U199 ( .A1(n286), .A2(datab[13]), .Y(n136) );
  OA221X1_RVT U200 ( .A1(datab[14]), .A2(n17), .A3(n137), .A4(n288), .A5(n136), 
        .Y(n157) );
  INVX1_RVT U201 ( .A(datab[18]), .Y(n173) );
  NAND2X0_RVT U204 ( .A1(n258), .A2(n166), .Y(n139) );
  OA221X1_RVT U205 ( .A1(datab[18]), .A2(n12), .A3(n173), .A4(n10), .A5(n139), 
        .Y(n156) );
  AO22X1_RVT U206 ( .A1(datab[16]), .A2(n6), .A3(n159), .A4(n388), .Y(n141) );
  OA221X1_RVT U207 ( .A1(datab[15]), .A2(n3), .A3(n148), .A4(n1), .A5(n141), 
        .Y(n155) );
  FADDX1_RVT U208 ( .A(n146), .B(n145), .CI(n144), .CO(n335), .S(n336) );
  NOR2X0_RVT U209 ( .A1(n334), .A2(n335), .Y(res_carry[19]) );
  NAND2X0_RVT U210 ( .A1(n286), .A2(datab[14]), .Y(n147) );
  OA221X1_RVT U211 ( .A1(datab[15]), .A2(n17), .A3(n148), .A4(n288), .A5(n147), 
        .Y(n164) );
  INVX1_RVT U212 ( .A(datab[19]), .Y(n180) );
  NAND2X0_RVT U213 ( .A1(n258), .A2(n173), .Y(n149) );
  OA221X1_RVT U214 ( .A1(datab[19]), .A2(n12), .A3(n180), .A4(n10), .A5(n149), 
        .Y(n163) );
  AO22X1_RVT U221 ( .A1(datab[17]), .A2(n6), .A3(n166), .A4(n388), .Y(n154) );
  OA221X1_RVT U222 ( .A1(datab[16]), .A2(n3), .A3(n159), .A4(n1), .A5(n154), 
        .Y(n162) );
  FADDX1_RVT U223 ( .A(n157), .B(n156), .CI(n155), .CO(n333), .S(n334) );
  NOR2X0_RVT U224 ( .A1(n332), .A2(n333), .Y(res_carry[20]) );
  NAND2X0_RVT U225 ( .A1(n286), .A2(datab[15]), .Y(n158) );
  OA221X1_RVT U226 ( .A1(datab[16]), .A2(n17), .A3(n159), .A4(n288), .A5(n158), 
        .Y(n171) );
  INVX1_RVT U227 ( .A(datab[20]), .Y(n187) );
  NAND2X0_RVT U228 ( .A1(n258), .A2(n180), .Y(n160) );
  OA221X1_RVT U229 ( .A1(datab[20]), .A2(n12), .A3(n187), .A4(n10), .A5(n160), 
        .Y(n170) );
  AO22X1_RVT U230 ( .A1(datab[18]), .A2(n6), .A3(n173), .A4(n388), .Y(n161) );
  OA221X1_RVT U231 ( .A1(datab[17]), .A2(n3), .A3(n166), .A4(n1), .A5(n161), 
        .Y(n169) );
  FADDX1_RVT U232 ( .A(n164), .B(n163), .CI(n162), .CO(n331), .S(n332) );
  NOR2X0_RVT U233 ( .A1(n330), .A2(n331), .Y(res_carry[21]) );
  NAND2X0_RVT U234 ( .A1(n286), .A2(datab[16]), .Y(n165) );
  OA221X1_RVT U235 ( .A1(datab[17]), .A2(n17), .A3(n166), .A4(n288), .A5(n165), 
        .Y(n178) );
  INVX1_RVT U236 ( .A(datab[21]), .Y(n195) );
  NAND2X0_RVT U237 ( .A1(n258), .A2(n187), .Y(n167) );
  OA221X1_RVT U238 ( .A1(datab[21]), .A2(n12), .A3(n195), .A4(n10), .A5(n167), 
        .Y(n177) );
  AO22X1_RVT U239 ( .A1(datab[19]), .A2(n6), .A3(n180), .A4(n388), .Y(n168) );
  OA221X1_RVT U240 ( .A1(datab[18]), .A2(n3), .A3(n173), .A4(n1), .A5(n168), 
        .Y(n176) );
  FADDX1_RVT U241 ( .A(n171), .B(n170), .CI(n169), .CO(n329), .S(n330) );
  NOR2X0_RVT U242 ( .A1(n328), .A2(n329), .Y(res_carry[22]) );
  NAND2X0_RVT U243 ( .A1(n286), .A2(datab[17]), .Y(n172) );
  OA221X1_RVT U244 ( .A1(datab[18]), .A2(n17), .A3(n173), .A4(n288), .A5(n172), 
        .Y(n185) );
  INVX1_RVT U245 ( .A(datab[22]), .Y(n205) );
  NAND2X0_RVT U246 ( .A1(n258), .A2(n195), .Y(n174) );
  OA221X1_RVT U247 ( .A1(datab[22]), .A2(n12), .A3(n205), .A4(n10), .A5(n174), 
        .Y(n184) );
  AO22X1_RVT U248 ( .A1(datab[20]), .A2(n6), .A3(n187), .A4(n388), .Y(n175) );
  OA221X1_RVT U249 ( .A1(datab[19]), .A2(n3), .A3(n180), .A4(n1), .A5(n175), 
        .Y(n183) );
  FADDX1_RVT U250 ( .A(n178), .B(n177), .CI(n176), .CO(n327), .S(n328) );
  NOR2X0_RVT U251 ( .A1(n326), .A2(n327), .Y(res_carry[23]) );
  NAND2X0_RVT U252 ( .A1(n286), .A2(datab[18]), .Y(n179) );
  OA221X1_RVT U253 ( .A1(datab[19]), .A2(n17), .A3(n180), .A4(n288), .A5(n179), 
        .Y(n193) );
  INVX1_RVT U254 ( .A(datab[23]), .Y(n217) );
  NAND2X0_RVT U255 ( .A1(n258), .A2(n205), .Y(n181) );
  OA221X1_RVT U256 ( .A1(datab[23]), .A2(n12), .A3(n217), .A4(n10), .A5(n181), 
        .Y(n192) );
  AO22X1_RVT U257 ( .A1(datab[21]), .A2(n6), .A3(n195), .A4(n388), .Y(n182) );
  OA221X1_RVT U258 ( .A1(datab[20]), .A2(n3), .A3(n187), .A4(n1), .A5(n182), 
        .Y(n191) );
  FADDX1_RVT U259 ( .A(n185), .B(n184), .CI(n183), .CO(n325), .S(n326) );
  NOR2X0_RVT U260 ( .A1(n324), .A2(n325), .Y(res_carry[24]) );
  NAND2X0_RVT U261 ( .A1(n286), .A2(datab[19]), .Y(n186) );
  OA221X1_RVT U262 ( .A1(datab[20]), .A2(n17), .A3(n187), .A4(n288), .A5(n186), 
        .Y(n203) );
  INVX1_RVT U263 ( .A(datab[24]), .Y(n229) );
  NAND2X0_RVT U264 ( .A1(n258), .A2(n217), .Y(n188) );
  OA221X1_RVT U265 ( .A1(datab[24]), .A2(n12), .A3(n229), .A4(n10), .A5(n188), 
        .Y(n202) );
  AO22X1_RVT U266 ( .A1(datab[22]), .A2(n6), .A3(n205), .A4(n388), .Y(n190) );
  OA221X1_RVT U267 ( .A1(datab[21]), .A2(n3), .A3(n195), .A4(n1), .A5(n190), 
        .Y(n201) );
  FADDX1_RVT U268 ( .A(n193), .B(n192), .CI(n191), .CO(n323), .S(n324) );
  NOR2X0_RVT U269 ( .A1(n322), .A2(n323), .Y(res_carry[25]) );
  NAND2X0_RVT U270 ( .A1(n286), .A2(datab[20]), .Y(n194) );
  OA221X1_RVT U271 ( .A1(datab[21]), .A2(n17), .A3(n195), .A4(n288), .A5(n194), 
        .Y(n215) );
  INVX1_RVT U274 ( .A(datab[25]), .Y(n236) );
  NAND2X0_RVT U275 ( .A1(n258), .A2(n229), .Y(n198) );
  OA221X1_RVT U276 ( .A1(datab[25]), .A2(n12), .A3(n236), .A4(n10), .A5(n198), 
        .Y(n214) );
  AO22X1_RVT U277 ( .A1(datab[23]), .A2(n6), .A3(n217), .A4(n388), .Y(n200) );
  OA221X1_RVT U278 ( .A1(datab[22]), .A2(n3), .A3(n205), .A4(n1), .A5(n200), 
        .Y(n213) );
  FADDX1_RVT U279 ( .A(n203), .B(n202), .CI(n201), .CO(n321), .S(n322) );
  NOR2X0_RVT U280 ( .A1(n320), .A2(n321), .Y(res_carry[26]) );
  NAND2X0_RVT U281 ( .A1(n286), .A2(datab[21]), .Y(n204) );
  OA221X1_RVT U282 ( .A1(datab[22]), .A2(n17), .A3(n205), .A4(n288), .A5(n204), 
        .Y(n227) );
  INVX1_RVT U283 ( .A(datab[26]), .Y(n243) );
  NAND2X0_RVT U286 ( .A1(n258), .A2(n236), .Y(n208) );
  OA221X1_RVT U287 ( .A1(datab[26]), .A2(n12), .A3(n243), .A4(n10), .A5(n208), 
        .Y(n226) );
  AO22X1_RVT U288 ( .A1(datab[24]), .A2(n6), .A3(n229), .A4(n388), .Y(n210) );
  OA221X1_RVT U289 ( .A1(datab[23]), .A2(n3), .A3(n217), .A4(n1), .A5(n210), 
        .Y(n225) );
  FADDX1_RVT U290 ( .A(n215), .B(n214), .CI(n213), .CO(n319), .S(n320) );
  NOR2X0_RVT U291 ( .A1(n318), .A2(n319), .Y(res_carry[27]) );
  NAND2X0_RVT U292 ( .A1(n286), .A2(datab[22]), .Y(n216) );
  OA221X1_RVT U293 ( .A1(datab[23]), .A2(n17), .A3(n217), .A4(n288), .A5(n216), 
        .Y(n234) );
  INVX1_RVT U294 ( .A(datab[27]), .Y(n250) );
  NAND2X0_RVT U295 ( .A1(n258), .A2(n243), .Y(n218) );
  OA221X1_RVT U296 ( .A1(datab[27]), .A2(n12), .A3(n250), .A4(n10), .A5(n218), 
        .Y(n233) );
  AO22X1_RVT U302 ( .A1(datab[25]), .A2(n6), .A3(n236), .A4(n388), .Y(n224) );
  OA221X1_RVT U303 ( .A1(datab[24]), .A2(n3), .A3(n229), .A4(n1), .A5(n224), 
        .Y(n232) );
  FADDX1_RVT U304 ( .A(n227), .B(n226), .CI(n225), .CO(n317), .S(n318) );
  NOR2X0_RVT U305 ( .A1(n316), .A2(n317), .Y(res_carry[28]) );
  NAND2X0_RVT U306 ( .A1(n286), .A2(datab[23]), .Y(n228) );
  OA221X1_RVT U307 ( .A1(datab[24]), .A2(n17), .A3(n229), .A4(n288), .A5(n228), 
        .Y(n241) );
  INVX1_RVT U308 ( .A(datab[28]), .Y(n257) );
  NAND2X0_RVT U309 ( .A1(n258), .A2(n250), .Y(n230) );
  OA221X1_RVT U310 ( .A1(datab[28]), .A2(n12), .A3(n257), .A4(n10), .A5(n230), 
        .Y(n240) );
  AO22X1_RVT U311 ( .A1(datab[26]), .A2(n6), .A3(n243), .A4(n388), .Y(n231) );
  OA221X1_RVT U312 ( .A1(datab[25]), .A2(n3), .A3(n236), .A4(n1), .A5(n231), 
        .Y(n239) );
  FADDX1_RVT U313 ( .A(n234), .B(n233), .CI(n232), .CO(n315), .S(n316) );
  NOR2X0_RVT U314 ( .A1(n314), .A2(n315), .Y(res_carry[29]) );
  NAND2X0_RVT U315 ( .A1(n286), .A2(datab[24]), .Y(n235) );
  OA221X1_RVT U316 ( .A1(datab[25]), .A2(n17), .A3(n236), .A4(n288), .A5(n235), 
        .Y(n248) );
  INVX1_RVT U317 ( .A(datab[29]), .Y(n276) );
  NAND2X0_RVT U318 ( .A1(n258), .A2(n257), .Y(n237) );
  OA221X1_RVT U319 ( .A1(datab[29]), .A2(n12), .A3(n276), .A4(n10), .A5(n237), 
        .Y(n247) );
  AO22X1_RVT U320 ( .A1(datab[27]), .A2(n6), .A3(n250), .A4(n388), .Y(n238) );
  OA221X1_RVT U321 ( .A1(datab[26]), .A2(n3), .A3(n243), .A4(n1), .A5(n238), 
        .Y(n246) );
  FADDX1_RVT U322 ( .A(n241), .B(n240), .CI(n239), .CO(n313), .S(n314) );
  NOR2X0_RVT U323 ( .A1(n312), .A2(n313), .Y(res_carry[30]) );
  NAND2X0_RVT U324 ( .A1(n286), .A2(datab[25]), .Y(n242) );
  OA221X1_RVT U325 ( .A1(datab[26]), .A2(n17), .A3(n243), .A4(n288), .A5(n242), 
        .Y(n255) );
  INVX1_RVT U326 ( .A(datab[30]), .Y(n273) );
  NAND2X0_RVT U327 ( .A1(n258), .A2(n276), .Y(n244) );
  OA221X1_RVT U328 ( .A1(datab[30]), .A2(n12), .A3(n273), .A4(n10), .A5(n244), 
        .Y(n254) );
  AO22X1_RVT U329 ( .A1(datab[28]), .A2(n6), .A3(n257), .A4(n388), .Y(n245) );
  OA221X1_RVT U330 ( .A1(datab[27]), .A2(n3), .A3(n250), .A4(n1), .A5(n245), 
        .Y(n253) );
  FADDX1_RVT U331 ( .A(n248), .B(n247), .CI(n246), .CO(n311), .S(n312) );
  NOR2X0_RVT U332 ( .A1(n310), .A2(n311), .Y(res_carry[31]) );
  NAND2X0_RVT U333 ( .A1(n286), .A2(datab[26]), .Y(n249) );
  OA221X1_RVT U334 ( .A1(datab[27]), .A2(n17), .A3(n250), .A4(n288), .A5(n249), 
        .Y(n264) );
  INVX1_RVT U335 ( .A(datab[31]), .Y(n289) );
  NAND2X0_RVT U336 ( .A1(n258), .A2(n273), .Y(n251) );
  OA221X1_RVT U337 ( .A1(datab[31]), .A2(n12), .A3(n289), .A4(n10), .A5(n251), 
        .Y(n263) );
  AO22X1_RVT U338 ( .A1(datab[29]), .A2(n6), .A3(n276), .A4(n388), .Y(n252) );
  OA221X1_RVT U339 ( .A1(datab[28]), .A2(n3), .A3(n257), .A4(n1), .A5(n252), 
        .Y(n262) );
  FADDX1_RVT U340 ( .A(n255), .B(n254), .CI(n253), .CO(n309), .S(n310) );
  NOR2X0_RVT U341 ( .A1(n308), .A2(n309), .Y(res_carry[32]) );
  NAND2X0_RVT U342 ( .A1(n286), .A2(datab[27]), .Y(n256) );
  OA221X1_RVT U343 ( .A1(datab[28]), .A2(n17), .A3(n257), .A4(n288), .A5(n256), 
        .Y(n281) );
  NAND2X0_RVT U344 ( .A1(datab[31]), .A2(signed_op_b), .Y(n291) );
  INVX1_RVT U345 ( .A(n291), .Y(n294) );
  NAND2X0_RVT U346 ( .A1(n258), .A2(n289), .Y(n259) );
  OA221X1_RVT U347 ( .A1(n294), .A2(n12), .A3(n291), .A4(n10), .A5(n259), .Y(
        n280) );
  AO22X1_RVT U348 ( .A1(datab[30]), .A2(n6), .A3(n273), .A4(n388), .Y(n261) );
  OA221X1_RVT U349 ( .A1(datab[29]), .A2(n3), .A3(n276), .A4(n1), .A5(n261), 
        .Y(n279) );
  FADDX1_RVT U350 ( .A(n264), .B(n263), .CI(n262), .CO(n307), .S(n308) );
  NOR2X0_RVT U351 ( .A1(n306), .A2(n307), .Y(res_carry[33]) );
  AO22X1_RVT U352 ( .A1(n294), .A2(n10), .A3(n291), .A4(n265), .Y(n298) );
  AO22X1_RVT U353 ( .A1(n294), .A2(n6), .A3(n291), .A4(n388), .Y(n267) );
  OA221X1_RVT U354 ( .A1(datab[31]), .A2(n3), .A3(n289), .A4(n1), .A5(n267), 
        .Y(n296) );
  NAND2X0_RVT U355 ( .A1(n286), .A2(datab[29]), .Y(n268) );
  OA221X1_RVT U356 ( .A1(datab[30]), .A2(n17), .A3(n273), .A4(n288), .A5(n268), 
        .Y(n295) );
  AO22X1_RVT U357 ( .A1(datab[31]), .A2(n6), .A3(n289), .A4(n388), .Y(n271) );
  OA221X1_RVT U358 ( .A1(datab[30]), .A2(n3), .A3(n273), .A4(n1), .A5(n271), 
        .Y(n278) );
  NAND2X0_RVT U359 ( .A1(n286), .A2(datab[28]), .Y(n275) );
  OA221X1_RVT U360 ( .A1(datab[29]), .A2(n17), .A3(n276), .A4(n288), .A5(n275), 
        .Y(n277) );
  NOR2X0_RVT U361 ( .A1(n302), .A2(n303), .Y(res_carry[35]) );
  FADDX1_RVT U362 ( .A(n298), .B(n278), .CI(n277), .CO(n303), .S(n304) );
  FADDX1_RVT U363 ( .A(n281), .B(n280), .CI(n279), .CO(n305), .S(n306) );
  NOR2X0_RVT U364 ( .A1(n304), .A2(n305), .Y(res_carry[34]) );
  AND2X1_RVT U365 ( .A1(n282), .A2(dataa[1]), .Y(n283) );
  OA21X1_RVT U366 ( .A1(n285), .A2(n284), .A3(n283), .Y(res_carry[2]) );
  NAND2X0_RVT U367 ( .A1(n286), .A2(datab[30]), .Y(n287) );
  OA221X1_RVT U368 ( .A1(datab[31]), .A2(n17), .A3(n289), .A4(n288), .A5(n287), 
        .Y(n301) );
  AO222X1_RVT U369 ( .A1(n294), .A2(dataa[3]), .A3(n294), .A4(n293), .A5(n292), 
        .A6(n291), .Y(n300) );
  FADDX1_RVT U370 ( .A(n298), .B(n296), .CI(n295), .CO(n297), .S(n302) );
  HADDX1_RVT U371 ( .A0(n298), .B0(n297), .SO(n299) );
  FADDX1_RVT U372 ( .A(n301), .B(n300), .CI(n299), .S(res_sum[35]) );
  AOI21X1_RVT U373 ( .A1(n303), .A2(n302), .A3(res_carry[35]), .Y(res_sum[34])
         );
  AOI21X1_RVT U374 ( .A1(n305), .A2(n304), .A3(res_carry[34]), .Y(res_sum[33])
         );
  AOI21X1_RVT U375 ( .A1(n307), .A2(n306), .A3(res_carry[33]), .Y(res_sum[32])
         );
  AOI21X1_RVT U376 ( .A1(n309), .A2(n308), .A3(res_carry[32]), .Y(res_sum[31])
         );
  AOI21X1_RVT U377 ( .A1(n311), .A2(n310), .A3(res_carry[31]), .Y(res_sum[30])
         );
  AOI21X1_RVT U378 ( .A1(n313), .A2(n312), .A3(res_carry[30]), .Y(res_sum[29])
         );
  AOI21X1_RVT U379 ( .A1(n315), .A2(n314), .A3(res_carry[29]), .Y(res_sum[28])
         );
  AOI21X1_RVT U380 ( .A1(n317), .A2(n316), .A3(res_carry[28]), .Y(res_sum[27])
         );
  AOI21X1_RVT U381 ( .A1(n319), .A2(n318), .A3(res_carry[27]), .Y(res_sum[26])
         );
  AOI21X1_RVT U382 ( .A1(n321), .A2(n320), .A3(res_carry[26]), .Y(res_sum[25])
         );
  AOI21X1_RVT U383 ( .A1(n323), .A2(n322), .A3(res_carry[25]), .Y(res_sum[24])
         );
  AOI21X1_RVT U384 ( .A1(n325), .A2(n324), .A3(res_carry[24]), .Y(res_sum[23])
         );
  AOI21X1_RVT U385 ( .A1(n327), .A2(n326), .A3(res_carry[23]), .Y(res_sum[22])
         );
  AOI21X1_RVT U386 ( .A1(n329), .A2(n328), .A3(res_carry[22]), .Y(res_sum[21])
         );
  AOI21X1_RVT U387 ( .A1(n331), .A2(n330), .A3(res_carry[21]), .Y(res_sum[20])
         );
  AOI21X1_RVT U388 ( .A1(n333), .A2(n332), .A3(res_carry[20]), .Y(res_sum[19])
         );
  AOI21X1_RVT U389 ( .A1(n335), .A2(n334), .A3(res_carry[19]), .Y(res_sum[18])
         );
  AOI21X1_RVT U390 ( .A1(n337), .A2(n336), .A3(res_carry[18]), .Y(res_sum[17])
         );
  AOI21X1_RVT U391 ( .A1(n339), .A2(n338), .A3(res_carry[17]), .Y(res_sum[16])
         );
  AOI21X1_RVT U392 ( .A1(n341), .A2(n340), .A3(res_carry[16]), .Y(res_sum[15])
         );
  AOI21X1_RVT U393 ( .A1(n343), .A2(n342), .A3(res_carry[15]), .Y(res_sum[14])
         );
  AOI21X1_RVT U394 ( .A1(n345), .A2(n344), .A3(res_carry[14]), .Y(res_sum[13])
         );
  AOI21X1_RVT U395 ( .A1(n347), .A2(n346), .A3(res_carry[13]), .Y(res_sum[12])
         );
  AOI21X1_RVT U396 ( .A1(n349), .A2(n348), .A3(res_carry[12]), .Y(res_sum[11])
         );
  AOI21X1_RVT U397 ( .A1(n351), .A2(n350), .A3(res_carry[11]), .Y(res_sum[10])
         );
  AOI21X1_RVT U398 ( .A1(n353), .A2(n352), .A3(res_carry[10]), .Y(res_sum[9])
         );
  AOI21X1_RVT U399 ( .A1(n355), .A2(n354), .A3(res_carry[9]), .Y(res_sum[8])
         );
  AOI21X1_RVT U400 ( .A1(n357), .A2(n356), .A3(res_carry[8]), .Y(res_sum[7])
         );
  AOI21X1_RVT U401 ( .A1(n359), .A2(n358), .A3(res_carry[7]), .Y(res_sum[6])
         );
  AOI21X1_RVT U402 ( .A1(n361), .A2(n360), .A3(res_carry[6]), .Y(res_sum[5])
         );
  OA21X1_RVT U403 ( .A1(n364), .A2(n363), .A3(n362), .Y(n366) );
  INVX1_RVT U404 ( .A(res_carry[4]), .Y(n365) );
  OA21X1_RVT U405 ( .A1(n367), .A2(n366), .A3(n365), .Y(res_sum[3]) );
  FADDX1_RVT U406 ( .A(n370), .B(n369), .CI(n368), .CO(n367), .S(res_sum[2])
         );
  NAND2X0_RVT U407 ( .A1(datab[0]), .A2(dataa[1]), .Y(n372) );
  NAND2X0_RVT U408 ( .A1(datab[1]), .A2(dataa[0]), .Y(n371) );
  HADDX1_RVT U409 ( .A0(n372), .B0(n371), .SO(res_sum[1]) );
  AND2X1_RVT U410 ( .A1(dataa[0]), .A2(datab[0]), .Y(res_sum[0]) );
  OA21X1_RVT U23 ( .A1(dataa[1]), .A2(dataa[2]), .A3(n370), .Y(n27) );
  NAND2X0_RVT U11 ( .A1(dataa[3]), .A2(n293), .Y(n3) );
  NAND2X0_RVT U27 ( .A1(dataa[0]), .A2(n265), .Y(n10) );
  AND2X1_RVT U32 ( .A1(dataa[1]), .A2(n284), .Y(n258) );
  NAND3X0_RVT U4 ( .A1(dataa[1]), .A2(dataa[2]), .A3(n20), .Y(n1) );
  NAND3X0_RVT U47 ( .A1(dataa[4]), .A2(signed_op_a), .A3(n20), .Y(n17) );
  AND3X1_RVT U69 ( .A1(dataa[4]), .A2(dataa[3]), .A3(n32), .Y(n286) );
  INVX1_RVT U5 ( .A(n12), .Y(n373) );
  INVX1_RVT U13 ( .A(n6), .Y(n377) );
  INVX1_RVT U17 ( .A(n1), .Y(n379) );
  INVX1_RVT U28 ( .A(n10), .Y(n382) );
  INVX1_RVT U36 ( .A(n3), .Y(n386) );
  NAND3X0_RVT U16 ( .A1(n20), .A2(n8), .A3(n5), .Y(n6) );
  NAND2X0_RVT U34 ( .A1(dataa[0]), .A2(dataa[1]), .Y(n12) );
  INVX1_RVT U48 ( .A(n27), .Y(n388) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_xalu_DW01_add_J9_0_0 ( A, B, CI, SUM, CO );
  input [35:0] A;
  input [35:0] B;
  output [35:0] SUM;
  input CI;
  output CO;
  wire   n149, n150, n151, n152, n153, n154, n155, n156, n157, n158, n159,
         n160, n161, n162, n163, n164, n165, n166, n167, n168, n169, n170,
         n171, n172, n173, n174, n175, n176, n177, n178, n179, n180, n181,
         n182, n183;

  FADDX1_RVT U41 ( .A(A[35]), .B(B[33]), .CI(n149), .S(SUM[35]) );
  HADDX1_RVT U42 ( .A0(B[0]), .B0(A[0]), .C1(n150), .SO(SUM[0]) );
  FADDX1_RVT U43 ( .A(B[1]), .B(A[1]), .CI(n150), .CO(n151), .S(SUM[1]) );
  FADDX1_RVT U44 ( .A(B[2]), .B(A[2]), .CI(n151), .CO(n152), .S(SUM[2]) );
  FADDX1_RVT U45 ( .A(B[3]), .B(A[3]), .CI(n152), .CO(n153), .S(SUM[3]) );
  FADDX1_RVT U46 ( .A(B[4]), .B(A[4]), .CI(n153), .CO(n154), .S(SUM[4]) );
  FADDX1_RVT U47 ( .A(B[5]), .B(A[5]), .CI(n154), .CO(n155), .S(SUM[5]) );
  FADDX1_RVT U48 ( .A(B[6]), .B(A[6]), .CI(n155), .CO(n156), .S(SUM[6]) );
  FADDX1_RVT U49 ( .A(B[7]), .B(A[7]), .CI(n156), .CO(n157), .S(SUM[7]) );
  FADDX1_RVT U50 ( .A(B[8]), .B(A[8]), .CI(n157), .CO(n158), .S(SUM[8]) );
  FADDX1_RVT U51 ( .A(B[9]), .B(A[9]), .CI(n158), .CO(n159), .S(SUM[9]) );
  FADDX1_RVT U52 ( .A(B[10]), .B(A[10]), .CI(n159), .CO(n160), .S(SUM[10]) );
  FADDX1_RVT U53 ( .A(B[11]), .B(A[11]), .CI(n160), .CO(n161), .S(SUM[11]) );
  FADDX1_RVT U54 ( .A(B[12]), .B(A[12]), .CI(n161), .CO(n162), .S(SUM[12]) );
  FADDX1_RVT U55 ( .A(B[13]), .B(A[13]), .CI(n162), .CO(n163), .S(SUM[13]) );
  FADDX1_RVT U56 ( .A(B[14]), .B(A[14]), .CI(n163), .CO(n164), .S(SUM[14]) );
  FADDX1_RVT U57 ( .A(B[15]), .B(A[15]), .CI(n164), .CO(n165), .S(SUM[15]) );
  FADDX1_RVT U58 ( .A(B[16]), .B(A[16]), .CI(n165), .CO(n166), .S(SUM[16]) );
  FADDX1_RVT U59 ( .A(B[17]), .B(A[17]), .CI(n166), .CO(n167), .S(SUM[17]) );
  FADDX1_RVT U60 ( .A(B[18]), .B(A[18]), .CI(n167), .CO(n168), .S(SUM[18]) );
  FADDX1_RVT U61 ( .A(B[19]), .B(A[19]), .CI(n168), .CO(n169), .S(SUM[19]) );
  FADDX1_RVT U62 ( .A(B[20]), .B(A[20]), .CI(n169), .CO(n170), .S(SUM[20]) );
  FADDX1_RVT U63 ( .A(B[21]), .B(A[21]), .CI(n170), .CO(n171), .S(SUM[21]) );
  FADDX1_RVT U64 ( .A(B[22]), .B(A[22]), .CI(n171), .CO(n172), .S(SUM[22]) );
  FADDX1_RVT U65 ( .A(B[23]), .B(A[23]), .CI(n172), .CO(n173), .S(SUM[23]) );
  FADDX1_RVT U66 ( .A(B[24]), .B(A[24]), .CI(n173), .CO(n174), .S(SUM[24]) );
  FADDX1_RVT U67 ( .A(B[25]), .B(A[25]), .CI(n174), .CO(n175), .S(SUM[25]) );
  FADDX1_RVT U68 ( .A(B[26]), .B(A[26]), .CI(n175), .CO(n176), .S(SUM[26]) );
  FADDX1_RVT U69 ( .A(B[27]), .B(A[27]), .CI(n176), .CO(n177), .S(SUM[27]) );
  FADDX1_RVT U70 ( .A(B[28]), .B(A[28]), .CI(n177), .CO(n178), .S(SUM[28]) );
  FADDX1_RVT U71 ( .A(B[29]), .B(A[29]), .CI(n178), .CO(n179), .S(SUM[29]) );
  FADDX1_RVT U72 ( .A(B[30]), .B(A[30]), .CI(n179), .CO(n180), .S(SUM[30]) );
  FADDX1_RVT U73 ( .A(B[31]), .B(A[31]), .CI(n180), .CO(n181), .S(SUM[31]) );
  FADDX1_RVT U74 ( .A(A[32]), .B(B[32]), .CI(n181), .CO(n182), .S(SUM[32]) );
  FADDX1_RVT U75 ( .A(A[33]), .B(B[32]), .CI(n182), .CO(n183), .S(SUM[33]) );
  FADDX1_RVT U76 ( .A(A[34]), .B(B[32]), .CI(n183), .CO(n149), .S(SUM[34]) );
endmodule


module cpu_isle_xalu_DW01_add_J9_1_0 ( A, B, CI, SUM, CO );
  input [35:0] A;
  input [35:0] B;
  output [35:0] SUM;
  input CI;
  output CO;
  wire   n148, n149, n150, n151, n152, n153, n154, n155, n156, n157, n158,
         n159, n160, n161, n162, n163, n164, n165, n166, n167, n168, n169,
         n170, n171, n172, n173, n174, n175, n176, n177, n178, n179, n180;

  NBUFFX2_RVT U39 ( .A(A[0]), .Y(SUM[0]) );
  NBUFFX2_RVT U40 ( .A(A[1]), .Y(SUM[1]) );
  FADDX1_RVT U41 ( .A(A[35]), .B(n148), .CI(B[35]), .S(SUM[35]) );
  HADDX1_RVT U42 ( .A0(B[2]), .B0(A[2]), .C1(n149), .SO(SUM[2]) );
  HADDX1_RVT U43 ( .A0(A[3]), .B0(n149), .C1(n150), .SO(SUM[3]) );
  FADDX1_RVT U44 ( .A(B[4]), .B(A[4]), .CI(n150), .CO(n151), .S(SUM[4]) );
  FADDX1_RVT U45 ( .A(B[5]), .B(A[5]), .CI(n151), .CO(n152), .S(SUM[5]) );
  FADDX1_RVT U46 ( .A(B[6]), .B(A[6]), .CI(n152), .CO(n153), .S(SUM[6]) );
  FADDX1_RVT U47 ( .A(B[7]), .B(A[7]), .CI(n153), .CO(n154), .S(SUM[7]) );
  FADDX1_RVT U48 ( .A(B[8]), .B(A[8]), .CI(n154), .CO(n155), .S(SUM[8]) );
  FADDX1_RVT U49 ( .A(B[9]), .B(A[9]), .CI(n155), .CO(n156), .S(SUM[9]) );
  FADDX1_RVT U50 ( .A(B[10]), .B(A[10]), .CI(n156), .CO(n157), .S(SUM[10]) );
  FADDX1_RVT U51 ( .A(B[11]), .B(A[11]), .CI(n157), .CO(n158), .S(SUM[11]) );
  FADDX1_RVT U52 ( .A(B[12]), .B(A[12]), .CI(n158), .CO(n159), .S(SUM[12]) );
  FADDX1_RVT U53 ( .A(B[13]), .B(A[13]), .CI(n159), .CO(n160), .S(SUM[13]) );
  FADDX1_RVT U54 ( .A(B[14]), .B(A[14]), .CI(n160), .CO(n161), .S(SUM[14]) );
  FADDX1_RVT U55 ( .A(B[15]), .B(A[15]), .CI(n161), .CO(n162), .S(SUM[15]) );
  FADDX1_RVT U56 ( .A(B[16]), .B(A[16]), .CI(n162), .CO(n163), .S(SUM[16]) );
  FADDX1_RVT U57 ( .A(B[17]), .B(A[17]), .CI(n163), .CO(n164), .S(SUM[17]) );
  FADDX1_RVT U58 ( .A(B[18]), .B(A[18]), .CI(n164), .CO(n165), .S(SUM[18]) );
  FADDX1_RVT U59 ( .A(B[19]), .B(A[19]), .CI(n165), .CO(n166), .S(SUM[19]) );
  FADDX1_RVT U60 ( .A(B[20]), .B(A[20]), .CI(n166), .CO(n167), .S(SUM[20]) );
  FADDX1_RVT U61 ( .A(B[21]), .B(A[21]), .CI(n167), .CO(n168), .S(SUM[21]) );
  FADDX1_RVT U62 ( .A(B[22]), .B(A[22]), .CI(n168), .CO(n169), .S(SUM[22]) );
  FADDX1_RVT U63 ( .A(B[23]), .B(A[23]), .CI(n169), .CO(n170), .S(SUM[23]) );
  FADDX1_RVT U64 ( .A(B[24]), .B(A[24]), .CI(n170), .CO(n171), .S(SUM[24]) );
  FADDX1_RVT U65 ( .A(B[25]), .B(A[25]), .CI(n171), .CO(n172), .S(SUM[25]) );
  FADDX1_RVT U66 ( .A(B[26]), .B(A[26]), .CI(n172), .CO(n173), .S(SUM[26]) );
  FADDX1_RVT U67 ( .A(B[27]), .B(A[27]), .CI(n173), .CO(n174), .S(SUM[27]) );
  FADDX1_RVT U68 ( .A(B[28]), .B(A[28]), .CI(n174), .CO(n175), .S(SUM[28]) );
  FADDX1_RVT U69 ( .A(B[29]), .B(A[29]), .CI(n175), .CO(n176), .S(SUM[29]) );
  FADDX1_RVT U70 ( .A(B[30]), .B(A[30]), .CI(n176), .CO(n177), .S(SUM[30]) );
  FADDX1_RVT U71 ( .A(B[31]), .B(A[31]), .CI(n177), .CO(n178), .S(SUM[31]) );
  FADDX1_RVT U72 ( .A(B[32]), .B(A[32]), .CI(n178), .CO(n179), .S(SUM[32]) );
  FADDX1_RVT U73 ( .A(B[33]), .B(A[33]), .CI(n179), .CO(n180), .S(SUM[33]) );
  FADDX1_RVT U74 ( .A(B[34]), .B(A[34]), .CI(n180), .CO(n148), .S(SUM[34]) );
endmodule


module cpu_isle_xalu_0 ( clk, rst_a, p3iv, aluflags_r, p3opcode, p3subopcode, 
        p3subopcode2_r, p3a_field_r, p3b_field_r, p3c_field_r, p3subopcode3_r, 
        p3subopcode4_r, p3subopcode5_r, p3subopcode6_r, p3subopcode7_r, 
        p3minoropcode, p3condtrue, en3, ext_s1val, ext_s2val, s1val, s2val, 
        aux_dataw, x_idecode3, x_multic_wben, x_snglec_wben, uxsetflags, 
        uxresult, uxflags, barrel_type_r, x_p3_brl_decode_16_r, 
        x_p3_brl_decode_32_r, p2b_opcode, p2b_subopcode, p2b_iv, en2b, 
        aux_st_mulhi_a, x_p3_norm_decode_r, x_p3_snorm_decode_r, 
        x_p3_swap_decode_r, mulatwork_r, lmul_en, lmulres_r, x_s_flag, xflags, 
        xresult );
  input [3:0] aluflags_r;
  input [4:0] p3opcode;
  input [5:0] p3subopcode;
  input [4:0] p3subopcode2_r;
  input [5:0] p3a_field_r;
  input [5:0] p3b_field_r;
  input [5:0] p3c_field_r;
  input [2:0] p3subopcode3_r;
  input [1:0] p3subopcode5_r;
  input [2:0] p3subopcode6_r;
  input [1:0] p3subopcode7_r;
  input [5:0] p3minoropcode;
  input [31:0] ext_s1val;
  input [31:0] ext_s2val;
  input [31:0] s1val;
  input [31:0] s2val;
  input [31:0] aux_dataw;
  input [31:0] uxresult;
  input [3:0] uxflags;
  input [1:0] barrel_type_r;
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  output [63:0] lmulres_r;
  output [1:0] x_s_flag;
  output [3:0] xflags;
  output [31:0] xresult;
  input clk, rst_a, p3iv, p3subopcode4_r, p3condtrue, en3, x_idecode3,
         x_multic_wben, x_snglec_wben, uxsetflags, x_p3_brl_decode_16_r,
         x_p3_brl_decode_32_r, p2b_iv, en2b, aux_st_mulhi_a,
         x_p3_norm_decode_r, x_p3_snorm_decode_r, x_p3_swap_decode_r;
  output mulatwork_r, lmul_en;
  wire   i_do_signed_r, N630, N665, N666, N667, N668, N669, i_mul_a_4_,
         i_mul_c_35_, N748, N749, N750, N751, N752, N753, N754, N755, N756,
         N757, N758, N759, N760, N761, N762, N763, N764, N765, N766, N767,
         N768, N769, N770, N771, N772, N773, N774, N775, N776, N777, N778,
         N779, N814, N815, N816, N817, N818, N819, N820, N821, N822, N823,
         N824, N825, N826, N827, N828, N829, N830, N831, N832, N833, N834,
         N835, N836, N837, N838, N839, N840, N841, N842, N843, N844, N845,
         N846, N1036, N1039, net20748, net20754, net20759, net20764, n883,
         n884, n47, n49, n50, n51, n52, n53, n54, n55, n56, n57, n59, n60, n61,
         n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n74, n75,
         n76, n77, n78, n79, n80, n82, n83, n84, n85, n86, n87, n88, n89, n90,
         n91, n92, n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103,
         n104, n105, n106, n107, n109, n110, n111, n112, n113, n114, n115,
         n116, n117, n118, n119, n120, n121, n122, n123, n124, n125, n126,
         n127, n128, n129, n130, n131, n132, n135, n136, n137, n140, n141,
         n142, n143, n144, n145, n146, n147, n148, n149, n150, n151, n152,
         n153, n154, n155, n156, n157, n158, n159, n160, n161, n162, n163,
         n164, n165, n166, n167, n168, n169, n170, n171, n172, n173, n174,
         n175, n176, n177, n178, n179, n180, n181, n182, n183, n184, n185,
         n186, n187, n188, n189, n190, n191, n192, n193, n194, n195, n196,
         n197, n198, n199, n200, n201, n202, n203, n204, n205, n206, n207,
         n208, n209, n210, n211, n212, n213, n214, n215, n216, n217, n218,
         n219, n220, n221, n222, n223, n224, n225, n226, n227, n228, n229,
         n230, n231, n232, n233, n234, n235, n236, n237, n238, n239, n240,
         n241, n242, n243, n244, n245, n246, n247, n248, n249, n250, n251,
         n252, n253, n254, n255, n256, n257, n258, n259, n260, n261, n262,
         n263, n264, n265, n266, n267, n268, n269, n270, n273, n274, n275,
         n276, n277, n278, n279, n280, n281, n282, n283, n284, n285, n286,
         n287, n288, n289, n290, n291, n292, n293, n294, n295, n296, n297,
         n298, n299, n300, n301, n302, n303, n304, n305, n306, n310, n311,
         n312, n313, n314, n315, n316, n317, n318, n319, n320, n321, n322,
         n323, n324, n325, n326, n327, n328, n329, n330, n331, n332, n333,
         n334, n335, n336, n337, n338, n339, n340, n341, n342, n343, n344,
         n345, n346, n347, n348, n349, n350, n351, n352, n353, n354, n355,
         n356, n357, n358, n359, n360, n361, n362, n363, n364, n365, n366,
         n367, n368, n369, n370, n371, n372, n373, n374, n375, n376, n377,
         n378, n379, n380, n381, n382, n383, n384, n385, n386, n387, n388,
         n389, n390, n391, n392, n393, n394, n395, n396, n397, n398, n399,
         n400, n401, n402, n403, n404, n405, n406, n407, n408, n409, n410,
         n411, n412, n413, n414, n415, n416, n417, n418, n419, n420, n421,
         n422, n423, n424, n425, n426, n427, n428, n429, n430, n431, n432,
         n433, n434, n435, n436, n437, n438, n439, n440, n441, n442, n443,
         n444, n445, n446, n447, n448, n449, n450, n451, n452, n453, n454,
         n455, n456, n457, n458, n459, n460, n461, n462, n463, n464, n465,
         n466, n467, n468, n469, n470, n471, n472, n473, n474, n475, n476,
         n477, n478, n479, n480, n481, n482, n483, n484, n485, n486, n487,
         n488, n489, n490, n491, n492, n493, n494, n495, n496, n497, n498,
         n499, n500, n501, n502, n503, n504, n506, n507, n508, n509, n510,
         n511, n513, n514, n515, n516, n517, n518, n519, n520, n521, n522,
         n523, n524, n525, n526, n527, n528, n529, n530, n531, n532, n533,
         n534, n535, n536, n537, n538, n539, n540, n541, n542, n543, n544,
         n545, n546, n547, n548, n549, n550, n551, n552, n553, n554, n555,
         n556, n557, n558, n559, n560, n561, n562, n563, n564, n565, n566,
         n567, n568, n569, n570, n571, n572, n573, n574, n575, n576, n577,
         n578, n579, n580, n581, n582, n583, n584, n585, n586, n587, n588,
         n589, n590, n591, n592, n593, n594, n595, n596, n597, n598, n599,
         n600, n601, n602, n603, n604, n605, n606, n607, n608, n609, n610,
         n611, n612, n613, n614, n615, n616, n617, n618, n619, n620, n621,
         n622, n623, n624, n625, n626, n627, n628, n629, n6300, n631, n632,
         n633, n634, n635, n636, n637, n638, n639, n640, n641, n642, n643,
         n644, n645, n647, n648, n649, n650, n651, n652, n653, n654, n655,
         n657, n658, n659, n660, n661, n662, n663, n664, n6650, n6660, n6670,
         n6680, n6690, n670, n671, n672, n673, n674, n676, n677, n678, n679,
         n680, n681, n682, n683, n684, n685, n686, n687, n688, n689, n690,
         n691, n692, n693, n694, n696, n697, n699, n700, n701, n702, n703,
         n704, n705, n706, n707, n708, n710, n711, n712, n713, n714, n715,
         n716, n718, n719, n720, n721, n722, n723, n724, n725, n726, n727,
         n728, n729, n730, n731, n732, n734, n735, n736, n737, n739, n741,
         n742, n743, n744, n745, n746, n747, n7480, n7490, n7500, n7510, n7520,
         n7530, n7560, n7580, n7590, n7600, n7610, n7620, n7630, n7640, n7670,
         n7680, n7690, n7700, n7710, n7720, n7730, n7740, n7750, n7760, n7770,
         n7780, n7790, n780, n781, n782, n783, n784, n785, n786, n787, n788,
         n789, n790, n791, n792, n793, n794, n795, n796, n798, n799, n800,
         n801, n802, n803, n804, n805, n806, n807, n808, n809, n810, n811,
         n812, n813, n8140, n8150, n8160, n8170, n8180, n8190, n8210, n8220,
         n8230, n8250, n8260, n8270, n8280, n8290, n8300, n8310, n8320, n8330,
         n8340, n8350, n8370, n8380, n8390, n8400, n8410, n8420, n8430, n8440,
         n8450, n8460, n847, n848, n849, n850, n851, n852, n853, n854, n855,
         n856, n857, n858, n859, n860, n861, n862, n863, n864, n865, n866,
         n867, n868, n869, n870, n871, n872, n873, n874, n875, n876, n877,
         n878, n879, n880, n881, n882, n886, n887, n888, n889, n890, n891,
         n892, n893, n895, n896, n897, n905, n906, n908, n917, n919, n920,
         n921, n922, n923, n924, n925, n926, n927, n928, n929, n930, n941,
         n942, n943, n944, n945, n946, n948, n950, n952, n955, n957, n958,
         n960, n961, n962, n963, n964, n965, n967, n968, n969, n970, n972,
         n973, n974, n975, n976, n977, n979, n980, n982, n985, n986, n988,
         n990, n991, n994, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5;
  wire   [3:0] i_mul_state_r;
  wire   [31:0] i_mul_b;
  wire   [35:0] i_mul_ws;
  wire   [35:2] i_mul_wc;
  wire   [35:0] i_mul_product_a;
  wire   [35:0] i_int_mul_res_r;
  wire   [35:0] i_madd_product_a;

  cpu_isle_mult32x5cs_0 u_mul32x5 ( .res_sum({SYNOPSYS_UNCONNECTED_1, i_mul_ws}), .res_carry({SYNOPSYS_UNCONNECTED_2, i_mul_wc[35:4], SYNOPSYS_UNCONNECTED_3, 
        i_mul_wc[2], SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5}), .dataa(
        {i_mul_a_4_, lmulres_r[3:0]}), .datab(i_mul_b), .signed_op_a(
        i_do_signed_r), .signed_op_b(i_do_signed_r) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_0 clk_gate_i_mul_state_r_reg ( .CLK(clk), 
        .EN(N665), .ENCLK(net20748), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_3 clk_gate_i_m1val_r_reg ( .CLK(clk), 
        .EN(N846), .ENCLK(net20754), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_2 clk_gate_i_multiply_res_r_reg ( .CLK(
        clk), .EN(N1036), .ENCLK(net20759), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_xalu_1 clk_gate_i_multiply_res_r_reg_0 ( .CLK(
        clk), .EN(N1039), .ENCLK(net20764), .TE(1'b0) );
  DFFARX1_RVT i_mul_state_r_reg_0_ ( .D(N666), .CLK(net20748), .RSTB(n942), 
        .Q(i_mul_state_r[0]) );
  DFFARX1_RVT i_mul_state_r_reg_1_ ( .D(N667), .CLK(net20748), .RSTB(n942), 
        .Q(i_mul_state_r[1]) );
  DFFARX1_RVT i_mul_state_r_reg_2_ ( .D(N668), .CLK(net20748), .RSTB(n942), 
        .Q(i_mul_state_r[2]) );
  DFFARX1_RVT i_mul_state_r_reg_3_ ( .D(N669), .CLK(net20748), .RSTB(n942), 
        .Q(i_mul_state_r[3]) );
  DFFARX1_RVT mulatwork_r_reg ( .D(n884), .CLK(net20748), .RSTB(n942), .Q(
        mulatwork_r) );
  DFFARX1_RVT i_int_mul_res_r_reg_35_ ( .D(i_mul_product_a[35]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[35]) );
  DFFARX1_RVT i_int_mul_res_r_reg_34_ ( .D(i_mul_product_a[34]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[34]) );
  DFFARX1_RVT i_int_mul_res_r_reg_33_ ( .D(i_mul_product_a[33]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[33]) );
  DFFARX1_RVT i_int_mul_res_r_reg_32_ ( .D(i_mul_product_a[32]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[32]) );
  DFFARX1_RVT i_int_mul_res_r_reg_31_ ( .D(i_mul_product_a[31]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[31]) );
  DFFARX1_RVT i_int_mul_res_r_reg_30_ ( .D(i_mul_product_a[30]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[30]) );
  DFFARX1_RVT i_int_mul_res_r_reg_29_ ( .D(i_mul_product_a[29]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[29]) );
  DFFARX1_RVT i_int_mul_res_r_reg_28_ ( .D(i_mul_product_a[28]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[28]) );
  DFFARX1_RVT i_int_mul_res_r_reg_27_ ( .D(i_mul_product_a[27]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[27]) );
  DFFARX1_RVT i_int_mul_res_r_reg_26_ ( .D(i_mul_product_a[26]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[26]) );
  DFFARX1_RVT i_int_mul_res_r_reg_25_ ( .D(i_mul_product_a[25]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[25]) );
  DFFARX1_RVT i_int_mul_res_r_reg_24_ ( .D(i_mul_product_a[24]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[24]) );
  DFFARX1_RVT i_int_mul_res_r_reg_23_ ( .D(i_mul_product_a[23]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[23]) );
  DFFARX1_RVT i_int_mul_res_r_reg_22_ ( .D(i_mul_product_a[22]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[22]) );
  DFFARX1_RVT i_int_mul_res_r_reg_21_ ( .D(i_mul_product_a[21]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[21]) );
  DFFARX1_RVT i_int_mul_res_r_reg_20_ ( .D(i_mul_product_a[20]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[20]) );
  DFFARX1_RVT i_int_mul_res_r_reg_19_ ( .D(i_mul_product_a[19]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[19]) );
  DFFARX1_RVT i_int_mul_res_r_reg_18_ ( .D(i_mul_product_a[18]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[18]) );
  DFFARX1_RVT i_int_mul_res_r_reg_17_ ( .D(i_mul_product_a[17]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[17]) );
  DFFARX1_RVT i_int_mul_res_r_reg_16_ ( .D(i_mul_product_a[16]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[16]) );
  DFFARX1_RVT i_int_mul_res_r_reg_15_ ( .D(i_mul_product_a[15]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[15]) );
  DFFARX1_RVT i_int_mul_res_r_reg_14_ ( .D(i_mul_product_a[14]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[14]) );
  DFFARX1_RVT i_int_mul_res_r_reg_13_ ( .D(i_mul_product_a[13]), .CLK(clk), 
        .RSTB(n944), .Q(i_int_mul_res_r[13]) );
  DFFARX1_RVT i_int_mul_res_r_reg_12_ ( .D(i_mul_product_a[12]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[12]) );
  DFFARX1_RVT i_int_mul_res_r_reg_11_ ( .D(i_mul_product_a[11]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[11]) );
  DFFARX1_RVT i_int_mul_res_r_reg_10_ ( .D(i_mul_product_a[10]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[10]) );
  DFFARX1_RVT i_int_mul_res_r_reg_9_ ( .D(i_mul_product_a[9]), .CLK(clk), 
        .RSTB(n945), .Q(i_int_mul_res_r[9]) );
  DFFARX1_RVT i_int_mul_res_r_reg_8_ ( .D(i_mul_product_a[8]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[8]) );
  DFFARX1_RVT i_int_mul_res_r_reg_7_ ( .D(i_mul_product_a[7]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[7]) );
  DFFARX1_RVT i_int_mul_res_r_reg_6_ ( .D(i_mul_product_a[6]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[6]) );
  DFFARX1_RVT i_int_mul_res_r_reg_5_ ( .D(i_mul_product_a[5]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[5]) );
  DFFARX1_RVT i_int_mul_res_r_reg_4_ ( .D(i_mul_product_a[4]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[4]) );
  DFFARX1_RVT i_int_mul_res_r_reg_3_ ( .D(i_mul_product_a[3]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[3]) );
  DFFARX1_RVT i_int_mul_res_r_reg_2_ ( .D(i_mul_product_a[2]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[2]) );
  DFFARX1_RVT i_int_mul_res_r_reg_1_ ( .D(i_mul_product_a[1]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[1]) );
  DFFARX1_RVT i_int_mul_res_r_reg_0_ ( .D(i_mul_product_a[0]), .CLK(clk), 
        .RSTB(n946), .Q(i_int_mul_res_r[0]) );
  DFFARX1_RVT i_m1val_r_reg_31_ ( .D(ext_s1val[31]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[31]) );
  DFFARX1_RVT i_m1val_r_reg_30_ ( .D(ext_s1val[30]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[30]) );
  DFFARX1_RVT i_m1val_r_reg_29_ ( .D(ext_s1val[29]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[29]) );
  DFFARX1_RVT i_m1val_r_reg_28_ ( .D(ext_s1val[28]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[28]) );
  DFFARX1_RVT i_m1val_r_reg_27_ ( .D(ext_s1val[27]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[27]) );
  DFFARX1_RVT i_m1val_r_reg_26_ ( .D(ext_s1val[26]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[26]) );
  DFFARX1_RVT i_m1val_r_reg_25_ ( .D(ext_s1val[25]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[25]) );
  DFFARX1_RVT i_m1val_r_reg_24_ ( .D(ext_s1val[24]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[24]) );
  DFFARX1_RVT i_m1val_r_reg_23_ ( .D(ext_s1val[23]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[23]) );
  DFFARX1_RVT i_m1val_r_reg_22_ ( .D(ext_s1val[22]), .CLK(net20754), .RSTB(
        n946), .Q(i_mul_b[22]) );
  DFFARX1_RVT i_m1val_r_reg_21_ ( .D(ext_s1val[21]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[21]) );
  DFFARX1_RVT i_m1val_r_reg_20_ ( .D(ext_s1val[20]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[20]) );
  DFFARX1_RVT i_m1val_r_reg_19_ ( .D(ext_s1val[19]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[19]) );
  DFFARX1_RVT i_m1val_r_reg_18_ ( .D(ext_s1val[18]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[18]) );
  DFFARX1_RVT i_m1val_r_reg_17_ ( .D(ext_s1val[17]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[17]) );
  DFFARX1_RVT i_m1val_r_reg_16_ ( .D(ext_s1val[16]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[16]) );
  DFFARX1_RVT i_m1val_r_reg_15_ ( .D(ext_s1val[15]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[15]) );
  DFFARX1_RVT i_m1val_r_reg_14_ ( .D(ext_s1val[14]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[14]) );
  DFFARX1_RVT i_m1val_r_reg_13_ ( .D(ext_s1val[13]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[13]) );
  DFFARX1_RVT i_m1val_r_reg_12_ ( .D(ext_s1val[12]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[12]) );
  DFFARX1_RVT i_m1val_r_reg_11_ ( .D(ext_s1val[11]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[11]) );
  DFFARX1_RVT i_m1val_r_reg_10_ ( .D(ext_s1val[10]), .CLK(net20754), .RSTB(
        n941), .Q(i_mul_b[10]) );
  DFFARX1_RVT i_m1val_r_reg_9_ ( .D(ext_s1val[9]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[9]) );
  DFFARX1_RVT i_m1val_r_reg_8_ ( .D(ext_s1val[8]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[8]) );
  DFFARX1_RVT i_m1val_r_reg_7_ ( .D(ext_s1val[7]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[7]) );
  DFFARX1_RVT i_m1val_r_reg_6_ ( .D(ext_s1val[6]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[6]) );
  DFFARX1_RVT i_m1val_r_reg_5_ ( .D(ext_s1val[5]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[5]) );
  DFFARX1_RVT i_m1val_r_reg_4_ ( .D(ext_s1val[4]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[4]) );
  DFFARX1_RVT i_m1val_r_reg_3_ ( .D(ext_s1val[3]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[3]) );
  DFFARX1_RVT i_m1val_r_reg_2_ ( .D(ext_s1val[2]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[2]) );
  DFFARX1_RVT i_m1val_r_reg_1_ ( .D(ext_s1val[1]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[1]) );
  DFFARX1_RVT i_m1val_r_reg_0_ ( .D(ext_s1val[0]), .CLK(net20754), .RSTB(n941), 
        .Q(i_mul_b[0]) );
  DFFARX1_RVT i_multiply_res_r_reg_63_ ( .D(N845), .CLK(net20759), .RSTB(n945), 
        .Q(lmulres_r[63]) );
  DFFARX1_RVT i_multiply_res_r_reg_62_ ( .D(N844), .CLK(net20759), .RSTB(n945), 
        .Q(lmulres_r[62]) );
  DFFARX1_RVT i_multiply_res_r_reg_61_ ( .D(N843), .CLK(net20759), .RSTB(n945), 
        .Q(lmulres_r[61]) );
  DFFARX1_RVT i_multiply_res_r_reg_60_ ( .D(N842), .CLK(net20759), .RSTB(n945), 
        .Q(lmulres_r[60]) );
  DFFARX1_RVT i_multiply_res_r_reg_59_ ( .D(N841), .CLK(net20759), .RSTB(n945), 
        .Q(lmulres_r[59]) );
  DFFARX1_RVT i_multiply_res_r_reg_58_ ( .D(N840), .CLK(net20759), .RSTB(n945), 
        .Q(lmulres_r[58]) );
  DFFARX1_RVT i_multiply_res_r_reg_57_ ( .D(N839), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[57]) );
  DFFARX1_RVT i_multiply_res_r_reg_56_ ( .D(N838), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[56]) );
  DFFARX1_RVT i_multiply_res_r_reg_55_ ( .D(N837), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[55]) );
  DFFARX1_RVT i_multiply_res_r_reg_54_ ( .D(N836), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[54]) );
  DFFARX1_RVT i_multiply_res_r_reg_53_ ( .D(N835), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[53]) );
  DFFARX1_RVT i_multiply_res_r_reg_52_ ( .D(N834), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[52]) );
  DFFARX1_RVT i_multiply_res_r_reg_51_ ( .D(N833), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[51]) );
  DFFARX1_RVT i_multiply_res_r_reg_50_ ( .D(N832), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[50]) );
  DFFARX1_RVT i_multiply_res_r_reg_49_ ( .D(N831), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[49]) );
  DFFARX1_RVT i_multiply_res_r_reg_48_ ( .D(N830), .CLK(net20759), .RSTB(n946), 
        .Q(lmulres_r[48]) );
  DFFARX1_RVT i_multiply_res_r_reg_47_ ( .D(N829), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[47]) );
  DFFARX1_RVT i_multiply_res_r_reg_46_ ( .D(N828), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[46]) );
  DFFARX1_RVT i_multiply_res_r_reg_45_ ( .D(N827), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[45]) );
  DFFARX1_RVT i_multiply_res_r_reg_44_ ( .D(N826), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[44]) );
  DFFARX1_RVT i_multiply_res_r_reg_43_ ( .D(N825), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[43]) );
  DFFARX1_RVT i_multiply_res_r_reg_42_ ( .D(N824), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[42]) );
  DFFARX1_RVT i_multiply_res_r_reg_41_ ( .D(N823), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[41]) );
  DFFARX1_RVT i_multiply_res_r_reg_40_ ( .D(N822), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[40]) );
  DFFARX1_RVT i_multiply_res_r_reg_39_ ( .D(N821), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[39]) );
  DFFARX1_RVT i_multiply_res_r_reg_38_ ( .D(N820), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[38]) );
  DFFARX1_RVT i_multiply_res_r_reg_37_ ( .D(N819), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[37]) );
  DFFARX1_RVT i_multiply_res_r_reg_36_ ( .D(N818), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[36]) );
  DFFARX1_RVT i_multiply_res_r_reg_35_ ( .D(N817), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[35]) );
  DFFARX1_RVT i_multiply_res_r_reg_34_ ( .D(N816), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[34]) );
  DFFARX1_RVT i_multiply_res_r_reg_33_ ( .D(N815), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[33]) );
  DFFARX1_RVT i_multiply_res_r_reg_32_ ( .D(N814), .CLK(net20759), .RSTB(n943), 
        .Q(lmulres_r[32]) );
  DFFARX1_RVT i_multiply_res_r_reg_31_ ( .D(N779), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[31]) );
  DFFARX1_RVT i_multiply_res_r_reg_30_ ( .D(N778), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[30]) );
  DFFARX1_RVT i_multiply_res_r_reg_29_ ( .D(N777), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[29]) );
  DFFARX1_RVT i_multiply_res_r_reg_28_ ( .D(N776), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[28]) );
  DFFARX1_RVT i_multiply_res_r_reg_27_ ( .D(N775), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[27]) );
  DFFARX1_RVT i_multiply_res_r_reg_26_ ( .D(N774), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[26]) );
  DFFARX1_RVT i_multiply_res_r_reg_25_ ( .D(N773), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[25]) );
  DFFARX1_RVT i_multiply_res_r_reg_24_ ( .D(N772), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[24]) );
  DFFARX1_RVT i_multiply_res_r_reg_23_ ( .D(N771), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[23]) );
  DFFARX1_RVT i_multiply_res_r_reg_22_ ( .D(N770), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[22]) );
  DFFARX1_RVT i_multiply_res_r_reg_21_ ( .D(N769), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[21]) );
  DFFARX1_RVT i_multiply_res_r_reg_20_ ( .D(N768), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[20]) );
  DFFARX1_RVT i_multiply_res_r_reg_19_ ( .D(N767), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[19]) );
  DFFARX1_RVT i_multiply_res_r_reg_18_ ( .D(N766), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[18]) );
  DFFARX1_RVT i_multiply_res_r_reg_17_ ( .D(N765), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[17]) );
  DFFARX1_RVT i_multiply_res_r_reg_16_ ( .D(N764), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[16]) );
  DFFARX1_RVT i_multiply_res_r_reg_15_ ( .D(N763), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[15]) );
  DFFARX1_RVT i_multiply_res_r_reg_14_ ( .D(N762), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[14]) );
  DFFARX1_RVT i_multiply_res_r_reg_13_ ( .D(N761), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[13]) );
  DFFARX1_RVT i_multiply_res_r_reg_12_ ( .D(N760), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[12]) );
  DFFARX1_RVT i_multiply_res_r_reg_11_ ( .D(N759), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[11]) );
  DFFARX1_RVT i_multiply_res_r_reg_10_ ( .D(N758), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[10]) );
  DFFARX1_RVT i_multiply_res_r_reg_9_ ( .D(N757), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[9]) );
  DFFARX1_RVT i_multiply_res_r_reg_8_ ( .D(N756), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[8]) );
  DFFARX1_RVT i_multiply_res_r_reg_7_ ( .D(N755), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[7]) );
  DFFARX1_RVT i_mul_signed_r_reg ( .D(N630), .CLK(clk), .RSTB(n946), .Q(
        i_mul_a_4_) );
  DFFARX1_RVT i_multiply_res_r_reg_6_ ( .D(N754), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[6]) );
  DFFARX1_RVT i_multiply_res_r_reg_5_ ( .D(N753), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[5]) );
  DFFARX1_RVT i_multiply_res_r_reg_4_ ( .D(N752), .CLK(net20764), .RSTB(n942), 
        .Q(lmulres_r[4]) );
  DFFARX1_RVT i_multiply_res_r_reg_3_ ( .D(N751), .CLK(net20764), .RSTB(n943), 
        .Q(lmulres_r[3]) );
  DFFARX1_RVT i_multiply_res_r_reg_2_ ( .D(N750), .CLK(net20764), .RSTB(n943), 
        .Q(lmulres_r[2]) );
  DFFARX1_RVT i_multiply_res_r_reg_1_ ( .D(N749), .CLK(net20764), .RSTB(n943), 
        .Q(lmulres_r[1]) );
  DFFARX1_RVT i_multiply_res_r_reg_0_ ( .D(N748), .CLK(net20764), .RSTB(n943), 
        .Q(lmulres_r[0]) );
  DFFARX1_RVT i_do_signed_r_reg ( .D(n883), .CLK(net20748), .RSTB(n942), .Q(
        i_do_signed_r) );
  cpu_isle_xalu_DW01_add_J9_0_0 add_x_56 ( .A(i_int_mul_res_r), .B({
        i_mul_c_35_, i_mul_c_35_, i_mul_c_35_, i_mul_c_35_, lmulres_r[63:32]}), 
        .CI(1'b0), .SUM(i_madd_product_a) );
  cpu_isle_xalu_DW01_add_J9_1_0 add_x_55 ( .A(i_mul_ws), .B({i_mul_wc[35:4], 
        1'b0, i_mul_wc[2], 1'b0, 1'b0}), .CI(1'b0), .SUM(i_mul_product_a) );
  AND2X1_RVT U21 ( .A1(i_do_signed_r), .A2(lmulres_r[63]), .Y(i_mul_c_35_) );
  NAND2X0_RVT U22 ( .A1(i_mul_state_r[0]), .A2(i_mul_state_r[1]), .Y(n905) );
  INVX1_RVT U23 ( .A(i_mul_state_r[1]), .Y(n920) );
  INVX1_RVT U24 ( .A(i_mul_state_r[2]), .Y(n919) );
  INVX1_RVT U25 ( .A(i_mul_state_r[3]), .Y(n906) );
  INVX1_RVT U32 ( .A(i_mul_state_r[0]), .Y(n921) );
  NAND4X0_RVT U33 ( .A1(i_mul_state_r[1]), .A2(i_mul_state_r[3]), .A3(n921), 
        .A4(n919), .Y(n49) );
  AND2X1_RVT U34 ( .A1(n60), .A2(n49), .Y(n924) );
  AND2X1_RVT U35 ( .A1(n905), .A2(n924), .Y(n50) );
  OA21X1_RVT U36 ( .A1(i_mul_state_r[1]), .A2(i_mul_state_r[0]), .A3(n50), .Y(
        N667) );
  NAND2X0_RVT U37 ( .A1(i_mul_state_r[1]), .A2(n921), .Y(n51) );
  AND2X1_RVT U38 ( .A1(n51), .A2(i_mul_state_r[3]), .Y(n56) );
  NOR2X0_RVT U39 ( .A1(i_mul_state_r[3]), .A2(n919), .Y(n54) );
  INVX1_RVT U40 ( .A(n919), .Y(n52) );
  AND2X1_RVT U41 ( .A1(i_mul_state_r[3]), .A2(n52), .Y(n53) );
  MUX21X1_RVT U42 ( .A1(n54), .A2(n53), .S0(n905), .Y(n55) );
  AO21X1_RVT U43 ( .A1(n56), .A2(n919), .A3(n55), .Y(N669) );
  AND2X1_RVT U49 ( .A1(n991), .A2(n994), .Y(N846) );
  NAND2X0_RVT U50 ( .A1(n969), .A2(n921), .Y(n930) );
  NAND2X0_RVT U51 ( .A1(n930), .A2(n60), .Y(n59) );
  NAND2X0_RVT U52 ( .A1(n994), .A2(n59), .Y(N1036) );
  AND3X1_RVT U53 ( .A1(n994), .A2(n930), .A3(n60), .Y(N1039) );
  AO21X1_RVT U57 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[15]), .A3(n985), 
        .Y(n206) );
  AO22X1_RVT U58 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[9]), .A3(n961), 
        .A4(ext_s2val[25]), .Y(n8140) );
  HADDX1_RVT U59 ( .A0(n206), .B0(n8140), .SO(n64) );
  OA22X1_RVT U60 ( .A1(n961), .A2(ext_s2val[10]), .A3(x_p3_snorm_decode_r), 
        .A4(ext_s2val[26]), .Y(n811) );
  INVX1_RVT U61 ( .A(n811), .Y(n62) );
  AO22X1_RVT U63 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[13]), .A3(n961), 
        .A4(ext_s2val[29]), .Y(n8160) );
  HADDX1_RVT U64 ( .A0(n988), .B0(n8160), .SO(n72) );
  AO22X1_RVT U65 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[14]), .A3(n961), 
        .A4(ext_s2val[30]), .Y(n812) );
  HADDX1_RVT U66 ( .A0(n988), .B0(n812), .SO(n73) );
  AND2X1_RVT U67 ( .A1(n72), .A2(n73), .Y(n154) );
  AO22X1_RVT U68 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[12]), .A3(n961), 
        .A4(ext_s2val[28]), .Y(n8150) );
  HADDX1_RVT U69 ( .A0(n988), .B0(n8150), .SO(n152) );
  NAND2X0_RVT U70 ( .A1(n154), .A2(n152), .Y(n70) );
  INVX1_RVT U71 ( .A(n70), .Y(n61) );
  AO22X1_RVT U72 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[11]), .A3(n961), 
        .A4(ext_s2val[27]), .Y(n808) );
  HADDX1_RVT U73 ( .A0(n988), .B0(n808), .SO(n71) );
  AND2X1_RVT U74 ( .A1(n61), .A2(n71), .Y(n63) );
  NAND2X0_RVT U75 ( .A1(n62), .A2(n63), .Y(n198) );
  NAND2X0_RVT U76 ( .A1(n63), .A2(n811), .Y(n199) );
  OAI22X1_RVT U77 ( .A1(n206), .A2(n198), .A3(n988), .A4(n199), .Y(n66) );
  NAND2X0_RVT U78 ( .A1(n64), .A2(n66), .Y(n201) );
  INVX1_RVT U79 ( .A(n64), .Y(n65) );
  NAND2X0_RVT U80 ( .A1(n66), .A2(n65), .Y(n124) );
  INVX1_RVT U81 ( .A(n124), .Y(n69) );
  AO22X1_RVT U82 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[8]), .A3(n961), 
        .A4(ext_s2val[24]), .Y(n807) );
  AO22X1_RVT U83 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[7]), .A3(n961), 
        .A4(ext_s2val[23]), .Y(n813) );
  MUX21X1_RVT U84 ( .A1(n807), .A2(n988), .S0(n813), .Y(n68) );
  NAND2X0_RVT U85 ( .A1(n988), .A2(n807), .Y(n67) );
  NAND3X0_RVT U86 ( .A1(n69), .A2(n68), .A3(n67), .Y(n202) );
  OA21X1_RVT U87 ( .A1(n71), .A2(n70), .A3(n202), .Y(n126) );
  INVX1_RVT U88 ( .A(n72), .Y(n74) );
  NAND2X0_RVT U89 ( .A1(n74), .A2(n73), .Y(n75) );
  NAND3X0_RVT U90 ( .A1(n201), .A2(n126), .A3(n75), .Y(n132) );
  AO22X1_RVT U91 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[5]), .A3(n961), 
        .A4(ext_s2val[21]), .Y(n810) );
  HADDX1_RVT U92 ( .A0(n988), .B0(n810), .SO(n76) );
  INVX1_RVT U93 ( .A(n76), .Y(n123) );
  AO22X1_RVT U94 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[6]), .A3(n961), 
        .A4(ext_s2val[22]), .Y(n809) );
  HADDX1_RVT U95 ( .A0(n988), .B0(n809), .SO(n122) );
  NAND2X0_RVT U96 ( .A1(n76), .A2(n122), .Y(n161) );
  INVX1_RVT U97 ( .A(n161), .Y(n100) );
  OA22X1_RVT U100 ( .A1(n961), .A2(n957), .A3(x_p3_snorm_decode_r), .A4(n254), 
        .Y(n96) );
  INVX1_RVT U101 ( .A(n96), .Y(n806) );
  HADDX1_RVT U102 ( .A0(n988), .B0(n806), .SO(n160) );
  NAND2X0_RVT U103 ( .A1(n100), .A2(n160), .Y(n86) );
  AO22X1_RVT U104 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[3]), .A3(n961), 
        .A4(ext_s2val[19]), .Y(n800) );
  HADDX1_RVT U105 ( .A0(n988), .B0(n800), .SO(n85) );
  OA22X1_RVT U106 ( .A1(n961), .A2(ext_s2val[2]), .A3(x_p3_snorm_decode_r), 
        .A4(ext_s2val[18]), .Y(n78) );
  INVX1_RVT U107 ( .A(n78), .Y(n804) );
  INVX1_RVT U108 ( .A(n86), .Y(n77) );
  AND2X1_RVT U109 ( .A1(n77), .A2(n85), .Y(n79) );
  NAND2X0_RVT U110 ( .A1(n804), .A2(n79), .Y(n207) );
  NAND2X0_RVT U111 ( .A1(n79), .A2(n78), .Y(n205) );
  OAI22X1_RVT U112 ( .A1(n206), .A2(n207), .A3(n988), .A4(n205), .Y(n88) );
  AO22X1_RVT U113 ( .A1(x_p3_snorm_decode_r), .A2(ext_s2val[1]), .A3(n961), 
        .A4(ext_s2val[17]), .Y(n805) );
  HADDX1_RVT U114 ( .A0(n988), .B0(n805), .SO(n87) );
  NAND2X0_RVT U115 ( .A1(n88), .A2(n87), .Y(n94) );
  INVX1_RVT U116 ( .A(n94), .Y(n84) );
  NAND2X0_RVT U117 ( .A1(ext_s2val[16]), .A2(n961), .Y(n80) );
  INVX1_RVT U118 ( .A(ext_s2val[15]), .Y(n8350) );
  AO22X1_RVT U119 ( .A1(ext_s2val[15]), .A2(n80), .A3(n8350), .A4(n985), .Y(
        n83) );
  OA22X1_RVT U120 ( .A1(n961), .A2(ext_s2val[0]), .A3(x_p3_snorm_decode_r), 
        .A4(ext_s2val[16]), .Y(n95) );
  INVX1_RVT U121 ( .A(n95), .Y(n802) );
  NAND2X0_RVT U122 ( .A1(n802), .A2(n206), .Y(n82) );
  NAND3X0_RVT U123 ( .A1(n84), .A2(n83), .A3(n82), .Y(n212) );
  OA21X1_RVT U124 ( .A1(n86), .A2(n85), .A3(n212), .Y(n158) );
  INVX1_RVT U125 ( .A(n87), .Y(n89) );
  NAND2X0_RVT U126 ( .A1(n89), .A2(n88), .Y(n204) );
  NAND2X0_RVT U127 ( .A1(n158), .A2(n204), .Y(n120) );
  OA22X1_RVT U128 ( .A1(n957), .A2(n985), .A3(ext_s2val[4]), .A4(n988), .Y(
        n163) );
  INVX1_RVT U129 ( .A(n163), .Y(n93) );
  AO22X1_RVT U131 ( .A1(ext_s2val[3]), .A2(n985), .A3(n952), .A4(n988), .Y(
        n162) );
  OA22X1_RVT U133 ( .A1(n950), .A2(n171), .A3(ext_s2val[2]), .A4(n206), .Y(
        n168) );
  INVX1_RVT U134 ( .A(n168), .Y(n91) );
  AO22X1_RVT U137 ( .A1(ext_s2val[1]), .A2(n171), .A3(n220), .A4(n206), .Y(
        n167) );
  AO221X1_RVT U138 ( .A1(ext_s2val[0]), .A2(n985), .A3(n185), .A4(n990), .A5(
        n167), .Y(n90) );
  NAND2X0_RVT U139 ( .A1(n91), .A2(n90), .Y(n92) );
  INVX1_RVT U140 ( .A(ext_s2val[5]), .Y(n8330) );
  AO22X1_RVT U141 ( .A1(ext_s2val[5]), .A2(n985), .A3(n8330), .A4(n990), .Y(
        n164) );
  OA221X1_RVT U142 ( .A1(n93), .A2(n162), .A3(n93), .A4(n92), .A5(n164), .Y(
        n118) );
  INVX1_RVT U143 ( .A(n120), .Y(n101) );
  AO221X1_RVT U144 ( .A1(n988), .A2(n802), .A3(n206), .A4(n95), .A5(n94), .Y(
        n211) );
  OA221X1_RVT U145 ( .A1(n810), .A2(n96), .A3(n810), .A4(n205), .A5(n211), .Y(
        n99) );
  INVX1_RVT U146 ( .A(n810), .Y(n97) );
  AO21X1_RVT U147 ( .A1(n806), .A2(n207), .A3(n97), .Y(n98) );
  AND4X1_RVT U148 ( .A1(n101), .A2(n100), .A3(n99), .A4(n98), .Y(n242) );
  INVX1_RVT U149 ( .A(ext_s2val[7]), .Y(n8400) );
  INVX1_RVT U150 ( .A(ext_s2val[11]), .Y(n8320) );
  INVX1_RVT U151 ( .A(ext_s2val[12]), .Y(n170) );
  INVX1_RVT U152 ( .A(ext_s2val[13]), .Y(n104) );
  INVX1_RVT U153 ( .A(ext_s2val[14]), .Y(n8340) );
  OA22X1_RVT U154 ( .A1(n8340), .A2(n171), .A3(ext_s2val[14]), .A4(n206), .Y(
        n114) );
  AOI221X1_RVT U155 ( .A1(n104), .A2(n206), .A3(ext_s2val[13]), .A4(n171), 
        .A5(n114), .Y(n176) );
  OA221X1_RVT U156 ( .A1(ext_s2val[12]), .A2(n990), .A3(n170), .A4(n985), .A5(
        n176), .Y(n106) );
  INVX1_RVT U157 ( .A(n106), .Y(n111) );
  AO221X1_RVT U158 ( .A1(n8320), .A2(n206), .A3(ext_s2val[11]), .A4(n171), 
        .A5(n111), .Y(n210) );
  INVX1_RVT U159 ( .A(n210), .Y(n103) );
  INVX1_RVT U160 ( .A(ext_s2val[10]), .Y(n8300) );
  INVX1_RVT U161 ( .A(ext_s2val[9]), .Y(n8290) );
  OA22X1_RVT U162 ( .A1(n8290), .A2(n171), .A3(ext_s2val[9]), .A4(n206), .Y(
        n107) );
  AOI221X1_RVT U163 ( .A1(n8300), .A2(n206), .A3(ext_s2val[10]), .A4(n171), 
        .A5(n107), .Y(n174) );
  INVX1_RVT U164 ( .A(ext_s2val[8]), .Y(n8310) );
  AO22X1_RVT U165 ( .A1(ext_s2val[8]), .A2(n985), .A3(n8310), .A4(n990), .Y(
        n102) );
  NAND3X0_RVT U166 ( .A1(n103), .A2(n174), .A3(n102), .Y(n109) );
  AO221X1_RVT U167 ( .A1(n8400), .A2(n206), .A3(ext_s2val[7]), .A4(n171), .A5(
        n109), .Y(n178) );
  INVX1_RVT U168 ( .A(n178), .Y(n166) );
  INVX1_RVT U169 ( .A(ext_s2val[6]), .Y(n8390) );
  AO22X1_RVT U170 ( .A1(ext_s2val[6]), .A2(n985), .A3(n8390), .A4(n990), .Y(
        n165) );
  NAND3X0_RVT U171 ( .A1(n242), .A2(n166), .A3(n165), .Y(n117) );
  AO22X1_RVT U172 ( .A1(ext_s2val[13]), .A2(n985), .A3(n104), .A4(n990), .Y(
        n115) );
  AO22X1_RVT U173 ( .A1(ext_s2val[10]), .A2(n985), .A3(n8300), .A4(n990), .Y(
        n105) );
  NAND3X0_RVT U174 ( .A1(n107), .A2(n106), .A3(n105), .Y(n112) );
  AO22X1_RVT U175 ( .A1(ext_s2val[11]), .A2(n985), .A3(n8320), .A4(n990), .Y(
        n110) );
  OA21X1_RVT U176 ( .A1(n111), .A2(n110), .A3(n109), .Y(n172) );
  AND2X1_RVT U177 ( .A1(n112), .A2(n172), .Y(n113) );
  OA21X1_RVT U178 ( .A1(n115), .A2(n114), .A3(n113), .Y(n116) );
  NAND2X0_RVT U179 ( .A1(n242), .A2(n178), .Y(n240) );
  OAI22X1_RVT U180 ( .A1(n118), .A2(n117), .A3(n116), .A4(n240), .Y(n119) );
  OR2X1_RVT U181 ( .A1(n120), .A2(n119), .Y(n121) );
  AO21X1_RVT U182 ( .A1(n123), .A2(n122), .A3(n121), .Y(n131) );
  INVX1_RVT U183 ( .A(n807), .Y(n125) );
  AO221X1_RVT U184 ( .A1(n988), .A2(n125), .A3(n206), .A4(n807), .A5(n124), 
        .Y(n200) );
  AND2X1_RVT U185 ( .A1(n126), .A2(n200), .Y(n157) );
  INVX1_RVT U186 ( .A(n8150), .Y(n127) );
  AND2X1_RVT U187 ( .A1(n199), .A2(n127), .Y(n129) );
  AND2X1_RVT U188 ( .A1(n8150), .A2(n198), .Y(n128) );
  MUX21X1_RVT U189 ( .A1(n129), .A2(n128), .S0(n8160), .Y(n130) );
  NAND4X0_RVT U190 ( .A1(n154), .A2(n157), .A3(n201), .A4(n130), .Y(n156) );
  NAND2X0_RVT U199 ( .A1(n231), .A2(ext_s1val[3]), .Y(n283) );
  NAND2X0_RVT U201 ( .A1(n7670), .A2(ext_s1val[1]), .Y(n186) );
  NAND2X0_RVT U203 ( .A1(n744), .A2(ext_s1val[2]), .Y(n250) );
  NAND2X0_RVT U206 ( .A1(n980), .A2(ext_s1val[0]), .Y(n136) );
  NAND4X0_RVT U207 ( .A1(n283), .A2(n186), .A3(n250), .A4(n136), .Y(n378) );
  NAND2X0_RVT U210 ( .A1(n231), .A2(ext_s1val[7]), .Y(n338) );
  NAND2X0_RVT U211 ( .A1(n7670), .A2(ext_s1val[5]), .Y(n282) );
  NAND2X0_RVT U212 ( .A1(n744), .A2(ext_s1val[6]), .Y(n312) );
  NAND2X0_RVT U213 ( .A1(n980), .A2(ext_s1val[4]), .Y(n249) );
  NAND4X0_RVT U214 ( .A1(n338), .A2(n282), .A3(n312), .A4(n249), .Y(n379) );
  NAND2X0_RVT U217 ( .A1(ext_s1val[13]), .A2(n7670), .Y(n421) );
  NAND2X0_RVT U218 ( .A1(ext_s1val[15]), .A2(n231), .Y(n495) );
  NAND2X0_RVT U219 ( .A1(ext_s1val[14]), .A2(n744), .Y(n455) );
  NAND2X0_RVT U220 ( .A1(ext_s1val[12]), .A2(n980), .Y(n371) );
  NAND4X0_RVT U221 ( .A1(n421), .A2(n495), .A3(n455), .A4(n371), .Y(n372) );
  NAND2X0_RVT U222 ( .A1(n231), .A2(ext_s1val[11]), .Y(n420) );
  NAND2X0_RVT U223 ( .A1(n7670), .A2(ext_s1val[9]), .Y(n339) );
  NAND2X0_RVT U224 ( .A1(n744), .A2(ext_s1val[10]), .Y(n370) );
  NAND2X0_RVT U225 ( .A1(n980), .A2(ext_s1val[8]), .Y(n313) );
  NAND4X0_RVT U226 ( .A1(n420), .A2(n339), .A3(n370), .A4(n313), .Y(n383) );
  AO22X1_RVT U227 ( .A1(ext_s2val[2]), .A2(n372), .A3(n948), .A4(n383), .Y(
        n315) );
  AO222X1_RVT U228 ( .A1(n378), .A2(n977), .A3(n379), .A4(n976), .A5(n315), 
        .A6(ext_s2val[3]), .Y(n460) );
  AND2X1_RVT U233 ( .A1(ext_s2val[4]), .A2(n788), .Y(n151) );
  NAND2X0_RVT U234 ( .A1(n7670), .A2(ext_s1val[29]), .Y(n721) );
  NAND2X0_RVT U235 ( .A1(n231), .A2(ext_s1val[31]), .Y(n135) );
  NAND2X0_RVT U236 ( .A1(n744), .A2(ext_s1val[30]), .Y(n7700) );
  NAND2X0_RVT U237 ( .A1(n982), .A2(ext_s1val[28]), .Y(n670) );
  NAND4X0_RVT U238 ( .A1(n721), .A2(n135), .A3(n7700), .A4(n670), .Y(n677) );
  NAND2X0_RVT U239 ( .A1(n231), .A2(ext_s1val[27]), .Y(n720) );
  NAND2X0_RVT U240 ( .A1(n7670), .A2(ext_s1val[25]), .Y(n637) );
  NAND2X0_RVT U241 ( .A1(n744), .A2(ext_s1val[26]), .Y(n6690) );
  NAND2X0_RVT U242 ( .A1(n982), .A2(ext_s1val[24]), .Y(n599) );
  NAND4X0_RVT U243 ( .A1(n720), .A2(n637), .A3(n6690), .A4(n599), .Y(n374) );
  AO22X1_RVT U244 ( .A1(ext_s2val[2]), .A2(n677), .A3(n948), .A4(n374), .Y(
        n314) );
  NAND2X0_RVT U245 ( .A1(n231), .A2(ext_s1val[23]), .Y(n636) );
  NAND2X0_RVT U246 ( .A1(n7670), .A2(ext_s1val[21]), .Y(n564) );
  NAND2X0_RVT U247 ( .A1(n744), .A2(ext_s1val[22]), .Y(n598) );
  NAND2X0_RVT U248 ( .A1(n980), .A2(ext_s1val[20]), .Y(n541) );
  NAND4X0_RVT U249 ( .A1(n636), .A2(n564), .A3(n598), .A4(n541), .Y(n375) );
  NAND2X0_RVT U250 ( .A1(n231), .A2(ext_s1val[19]), .Y(n563) );
  NAND2X0_RVT U251 ( .A1(n7670), .A2(ext_s1val[17]), .Y(n494) );
  NAND2X0_RVT U252 ( .A1(n980), .A2(ext_s1val[16]), .Y(n454) );
  NAND2X0_RVT U253 ( .A1(n744), .A2(ext_s1val[18]), .Y(n540) );
  NAND4X0_RVT U254 ( .A1(n563), .A2(n494), .A3(n454), .A4(n540), .Y(n373) );
  AO22X1_RVT U255 ( .A1(ext_s2val[2]), .A2(n375), .A3(n948), .A4(n373), .Y(
        n316) );
  AO22X1_RVT U256 ( .A1(ext_s2val[3]), .A2(n314), .A3(n952), .A4(n316), .Y(
        n461) );
  INVX1_RVT U257 ( .A(n136), .Y(n459) );
  NAND2X0_RVT U259 ( .A1(n979), .A2(n955), .Y(n7790) );
  INVX1_RVT U260 ( .A(n7790), .Y(n8420) );
  AO222X1_RVT U262 ( .A1(n460), .A2(n470), .A3(n151), .A4(n461), .A5(n459), 
        .A6(n7740), .Y(n850) );
  AO22X1_RVT U268 ( .A1(ext_s2val[16]), .A2(x_p3_swap_decode_r), .A3(n850), 
        .A4(n137), .Y(n140) );
  AO21X1_RVT U269 ( .A1(n141), .A2(n801), .A3(n140), .Y(xresult[0]) );
  NAND2X0_RVT U272 ( .A1(n744), .A2(ext_s1val[23]), .Y(n616) );
  NAND2X0_RVT U273 ( .A1(n982), .A2(ext_s1val[21]), .Y(n547) );
  NAND2X0_RVT U274 ( .A1(n7670), .A2(ext_s1val[22]), .Y(n582) );
  NAND2X0_RVT U275 ( .A1(n231), .A2(ext_s1val[24]), .Y(n653) );
  NAND4X0_RVT U276 ( .A1(n616), .A2(n547), .A3(n582), .A4(n653), .Y(n395) );
  NAND2X0_RVT U277 ( .A1(n744), .A2(ext_s1val[27]), .Y(n694) );
  NAND2X0_RVT U278 ( .A1(n231), .A2(ext_s1val[28]), .Y(n745) );
  NAND2X0_RVT U279 ( .A1(n982), .A2(ext_s1val[25]), .Y(n617) );
  NAND2X0_RVT U280 ( .A1(n7670), .A2(ext_s1val[26]), .Y(n654) );
  NAND2X0_RVT U284 ( .A1(n744), .A2(ext_s1val[19]), .Y(n548) );
  NAND2X0_RVT U285 ( .A1(n980), .A2(ext_s1val[17]), .Y(n480) );
  NAND2X0_RVT U286 ( .A1(n7670), .A2(ext_s1val[18]), .Y(n509) );
  NAND2X0_RVT U287 ( .A1(n231), .A2(ext_s1val[20]), .Y(n583) );
  NAND4X0_RVT U288 ( .A1(n548), .A2(n480), .A3(n509), .A4(n583), .Y(n396) );
  AO222X1_RVT U289 ( .A1(n395), .A2(n974), .A3(n393), .A4(n970), .A5(n396), 
        .A6(n977), .Y(n469) );
  AO22X1_RVT U290 ( .A1(n7670), .A2(ext_s1val[0]), .A3(n980), .A4(ext_s1val[1]), .Y(n467) );
  AND2X1_RVT U295 ( .A1(n967), .A2(n964), .Y(n229) );
  AO22X1_RVT U296 ( .A1(ext_s2val[0]), .A2(ext_s1val[30]), .A3(n185), .A4(
        ext_s1val[29]), .Y(n219) );
  AND2X1_RVT U297 ( .A1(n220), .A2(n219), .Y(n142) );
  AO21X1_RVT U298 ( .A1(ext_s1val[31]), .A2(n744), .A3(n142), .Y(n688) );
  INVX1_RVT U299 ( .A(n688), .Y(n143) );
  NAND2X0_RVT U300 ( .A1(n231), .A2(ext_s1val[0]), .Y(n224) );
  NAND2X0_RVT U301 ( .A1(n143), .A2(n224), .Y(n472) );
  AO22X1_RVT U302 ( .A1(n7740), .A2(n467), .A3(n229), .A4(n472), .Y(n149) );
  NAND2X0_RVT U303 ( .A1(n980), .A2(ext_s1val[1]), .Y(n144) );
  NAND2X0_RVT U304 ( .A1(n744), .A2(ext_s1val[3]), .Y(n265) );
  NAND2X0_RVT U305 ( .A1(n7670), .A2(ext_s1val[2]), .Y(n225) );
  NAND2X0_RVT U306 ( .A1(n231), .A2(ext_s1val[4]), .Y(n301) );
  NAND4X0_RVT U307 ( .A1(n144), .A2(n265), .A3(n225), .A4(n301), .Y(n400) );
  NAND2X0_RVT U308 ( .A1(n744), .A2(ext_s1val[7]), .Y(n324) );
  NAND2X0_RVT U309 ( .A1(n980), .A2(ext_s1val[5]), .Y(n264) );
  NAND2X0_RVT U310 ( .A1(n231), .A2(ext_s1val[8]), .Y(n355) );
  NAND2X0_RVT U311 ( .A1(n7670), .A2(ext_s1val[6]), .Y(n300) );
  NAND4X0_RVT U312 ( .A1(n324), .A2(n264), .A3(n355), .A4(n300), .Y(n401) );
  AO22X1_RVT U313 ( .A1(n977), .A2(n400), .A3(n974), .A4(n401), .Y(n146) );
  NAND2X0_RVT U314 ( .A1(n744), .A2(ext_s1val[11]), .Y(n390) );
  NAND2X0_RVT U315 ( .A1(n980), .A2(ext_s1val[9]), .Y(n325) );
  NAND2X0_RVT U316 ( .A1(n7670), .A2(ext_s1val[10]), .Y(n356) );
  NAND2X0_RVT U317 ( .A1(n231), .A2(ext_s1val[12]), .Y(n435) );
  NAND4X0_RVT U318 ( .A1(n390), .A2(n325), .A3(n356), .A4(n435), .Y(n399) );
  NAND2X0_RVT U319 ( .A1(ext_s1val[15]), .A2(n744), .Y(n479) );
  NAND2X0_RVT U320 ( .A1(ext_s1val[13]), .A2(n980), .Y(n389) );
  NAND2X0_RVT U321 ( .A1(n7670), .A2(ext_s1val[14]), .Y(n434) );
  NAND2X0_RVT U322 ( .A1(n231), .A2(ext_s1val[16]), .Y(n508) );
  NAND4X0_RVT U323 ( .A1(n479), .A2(n389), .A3(n434), .A4(n508), .Y(n394) );
  AO22X1_RVT U324 ( .A1(n970), .A2(n399), .A3(n965), .A4(n394), .Y(n145) );
  OR2X1_RVT U325 ( .A1(n146), .A2(n145), .Y(n468) );
  AND2X1_RVT U326 ( .A1(ext_s2val[4]), .A2(barrel_type_r[0]), .Y(n326) );
  AO22X1_RVT U328 ( .A1(ext_s2val[1]), .A2(ext_s1val[31]), .A3(n220), .A4(n219), .Y(n471) );
  AO22X1_RVT U329 ( .A1(n326), .A2(n688), .A3(n458), .A4(n471), .Y(n147) );
  AO22X1_RVT U330 ( .A1(n470), .A2(n468), .A3(n967), .A4(n147), .Y(n148) );
  OR2X1_RVT U331 ( .A1(n149), .A2(n148), .Y(n150) );
  AO21X1_RVT U332 ( .A1(n151), .A2(n469), .A3(n150), .Y(n8450) );
  AO22X1_RVT U333 ( .A1(ext_s2val[17]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n8450), .Y(n184) );
  INVX1_RVT U334 ( .A(n152), .Y(n153) );
  NAND2X0_RVT U335 ( .A1(n154), .A2(n153), .Y(n155) );
  NAND3X0_RVT U336 ( .A1(n157), .A2(n156), .A3(n155), .Y(n183) );
  AND2X1_RVT U337 ( .A1(n211), .A2(n158), .Y(n159) );
  OA21X1_RVT U338 ( .A1(n161), .A2(n160), .A3(n159), .Y(n181) );
  NAND2X0_RVT U339 ( .A1(n163), .A2(n162), .Y(n208) );
  INVX1_RVT U340 ( .A(n208), .Y(n169) );
  NAND4X0_RVT U341 ( .A1(n166), .A2(n242), .A3(n165), .A4(n164), .Y(n209) );
  AO221X1_RVT U342 ( .A1(n169), .A2(n168), .A3(n169), .A4(n167), .A5(n209), 
        .Y(n180) );
  AO22X1_RVT U343 ( .A1(ext_s2val[12]), .A2(n171), .A3(n170), .A4(n206), .Y(
        n175) );
  INVX1_RVT U344 ( .A(n172), .Y(n173) );
  AO221X1_RVT U345 ( .A1(n176), .A2(n175), .A3(n176), .A4(n174), .A5(n173), 
        .Y(n177) );
  NAND3X0_RVT U346 ( .A1(n242), .A2(n178), .A3(n177), .Y(n179) );
  NAND4X0_RVT U347 ( .A1(n241), .A2(n181), .A3(n180), .A4(n179), .Y(n182) );
  OA222X1_RVT U348 ( .A1(n184), .A2(n801), .A3(n184), .A4(n183), .A5(n184), 
        .A6(n182), .Y(xresult[1]) );
  NAND2X0_RVT U352 ( .A1(n744), .A2(ext_s1val[28]), .Y(n719) );
  NAND2X0_RVT U353 ( .A1(n982), .A2(ext_s1val[26]), .Y(n635) );
  NAND2X0_RVT U354 ( .A1(n231), .A2(ext_s1val[29]), .Y(n7680) );
  NAND2X0_RVT U355 ( .A1(n7670), .A2(ext_s1val[27]), .Y(n6680) );
  AO22X1_RVT U357 ( .A1(ext_s2val[2]), .A2(n711), .A3(n948), .A4(n407), .Y(
        n638) );
  NAND2X0_RVT U358 ( .A1(n744), .A2(ext_s1val[20]), .Y(n562) );
  NAND2X0_RVT U359 ( .A1(n980), .A2(ext_s1val[18]), .Y(n493) );
  NAND2X0_RVT U360 ( .A1(n231), .A2(ext_s1val[21]), .Y(n597) );
  NAND2X0_RVT U361 ( .A1(n7670), .A2(ext_s1val[19]), .Y(n539) );
  NAND4X0_RVT U362 ( .A1(n562), .A2(n493), .A3(n597), .A4(n539), .Y(n410) );
  NAND2X0_RVT U363 ( .A1(n744), .A2(ext_s1val[24]), .Y(n634) );
  NAND2X0_RVT U364 ( .A1(n982), .A2(ext_s1val[22]), .Y(n561) );
  NAND2X0_RVT U365 ( .A1(n231), .A2(ext_s1val[25]), .Y(n6670) );
  NAND2X0_RVT U366 ( .A1(n7670), .A2(ext_s1val[23]), .Y(n596) );
  NAND4X0_RVT U367 ( .A1(n634), .A2(n561), .A3(n6670), .A4(n596), .Y(n409) );
  AO22X1_RVT U368 ( .A1(n977), .A2(n410), .A3(n974), .A4(n409), .Y(n194) );
  AO21X1_RVT U369 ( .A1(ext_s2val[3]), .A2(n638), .A3(n194), .Y(n499) );
  NAND2X0_RVT U370 ( .A1(n980), .A2(ext_s1val[2]), .Y(n191) );
  NAND2X0_RVT U371 ( .A1(n744), .A2(ext_s1val[0]), .Y(n187) );
  NAND3X0_RVT U372 ( .A1(n186), .A2(n191), .A3(n187), .Y(n490) );
  INVX1_RVT U373 ( .A(n711), .Y(n188) );
  NAND2X0_RVT U374 ( .A1(n231), .A2(ext_s1val[1]), .Y(n247) );
  NAND3X0_RVT U375 ( .A1(n188), .A2(n187), .A3(n247), .Y(n485) );
  AO22X1_RVT U376 ( .A1(n7740), .A2(n490), .A3(n229), .A4(n485), .Y(n190) );
  AO22X1_RVT U377 ( .A1(n982), .A2(ext_s1val[30]), .A3(n189), .A4(
        ext_s1val[31]), .Y(n486) );
  OA222X1_RVT U378 ( .A1(n190), .A2(n965), .A3(n190), .A4(n458), .A5(n190), 
        .A6(n486), .Y(n196) );
  NAND2X0_RVT U379 ( .A1(n744), .A2(ext_s1val[12]), .Y(n419) );
  NAND2X0_RVT U380 ( .A1(n980), .A2(ext_s1val[10]), .Y(n336) );
  NAND2X0_RVT U381 ( .A1(ext_s1val[13]), .A2(n231), .Y(n453) );
  NAND2X0_RVT U382 ( .A1(n7670), .A2(ext_s1val[11]), .Y(n368) );
  NAND4X0_RVT U383 ( .A1(n419), .A2(n336), .A3(n453), .A4(n368), .Y(n413) );
  NAND2X0_RVT U384 ( .A1(ext_s1val[14]), .A2(n980), .Y(n418) );
  NAND2X0_RVT U385 ( .A1(n744), .A2(ext_s1val[16]), .Y(n492) );
  NAND2X0_RVT U386 ( .A1(n231), .A2(ext_s1val[17]), .Y(n538) );
  NAND2X0_RVT U387 ( .A1(n7670), .A2(ext_s1val[15]), .Y(n452) );
  NAND4X0_RVT U388 ( .A1(n418), .A2(n492), .A3(n538), .A4(n452), .Y(n408) );
  AO22X1_RVT U389 ( .A1(n970), .A2(n413), .A3(n965), .A4(n408), .Y(n193) );
  NAND2X0_RVT U390 ( .A1(n744), .A2(ext_s1val[4]), .Y(n281) );
  NAND2X0_RVT U391 ( .A1(n231), .A2(ext_s1val[5]), .Y(n311) );
  NAND2X0_RVT U392 ( .A1(n7670), .A2(ext_s1val[3]), .Y(n248) );
  NAND4X0_RVT U393 ( .A1(n281), .A2(n191), .A3(n311), .A4(n248), .Y(n415) );
  NAND2X0_RVT U394 ( .A1(n744), .A2(ext_s1val[8]), .Y(n337) );
  NAND2X0_RVT U395 ( .A1(n980), .A2(ext_s1val[6]), .Y(n280) );
  NAND2X0_RVT U396 ( .A1(n231), .A2(ext_s1val[9]), .Y(n369) );
  NAND2X0_RVT U397 ( .A1(n7670), .A2(ext_s1val[7]), .Y(n310) );
  NAND4X0_RVT U398 ( .A1(n337), .A2(n280), .A3(n369), .A4(n310), .Y(n414) );
  AO22X1_RVT U399 ( .A1(n977), .A2(n415), .A3(n974), .A4(n414), .Y(n192) );
  OR2X1_RVT U400 ( .A1(n193), .A2(n192), .Y(n500) );
  AO21X1_RVT U401 ( .A1(n970), .A2(n407), .A3(n194), .Y(n489) );
  AO22X1_RVT U402 ( .A1(n470), .A2(n500), .A3(n458), .A4(n489), .Y(n195) );
  OR2X1_RVT U403 ( .A1(n196), .A2(n195), .Y(n197) );
  AO21X1_RVT U404 ( .A1(n326), .A2(n499), .A3(n197), .Y(n849) );
  AO22X1_RVT U405 ( .A1(ext_s2val[18]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n849), .Y(n218) );
  AO22X1_RVT U406 ( .A1(n988), .A2(n199), .A3(n206), .A4(n198), .Y(n203) );
  NAND4X0_RVT U407 ( .A1(n203), .A2(n202), .A3(n201), .A4(n200), .Y(n216) );
  OA221X1_RVT U408 ( .A1(n988), .A2(n207), .A3(n206), .A4(n205), .A5(n204), 
        .Y(n214) );
  OA22X1_RVT U409 ( .A1(n210), .A2(n240), .A3(n209), .A4(n208), .Y(n213) );
  NAND4X0_RVT U410 ( .A1(n214), .A2(n213), .A3(n212), .A4(n211), .Y(n215) );
  OA221X1_RVT U411 ( .A1(n216), .A2(n241), .A3(n216), .A4(n215), .A5(n801), 
        .Y(n217) );
  OR2X1_RVT U412 ( .A1(n218), .A2(n217), .Y(xresult[2]) );
  AND2X1_RVT U413 ( .A1(n241), .A2(n801), .Y(n239) );
  NAND2X0_RVT U414 ( .A1(n982), .A2(ext_s1val[31]), .Y(n228) );
  INVX1_RVT U415 ( .A(n228), .Y(n7620) );
  NAND2X0_RVT U416 ( .A1(n982), .A2(ext_s1val[27]), .Y(n652) );
  NAND2X0_RVT U417 ( .A1(n7670), .A2(ext_s1val[28]), .Y(n693) );
  AND2X1_RVT U418 ( .A1(n652), .A2(n693), .Y(n223) );
  INVX1_RVT U419 ( .A(n219), .Y(n221) );
  OR2X1_RVT U420 ( .A1(n221), .A2(n220), .Y(n222) );
  OA22X1_RVT U422 ( .A1(n948), .A2(n7620), .A3(ext_s2val[2]), .A4(n441), .Y(
        n655) );
  NAND2X0_RVT U423 ( .A1(n231), .A2(ext_s1val[22]), .Y(n615) );
  NAND2X0_RVT U424 ( .A1(n744), .A2(ext_s1val[21]), .Y(n581) );
  NAND2X0_RVT U425 ( .A1(n7670), .A2(ext_s1val[20]), .Y(n546) );
  NAND2X0_RVT U426 ( .A1(n980), .A2(ext_s1val[19]), .Y(n507) );
  NAND4X0_RVT U427 ( .A1(n615), .A2(n581), .A3(n546), .A4(n507), .Y(n444) );
  NAND2X0_RVT U428 ( .A1(n231), .A2(ext_s1val[26]), .Y(n692) );
  NAND2X0_RVT U429 ( .A1(n744), .A2(ext_s1val[25]), .Y(n651) );
  NAND2X0_RVT U430 ( .A1(n7670), .A2(ext_s1val[24]), .Y(n614) );
  NAND2X0_RVT U431 ( .A1(n982), .A2(ext_s1val[23]), .Y(n580) );
  NAND4X0_RVT U432 ( .A1(n692), .A2(n651), .A3(n614), .A4(n580), .Y(n443) );
  AO22X1_RVT U433 ( .A1(n444), .A2(n977), .A3(n443), .A4(n974), .Y(n234) );
  AO21X1_RVT U434 ( .A1(n655), .A2(ext_s2val[3]), .A3(n234), .Y(n516) );
  NAND2X0_RVT U435 ( .A1(n980), .A2(ext_s1val[3]), .Y(n230) );
  NAND2X0_RVT U436 ( .A1(n744), .A2(ext_s1val[1]), .Y(n226) );
  NAND4X0_RVT U437 ( .A1(n225), .A2(n224), .A3(n230), .A4(n226), .Y(n511) );
  NAND2X0_RVT U440 ( .A1(n7670), .A2(ext_s1val[0]), .Y(n227) );
  NAND2X0_RVT U441 ( .A1(n231), .A2(ext_s1val[2]), .Y(n262) );
  AND3X1_RVT U442 ( .A1(n227), .A2(n262), .A3(n226), .Y(n780) );
  NAND2X0_RVT U443 ( .A1(n780), .A2(n228), .Y(n523) );
  AO22X1_RVT U444 ( .A1(n967), .A2(n986), .A3(n229), .A4(n523), .Y(n236) );
  NAND2X0_RVT U445 ( .A1(n7670), .A2(ext_s1val[12]), .Y(n387) );
  NAND2X0_RVT U446 ( .A1(n231), .A2(ext_s1val[14]), .Y(n478) );
  NAND2X0_RVT U447 ( .A1(ext_s1val[13]), .A2(n744), .Y(n433) );
  NAND2X0_RVT U448 ( .A1(n980), .A2(ext_s1val[11]), .Y(n353) );
  NAND4X0_RVT U449 ( .A1(n387), .A2(n478), .A3(n433), .A4(n353), .Y(n430) );
  NAND2X0_RVT U450 ( .A1(n7670), .A2(ext_s1val[16]), .Y(n477) );
  NAND2X0_RVT U451 ( .A1(n231), .A2(ext_s1val[18]), .Y(n545) );
  NAND2X0_RVT U452 ( .A1(n744), .A2(ext_s1val[17]), .Y(n506) );
  NAND2X0_RVT U453 ( .A1(ext_s1val[15]), .A2(n980), .Y(n432) );
  NAND4X0_RVT U454 ( .A1(n477), .A2(n545), .A3(n506), .A4(n432), .Y(n442) );
  AO22X1_RVT U455 ( .A1(n970), .A2(n430), .A3(n965), .A4(n442), .Y(n233) );
  NAND2X0_RVT U456 ( .A1(n7670), .A2(ext_s1val[4]), .Y(n263) );
  NAND2X0_RVT U457 ( .A1(n231), .A2(ext_s1val[6]), .Y(n323) );
  NAND2X0_RVT U458 ( .A1(n744), .A2(ext_s1val[5]), .Y(n299) );
  NAND4X0_RVT U459 ( .A1(n263), .A2(n323), .A3(n299), .A4(n230), .Y(n785) );
  NAND2X0_RVT U460 ( .A1(n231), .A2(ext_s1val[10]), .Y(n388) );
  NAND2X0_RVT U461 ( .A1(n7670), .A2(ext_s1val[8]), .Y(n322) );
  NAND2X0_RVT U462 ( .A1(n744), .A2(ext_s1val[9]), .Y(n354) );
  NAND2X0_RVT U463 ( .A1(n980), .A2(ext_s1val[7]), .Y(n298) );
  NAND4X0_RVT U464 ( .A1(n388), .A2(n322), .A3(n354), .A4(n298), .Y(n429) );
  AO22X1_RVT U465 ( .A1(n977), .A2(n785), .A3(n974), .A4(n429), .Y(n232) );
  OR2X1_RVT U466 ( .A1(n233), .A2(n232), .Y(n522) );
  AO21X1_RVT U467 ( .A1(n441), .A2(n972), .A3(n234), .Y(n517) );
  AO22X1_RVT U468 ( .A1(n470), .A2(n522), .A3(n458), .A4(n517), .Y(n235) );
  OR2X1_RVT U469 ( .A1(n236), .A2(n235), .Y(n237) );
  AO21X1_RVT U470 ( .A1(n7740), .A2(n511), .A3(n237), .Y(n238) );
  AO21X1_RVT U471 ( .A1(n326), .A2(n516), .A3(n238), .Y(n847) );
  AO222X1_RVT U472 ( .A1(n240), .A2(n239), .A3(n847), .A4(n137), .A5(
        x_p3_swap_decode_r), .A6(ext_s2val[19]), .Y(xresult[3]) );
  NAND3X0_RVT U473 ( .A1(n242), .A2(x_p3_norm_decode_r), .A3(n241), .Y(n256)
         );
  AND2X1_RVT U475 ( .A1(ext_s1val[31]), .A2(n967), .Y(n518) );
  OR2X1_RVT U476 ( .A1(n528), .A2(n518), .Y(n530) );
  AO21X1_RVT U477 ( .A1(n965), .A2(n378), .A3(n528), .Y(n531) );
  OA221X1_RVT U478 ( .A1(barrel_type_r[0]), .A2(n530), .A3(n962), .A4(n531), 
        .A5(ext_s2val[4]), .Y(n243) );
  NAND2X0_RVT U479 ( .A1(barrel_type_r[0]), .A2(n963), .Y(n7610) );
  OA22X1_RVT U480 ( .A1(n963), .A2(n243), .A3(n7610), .A4(n528), .Y(n246) );
  NAND3X0_RVT U481 ( .A1(barrel_type_r[0]), .A2(n955), .A3(n963), .Y(n520) );
  AO22X1_RVT U482 ( .A1(n977), .A2(n379), .A3(n974), .A4(n383), .Y(n245) );
  AO22X1_RVT U483 ( .A1(n965), .A2(n373), .A3(n970), .A4(n372), .Y(n244) );
  OR2X1_RVT U484 ( .A1(n245), .A2(n244), .Y(n533) );
  AO22X1_RVT U485 ( .A1(n246), .A2(n520), .A3(n955), .A4(n533), .Y(n253) );
  NAND4X0_RVT U486 ( .A1(n250), .A2(n249), .A3(n248), .A4(n247), .Y(n451) );
  AO22X1_RVT U487 ( .A1(ext_s2val[2]), .A2(n459), .A3(n948), .A4(n451), .Y(
        n532) );
  NAND3X0_RVT U488 ( .A1(n532), .A2(n957), .A3(n952), .Y(n251) );
  NAND2X0_RVT U489 ( .A1(n251), .A2(n973), .Y(n252) );
  NAND2X0_RVT U490 ( .A1(n253), .A2(n252), .Y(n856) );
  OA22X1_RVT U491 ( .A1(n968), .A2(n856), .A3(n254), .A4(n960), .Y(n255) );
  NAND2X0_RVT U492 ( .A1(n256), .A2(n255), .Y(xresult[4]) );
  OA221X1_RVT U493 ( .A1(ext_s2val[2]), .A2(n395), .A3(n948), .A4(n393), .A5(
        n952), .Y(n267) );
  AO21X1_RVT U494 ( .A1(n972), .A2(n688), .A3(n267), .Y(n553) );
  NAND2X0_RVT U495 ( .A1(ext_s2val[4]), .A2(n553), .Y(n260) );
  AO22X1_RVT U496 ( .A1(n977), .A2(n401), .A3(n974), .A4(n399), .Y(n258) );
  AO22X1_RVT U497 ( .A1(n970), .A2(n394), .A3(n965), .A4(n396), .Y(n257) );
  OR2X1_RVT U498 ( .A1(n258), .A2(n257), .Y(n549) );
  NAND2X0_RVT U499 ( .A1(n955), .A2(n549), .Y(n259) );
  AO22X1_RVT U500 ( .A1(n962), .A2(n963), .A3(n260), .A4(n259), .Y(n270) );
  OR2X1_RVT U501 ( .A1(n518), .A2(n267), .Y(n261) );
  AO21X1_RVT U502 ( .A1(n972), .A2(n471), .A3(n261), .Y(n555) );
  NAND4X0_RVT U503 ( .A1(n265), .A2(n264), .A3(n263), .A4(n262), .Y(n466) );
  AO22X1_RVT U504 ( .A1(n977), .A2(n466), .A3(n976), .A4(n467), .Y(n554) );
  NAND2X0_RVT U505 ( .A1(n973), .A2(n957), .Y(n439) );
  AOI22X1_RVT U507 ( .A1(n555), .A2(n458), .A3(n554), .A4(n465), .Y(n269) );
  AO22X1_RVT U508 ( .A1(n970), .A2(n472), .A3(n965), .A4(n400), .Y(n266) );
  OR2X1_RVT U509 ( .A1(n267), .A2(n266), .Y(n556) );
  NAND2X0_RVT U510 ( .A1(n964), .A2(n556), .Y(n268) );
  NAND3X0_RVT U511 ( .A1(n270), .A2(n269), .A3(n268), .Y(n876) );
  AO22X1_RVT U512 ( .A1(ext_s2val[21]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n876), .Y(xresult[5]) );
  OA221X1_RVT U515 ( .A1(ext_s2val[2]), .A2(n409), .A3(n948), .A4(n407), .A5(
        n952), .Y(n278) );
  AO22X1_RVT U516 ( .A1(n970), .A2(n485), .A3(n965), .A4(n415), .Y(n273) );
  OR2X1_RVT U517 ( .A1(n278), .A2(n273), .Y(n572) );
  INVX1_RVT U518 ( .A(n572), .Y(n287) );
  AO21X1_RVT U519 ( .A1(n711), .A2(n972), .A3(n278), .Y(n569) );
  NAND2X0_RVT U520 ( .A1(ext_s2val[4]), .A2(n569), .Y(n277) );
  AO22X1_RVT U521 ( .A1(n974), .A2(n413), .A3(n970), .A4(n408), .Y(n275) );
  AO22X1_RVT U522 ( .A1(n977), .A2(n414), .A3(n965), .A4(n410), .Y(n274) );
  OR2X1_RVT U523 ( .A1(n275), .A2(n274), .Y(n565) );
  NAND2X0_RVT U524 ( .A1(n955), .A2(n565), .Y(n276) );
  AO22X1_RVT U525 ( .A1(n962), .A2(n963), .A3(n277), .A4(n276), .Y(n285) );
  OR2X1_RVT U526 ( .A1(n518), .A2(n278), .Y(n279) );
  AO21X1_RVT U527 ( .A1(n972), .A2(n486), .A3(n279), .Y(n571) );
  NAND4X0_RVT U528 ( .A1(n283), .A2(n282), .A3(n281), .A4(n280), .Y(n496) );
  AO22X1_RVT U529 ( .A1(n977), .A2(n496), .A3(n974), .A4(n490), .Y(n570) );
  AOI22X1_RVT U530 ( .A1(n571), .A2(n458), .A3(n570), .A4(n465), .Y(n284) );
  AND2X1_RVT U531 ( .A1(n285), .A2(n284), .Y(n286) );
  OA21X1_RVT U532 ( .A1(n743), .A2(n287), .A3(n286), .Y(n872) );
  INVX1_RVT U533 ( .A(n872), .Y(n288) );
  AO22X1_RVT U534 ( .A1(ext_s2val[22]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n288), .Y(xresult[6]) );
  INVX1_RVT U535 ( .A(n785), .Y(n428) );
  INVX1_RVT U536 ( .A(n523), .Y(n427) );
  OA22X1_RVT U537 ( .A1(n428), .A2(n290), .A3(n427), .A4(n289), .Y(n291) );
  OA221X1_RVT U538 ( .A1(n948), .A2(n441), .A3(ext_s2val[2]), .A4(n443), .A5(
        n952), .Y(n292) );
  INVX1_RVT U539 ( .A(n292), .Y(n297) );
  NAND2X0_RVT U540 ( .A1(n291), .A2(n297), .Y(n584) );
  INVX1_RVT U541 ( .A(n584), .Y(n305) );
  AO21X1_RVT U542 ( .A1(n7620), .A2(n972), .A3(n292), .Y(n587) );
  NAND2X0_RVT U543 ( .A1(ext_s2val[4]), .A2(n587), .Y(n296) );
  AO22X1_RVT U544 ( .A1(n974), .A2(n430), .A3(n970), .A4(n442), .Y(n294) );
  AO22X1_RVT U545 ( .A1(n977), .A2(n429), .A3(n965), .A4(n444), .Y(n293) );
  OR2X1_RVT U546 ( .A1(n294), .A2(n293), .Y(n578) );
  NAND2X0_RVT U547 ( .A1(n955), .A2(n578), .Y(n295) );
  AO22X1_RVT U548 ( .A1(n962), .A2(n963), .A3(n296), .A4(n295), .Y(n303) );
  NAND2X0_RVT U549 ( .A1(ext_s2val[3]), .A2(ext_s1val[31]), .Y(n340) );
  NAND2X0_RVT U550 ( .A1(n340), .A2(n297), .Y(n588) );
  NAND4X0_RVT U551 ( .A1(n301), .A2(n300), .A3(n299), .A4(n298), .Y(n510) );
  OA22X1_RVT U552 ( .A1(n948), .A2(n511), .A3(ext_s2val[2]), .A4(n510), .Y(
        n438) );
  AND2X1_RVT U553 ( .A1(n952), .A2(n438), .Y(n577) );
  AOI22X1_RVT U554 ( .A1(n588), .A2(n458), .A3(n465), .A4(n577), .Y(n302) );
  AND2X1_RVT U555 ( .A1(n303), .A2(n302), .Y(n304) );
  OA21X1_RVT U556 ( .A1(n743), .A2(n305), .A3(n304), .Y(n871) );
  INVX1_RVT U557 ( .A(n871), .Y(n306) );
  AO22X1_RVT U558 ( .A1(ext_s2val[23]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n306), .Y(xresult[7]) );
  NAND2X0_RVT U561 ( .A1(n314), .A2(n952), .Y(n593) );
  NAND2X0_RVT U562 ( .A1(n340), .A2(n593), .Y(n604) );
  INVX1_RVT U563 ( .A(n7610), .Y(n673) );
  AND3X1_RVT U564 ( .A1(ext_s2val[4]), .A2(n673), .A3(n952), .Y(n358) );
  NAND4X0_RVT U565 ( .A1(n313), .A2(n312), .A3(n311), .A4(n310), .Y(n529) );
  AO222X1_RVT U566 ( .A1(n529), .A2(n977), .A3(n451), .A4(n976), .A5(n970), 
        .A6(n459), .Y(n595) );
  AO22X1_RVT U567 ( .A1(n314), .A2(n358), .A3(n465), .A4(n595), .Y(n319) );
  AO22X1_RVT U568 ( .A1(ext_s2val[3]), .A2(n316), .A3(n952), .A4(n315), .Y(
        n600) );
  AOI22X1_RVT U569 ( .A1(n965), .A2(n379), .A3(n970), .A4(n378), .Y(n317) );
  NAND2X0_RVT U570 ( .A1(n317), .A2(n593), .Y(n605) );
  AO22X1_RVT U571 ( .A1(n470), .A2(n600), .A3(n964), .A4(n605), .Y(n318) );
  OR2X1_RVT U572 ( .A1(n319), .A2(n318), .Y(n320) );
  AO21X1_RVT U573 ( .A1(n458), .A2(n604), .A3(n320), .Y(n860) );
  AO22X1_RVT U574 ( .A1(ext_s2val[24]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n860), .Y(xresult[8]) );
  NAND2X0_RVT U575 ( .A1(n977), .A2(n393), .Y(n329) );
  NAND2X0_RVT U576 ( .A1(n976), .A2(n471), .Y(n321) );
  NAND3X0_RVT U577 ( .A1(n340), .A2(n329), .A3(n321), .Y(n610) );
  AO22X1_RVT U578 ( .A1(n977), .A2(n393), .A3(n976), .A4(n688), .Y(n612) );
  NAND4X0_RVT U579 ( .A1(n325), .A2(n324), .A3(n323), .A4(n322), .Y(n552) );
  AO222X1_RVT U580 ( .A1(n466), .A2(n976), .A3(n467), .A4(n970), .A5(n552), 
        .A6(n977), .Y(n618) );
  AO22X1_RVT U581 ( .A1(n326), .A2(n612), .A3(n465), .A4(n618), .Y(n334) );
  AO22X1_RVT U582 ( .A1(n977), .A2(n399), .A3(n974), .A4(n394), .Y(n328) );
  AO22X1_RVT U583 ( .A1(n970), .A2(n396), .A3(n965), .A4(n395), .Y(n327) );
  OR2X1_RVT U584 ( .A1(n328), .A2(n327), .Y(n611) );
  INVX1_RVT U585 ( .A(n329), .Y(n331) );
  AO22X1_RVT U586 ( .A1(n970), .A2(n400), .A3(n965), .A4(n401), .Y(n330) );
  OR2X1_RVT U587 ( .A1(n331), .A2(n330), .Y(n332) );
  AO21X1_RVT U588 ( .A1(n974), .A2(n472), .A3(n332), .Y(n627) );
  AO22X1_RVT U589 ( .A1(n470), .A2(n611), .A3(n964), .A4(n627), .Y(n333) );
  OR2X1_RVT U590 ( .A1(n334), .A2(n333), .Y(n335) );
  AO21X1_RVT U591 ( .A1(n458), .A2(n610), .A3(n335), .Y(n868) );
  AO22X1_RVT U592 ( .A1(ext_s2val[25]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n868), .Y(xresult[9]) );
  NAND4X0_RVT U593 ( .A1(n339), .A2(n338), .A3(n337), .A4(n336), .Y(n568) );
  AO222X1_RVT U594 ( .A1(n496), .A2(n976), .A3(n490), .A4(n970), .A5(n568), 
        .A6(n977), .Y(n628) );
  INVX1_RVT U595 ( .A(n486), .Y(n342) );
  NAND2X0_RVT U596 ( .A1(n977), .A2(n407), .Y(n346) );
  AND2X1_RVT U597 ( .A1(n340), .A2(n346), .Y(n341) );
  OA21X1_RVT U598 ( .A1(n975), .A2(n342), .A3(n341), .Y(n633) );
  INVX1_RVT U599 ( .A(n633), .Y(n343) );
  AO22X1_RVT U600 ( .A1(n458), .A2(n343), .A3(n638), .A4(n358), .Y(n351) );
  AO22X1_RVT U601 ( .A1(n977), .A2(n413), .A3(n974), .A4(n408), .Y(n345) );
  AO22X1_RVT U602 ( .A1(n970), .A2(n410), .A3(n965), .A4(n409), .Y(n344) );
  OR2X1_RVT U603 ( .A1(n345), .A2(n344), .Y(n645) );
  INVX1_RVT U604 ( .A(n346), .Y(n348) );
  AO22X1_RVT U605 ( .A1(n970), .A2(n415), .A3(n965), .A4(n414), .Y(n347) );
  OR2X1_RVT U606 ( .A1(n348), .A2(n347), .Y(n349) );
  AO21X1_RVT U607 ( .A1(n974), .A2(n485), .A3(n349), .Y(n629) );
  AO22X1_RVT U608 ( .A1(n470), .A2(n645), .A3(n964), .A4(n629), .Y(n350) );
  OR2X1_RVT U609 ( .A1(n351), .A2(n350), .Y(n352) );
  AO21X1_RVT U610 ( .A1(n465), .A2(n628), .A3(n352), .Y(n877) );
  AO22X1_RVT U611 ( .A1(ext_s2val[26]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n877), .Y(xresult[10]) );
  NAND4X0_RVT U612 ( .A1(n356), .A2(n355), .A3(n354), .A4(n353), .Y(n579) );
  AO222X1_RVT U613 ( .A1(n510), .A2(n976), .A3(n511), .A4(n972), .A5(n579), 
        .A6(n979), .Y(n647) );
  NAND2X0_RVT U614 ( .A1(n979), .A2(n441), .Y(n361) );
  NAND2X0_RVT U615 ( .A1(ext_s1val[31]), .A2(n436), .Y(n357) );
  NAND2X0_RVT U616 ( .A1(n361), .A2(n357), .Y(n649) );
  AO22X1_RVT U617 ( .A1(n458), .A2(n649), .A3(n358), .A4(n655), .Y(n366) );
  AO22X1_RVT U618 ( .A1(n977), .A2(n430), .A3(n974), .A4(n442), .Y(n360) );
  AO22X1_RVT U619 ( .A1(n970), .A2(n444), .A3(n965), .A4(n443), .Y(n359) );
  OR2X1_RVT U620 ( .A1(n360), .A2(n359), .Y(n648) );
  INVX1_RVT U621 ( .A(n361), .Y(n363) );
  AO22X1_RVT U622 ( .A1(n976), .A2(n523), .A3(n967), .A4(n429), .Y(n362) );
  OR2X1_RVT U623 ( .A1(n363), .A2(n362), .Y(n364) );
  AO21X1_RVT U624 ( .A1(n972), .A2(n785), .A3(n364), .Y(n6660) );
  AO22X1_RVT U625 ( .A1(n470), .A2(n648), .A3(n964), .A4(n6660), .Y(n365) );
  OR2X1_RVT U626 ( .A1(n366), .A2(n365), .Y(n367) );
  AO21X1_RVT U627 ( .A1(n465), .A2(n647), .A3(n367), .Y(n859) );
  AO22X1_RVT U628 ( .A1(ext_s2val[27]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n859), .Y(xresult[11]) );
  NAND4X0_RVT U629 ( .A1(n371), .A2(n370), .A3(n369), .A4(n368), .Y(n603) );
  AO222X1_RVT U630 ( .A1(n603), .A2(n979), .A3(n529), .A4(n976), .A5(n532), 
        .A6(ext_s2val[3]), .Y(n678) );
  AO22X1_RVT U631 ( .A1(n979), .A2(n677), .A3(n436), .A4(ext_s1val[31]), .Y(
        n671) );
  AND3X1_RVT U632 ( .A1(ext_s2val[4]), .A2(n979), .A3(n673), .Y(n447) );
  AO22X1_RVT U633 ( .A1(n458), .A2(n671), .A3(n447), .A4(n677), .Y(n385) );
  AO22X1_RVT U634 ( .A1(n976), .A2(n373), .A3(n977), .A4(n372), .Y(n377) );
  AO22X1_RVT U635 ( .A1(n970), .A2(n375), .A3(n965), .A4(n374), .Y(n376) );
  OR2X1_RVT U636 ( .A1(n377), .A2(n376), .Y(n683) );
  AND2X1_RVT U637 ( .A1(n977), .A2(n677), .Y(n381) );
  AO22X1_RVT U638 ( .A1(n970), .A2(n379), .A3(n974), .A4(n378), .Y(n380) );
  OR2X1_RVT U639 ( .A1(n381), .A2(n380), .Y(n382) );
  AO21X1_RVT U640 ( .A1(n965), .A2(n383), .A3(n382), .Y(n679) );
  AO22X1_RVT U641 ( .A1(n470), .A2(n683), .A3(n964), .A4(n679), .Y(n384) );
  OR2X1_RVT U642 ( .A1(n385), .A2(n384), .Y(n386) );
  AO21X1_RVT U643 ( .A1(n465), .A2(n678), .A3(n386), .Y(n848) );
  AO22X1_RVT U644 ( .A1(ext_s2val[28]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n848), .Y(xresult[12]) );
  AO22X1_RVT U645 ( .A1(n970), .A2(n466), .A3(n965), .A4(n467), .Y(n392) );
  NAND4X0_RVT U646 ( .A1(n390), .A2(n389), .A3(n388), .A4(n387), .Y(n613) );
  AO22X1_RVT U647 ( .A1(n977), .A2(n613), .A3(n976), .A4(n552), .Y(n391) );
  OR2X1_RVT U648 ( .A1(n392), .A2(n391), .Y(n704) );
  AO22X1_RVT U649 ( .A1(n979), .A2(n471), .A3(n436), .A4(ext_s1val[31]), .Y(
        n687) );
  AO22X1_RVT U650 ( .A1(n458), .A2(n687), .A3(n447), .A4(n688), .Y(n405) );
  AO22X1_RVT U651 ( .A1(n977), .A2(n394), .A3(n965), .A4(n393), .Y(n398) );
  AO22X1_RVT U652 ( .A1(n974), .A2(n396), .A3(n970), .A4(n395), .Y(n397) );
  OR2X1_RVT U653 ( .A1(n398), .A2(n397), .Y(n690) );
  AO22X1_RVT U654 ( .A1(n974), .A2(n400), .A3(n965), .A4(n399), .Y(n403) );
  AO22X1_RVT U655 ( .A1(n977), .A2(n472), .A3(n970), .A4(n401), .Y(n402) );
  OR2X1_RVT U656 ( .A1(n403), .A2(n402), .Y(n689) );
  AO22X1_RVT U657 ( .A1(n470), .A2(n690), .A3(n964), .A4(n689), .Y(n404) );
  OR2X1_RVT U658 ( .A1(n405), .A2(n404), .Y(n406) );
  AO21X1_RVT U659 ( .A1(n465), .A2(n704), .A3(n406), .Y(n862) );
  AO22X1_RVT U660 ( .A1(ext_s2val[29]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n862), .Y(xresult[13]) );
  AO22X1_RVT U661 ( .A1(n977), .A2(n408), .A3(n965), .A4(n407), .Y(n412) );
  AO22X1_RVT U662 ( .A1(n974), .A2(n410), .A3(n970), .A4(n409), .Y(n411) );
  OR2X1_RVT U663 ( .A1(n412), .A2(n411), .Y(n716) );
  AO22X1_RVT U664 ( .A1(n979), .A2(n486), .A3(n436), .A4(ext_s1val[31]), .Y(
        n713) );
  AO22X1_RVT U665 ( .A1(n458), .A2(n713), .A3(n711), .A4(n447), .Y(n425) );
  AO22X1_RVT U666 ( .A1(n970), .A2(n414), .A3(n965), .A4(n413), .Y(n417) );
  AO22X1_RVT U667 ( .A1(n977), .A2(n485), .A3(n974), .A4(n415), .Y(n416) );
  OR2X1_RVT U668 ( .A1(n417), .A2(n416), .Y(n714) );
  AO22X1_RVT U669 ( .A1(n970), .A2(n496), .A3(n965), .A4(n490), .Y(n423) );
  NAND4X0_RVT U670 ( .A1(n421), .A2(n420), .A3(n419), .A4(n418), .Y(n6300) );
  AO22X1_RVT U671 ( .A1(n977), .A2(n6300), .A3(n974), .A4(n568), .Y(n422) );
  OR2X1_RVT U672 ( .A1(n423), .A2(n422), .Y(n731) );
  AO22X1_RVT U673 ( .A1(n964), .A2(n714), .A3(n465), .A4(n731), .Y(n424) );
  OR2X1_RVT U674 ( .A1(n425), .A2(n424), .Y(n426) );
  AO21X1_RVT U675 ( .A1(n470), .A2(n716), .A3(n426), .Y(n8440) );
  AO22X1_RVT U676 ( .A1(ext_s2val[30]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n8440), .Y(xresult[14]) );
  OA22X1_RVT U677 ( .A1(n428), .A2(n975), .A3(n427), .A4(n436), .Y(n431) );
  NAND2X0_RVT U679 ( .A1(n431), .A2(n781), .Y(n741) );
  INVX1_RVT U680 ( .A(n741), .Y(n440) );
  NAND4X0_RVT U681 ( .A1(n435), .A2(n434), .A3(n433), .A4(n432), .Y(n650) );
  OAI222X1_RVT U682 ( .A1(n952), .A2(n438), .A3(n975), .A4(n579), .A5(n650), 
        .A6(n436), .Y(n7500) );
  OA22X1_RVT U683 ( .A1(n440), .A2(n743), .A3(n439), .A4(n7500), .Y(n450) );
  AO22X1_RVT U684 ( .A1(n977), .A2(n442), .A3(n965), .A4(n441), .Y(n446) );
  AO22X1_RVT U685 ( .A1(n974), .A2(n444), .A3(n970), .A4(n443), .Y(n445) );
  OR2X1_RVT U686 ( .A1(n446), .A2(n445), .Y(n739) );
  NAND2X0_RVT U687 ( .A1(n470), .A2(n739), .Y(n449) );
  NAND3X0_RVT U688 ( .A1(n982), .A2(ext_s1val[31]), .A3(n447), .Y(n448) );
  NAND4X0_RVT U689 ( .A1(n450), .A2(n735), .A3(n449), .A4(n448), .Y(n869) );
  AO22X1_RVT U690 ( .A1(ext_s2val[31]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n869), .Y(xresult[15]) );
  AO22X1_RVT U691 ( .A1(n970), .A2(n529), .A3(n965), .A4(n451), .Y(n457) );
  NAND4X0_RVT U692 ( .A1(n455), .A2(n454), .A3(n453), .A4(n452), .Y(n672) );
  AO22X1_RVT U693 ( .A1(n977), .A2(n672), .A3(n974), .A4(n603), .Y(n456) );
  OR2X1_RVT U694 ( .A1(n457), .A2(n456), .Y(n789) );
  AND3X1_RVT U695 ( .A1(ext_s2val[4]), .A2(n973), .A3(n979), .Y(n491) );
  AO22X1_RVT U696 ( .A1(n459), .A2(n491), .A3(ext_s1val[31]), .A4(n458), .Y(
        n463) );
  AO22X1_RVT U697 ( .A1(n470), .A2(n461), .A3(n964), .A4(n460), .Y(n462) );
  OR2X1_RVT U698 ( .A1(n463), .A2(n462), .Y(n464) );
  AO21X1_RVT U699 ( .A1(n465), .A2(n789), .A3(n464), .Y(n870) );
  AO22X1_RVT U700 ( .A1(ext_s2val[0]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n870), .Y(xresult[16]) );
  AOI22X1_RVT U703 ( .A1(n613), .A2(n7780), .A3(n466), .A4(n7720), .Y(n484) );
  AOI22X1_RVT U705 ( .A1(n467), .A2(n491), .A3(n552), .A4(n7760), .Y(n476) );
  AOI22X1_RVT U706 ( .A1(n470), .A2(n469), .A3(n964), .A4(n468), .Y(n475) );
  AO22X1_RVT U707 ( .A1(barrel_type_r[0]), .A2(n472), .A3(n962), .A4(n471), 
        .Y(n473) );
  NAND4X0_RVT U708 ( .A1(barrel_type_r[1]), .A2(n967), .A3(n473), .A4(n955), 
        .Y(n474) );
  AND4X1_RVT U709 ( .A1(n476), .A2(n475), .A3(n735), .A4(n474), .Y(n483) );
  INVX1_RVT U710 ( .A(n520), .Y(n657) );
  NAND3X0_RVT U711 ( .A1(n967), .A2(n657), .A3(n688), .Y(n482) );
  NAND4X0_RVT U712 ( .A1(n480), .A2(n479), .A3(n478), .A4(n477), .Y(n700) );
  NAND2X0_RVT U713 ( .A1(n7740), .A2(n700), .Y(n481) );
  NAND4X0_RVT U714 ( .A1(n484), .A2(n483), .A3(n482), .A4(n481), .Y(n8430) );
  AO22X1_RVT U715 ( .A1(ext_s2val[1]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n8430), .Y(xresult[17]) );
  AND2X1_RVT U716 ( .A1(n967), .A2(n955), .Y(n727) );
  OA221X1_RVT U717 ( .A1(barrel_type_r[0]), .A2(n486), .A3(n962), .A4(n485), 
        .A5(n727), .Y(n488) );
  AND2X1_RVT U718 ( .A1(barrel_type_r[1]), .A2(n955), .Y(n487) );
  OA21X1_RVT U719 ( .A1(n489), .A2(n488), .A3(n487), .Y(n504) );
  AO22X1_RVT U720 ( .A1(n7780), .A2(n6300), .A3(n491), .A4(n490), .Y(n503) );
  NAND4X0_RVT U721 ( .A1(n495), .A2(n494), .A3(n493), .A4(n492), .Y(n726) );
  AO22X1_RVT U722 ( .A1(n7740), .A2(n726), .A3(n7720), .A4(n496), .Y(n497) );
  OR2X1_RVT U723 ( .A1(n986), .A2(n497), .Y(n498) );
  AO21X1_RVT U724 ( .A1(n7760), .A2(n568), .A3(n498), .Y(n502) );
  AO22X1_RVT U725 ( .A1(n964), .A2(n500), .A3(n657), .A4(n499), .Y(n501) );
  NOR4X1_RVT U726 ( .A1(n504), .A2(n503), .A3(n502), .A4(n501), .Y(n853) );
  AOI22X1_RVT U728 ( .A1(n579), .A2(n7760), .A3(n650), .A4(n7780), .Y(n515) );
  NAND4X0_RVT U729 ( .A1(n509), .A2(n508), .A3(n507), .A4(n506), .Y(n7530) );
  AOI22X1_RVT U730 ( .A1(n510), .A2(n7720), .A3(n7530), .A4(n7740), .Y(n514)
         );
  NAND4X0_RVT U731 ( .A1(n973), .A2(ext_s2val[4]), .A3(n979), .A4(n511), .Y(
        n513) );
  AND4X1_RVT U732 ( .A1(n515), .A2(n514), .A3(n735), .A4(n513), .Y(n527) );
  INVX1_RVT U733 ( .A(n516), .Y(n521) );
  AOI22X1_RVT U734 ( .A1(n962), .A2(n518), .A3(n955), .A4(n517), .Y(n519) );
  OA22X1_RVT U735 ( .A1(n521), .A2(n520), .A3(n519), .A4(n963), .Y(n526) );
  NAND2X0_RVT U736 ( .A1(n964), .A2(n522), .Y(n525) );
  AND3X1_RVT U737 ( .A1(barrel_type_r[0]), .A2(barrel_type_r[1]), .A3(n955), 
        .Y(n715) );
  NAND3X0_RVT U738 ( .A1(n715), .A2(n967), .A3(n523), .Y(n524) );
  AND4X1_RVT U739 ( .A1(n527), .A2(n526), .A3(n525), .A4(n524), .Y(n854) );
  AOI22X1_RVT U741 ( .A1(n603), .A2(n7760), .A3(n528), .A4(n657), .Y(n544) );
  AOI22X1_RVT U742 ( .A1(n529), .A2(n7720), .A3(n672), .A4(n7780), .Y(n537) );
  NAND3X0_RVT U743 ( .A1(barrel_type_r[1]), .A2(n955), .A3(n962), .Y(n632) );
  AOI22X1_RVT U745 ( .A1(n531), .A2(n715), .A3(n530), .A4(n712), .Y(n536) );
  NAND4X0_RVT U746 ( .A1(ext_s2val[4]), .A2(n973), .A3(n532), .A4(n952), .Y(
        n535) );
  NAND2X0_RVT U747 ( .A1(n964), .A2(n533), .Y(n534) );
  AND4X1_RVT U748 ( .A1(n537), .A2(n536), .A3(n535), .A4(n534), .Y(n543) );
  NAND4X0_RVT U749 ( .A1(n541), .A2(n540), .A3(n539), .A4(n538), .Y(n7710) );
  NAND2X0_RVT U750 ( .A1(n7740), .A2(n7710), .Y(n542) );
  NAND4X0_RVT U751 ( .A1(n544), .A2(n543), .A3(n735), .A4(n542), .Y(n867) );
  AO22X1_RVT U752 ( .A1(ext_s2val[4]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n867), .Y(xresult[20]) );
  NAND4X0_RVT U753 ( .A1(n548), .A2(n547), .A3(n546), .A4(n545), .Y(n699) );
  AO22X1_RVT U754 ( .A1(n964), .A2(n549), .A3(n7760), .A4(n613), .Y(n550) );
  OR2X1_RVT U755 ( .A1(n986), .A2(n550), .Y(n551) );
  AO21X1_RVT U756 ( .A1(n7740), .A2(n699), .A3(n551), .Y(n560) );
  AO22X1_RVT U757 ( .A1(n7780), .A2(n700), .A3(n7720), .A4(n552), .Y(n559) );
  AND2X1_RVT U758 ( .A1(ext_s2val[4]), .A2(n973), .Y(n790) );
  AO22X1_RVT U759 ( .A1(n790), .A2(n554), .A3(n657), .A4(n553), .Y(n558) );
  AO22X1_RVT U760 ( .A1(n715), .A2(n556), .A3(n712), .A4(n555), .Y(n557) );
  NOR4X1_RVT U761 ( .A1(n560), .A2(n559), .A3(n558), .A4(n557), .Y(n857) );
  NAND4X0_RVT U763 ( .A1(n564), .A2(n563), .A3(n562), .A4(n561), .Y(n724) );
  AO22X1_RVT U764 ( .A1(n964), .A2(n565), .A3(n7760), .A4(n6300), .Y(n566) );
  OR2X1_RVT U765 ( .A1(n986), .A2(n566), .Y(n567) );
  AO21X1_RVT U766 ( .A1(n7740), .A2(n724), .A3(n567), .Y(n576) );
  AO22X1_RVT U767 ( .A1(n7780), .A2(n726), .A3(n7720), .A4(n568), .Y(n575) );
  AO22X1_RVT U768 ( .A1(n790), .A2(n570), .A3(n657), .A4(n569), .Y(n574) );
  AO22X1_RVT U769 ( .A1(n715), .A2(n572), .A3(n712), .A4(n571), .Y(n573) );
  NOR4X1_RVT U770 ( .A1(n576), .A2(n575), .A3(n574), .A4(n573), .Y(n858) );
  AO22X1_RVT U772 ( .A1(n964), .A2(n578), .A3(n790), .A4(n577), .Y(n592) );
  AO22X1_RVT U773 ( .A1(n7780), .A2(n7530), .A3(n7720), .A4(n579), .Y(n591) );
  NAND4X0_RVT U774 ( .A1(n583), .A2(n582), .A3(n581), .A4(n580), .Y(n7490) );
  AO22X1_RVT U775 ( .A1(n7740), .A2(n7490), .A3(n715), .A4(n584), .Y(n585) );
  OR2X1_RVT U776 ( .A1(n986), .A2(n585), .Y(n586) );
  AO21X1_RVT U777 ( .A1(n7760), .A2(n650), .A3(n586), .Y(n590) );
  AO22X1_RVT U778 ( .A1(n712), .A2(n588), .A3(n657), .A4(n587), .Y(n589) );
  NOR4X1_RVT U779 ( .A1(n592), .A2(n591), .A3(n590), .A4(n589), .Y(n873) );
  INVX1_RVT U781 ( .A(n593), .Y(n594) );
  AO22X1_RVT U782 ( .A1(n790), .A2(n595), .A3(n657), .A4(n594), .Y(n609) );
  AO22X1_RVT U783 ( .A1(n7780), .A2(n7710), .A3(n7760), .A4(n672), .Y(n608) );
  NAND4X0_RVT U784 ( .A1(n599), .A2(n598), .A3(n597), .A4(n596), .Y(n7750) );
  AO22X1_RVT U785 ( .A1(n7740), .A2(n7750), .A3(n964), .A4(n600), .Y(n601) );
  OR2X1_RVT U786 ( .A1(n986), .A2(n601), .Y(n602) );
  AO21X1_RVT U787 ( .A1(n7720), .A2(n603), .A3(n602), .Y(n607) );
  AO22X1_RVT U788 ( .A1(n715), .A2(n605), .A3(n712), .A4(n604), .Y(n606) );
  NOR4X1_RVT U789 ( .A1(n609), .A2(n608), .A3(n607), .A4(n606), .Y(n874) );
  AO22X1_RVT U791 ( .A1(n964), .A2(n611), .A3(n712), .A4(n610), .Y(n625) );
  AO22X1_RVT U792 ( .A1(n7720), .A2(n613), .A3(n657), .A4(n612), .Y(n622) );
  NAND4X0_RVT U793 ( .A1(n617), .A2(n616), .A3(n615), .A4(n614), .Y(n696) );
  AO22X1_RVT U794 ( .A1(n790), .A2(n618), .A3(n7760), .A4(n700), .Y(n619) );
  OR2X1_RVT U795 ( .A1(n986), .A2(n619), .Y(n620) );
  AO21X1_RVT U796 ( .A1(n7740), .A2(n696), .A3(n620), .Y(n621) );
  OR2X1_RVT U797 ( .A1(n622), .A2(n621), .Y(n623) );
  AO21X1_RVT U798 ( .A1(n7780), .A2(n699), .A3(n623), .Y(n624) );
  OR2X1_RVT U799 ( .A1(n625), .A2(n624), .Y(n626) );
  AO21X1_RVT U800 ( .A1(n715), .A2(n627), .A3(n626), .Y(n861) );
  AO22X1_RVT U801 ( .A1(ext_s2val[9]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n861), .Y(xresult[25]) );
  AO22X1_RVT U802 ( .A1(n715), .A2(n629), .A3(n790), .A4(n628), .Y(n643) );
  AOI22X1_RVT U803 ( .A1(n6300), .A2(n7720), .A3(n724), .A4(n7780), .Y(n631)
         );
  OA21X1_RVT U804 ( .A1(n633), .A2(n632), .A3(n631), .Y(n641) );
  NAND4X0_RVT U805 ( .A1(n637), .A2(n636), .A3(n635), .A4(n634), .Y(n722) );
  AOI22X1_RVT U806 ( .A1(n726), .A2(n7760), .A3(n722), .A4(n7740), .Y(n640) );
  NAND3X0_RVT U807 ( .A1(n638), .A2(n657), .A3(n952), .Y(n639) );
  NAND4X0_RVT U808 ( .A1(n641), .A2(n640), .A3(n735), .A4(n639), .Y(n642) );
  OR2X1_RVT U809 ( .A1(n643), .A2(n642), .Y(n644) );
  AO21X1_RVT U810 ( .A1(n964), .A2(n645), .A3(n644), .Y(n865) );
  AO22X1_RVT U811 ( .A1(ext_s2val[10]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n865), .Y(xresult[26]) );
  AO22X1_RVT U812 ( .A1(n964), .A2(n648), .A3(n790), .A4(n647), .Y(n664) );
  AO22X1_RVT U813 ( .A1(n7720), .A2(n650), .A3(n712), .A4(n649), .Y(n661) );
  NAND4X0_RVT U814 ( .A1(n654), .A2(n653), .A3(n652), .A4(n651), .Y(n747) );
  AOI22X1_RVT U815 ( .A1(n7530), .A2(n7760), .A3(n747), .A4(n7740), .Y(n659)
         );
  NAND3X0_RVT U816 ( .A1(n657), .A2(n952), .A3(n655), .Y(n658) );
  NAND3X0_RVT U817 ( .A1(n659), .A2(n735), .A3(n658), .Y(n660) );
  OR2X1_RVT U818 ( .A1(n661), .A2(n660), .Y(n662) );
  AO21X1_RVT U819 ( .A1(n7780), .A2(n7490), .A3(n662), .Y(n663) );
  OR2X1_RVT U820 ( .A1(n664), .A2(n663), .Y(n6650) );
  AO21X1_RVT U821 ( .A1(n715), .A2(n6660), .A3(n6650), .Y(n866) );
  AO22X1_RVT U822 ( .A1(ext_s2val[11]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n866), .Y(xresult[27]) );
  NAND4X0_RVT U823 ( .A1(n670), .A2(n6690), .A3(n6680), .A4(n6670), .Y(n7770)
         );
  AO22X1_RVT U824 ( .A1(n7720), .A2(n672), .A3(n712), .A4(n671), .Y(n685) );
  AND2X1_RVT U825 ( .A1(n8420), .A2(n673), .Y(n710) );
  AO22X1_RVT U826 ( .A1(n7780), .A2(n7750), .A3(n7760), .A4(n7710), .Y(n674)
         );
  OR2X1_RVT U827 ( .A1(n986), .A2(n674), .Y(n676) );
  AO21X1_RVT U828 ( .A1(n710), .A2(n677), .A3(n676), .Y(n681) );
  AO22X1_RVT U829 ( .A1(n715), .A2(n679), .A3(n790), .A4(n678), .Y(n680) );
  OR2X1_RVT U830 ( .A1(n681), .A2(n680), .Y(n682) );
  AO21X1_RVT U831 ( .A1(n964), .A2(n683), .A3(n682), .Y(n684) );
  OR2X1_RVT U832 ( .A1(n685), .A2(n684), .Y(n686) );
  AO21X1_RVT U833 ( .A1(n7740), .A2(n7770), .A3(n686), .Y(n863) );
  AO22X1_RVT U834 ( .A1(ext_s2val[12]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n863), .Y(xresult[28]) );
  AOI22X1_RVT U835 ( .A1(n688), .A2(n710), .A3(n687), .A4(n712), .Y(n708) );
  AOI22X1_RVT U836 ( .A1(n964), .A2(n690), .A3(n715), .A4(n689), .Y(n707) );
  NAND2X0_RVT U837 ( .A1(n982), .A2(ext_s1val[29]), .Y(n691) );
  NAND4X0_RVT U838 ( .A1(n694), .A2(n693), .A3(n692), .A4(n691), .Y(n697) );
  AND2X1_RVT U839 ( .A1(n976), .A2(n955), .Y(n786) );
  AO22X1_RVT U840 ( .A1(n8420), .A2(n697), .A3(n786), .A4(n696), .Y(n702) );
  NAND2X0_RVT U841 ( .A1(n972), .A2(n955), .Y(n7510) );
  INVX1_RVT U842 ( .A(n7510), .Y(n725) );
  AO22X1_RVT U843 ( .A1(n727), .A2(n700), .A3(n725), .A4(n699), .Y(n701) );
  OR2X1_RVT U844 ( .A1(n702), .A2(n701), .Y(n703) );
  AO21X1_RVT U845 ( .A1(ext_s2val[4]), .A2(n704), .A3(n703), .Y(n705) );
  NAND2X0_RVT U846 ( .A1(n973), .A2(n705), .Y(n706) );
  NAND4X0_RVT U847 ( .A1(n708), .A2(n707), .A3(n735), .A4(n706), .Y(n864) );
  AO22X1_RVT U848 ( .A1(ext_s2val[13]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n864), .Y(xresult[29]) );
  AOI22X1_RVT U849 ( .A1(n713), .A2(n712), .A3(n711), .A4(n710), .Y(n737) );
  AOI22X1_RVT U850 ( .A1(n964), .A2(n716), .A3(n715), .A4(n714), .Y(n736) );
  NAND2X0_RVT U851 ( .A1(n982), .A2(ext_s1val[30]), .Y(n718) );
  NAND4X0_RVT U852 ( .A1(n721), .A2(n720), .A3(n719), .A4(n718), .Y(n723) );
  AO22X1_RVT U853 ( .A1(n8420), .A2(n723), .A3(n786), .A4(n722), .Y(n729) );
  AO22X1_RVT U854 ( .A1(n727), .A2(n726), .A3(n725), .A4(n724), .Y(n728) );
  OR2X1_RVT U855 ( .A1(n729), .A2(n728), .Y(n730) );
  AO21X1_RVT U856 ( .A1(ext_s2val[4]), .A2(n731), .A3(n730), .Y(n732) );
  NAND2X0_RVT U857 ( .A1(n973), .A2(n732), .Y(n734) );
  NAND4X0_RVT U858 ( .A1(n737), .A2(n736), .A3(n735), .A4(n734), .Y(n878) );
  AO22X1_RVT U859 ( .A1(ext_s2val[14]), .A2(x_p3_swap_decode_r), .A3(n137), 
        .A4(n878), .Y(xresult[30]) );
  AND2X1_RVT U860 ( .A1(ext_s2val[4]), .A2(n739), .Y(n783) );
  AO222X1_RVT U861 ( .A1(barrel_type_r[0]), .A2(n783), .A3(barrel_type_r[0]), 
        .A4(n741), .A5(ext_s1val[31]), .A6(n962), .Y(n742) );
  OA22X1_RVT U862 ( .A1(n783), .A2(n743), .A3(n963), .A4(n742), .Y(n7640) );
  AOI22X1_RVT U863 ( .A1(n7670), .A2(ext_s1val[30]), .A3(n744), .A4(
        ext_s1val[29]), .Y(n746) );
  NAND2X0_RVT U864 ( .A1(n746), .A2(n745), .Y(n7480) );
  AOI22X1_RVT U865 ( .A1(n8420), .A2(n7480), .A3(n786), .A4(n747), .Y(n7590)
         );
  INVX1_RVT U866 ( .A(n7490), .Y(n7520) );
  OA22X1_RVT U867 ( .A1(n7520), .A2(n7510), .A3(n955), .A4(n7500), .Y(n7580)
         );
  NAND3X0_RVT U868 ( .A1(n967), .A2(n955), .A3(n7530), .Y(n7560) );
  NAND4X0_RVT U869 ( .A1(n7590), .A2(n7580), .A3(n963), .A4(n7560), .Y(n7600)
         );
  AO22X1_RVT U870 ( .A1(n8420), .A2(n7620), .A3(n7610), .A4(n7600), .Y(n7630)
         );
  NAND2X0_RVT U871 ( .A1(n7640), .A2(n7630), .Y(n855) );
  OAI22X1_RVT U872 ( .A1(n8350), .A2(n960), .A3(n855), .A4(n968), .Y(
        xresult[31]) );
  INVX1_RVT U873 ( .A(n801), .Y(n796) );
  NAND2X0_RVT U874 ( .A1(n796), .A2(n960), .Y(n794) );
  OA21X1_RVT U875 ( .A1(x_p3_brl_decode_32_r), .A2(n794), .A3(aluflags_r[0]), 
        .Y(xflags[0]) );
  NAND2X0_RVT U876 ( .A1(n7670), .A2(ext_s1val[31]), .Y(n7690) );
  NAND3X0_RVT U877 ( .A1(n7700), .A2(n7690), .A3(n7680), .Y(n7730) );
  AO22X1_RVT U878 ( .A1(n7740), .A2(n7730), .A3(n7720), .A4(n7710), .Y(n793)
         );
  AO22X1_RVT U879 ( .A1(n7780), .A2(n7770), .A3(n7760), .A4(n7750), .Y(n792)
         );
  OAI22X1_RVT U880 ( .A1(ext_s2val[4]), .A2(n781), .A3(n780), .A4(n7790), .Y(
        n782) );
  OR2X1_RVT U881 ( .A1(n783), .A2(n782), .Y(n784) );
  AO21X1_RVT U882 ( .A1(n786), .A2(n785), .A3(n784), .Y(n787) );
  AO22X1_RVT U883 ( .A1(n790), .A2(n789), .A3(n788), .A4(n787), .Y(n791) );
  AO22X1_RVT U885 ( .A1(x_p3_brl_decode_32_r), .A2(n795), .A3(aluflags_r[1]), 
        .A4(n794), .Y(xflags[1]) );
  INVX1_RVT U886 ( .A(x_p3_brl_decode_32_r), .Y(n8460) );
  OA22X1_RVT U887 ( .A1(n796), .A2(n990), .A3(n855), .A4(n8460), .Y(n799) );
  NAND2X0_RVT U888 ( .A1(ext_s2val[15]), .A2(x_p3_swap_decode_r), .Y(n798) );
  NAND2X0_RVT U889 ( .A1(n799), .A2(n798), .Y(xflags[2]) );
  INVX1_RVT U890 ( .A(n800), .Y(n803) );
  NAND4X0_RVT U891 ( .A1(n804), .A2(n803), .A3(n802), .A4(n801), .Y(n8280) );
  NOR4X1_RVT U892 ( .A1(n808), .A2(n807), .A3(n806), .A4(n805), .Y(n8190) );
  NOR4X1_RVT U893 ( .A1(n812), .A2(n811), .A3(n810), .A4(n809), .Y(n8180) );
  NOR4X1_RVT U894 ( .A1(n8160), .A2(n8150), .A3(n8140), .A4(n813), .Y(n8170)
         );
  NAND4X0_RVT U895 ( .A1(n988), .A2(n8190), .A3(n8180), .A4(n8170), .Y(n8270)
         );
  OR4X2_RVT U896 ( .A1(ext_s2val[29]), .A2(ext_s2val[28]), .A3(ext_s2val[27]), 
        .A4(ext_s2val[26]), .Y(n8260) );
  NOR4X1_RVT U897 ( .A1(ext_s2val[24]), .A2(ext_s2val[25]), .A3(ext_s2val[23]), 
        .A4(ext_s2val[22]), .Y(n8230) );
  NOR4X1_RVT U898 ( .A1(ext_s2val[18]), .A2(ext_s2val[19]), .A3(ext_s2val[21]), 
        .A4(ext_s2val[20]), .Y(n8220) );
  NOR4X1_RVT U899 ( .A1(ext_s2val[31]), .A2(ext_s2val[30]), .A3(ext_s2val[17]), 
        .A4(ext_s2val[16]), .Y(n8210) );
  NAND4X0_RVT U900 ( .A1(x_p3_swap_decode_r), .A2(n8230), .A3(n8220), .A4(
        n8210), .Y(n8250) );
  OA22X1_RVT U901 ( .A1(n8280), .A2(n8270), .A3(n8260), .A4(n8250), .Y(n891)
         );
  NAND4X0_RVT U902 ( .A1(n8320), .A2(n8310), .A3(n8300), .A4(n8290), .Y(n8380)
         );
  NAND4X0_RVT U903 ( .A1(n982), .A2(n8350), .A3(n8340), .A4(n8330), .Y(n8370)
         );
  NOR4X1_RVT U904 ( .A1(ext_s2val[13]), .A2(ext_s2val[12]), .A3(n8380), .A4(
        n8370), .Y(n8410) );
  NAND4X0_RVT U905 ( .A1(n8420), .A2(n8410), .A3(n8400), .A4(n8390), .Y(n890)
         );
  NOR4X1_RVT U906 ( .A1(n8460), .A2(n8450), .A3(n8440), .A4(n8430), .Y(n852)
         );
  NOR4X1_RVT U907 ( .A1(n850), .A2(n849), .A3(n848), .A4(n847), .Y(n851) );
  NAND4X0_RVT U908 ( .A1(n854), .A2(n853), .A3(n852), .A4(n851), .Y(n889) );
  NAND4X0_RVT U909 ( .A1(n858), .A2(n857), .A3(n856), .A4(n855), .Y(n887) );
  NOR4X1_RVT U910 ( .A1(n862), .A2(n861), .A3(n860), .A4(n859), .Y(n882) );
  NOR4X1_RVT U911 ( .A1(n866), .A2(n865), .A3(n864), .A4(n863), .Y(n881) );
  NOR4X1_RVT U912 ( .A1(n870), .A2(n869), .A3(n868), .A4(n867), .Y(n880) );
  NAND4X0_RVT U913 ( .A1(n874), .A2(n873), .A3(n872), .A4(n871), .Y(n875) );
  NOR4X1_RVT U914 ( .A1(n878), .A2(n877), .A3(n876), .A4(n875), .Y(n879) );
  NAND4X0_RVT U915 ( .A1(n882), .A2(n881), .A3(n880), .A4(n879), .Y(n886) );
  OR2X1_RVT U916 ( .A1(n887), .A2(n886), .Y(n888) );
  OAI22X1_RVT U917 ( .A1(n891), .A2(n890), .A3(n889), .A4(n888), .Y(xflags[3])
         );
  NAND3X0_RVT U918 ( .A1(i_mul_state_r[1]), .A2(i_mul_state_r[3]), .A3(n919), 
        .Y(n892) );
  AND2X1_RVT U919 ( .A1(n921), .A2(n892), .Y(N666) );
  INVX1_RVT U920 ( .A(n905), .Y(n893) );
  AO22X1_RVT U921 ( .A1(i_mul_state_r[2]), .A2(n905), .A3(n919), .A4(n893), 
        .Y(N668) );
  INVX1_RVT U922 ( .A(n930), .Y(n927) );
  OR4X2_RVT U923 ( .A1(p2b_opcode[3]), .A2(p2b_opcode[1]), .A3(
        p2b_subopcode[3]), .A4(p2b_subopcode[5]), .Y(n926) );
  NAND3X0_RVT U924 ( .A1(p2b_opcode[3]), .A2(p2b_opcode[1]), .A3(
        p2b_subopcode[3]), .Y(n925) );
  NAND4X0_RVT U926 ( .A1(p2b_subopcode[2]), .A2(p2b_opcode[0]), .A3(
        p2b_opcode[2]), .A4(n958), .Y(n895) );
  NAND3X0_RVT U928 ( .A1(n929), .A2(p2b_iv), .A3(en2b), .Y(n896) );
  NAND2X0_RVT U930 ( .A1(n927), .A2(n897), .Y(N665) );
  AO22X1_RVT U932 ( .A1(ext_s2val[0]), .A2(n991), .A3(lmulres_r[4]), .A4(n47), 
        .Y(N748) );
  AO22X1_RVT U933 ( .A1(ext_s2val[1]), .A2(n991), .A3(lmulres_r[5]), .A4(n47), 
        .Y(N749) );
  AO22X1_RVT U934 ( .A1(ext_s2val[2]), .A2(n991), .A3(lmulres_r[6]), .A4(n47), 
        .Y(N750) );
  AO22X1_RVT U935 ( .A1(ext_s2val[3]), .A2(n991), .A3(lmulres_r[7]), .A4(n47), 
        .Y(N751) );
  AO22X1_RVT U936 ( .A1(ext_s2val[4]), .A2(n991), .A3(lmulres_r[8]), .A4(n47), 
        .Y(N752) );
  AO22X1_RVT U937 ( .A1(ext_s2val[5]), .A2(n991), .A3(lmulres_r[9]), .A4(n47), 
        .Y(N753) );
  AO22X1_RVT U938 ( .A1(ext_s2val[6]), .A2(n991), .A3(lmulres_r[10]), .A4(n47), 
        .Y(N754) );
  AO22X1_RVT U939 ( .A1(ext_s2val[7]), .A2(n991), .A3(lmulres_r[11]), .A4(n47), 
        .Y(N755) );
  AO22X1_RVT U940 ( .A1(ext_s2val[8]), .A2(n991), .A3(lmulres_r[12]), .A4(n47), 
        .Y(N756) );
  AO22X1_RVT U941 ( .A1(ext_s2val[9]), .A2(n991), .A3(lmulres_r[13]), .A4(n47), 
        .Y(N757) );
  AO22X1_RVT U944 ( .A1(ext_s2val[10]), .A2(n991), .A3(lmulres_r[14]), .A4(n47), .Y(N758) );
  AO22X1_RVT U945 ( .A1(ext_s2val[11]), .A2(n991), .A3(lmulres_r[15]), .A4(n47), .Y(N759) );
  AO22X1_RVT U946 ( .A1(ext_s2val[12]), .A2(n991), .A3(lmulres_r[16]), .A4(n47), .Y(N760) );
  AO22X1_RVT U947 ( .A1(ext_s2val[13]), .A2(n991), .A3(lmulres_r[17]), .A4(n47), .Y(N761) );
  AO22X1_RVT U948 ( .A1(ext_s2val[14]), .A2(n991), .A3(lmulres_r[18]), .A4(n47), .Y(N762) );
  AO22X1_RVT U949 ( .A1(ext_s2val[15]), .A2(n991), .A3(lmulres_r[19]), .A4(n47), .Y(N763) );
  AO22X1_RVT U950 ( .A1(ext_s2val[16]), .A2(n991), .A3(lmulres_r[20]), .A4(n47), .Y(N764) );
  AO22X1_RVT U951 ( .A1(ext_s2val[17]), .A2(n991), .A3(lmulres_r[21]), .A4(n47), .Y(N765) );
  AO22X1_RVT U952 ( .A1(ext_s2val[18]), .A2(n991), .A3(lmulres_r[22]), .A4(n47), .Y(N766) );
  AO22X1_RVT U953 ( .A1(ext_s2val[19]), .A2(n991), .A3(lmulres_r[23]), .A4(n47), .Y(N767) );
  AO22X1_RVT U956 ( .A1(ext_s2val[20]), .A2(n991), .A3(lmulres_r[24]), .A4(n47), .Y(N768) );
  AO22X1_RVT U957 ( .A1(ext_s2val[21]), .A2(n991), .A3(lmulres_r[25]), .A4(n47), .Y(N769) );
  AO22X1_RVT U958 ( .A1(ext_s2val[22]), .A2(n991), .A3(lmulres_r[26]), .A4(n47), .Y(N770) );
  AO22X1_RVT U959 ( .A1(ext_s2val[23]), .A2(n991), .A3(lmulres_r[27]), .A4(n47), .Y(N771) );
  AO22X1_RVT U960 ( .A1(ext_s2val[24]), .A2(n991), .A3(lmulres_r[28]), .A4(n47), .Y(N772) );
  AO22X1_RVT U961 ( .A1(ext_s2val[25]), .A2(n991), .A3(lmulres_r[29]), .A4(n47), .Y(N773) );
  AO22X1_RVT U962 ( .A1(ext_s2val[26]), .A2(n991), .A3(lmulres_r[30]), .A4(n47), .Y(N774) );
  AO22X1_RVT U963 ( .A1(ext_s2val[27]), .A2(n991), .A3(lmulres_r[31]), .A4(n47), .Y(N775) );
  AO22X1_RVT U965 ( .A1(ext_s2val[28]), .A2(n991), .A3(i_madd_product_a[0]), 
        .A4(n908), .Y(N776) );
  AO22X1_RVT U966 ( .A1(ext_s2val[29]), .A2(n991), .A3(i_madd_product_a[1]), 
        .A4(n908), .Y(N777) );
  AO22X1_RVT U967 ( .A1(ext_s2val[30]), .A2(n991), .A3(i_madd_product_a[2]), 
        .A4(n908), .Y(N778) );
  AO22X1_RVT U968 ( .A1(ext_s2val[31]), .A2(n991), .A3(i_madd_product_a[3]), 
        .A4(n908), .Y(N779) );
  AND2X1_RVT U970 ( .A1(n994), .A2(n908), .Y(n917) );
  AO22X1_RVT U971 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[0]), .A3(n917), .A4(
        i_madd_product_a[4]), .Y(N814) );
  AO22X1_RVT U972 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[1]), .A3(n917), .A4(
        i_madd_product_a[5]), .Y(N815) );
  AO22X1_RVT U973 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[2]), .A3(n917), .A4(
        i_madd_product_a[6]), .Y(N816) );
  AO22X1_RVT U974 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[3]), .A3(n917), .A4(
        i_madd_product_a[7]), .Y(N817) );
  AO22X1_RVT U975 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[4]), .A3(n917), .A4(
        i_madd_product_a[8]), .Y(N818) );
  AO22X1_RVT U976 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[5]), .A3(n917), .A4(
        i_madd_product_a[9]), .Y(N819) );
  AO22X1_RVT U977 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[6]), .A3(n917), .A4(
        i_madd_product_a[10]), .Y(N820) );
  AO22X1_RVT U978 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[7]), .A3(n917), .A4(
        i_madd_product_a[11]), .Y(N821) );
  AO22X1_RVT U981 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[8]), .A3(n917), .A4(
        i_madd_product_a[12]), .Y(N822) );
  AO22X1_RVT U982 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[9]), .A3(n917), .A4(
        i_madd_product_a[13]), .Y(N823) );
  AO22X1_RVT U983 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[10]), .A3(n917), .A4(
        i_madd_product_a[14]), .Y(N824) );
  AO22X1_RVT U984 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[11]), .A3(n917), .A4(
        i_madd_product_a[15]), .Y(N825) );
  AO22X1_RVT U985 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[12]), .A3(n917), .A4(
        i_madd_product_a[16]), .Y(N826) );
  AO22X1_RVT U986 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[13]), .A3(n917), .A4(
        i_madd_product_a[17]), .Y(N827) );
  AO22X1_RVT U987 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[14]), .A3(n917), .A4(
        i_madd_product_a[18]), .Y(N828) );
  AO22X1_RVT U988 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[15]), .A3(n917), .A4(
        i_madd_product_a[19]), .Y(N829) );
  AO22X1_RVT U991 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[16]), .A3(n917), .A4(
        i_madd_product_a[20]), .Y(N830) );
  AO22X1_RVT U992 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[17]), .A3(n917), .A4(
        i_madd_product_a[21]), .Y(N831) );
  AO22X1_RVT U993 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[18]), .A3(n917), .A4(
        i_madd_product_a[22]), .Y(N832) );
  AO22X1_RVT U994 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[19]), .A3(n917), .A4(
        i_madd_product_a[23]), .Y(N833) );
  AO22X1_RVT U995 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[20]), .A3(n917), .A4(
        i_madd_product_a[24]), .Y(N834) );
  AO22X1_RVT U996 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[21]), .A3(n917), .A4(
        i_madd_product_a[25]), .Y(N835) );
  AO22X1_RVT U997 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[22]), .A3(n917), .A4(
        i_madd_product_a[26]), .Y(N836) );
  AO22X1_RVT U998 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[23]), .A3(n917), .A4(
        i_madd_product_a[27]), .Y(N837) );
  AO22X1_RVT U1001 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[24]), .A3(n917), .A4(
        i_madd_product_a[28]), .Y(N838) );
  AO22X1_RVT U1002 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[25]), .A3(n917), .A4(
        i_madd_product_a[29]), .Y(N839) );
  AO22X1_RVT U1003 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[26]), .A3(n917), .A4(
        i_madd_product_a[30]), .Y(N840) );
  AO22X1_RVT U1004 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[27]), .A3(n917), .A4(
        i_madd_product_a[31]), .Y(N841) );
  AO22X1_RVT U1005 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[28]), .A3(n917), .A4(
        i_madd_product_a[32]), .Y(N842) );
  AO22X1_RVT U1006 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[29]), .A3(n917), .A4(
        i_madd_product_a[33]), .Y(N843) );
  AO22X1_RVT U1007 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[30]), .A3(n917), .A4(
        i_madd_product_a[34]), .Y(N844) );
  AO22X1_RVT U1008 ( .A1(aux_st_mulhi_a), .A2(aux_dataw[31]), .A3(n917), .A4(
        i_madd_product_a[35]), .Y(N845) );
  AND2X1_RVT U1009 ( .A1(i_mul_state_r[3]), .A2(n919), .Y(n923) );
  AND2X1_RVT U1010 ( .A1(n921), .A2(n920), .Y(n922) );
  AND4X1_RVT U1011 ( .A1(n923), .A2(i_do_signed_r), .A3(n922), .A4(
        lmulres_r[7]), .Y(N630) );
  AO21X1_RVT U1012 ( .A1(mulatwork_r), .A2(n924), .A3(n927), .Y(n884) );
  OA222X1_RVT U1014 ( .A1(n930), .A2(n929), .A3(n930), .A4(n928), .A5(
        i_do_signed_r), .A6(n927), .Y(n883) );
  NAND2X0_RVT U30 ( .A1(i_mul_state_r[0]), .A2(n969), .Y(n57) );
  AND2X1_RVT U200 ( .A1(ext_s2val[0]), .A2(n220), .Y(n7670) );
  AND2X1_RVT U202 ( .A1(ext_s2val[1]), .A2(n185), .Y(n744) );
  NAND2X0_RVT U204 ( .A1(n220), .A2(n185), .Y(n189) );
  NAND2X0_RVT U208 ( .A1(n948), .A2(n952), .Y(n436) );
  NAND2X0_RVT U215 ( .A1(ext_s2val[2]), .A2(n952), .Y(n437) );
  NAND2X0_RVT U231 ( .A1(n962), .A2(n963), .Y(n788) );
  NAND2X0_RVT U282 ( .A1(ext_s2val[3]), .A2(n948), .Y(n289) );
  NAND2X0_RVT U291 ( .A1(ext_s2val[2]), .A2(ext_s2val[3]), .Y(n290) );
  INVX1_RVT U3 ( .A(rst_a), .Y(n941) );
  INVX1_RVT U4 ( .A(rst_a), .Y(n942) );
  INVX1_RVT U5 ( .A(rst_a), .Y(n943) );
  INVX1_RVT U6 ( .A(rst_a), .Y(n944) );
  INVX1_RVT U7 ( .A(rst_a), .Y(n945) );
  INVX1_RVT U8 ( .A(rst_a), .Y(n946) );
  INVX1_RVT U12 ( .A(ext_s2val[2]), .Y(n950) );
  INVX1_RVT U19 ( .A(ext_s2val[4]), .Y(n957) );
  INVX1_RVT U20 ( .A(p2b_subopcode[1]), .Y(n958) );
  INVX1_RVT U98 ( .A(n47), .Y(n969) );
  NBUFFX2_RVT U197 ( .A(n437), .Y(n975) );
  INVX1_RVT U513 ( .A(aux_st_mulhi_a), .Y(n994) );
  AO221X1_RVT U929 ( .A1(n926), .A2(p2b_subopcode[0]), .A3(n926), .A4(n925), 
        .A5(n896), .Y(n897) );
  AOI21X1_RVT U1013 ( .A1(n926), .A2(n925), .A3(p2b_subopcode[0]), .Y(n928) );
  AO21X1_RVT U31 ( .A1(p3iv), .A2(p3condtrue), .A3(n57), .Y(n60) );
  NAND3X0_RVT U964 ( .A1(n919), .A2(n906), .A3(n905), .Y(n908) );
  NOR3X0_RVT U927 ( .A1(p2b_subopcode[4]), .A2(p2b_opcode[4]), .A3(n895), .Y(
        n929) );
  OAI22X1_RVT U790 ( .A1(n968), .A2(n874), .A3(n8310), .A4(n960), .Y(
        xresult[24]) );
  NAND3X0_RVT U26 ( .A1(n920), .A2(n919), .A3(n906), .Y(n47) );
  MUX21X1_RVT U192 ( .A1(n132), .A2(n131), .S0(n241), .Y(n141) );
  OAI22X1_RVT U740 ( .A1(n968), .A2(n854), .A3(n952), .A4(n960), .Y(
        xresult[19]) );
  OAI22X1_RVT U727 ( .A1(n968), .A2(n853), .A3(n950), .A4(n960), .Y(
        xresult[18]) );
  OAI22X1_RVT U771 ( .A1(n968), .A2(n858), .A3(n8390), .A4(n960), .Y(
        xresult[22]) );
  OAI22X1_RVT U762 ( .A1(n968), .A2(n857), .A3(n8330), .A4(n960), .Y(
        xresult[21]) );
  OAI22X1_RVT U780 ( .A1(n968), .A2(n873), .A3(n8400), .A4(n960), .Y(
        xresult[23]) );
  OR2X1_RVT U193 ( .A1(x_p3_snorm_decode_r), .A2(x_p3_norm_decode_r), .Y(n801)
         );
  OR2X1_RVT U263 ( .A1(x_p3_brl_decode_32_r), .A2(x_p3_brl_decode_16_r), .Y(
        n137) );
  AND2X1_RVT U232 ( .A1(n955), .A2(n788), .Y(n470) );
  AND3X1_RVT U701 ( .A1(n973), .A2(n976), .A3(n955), .Y(n7780) );
  AND3X1_RVT U704 ( .A1(n973), .A2(n972), .A3(n955), .Y(n7760) );
  AND3X1_RVT U702 ( .A1(n973), .A2(n967), .A3(n955), .Y(n7720) );
  OAI221X1_RVT U678 ( .A1(n948), .A2(n430), .A3(ext_s2val[2]), .A4(n429), .A5(
        ext_s2val[3]), .Y(n781) );
  AND2X1_RVT U261 ( .A1(n973), .A2(n8420), .Y(n7740) );
  NAND2X0_RVT U438 ( .A1(ext_s1val[31]), .A2(n458), .Y(n735) );
  AND3X1_RVT U327 ( .A1(ext_s2val[4]), .A2(barrel_type_r[1]), .A3(n962), .Y(
        n458) );
  AO222X1_RVT U474 ( .A1(n375), .A2(n977), .A3(n374), .A4(n976), .A5(n677), 
        .A6(n970), .Y(n528) );
  NAND4X0_RVT U281 ( .A1(n694), .A2(n745), .A3(n617), .A4(n654), .Y(n393) );
  OA221X1_RVT U351 ( .A1(n185), .A2(ext_s1val[31]), .A3(ext_s2val[0]), .A4(
        ext_s1val[30]), .A5(n220), .Y(n711) );
  NAND3X0_RVT U293 ( .A1(ext_s2val[4]), .A2(barrel_type_r[0]), .A3(
        barrel_type_r[1]), .Y(n743) );
  NAND2X0_RVT U421 ( .A1(n223), .A2(n222), .Y(n441) );
  NAND4X0_RVT U356 ( .A1(n719), .A2(n635), .A3(n7680), .A4(n6680), .Y(n407) );
  AND2X1_RVT U198 ( .A1(ext_s2val[1]), .A2(ext_s2val[0]), .Y(n231) );
  NAND2X0_RVT U55 ( .A1(ext_s2val[31]), .A2(n961), .Y(n171) );
  INVX1_RVT U349 ( .A(n57), .Y(n991) );
  INVX1_RVT U28 ( .A(x_p3_swap_decode_r), .Y(n960) );
  INVX1_RVT U191 ( .A(n156), .Y(n241) );
  INVX1_RVT U62 ( .A(n137), .Y(n968) );
  INVX1_RVT U744 ( .A(n632), .Y(n712) );
  INVX1_RVT U270 ( .A(n735), .Y(n986) );
  INVX1_RVT U506 ( .A(n439), .Y(n465) );
  INVX1_RVT U195 ( .A(n788), .Y(n973) );
  INVX1_RVT U194 ( .A(n289), .Y(n972) );
  INVX1_RVT U47 ( .A(n743), .Y(n964) );
  INVX1_RVT U48 ( .A(n290), .Y(n965) );
  INVX1_RVT U56 ( .A(n290), .Y(n967) );
  INVX1_RVT U196 ( .A(n437), .Y(n974) );
  INVX1_RVT U205 ( .A(n975), .Y(n976) );
  INVX1_RVT U130 ( .A(n289), .Y(n970) );
  INVX1_RVT U209 ( .A(n436), .Y(n977) );
  INVX1_RVT U46 ( .A(barrel_type_r[1]), .Y(n963) );
  INVX1_RVT U229 ( .A(n436), .Y(n979) );
  INVX1_RVT U45 ( .A(barrel_type_r[0]), .Y(n962) );
  INVX1_RVT U17 ( .A(ext_s2val[4]), .Y(n955) );
  INVX1_RVT U230 ( .A(n189), .Y(n980) );
  INVX1_RVT U264 ( .A(n189), .Y(n982) );
  INVX1_RVT U14 ( .A(ext_s2val[3]), .Y(n952) );
  INVX1_RVT U294 ( .A(n206), .Y(n990) );
  INVX1_RVT U10 ( .A(ext_s2val[2]), .Y(n948) );
  INVX1_RVT U135 ( .A(ext_s2val[0]), .Y(n185) );
  INVX1_RVT U136 ( .A(ext_s2val[1]), .Y(n220) );
  INVX1_RVT U99 ( .A(ext_s2val[20]), .Y(n254) );
  INVX1_RVT U283 ( .A(n206), .Y(n988) );
  INVX1_RVT U267 ( .A(n171), .Y(n985) );
  INVX1_RVT U29 ( .A(x_p3_snorm_decode_r), .Y(n961) );
  OR3X2_RVT U884 ( .A1(n793), .A2(n792), .A3(n791), .Y(n795) );
endmodule


module cpu_isle_alu_0 ( rst_a, clk, en2b, p2b_iv, p2b_opcode, p2b_subopcode, 
        en3, p3iv, p3opcode, p3subopcode, p3subopcode2_r, p3a_field_r, 
        p3b_field_r, p3c_field_r, p3condtrue, x_idecode3, p3wb_en, p3lr, 
        aluflags_r, ext_s1val, ext_s2val, aux_dataw, h_dataw, uxsetflags, 
        uxresult, uxflags, cr_hostw, p3int, x_multic_wben, x_snglec_wben, 
        ldvalid_wb, p3_alu_absiv, p3_alu_arithiv, p3_alu_logiciv, p3_alu_op, 
        p3_alu_snglopiv, p3_bit_op_sel, p3_max_instr, p3_min_instr, 
        p3_shiftin_sel_r, p3_sop_op_r, p3awb_field_r, p3dolink, p3minoropcode, 
        p3subopcode3_r, p3subopcode4_r, p3subopcode5_r, p3subopcode6_r, 
        p3subopcode7_r, s2val, barrel_type_r, x_p3_brl_decode_16_r, 
        x_p3_brl_decode_32_r, x_p3_norm_decode_r, x_p3_snorm_decode_r, 
        x_p3_swap_decode_r, e1flag_r, e2flag_r, aux_datar, aux_pc32hit, 
        aux_pchit, drd, s1val, s2val_inverted_r, aux_st_mulhi_a, wbdata, 
        br_flags_a, mulatwork_r, alurflags, mc_addr, p3res_sc, p3result, 
        lmulres_r, x_s_flag, xflags );
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [4:0] p3opcode;
  input [5:0] p3subopcode;
  input [4:0] p3subopcode2_r;
  input [5:0] p3a_field_r;
  input [5:0] p3b_field_r;
  input [5:0] p3c_field_r;
  input [3:0] aluflags_r;
  input [31:0] ext_s1val;
  input [31:0] ext_s2val;
  input [31:0] aux_dataw;
  input [31:0] h_dataw;
  input [31:0] uxresult;
  input [3:0] uxflags;
  input [1:0] p3_alu_op;
  input [1:0] p3_bit_op_sel;
  input [1:0] p3_shiftin_sel_r;
  input [2:0] p3_sop_op_r;
  input [1:0] p3awb_field_r;
  input [5:0] p3minoropcode;
  input [2:0] p3subopcode3_r;
  input [1:0] p3subopcode5_r;
  input [2:0] p3subopcode6_r;
  input [1:0] p3subopcode7_r;
  input [31:0] s2val;
  input [1:0] barrel_type_r;
  input [31:0] aux_datar;
  input [31:0] drd;
  input [31:0] s1val;
  output [31:0] wbdata;
  output [3:0] br_flags_a;
  output [3:0] alurflags;
  output [31:0] mc_addr;
  output [31:0] p3res_sc;
  output [31:0] p3result;
  output [63:0] lmulres_r;
  output [1:0] x_s_flag;
  output [3:0] xflags;
  input rst_a, clk, en2b, p2b_iv, en3, p3iv, p3condtrue, x_idecode3, p3wb_en,
         p3lr, uxsetflags, cr_hostw, p3int, x_multic_wben, x_snglec_wben,
         ldvalid_wb, p3_alu_absiv, p3_alu_arithiv, p3_alu_logiciv,
         p3_alu_snglopiv, p3_max_instr, p3_min_instr, p3dolink, p3subopcode4_r,
         x_p3_brl_decode_16_r, x_p3_brl_decode_32_r, x_p3_norm_decode_r,
         x_p3_snorm_decode_r, x_p3_swap_decode_r, e1flag_r, e2flag_r,
         aux_pc32hit, aux_pchit, s2val_inverted_r, aux_st_mulhi_a;
  output mulatwork_r;
  wire   n174, n170, n171, n172, SYNOPSYS_UNCONNECTED_1,
         SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3,
         SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5,
         SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7,
         SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9,
         SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11,
         SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13,
         SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15,
         SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17,
         SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19,
         SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21,
         SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23,
         SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25,
         SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27,
         SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29,
         SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31,
         SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33,
         SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35,
         SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37,
         SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39,
         SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41,
         SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43,
         SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45,
         SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47,
         SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49,
         SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51,
         SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53,
         SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55,
         SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57,
         SYNOPSYS_UNCONNECTED_58;
  wire   [31:0] i_xresult;

  cpu_isle_bigalu_0 ibigalu ( .clk(clk), .rst_a(rst_a), .aluflags_r({1'b0, 
        1'b0, aluflags_r[1:0]}), .e1flag_r(1'b0), .e2flag_r(1'b0), .aux_datar(
        aux_datar), .aux_pc32hit(aux_pc32hit), .aux_pchit(1'b0), .cr_hostw(
        1'b0), .drd(drd), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ldvalid_wb(ldvalid_wb), .p3_alu_absiv(p3_alu_absiv), 
        .p3_alu_arithiv(p3_alu_arithiv), .p3_alu_logiciv(p3_alu_logiciv), 
        .p3_alu_op(p3_alu_op), .p3_alu_snglopiv(p3_alu_snglopiv), 
        .p3_shiftin_sel_r(p3_shiftin_sel_r), .p3_bit_op_sel(p3_bit_op_sel), 
        .p3_sop_op_r(p3_sop_op_r), .p3awb_field_r(p3awb_field_r), .p3dolink(
        p3dolink), .p3int(p3int), .p3lr(p3lr), .p3_min_instr(p3_min_instr), 
        .p3_max_instr(p3_max_instr), .p3wb_en(p3wb_en), .s1val(s1val), .s2val(
        {n171, s2val[30:0]}), .x_multic_wben(1'b0), .xresult(i_xresult), 
        .x_snglec_wben(x_snglec_wben), .s2val_inverted_r(s2val_inverted_r), 
        .alurflags(alurflags), .br_flags_a(br_flags_a), .mc_addr({
        mc_addr[31:2], n174, mc_addr[0]}), .p3res_sc(p3res_sc), .p3result({
        SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, 
        SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, 
        SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, p3result[7:0]}), .p3result_nld({
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32, 
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52, 
        SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
        SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56}), .wbdata(wbdata) );
  cpu_isle_xalu_0 ixalu ( .clk(clk), .rst_a(rst_a), .p3iv(p3iv), .aluflags_r({
        1'b0, 1'b0, aluflags_r[1:0]}), .p3opcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode2_r({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .p3a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .p3b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode3_r({
        1'b0, 1'b0, 1'b0}), .p3subopcode4_r(1'b0), .p3subopcode5_r({1'b0, 1'b0}), .p3subopcode6_r({1'b0, 1'b0, 1'b0}), .p3subopcode7_r({1'b0, 1'b0}), 
        .p3minoropcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3condtrue(
        p3condtrue), .en3(1'b0), .ext_s1val(ext_s1val), .ext_s2val({
        ext_s2val[31:5], n170, ext_s2val[3:0]}), .s1val({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .aux_dataw(aux_dataw), .x_idecode3(1'b0), 
        .x_multic_wben(1'b0), .x_snglec_wben(1'b0), .uxsetflags(1'b0), 
        .uxresult({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .uxflags({1'b0, 1'b0, 1'b0, 1'b0}), .barrel_type_r(barrel_type_r), 
        .x_p3_brl_decode_16_r(x_p3_brl_decode_16_r), .x_p3_brl_decode_32_r(
        x_p3_brl_decode_32_r), .p2b_opcode(p2b_opcode), .p2b_subopcode(
        p2b_subopcode), .p2b_iv(p2b_iv), .en2b(en2b), .aux_st_mulhi_a(
        aux_st_mulhi_a), .x_p3_norm_decode_r(x_p3_norm_decode_r), 
        .x_p3_snorm_decode_r(n172), .x_p3_swap_decode_r(x_p3_swap_decode_r), 
        .mulatwork_r(mulatwork_r), .lmulres_r(lmulres_r), .x_s_flag({
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58}), .xflags(xflags), 
        .xresult(i_xresult) );
  NBUFFX2_RVT U2 ( .A(ext_s2val[4]), .Y(n170) );
  NBUFFX2_RVT U3 ( .A(s2val[31]), .Y(n171) );
  NBUFFX2_RVT U5 ( .A(n174), .Y(mc_addr[1]) );
  NBUFFX2_RVT U4 ( .A(x_p3_snorm_decode_r), .Y(n172) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_cr_int_0 ( clk, rst_a, currentpc_r, drd, en2b, loopcount_r, 
        mstore2b, last_pc_plus_len, p2_iw_r, p2b_pc_r, p2_s1val_tmp_r, 
        p2b_abs_op, p2b_alu_op, p2b_arithiv, p2b_delay_slot, p2b_iv, 
        p2b_jlcc_a, p2b_blcc_a, p2b_limm, p2b_lr, p2b_neg_op, p2b_not_op, 
        p2b_shift_by_one_a, p2b_shift_by_three_a, p2b_shift_by_two_a, 
        p2b_shift_by_zero_a, p2b_shimm_data, p2b_shimm_s1_a, p2b_shimm_s2_a, 
        p2bint, p3res_sc, qd_a, qd_b, s1a, s1en, s2a, s2en, sc_load1, sc_load2, 
        sc_reg1, sc_reg2, wba, wben, x1data, x2data, x_idecode2b, dwr, 
        ext_s1val, ext_s2val, h_rr_data, r_wben, s1bus, s1val, s2bus, s2val, 
        s2val_inverted_r, stval );
  input [23:0] currentpc_r;
  input [31:0] drd;
  input [7:0] loopcount_r;
  input [23:0] last_pc_plus_len;
  input [31:0] p2_iw_r;
  input [23:0] p2b_pc_r;
  input [31:0] p2_s1val_tmp_r;
  input [1:0] p2b_alu_op;
  input [12:0] p2b_shimm_data;
  input [31:0] p3res_sc;
  input [31:0] qd_a;
  input [31:0] qd_b;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] wba;
  input [31:0] x1data;
  input [31:0] x2data;
  output [31:0] dwr;
  output [31:0] ext_s1val;
  output [31:0] ext_s2val;
  output [31:0] h_rr_data;
  output [31:0] s1bus;
  output [31:0] s1val;
  output [31:0] s2bus;
  output [31:0] s2val;
  output [31:0] stval;
  input clk, rst_a, en2b, mstore2b, p2b_abs_op, p2b_arithiv, p2b_delay_slot,
         p2b_iv, p2b_jlcc_a, p2b_blcc_a, p2b_limm, p2b_lr, p2b_neg_op,
         p2b_not_op, p2b_shift_by_one_a, p2b_shift_by_three_a,
         p2b_shift_by_two_a, p2b_shift_by_zero_a, p2b_shimm_s1_a,
         p2b_shimm_s2_a, p2bint, s1en, s2en, sc_load1, sc_load2, sc_reg1,
         sc_reg2, wben, x_idecode2b;
  output r_wben, s2val_inverted_r;
  wire   n686, n687, n688, n689, n690, n691, n692, n693, n694, n695, n696,
         n697, n698, n699, n700, n701, n702, n703, n704, n705, n706, n707,
         n708, n709, n710, n711, n712, n713, n714, n715, n716, n717, n718,
         n719, n720, n721, n722, n723, n724, n725, n726, n727, n728, n729,
         n730, n731, n732, n733, n734, n735, n736, n737, n738, n739, n740,
         n741, n742, n743, n744, n745, n746, n747, n748, n749,
         i_basecase_reg1_en_a, i_basecase_reg2_en_a, i_extension_reg_en_a, N14,
         net20709, net20715, net20720, net20725, n10, n11, n12, n13, n1400,
         n15, n16, n17, n18, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43,
         n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57,
         n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71,
         n72, n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85,
         n86, n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99,
         n100, n101, n102, n103, n104, n105, n106, n107, n108, n109, n110,
         n111, n112, n113, n114, n115, n116, n117, n118, n119, n120, n121,
         n122, n123, n124, n125, n126, n127, n128, n129, n130, n131, n132,
         n133, n134, n135, n136, n137, n138, n139, n1401, n141, n142, n143,
         n144, n145, n147, n148, n149, n150, n151, n153, n154, n155, n156,
         n157, n158, n159, n160, n162, n163, n164, n165, n166, n167, n168,
         n169, n170, n171, n172, n173, n174, n175, n176, n177, n178, n179,
         n180, n181, n182, n183, n186, n187, n188, n189, n190, n191, n192,
         n193, n195, n196, n197, n198, n199, n200, n201, n202, n203, n204,
         n205, n208, n209, n210, n211, n212, n213, n214, n215, n216, n218,
         n219, n220, n222, n223, n224, n225, n226, n227, n228, n229, n230,
         n231, n232, n233, n236, n237, n238, n239, n240, n241, n242, n243,
         n244, n245, n246, n247, n248, n249, n250, n251, n252, n253, n254,
         n255, n256, n257, n258, n259, n260, n261, n262, n263, n264, n265,
         n266, n267, n268, n269, n270, n271, n272, n273, n274, n275, n276,
         n277, n278, n279, n280, n281, n282, n283, n284, n285, n286, n289,
         n290, n291, n292, n293, n294, n295, n296, n297, n298, n299, n300,
         n301, n302, n303, n304, n305, n306, n307, n308, n309, n310, n311,
         n312, n313, n314, n315, n317, n318, n319, n320, n321, n322, n323,
         n324, n325, n326, n327, n328, n330, n331, n332, n335, n336, n337,
         n338, n339, n341, n342, n343, n344, n345, n346, n347, n348, n349,
         n350, n351, n352, n353, n354, n355, n356, n357, n358, n359, n360,
         n361, n362, n363, n364, n365, n366, n367, n368, n369, n370, n371,
         n372, n373, n374, n375, n377, n378, n379, n380, n381, n382, n384,
         n385, n387, n389, n391, n392, n393, n394, n395, n396, n397, n398,
         n399, n400, n401, n402, n403, n405, n406, n407, n409, n412, n413,
         n414, n415, n416, n417, n418, n419, n420, n421, n422, n423, n424,
         n425, n426, n427, n428, n429, n430, n431, n432, n433, n434, n435,
         n436, n437, n438, n439, n440, n441, n442, n443, n444, n445, n446,
         n447, n448, n449, n450, n451, n452, n453, n454, n455, n456, n457,
         n458, n459, n460, n461, n462, n463, n464, n465, n466, n467, n468,
         n469, n470, n471, n472, n473, n474, n475, n476, n477, n478, n479,
         n480, n481, n482, n483, n484, n485, n486, n487, n488, n489, n490,
         n491, n492, n493, n494, n496, n497, n498, n499, n500, n501, n502,
         n503, n504, n506, n507, n509, n510, n511, n512, n513, n515, n516,
         n517, n518, n519, n520, n521, n522, n523, n524, n525, n526, n527,
         n529, n530, n531, n532, n533, n534, n535, n536, n537, n538, n539,
         n540, n541, n542, n543, n544, n545, n546, n547, n550, n551, n552,
         n553, n554, n555, n556, n557, n558, n561, n562, n563, n564, n565,
         n566, n567, n568, n569, n570, n571, n572, n573, n574, n575, n576,
         n577, n578, n579, n580, n581, n582, n583, n584, n585, n586, n587,
         n588, n589, n590, n591, n592, n593, n594, n595, n596, n597, n598,
         n599, n600, n601, n602, n603, n604, n605, n606, n607, n608, n609,
         n610, n611, n612, n613, n614, n615, n616, n617, n619, n620, n621,
         n622, n623, n624, n625, n626, n627, n628, n629, n630, n631, n632,
         n633, n634, n635, n636, n638, n640, n750, n752, n753, n754, n755,
         n756, n757, n763, n767, n769, n771, n772, n774, n775, n777, n778,
         n780, n781, n788, n790, n792, n797;
  wire   [654:685] n;
  wire   [31:0] i_s2val_tmp;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_0 clk_gate_i_s2val_inverted_r_reg ( 
        .CLK(clk), .EN(i_basecase_reg2_en_a), .ENCLK(net20709), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_3 clk_gate_i_stval_r_reg ( .CLK(clk), 
        .EN(N14), .ENCLK(net20715), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_2 clk_gate_i_s1val_r_reg ( .CLK(clk), 
        .EN(i_basecase_reg1_en_a), .ENCLK(net20720), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_cr_int_1 clk_gate_i_ext_s2val_r_reg ( .CLK(clk), .EN(i_extension_reg_en_a), .ENCLK(net20725), .TE(1'b0) );
  DFFARX1_RVT i_s2val_inverted_r_reg ( .D(n18), .CLK(net20709), .RSTB(n752), 
        .Q(s2val_inverted_r) );
  DFFARX1_RVT i_stval_r_reg_31_ ( .D(n718), .CLK(net20715), .RSTB(n755), .Q(
        dwr[31]) );
  DFFARX1_RVT i_stval_r_reg_30_ ( .D(n719), .CLK(net20715), .RSTB(n755), .Q(
        dwr[30]) );
  DFFARX1_RVT i_stval_r_reg_29_ ( .D(n720), .CLK(net20715), .RSTB(n755), .Q(
        dwr[29]) );
  DFFARX1_RVT i_stval_r_reg_28_ ( .D(n721), .CLK(net20715), .RSTB(n755), .Q(
        dwr[28]) );
  DFFARX1_RVT i_stval_r_reg_27_ ( .D(n722), .CLK(net20715), .RSTB(n755), .Q(
        dwr[27]) );
  DFFARX1_RVT i_stval_r_reg_26_ ( .D(n723), .CLK(net20715), .RSTB(n755), .Q(
        dwr[26]) );
  DFFARX1_RVT i_stval_r_reg_25_ ( .D(n724), .CLK(net20715), .RSTB(n755), .Q(
        dwr[25]) );
  DFFARX1_RVT i_stval_r_reg_24_ ( .D(n725), .CLK(net20715), .RSTB(n755), .Q(
        dwr[24]) );
  DFFARX1_RVT i_stval_r_reg_23_ ( .D(n726), .CLK(net20715), .RSTB(n754), .Q(
        dwr[23]) );
  DFFARX1_RVT i_stval_r_reg_22_ ( .D(n727), .CLK(net20715), .RSTB(n754), .Q(
        dwr[22]) );
  DFFARX1_RVT i_stval_r_reg_21_ ( .D(n728), .CLK(net20715), .RSTB(n754), .Q(
        dwr[21]) );
  DFFARX1_RVT i_stval_r_reg_20_ ( .D(n729), .CLK(net20715), .RSTB(n754), .Q(
        dwr[20]) );
  DFFARX1_RVT i_stval_r_reg_19_ ( .D(n730), .CLK(net20715), .RSTB(n754), .Q(
        dwr[19]) );
  DFFARX1_RVT i_stval_r_reg_18_ ( .D(n731), .CLK(net20715), .RSTB(n754), .Q(
        dwr[18]) );
  DFFARX1_RVT i_stval_r_reg_17_ ( .D(n732), .CLK(net20715), .RSTB(n754), .Q(
        dwr[17]) );
  DFFARX1_RVT i_stval_r_reg_16_ ( .D(n733), .CLK(net20715), .RSTB(n754), .Q(
        dwr[16]) );
  DFFARX1_RVT i_stval_r_reg_15_ ( .D(n734), .CLK(net20715), .RSTB(n754), .Q(
        dwr[15]) );
  DFFARX1_RVT i_stval_r_reg_14_ ( .D(n735), .CLK(net20715), .RSTB(n754), .Q(
        dwr[14]) );
  DFFARX1_RVT i_stval_r_reg_13_ ( .D(n736), .CLK(net20715), .RSTB(n754), .Q(
        dwr[13]) );
  DFFARX1_RVT i_stval_r_reg_12_ ( .D(n737), .CLK(net20715), .RSTB(n754), .Q(
        dwr[12]) );
  DFFARX1_RVT i_stval_r_reg_11_ ( .D(n738), .CLK(net20715), .RSTB(n754), .Q(
        dwr[11]) );
  DFFARX1_RVT i_stval_r_reg_10_ ( .D(n739), .CLK(net20715), .RSTB(n754), .Q(
        dwr[10]) );
  DFFARX1_RVT i_stval_r_reg_9_ ( .D(n740), .CLK(net20715), .RSTB(n754), .Q(
        dwr[9]) );
  DFFARX1_RVT i_stval_r_reg_8_ ( .D(n741), .CLK(net20715), .RSTB(n754), .Q(
        dwr[8]) );
  DFFARX1_RVT i_stval_r_reg_7_ ( .D(n742), .CLK(net20715), .RSTB(n754), .Q(
        dwr[7]) );
  DFFARX1_RVT i_stval_r_reg_6_ ( .D(n743), .CLK(net20715), .RSTB(n754), .Q(
        dwr[6]) );
  DFFARX1_RVT i_stval_r_reg_5_ ( .D(n744), .CLK(net20715), .RSTB(n754), .Q(
        dwr[5]) );
  DFFARX1_RVT i_stval_r_reg_4_ ( .D(n745), .CLK(net20715), .RSTB(n754), .Q(
        dwr[4]) );
  DFFARX1_RVT i_stval_r_reg_3_ ( .D(n746), .CLK(net20715), .RSTB(n755), .Q(
        dwr[3]) );
  DFFARX1_RVT i_stval_r_reg_2_ ( .D(n747), .CLK(net20715), .RSTB(n754), .Q(
        dwr[2]) );
  DFFARX1_RVT i_stval_r_reg_1_ ( .D(n748), .CLK(net20715), .RSTB(n755), .Q(
        dwr[1]) );
  DFFARX1_RVT i_stval_r_reg_0_ ( .D(n749), .CLK(net20715), .RSTB(n755), .Q(
        dwr[0]) );
  DFFARX1_RVT i_s1val_r_reg_31_ ( .D(n[654]), .CLK(net20720), .RSTB(n755), .Q(
        s1val[31]) );
  DFFARX1_RVT i_s1val_r_reg_30_ ( .D(n[655]), .CLK(net20720), .RSTB(n757), .Q(
        s1val[30]) );
  DFFARX1_RVT i_s1val_r_reg_29_ ( .D(n[656]), .CLK(net20720), .RSTB(n757), .Q(
        s1val[29]) );
  DFFARX1_RVT i_s1val_r_reg_28_ ( .D(n[657]), .CLK(net20720), .RSTB(n757), .Q(
        s1val[28]) );
  DFFARX1_RVT i_s1val_r_reg_27_ ( .D(n[658]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[27]) );
  DFFARX1_RVT i_s1val_r_reg_26_ ( .D(n[659]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[26]) );
  DFFARX1_RVT i_s1val_r_reg_25_ ( .D(n[660]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[25]) );
  DFFARX1_RVT i_s1val_r_reg_24_ ( .D(n[661]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[24]) );
  DFFARX1_RVT i_s1val_r_reg_23_ ( .D(n[662]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[23]) );
  DFFARX1_RVT i_s1val_r_reg_22_ ( .D(n[663]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[22]) );
  DFFARX1_RVT i_s1val_r_reg_21_ ( .D(n[664]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[21]) );
  DFFARX1_RVT i_s1val_r_reg_20_ ( .D(n[665]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[20]) );
  DFFARX1_RVT i_s1val_r_reg_19_ ( .D(n[666]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[19]) );
  DFFARX1_RVT i_s1val_r_reg_18_ ( .D(n[667]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[18]) );
  DFFARX1_RVT i_s1val_r_reg_17_ ( .D(n[668]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[17]) );
  DFFARX1_RVT i_s1val_r_reg_16_ ( .D(n[669]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[16]) );
  DFFARX1_RVT i_s1val_r_reg_15_ ( .D(n[670]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[15]) );
  DFFARX1_RVT i_s1val_r_reg_14_ ( .D(n[671]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[14]) );
  DFFARX1_RVT i_s1val_r_reg_13_ ( .D(n[672]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[13]) );
  DFFARX1_RVT i_s1val_r_reg_12_ ( .D(n[673]), .CLK(net20720), .RSTB(n756), .Q(
        s1val[12]) );
  DFFARX1_RVT i_s1val_r_reg_11_ ( .D(n[674]), .CLK(net20720), .RSTB(n754), .Q(
        s1val[11]) );
  DFFARX1_RVT i_s1val_r_reg_10_ ( .D(n[675]), .CLK(net20720), .RSTB(n754), .Q(
        s1val[10]) );
  DFFARX1_RVT i_s1val_r_reg_9_ ( .D(n[676]), .CLK(net20720), .RSTB(n754), .Q(
        s1val[9]) );
  DFFARX1_RVT i_s1val_r_reg_8_ ( .D(n[677]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[8]) );
  DFFARX1_RVT i_s1val_r_reg_7_ ( .D(n[678]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[7]) );
  DFFARX1_RVT i_s1val_r_reg_6_ ( .D(n[679]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[6]) );
  DFFARX1_RVT i_s1val_r_reg_5_ ( .D(n[680]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[5]) );
  DFFARX1_RVT i_s1val_r_reg_4_ ( .D(n[681]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[4]) );
  DFFARX1_RVT i_s1val_r_reg_3_ ( .D(n[682]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[3]) );
  DFFARX1_RVT i_s1val_r_reg_2_ ( .D(n[683]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[2]) );
  DFFARX1_RVT i_s1val_r_reg_1_ ( .D(n[684]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[1]) );
  DFFARX1_RVT i_s1val_r_reg_0_ ( .D(n[685]), .CLK(net20720), .RSTB(n753), .Q(
        s1val[0]) );
  DFFARX1_RVT i_s2val_r_reg_31_ ( .D(n686), .CLK(net20709), .RSTB(n752), .Q(
        s2val[31]) );
  DFFARX1_RVT i_s2val_r_reg_30_ ( .D(n687), .CLK(net20709), .RSTB(n752), .Q(
        s2val[30]) );
  DFFARX1_RVT i_s2val_r_reg_29_ ( .D(n688), .CLK(net20709), .RSTB(n752), .Q(
        s2val[29]) );
  DFFARX1_RVT i_s2val_r_reg_28_ ( .D(n689), .CLK(net20709), .RSTB(n752), .Q(
        s2val[28]) );
  DFFARX1_RVT i_s2val_r_reg_27_ ( .D(n690), .CLK(net20709), .RSTB(n752), .Q(
        s2val[27]) );
  DFFARX1_RVT i_s2val_r_reg_26_ ( .D(n691), .CLK(net20709), .RSTB(n752), .Q(
        s2val[26]) );
  DFFARX1_RVT i_s2val_r_reg_25_ ( .D(n692), .CLK(net20709), .RSTB(n752), .Q(
        s2val[25]) );
  DFFARX1_RVT i_s2val_r_reg_24_ ( .D(n693), .CLK(net20709), .RSTB(n752), .Q(
        s2val[24]) );
  DFFARX1_RVT i_s2val_r_reg_23_ ( .D(n694), .CLK(net20709), .RSTB(n752), .Q(
        s2val[23]) );
  DFFARX1_RVT i_s2val_r_reg_22_ ( .D(n695), .CLK(net20709), .RSTB(n752), .Q(
        s2val[22]) );
  DFFARX1_RVT i_s2val_r_reg_21_ ( .D(n696), .CLK(net20709), .RSTB(n752), .Q(
        s2val[21]) );
  DFFARX1_RVT i_s2val_r_reg_20_ ( .D(n697), .CLK(net20709), .RSTB(n757), .Q(
        s2val[20]) );
  DFFARX1_RVT i_s2val_r_reg_19_ ( .D(n698), .CLK(net20709), .RSTB(n752), .Q(
        s2val[19]) );
  DFFARX1_RVT i_s2val_r_reg_18_ ( .D(n699), .CLK(net20709), .RSTB(n757), .Q(
        s2val[18]) );
  DFFARX1_RVT i_s2val_r_reg_17_ ( .D(n700), .CLK(net20709), .RSTB(n757), .Q(
        s2val[17]) );
  DFFARX1_RVT i_s2val_r_reg_16_ ( .D(n701), .CLK(net20709), .RSTB(n752), .Q(
        s2val[16]) );
  DFFARX1_RVT i_s2val_r_reg_15_ ( .D(n702), .CLK(net20709), .RSTB(n752), .Q(
        s2val[15]) );
  DFFARX1_RVT i_s2val_r_reg_14_ ( .D(n703), .CLK(net20709), .RSTB(n752), .Q(
        s2val[14]) );
  DFFARX1_RVT i_s2val_r_reg_13_ ( .D(n704), .CLK(net20709), .RSTB(n752), .Q(
        s2val[13]) );
  DFFARX1_RVT i_s2val_r_reg_12_ ( .D(n705), .CLK(net20709), .RSTB(n755), .Q(
        s2val[12]) );
  DFFARX1_RVT i_s2val_r_reg_11_ ( .D(n706), .CLK(net20709), .RSTB(n755), .Q(
        s2val[11]) );
  DFFARX1_RVT i_s2val_r_reg_10_ ( .D(n707), .CLK(net20709), .RSTB(n755), .Q(
        s2val[10]) );
  DFFARX1_RVT i_s2val_r_reg_9_ ( .D(n708), .CLK(net20709), .RSTB(n755), .Q(
        s2val[9]) );
  DFFARX1_RVT i_s2val_r_reg_8_ ( .D(n709), .CLK(net20709), .RSTB(n752), .Q(
        s2val[8]) );
  DFFARX1_RVT i_s2val_r_reg_7_ ( .D(n710), .CLK(net20709), .RSTB(n757), .Q(
        s2val[7]) );
  DFFARX1_RVT i_s2val_r_reg_6_ ( .D(n711), .CLK(net20709), .RSTB(n757), .Q(
        s2val[6]) );
  DFFARX1_RVT i_s2val_r_reg_5_ ( .D(n712), .CLK(net20709), .RSTB(n757), .Q(
        s2val[5]) );
  DFFARX1_RVT i_s2val_r_reg_4_ ( .D(n713), .CLK(net20709), .RSTB(n752), .Q(
        s2val[4]) );
  DFFARX1_RVT i_s2val_r_reg_3_ ( .D(n714), .CLK(net20709), .RSTB(n752), .Q(
        s2val[3]) );
  DFFARX1_RVT i_s2val_r_reg_2_ ( .D(n715), .CLK(net20709), .RSTB(n752), .Q(
        s2val[2]) );
  DFFARX1_RVT i_s2val_r_reg_1_ ( .D(n716), .CLK(net20709), .RSTB(n752), .Q(
        s2val[1]) );
  DFFARX1_RVT i_s2val_r_reg_0_ ( .D(n717), .CLK(net20709), .RSTB(n752), .Q(
        s2val[0]) );
  DFFARX1_RVT i_ext_s2val_r_reg_31_ ( .D(i_s2val_tmp[31]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[31]) );
  DFFARX1_RVT i_ext_s2val_r_reg_30_ ( .D(i_s2val_tmp[30]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[30]) );
  DFFARX1_RVT i_ext_s2val_r_reg_29_ ( .D(i_s2val_tmp[29]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[29]) );
  DFFARX1_RVT i_ext_s2val_r_reg_28_ ( .D(i_s2val_tmp[28]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[28]) );
  DFFARX1_RVT i_ext_s2val_r_reg_27_ ( .D(i_s2val_tmp[27]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[27]) );
  DFFARX1_RVT i_ext_s2val_r_reg_26_ ( .D(i_s2val_tmp[26]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[26]) );
  DFFARX1_RVT i_ext_s2val_r_reg_25_ ( .D(i_s2val_tmp[25]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[25]) );
  DFFARX1_RVT i_ext_s2val_r_reg_24_ ( .D(i_s2val_tmp[24]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[24]) );
  DFFARX1_RVT i_ext_s2val_r_reg_23_ ( .D(i_s2val_tmp[23]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[23]) );
  DFFARX1_RVT i_ext_s2val_r_reg_22_ ( .D(i_s2val_tmp[22]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[22]) );
  DFFARX1_RVT i_ext_s2val_r_reg_21_ ( .D(i_s2val_tmp[21]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[21]) );
  DFFARX1_RVT i_ext_s2val_r_reg_20_ ( .D(i_s2val_tmp[20]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[20]) );
  DFFARX1_RVT i_ext_s2val_r_reg_19_ ( .D(i_s2val_tmp[19]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[19]) );
  DFFARX1_RVT i_ext_s2val_r_reg_18_ ( .D(i_s2val_tmp[18]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[18]) );
  DFFARX1_RVT i_ext_s2val_r_reg_17_ ( .D(i_s2val_tmp[17]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[17]) );
  DFFARX1_RVT i_ext_s2val_r_reg_16_ ( .D(i_s2val_tmp[16]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[16]) );
  DFFARX1_RVT i_ext_s2val_r_reg_15_ ( .D(i_s2val_tmp[15]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[15]) );
  DFFARX1_RVT i_ext_s2val_r_reg_14_ ( .D(i_s2val_tmp[14]), .CLK(net20725), 
        .RSTB(n757), .Q(ext_s2val[14]) );
  DFFARX1_RVT i_ext_s2val_r_reg_13_ ( .D(i_s2val_tmp[13]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[13]) );
  DFFARX1_RVT i_ext_s2val_r_reg_12_ ( .D(i_s2val_tmp[12]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[12]) );
  DFFARX1_RVT i_ext_s2val_r_reg_11_ ( .D(i_s2val_tmp[11]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[11]) );
  DFFARX1_RVT i_ext_s2val_r_reg_10_ ( .D(i_s2val_tmp[10]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[10]) );
  DFFARX1_RVT i_ext_s2val_r_reg_9_ ( .D(i_s2val_tmp[9]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[9]) );
  DFFARX1_RVT i_ext_s2val_r_reg_8_ ( .D(i_s2val_tmp[8]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[8]) );
  DFFARX1_RVT i_ext_s2val_r_reg_7_ ( .D(i_s2val_tmp[7]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[7]) );
  DFFARX1_RVT i_ext_s2val_r_reg_6_ ( .D(i_s2val_tmp[6]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[6]) );
  DFFARX1_RVT i_ext_s2val_r_reg_5_ ( .D(i_s2val_tmp[5]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[5]) );
  DFFARX1_RVT i_ext_s2val_r_reg_4_ ( .D(i_s2val_tmp[4]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[4]) );
  DFFARX1_RVT i_ext_s2val_r_reg_3_ ( .D(i_s2val_tmp[3]), .CLK(net20725), 
        .RSTB(n755), .Q(ext_s2val[3]) );
  DFFARX1_RVT i_ext_s2val_r_reg_2_ ( .D(i_s2val_tmp[2]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[2]) );
  DFFARX1_RVT i_ext_s2val_r_reg_1_ ( .D(i_s2val_tmp[1]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[1]) );
  DFFARX1_RVT i_ext_s2val_r_reg_0_ ( .D(i_s2val_tmp[0]), .CLK(net20725), 
        .RSTB(n752), .Q(ext_s2val[0]) );
  DFFARX1_RVT i_ext_s1val_r_reg_31_ ( .D(n[654]), .CLK(net20725), .RSTB(n755), 
        .Q(ext_s1val[31]) );
  DFFARX1_RVT i_ext_s1val_r_reg_30_ ( .D(n[655]), .CLK(net20725), .RSTB(n757), 
        .Q(ext_s1val[30]) );
  DFFARX1_RVT i_ext_s1val_r_reg_29_ ( .D(n[656]), .CLK(net20725), .RSTB(n755), 
        .Q(ext_s1val[29]) );
  DFFARX1_RVT i_ext_s1val_r_reg_28_ ( .D(n[657]), .CLK(net20725), .RSTB(n757), 
        .Q(ext_s1val[28]) );
  DFFARX1_RVT i_ext_s1val_r_reg_27_ ( .D(n[658]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[27]) );
  DFFARX1_RVT i_ext_s1val_r_reg_26_ ( .D(n[659]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[26]) );
  DFFARX1_RVT i_ext_s1val_r_reg_25_ ( .D(n[660]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[25]) );
  DFFARX1_RVT i_ext_s1val_r_reg_24_ ( .D(n[661]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[24]) );
  DFFARX1_RVT i_ext_s1val_r_reg_23_ ( .D(n[662]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[23]) );
  DFFARX1_RVT i_ext_s1val_r_reg_22_ ( .D(n[663]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[22]) );
  DFFARX1_RVT i_ext_s1val_r_reg_21_ ( .D(n[664]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[21]) );
  DFFARX1_RVT i_ext_s1val_r_reg_20_ ( .D(n[665]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[20]) );
  DFFARX1_RVT i_ext_s1val_r_reg_19_ ( .D(n[666]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[19]) );
  DFFARX1_RVT i_ext_s1val_r_reg_18_ ( .D(n[667]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[18]) );
  DFFARX1_RVT i_ext_s1val_r_reg_17_ ( .D(n[668]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[17]) );
  DFFARX1_RVT i_ext_s1val_r_reg_16_ ( .D(n[669]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[16]) );
  DFFARX1_RVT i_ext_s1val_r_reg_15_ ( .D(n[670]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[15]) );
  DFFARX1_RVT i_ext_s1val_r_reg_14_ ( .D(n[671]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[14]) );
  DFFARX1_RVT i_ext_s1val_r_reg_13_ ( .D(n[672]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[13]) );
  DFFARX1_RVT i_ext_s1val_r_reg_12_ ( .D(n[673]), .CLK(net20725), .RSTB(n756), 
        .Q(ext_s1val[12]) );
  DFFARX1_RVT i_ext_s1val_r_reg_11_ ( .D(n[674]), .CLK(net20725), .RSTB(n754), 
        .Q(ext_s1val[11]) );
  DFFARX1_RVT i_ext_s1val_r_reg_10_ ( .D(n[675]), .CLK(net20725), .RSTB(n754), 
        .Q(ext_s1val[10]) );
  DFFARX1_RVT i_ext_s1val_r_reg_9_ ( .D(n[676]), .CLK(net20725), .RSTB(n754), 
        .Q(ext_s1val[9]) );
  DFFARX1_RVT i_ext_s1val_r_reg_8_ ( .D(n[677]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[8]) );
  DFFARX1_RVT i_ext_s1val_r_reg_7_ ( .D(n[678]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[7]) );
  DFFARX1_RVT i_ext_s1val_r_reg_6_ ( .D(n[679]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[6]) );
  DFFARX1_RVT i_ext_s1val_r_reg_5_ ( .D(n[680]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[5]) );
  DFFARX1_RVT i_ext_s1val_r_reg_4_ ( .D(n[681]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[4]) );
  DFFARX1_RVT i_ext_s1val_r_reg_3_ ( .D(n[682]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[3]) );
  DFFARX1_RVT i_ext_s1val_r_reg_2_ ( .D(n[683]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[2]) );
  DFFARX1_RVT i_ext_s1val_r_reg_1_ ( .D(n[684]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[1]) );
  DFFARX1_RVT i_ext_s1val_r_reg_0_ ( .D(n[685]), .CLK(net20725), .RSTB(n753), 
        .Q(ext_s1val[0]) );
  OR2X1_RVT U25 ( .A1(mstore2b), .A2(n767), .Y(n1400) );
  AOI22X1_RVT U30 ( .A1(drd[31]), .A2(n775), .A3(p3res_sc[31]), .A4(n778), .Y(
        n17) );
  INVX1_RVT U31 ( .A(p2b_shimm_s2_a), .Y(n10) );
  NAND4X0_RVT U32 ( .A1(s2en), .A2(n10), .A3(n1400), .A4(n13), .Y(n11) );
  NAND4X0_RVT U33 ( .A1(s2a[3]), .A2(s2a[4]), .A3(s2a[5]), .A4(s2a[2]), .Y(n12) );
  INVX1_RVT U34 ( .A(n12), .Y(n399) );
  NAND2X0_RVT U35 ( .A1(n399), .A2(s2a[1]), .Y(n156) );
  INVX1_RVT U37 ( .A(n11), .Y(n23) );
  INVX1_RVT U38 ( .A(s2a[5]), .Y(n157) );
  AND2X1_RVT U39 ( .A1(n23), .A2(n157), .Y(n550) );
  AOI22X1_RVT U40 ( .A1(p2_iw_r[31]), .A2(n551), .A3(n550), .A4(qd_b[31]), .Y(
        n16) );
  OR3X1_RVT U41 ( .A1(s2a[1]), .A2(s2a[0]), .A3(n12), .Y(n155) );
  INVX1_RVT U42 ( .A(n155), .Y(n469) );
  NAND2X0_RVT U43 ( .A1(n23), .A2(n469), .Y(n41) );
  NAND2X0_RVT U45 ( .A1(n552), .A2(x2data[31]), .Y(n15) );
  NAND4X0_RVT U48 ( .A1(n17), .A2(n16), .A3(n15), .A4(n554), .Y(
        i_s2val_tmp[31]) );
  AO22X1_RVT U54 ( .A1(p2b_shimm_data[11]), .A2(n83), .A3(n550), .A4(qd_b[11]), 
        .Y(n21) );
  AO22X1_RVT U55 ( .A1(drd[11]), .A2(n777), .A3(p3res_sc[11]), .A4(n780), .Y(
        n20) );
  OR2X1_RVT U56 ( .A1(n21), .A2(n20), .Y(n22) );
  AO21X1_RVT U57 ( .A1(p2_iw_r[11]), .A2(n551), .A3(n22), .Y(n25) );
  AO22X1_RVT U59 ( .A1(n552), .A2(x2data[11]), .A3(n151), .A4(p2b_pc_r[11]), 
        .Y(n24) );
  OR2X1_RVT U60 ( .A1(n25), .A2(n24), .Y(i_s2val_tmp[11]) );
  AO22X1_RVT U61 ( .A1(p2b_shimm_data[10]), .A2(n83), .A3(n550), .A4(qd_b[10]), 
        .Y(n27) );
  AO22X1_RVT U62 ( .A1(drd[10]), .A2(n777), .A3(p3res_sc[10]), .A4(n780), .Y(
        n26) );
  OR2X1_RVT U63 ( .A1(n27), .A2(n26), .Y(n28) );
  AO21X1_RVT U64 ( .A1(p2_iw_r[10]), .A2(n551), .A3(n28), .Y(n30) );
  AO22X1_RVT U65 ( .A1(n552), .A2(x2data[10]), .A3(n151), .A4(p2b_pc_r[10]), 
        .Y(n29) );
  AO22X1_RVT U67 ( .A1(p2b_shimm_data[8]), .A2(n83), .A3(n550), .A4(qd_b[8]), 
        .Y(n32) );
  AO22X1_RVT U68 ( .A1(drd[8]), .A2(n777), .A3(p3res_sc[8]), .A4(n780), .Y(n31) );
  OR2X1_RVT U69 ( .A1(n32), .A2(n31), .Y(n33) );
  AO21X1_RVT U70 ( .A1(p2_iw_r[8]), .A2(n551), .A3(n33), .Y(n35) );
  AO22X1_RVT U71 ( .A1(n552), .A2(x2data[8]), .A3(n151), .A4(p2b_pc_r[8]), .Y(
        n34) );
  OR2X1_RVT U72 ( .A1(n35), .A2(n34), .Y(i_s2val_tmp[8]) );
  AO22X1_RVT U73 ( .A1(p2b_shimm_data[9]), .A2(n83), .A3(n550), .A4(qd_b[9]), 
        .Y(n37) );
  AO22X1_RVT U74 ( .A1(drd[9]), .A2(n777), .A3(p3res_sc[9]), .A4(n780), .Y(n36) );
  OR2X1_RVT U75 ( .A1(n37), .A2(n36), .Y(n38) );
  AO21X1_RVT U76 ( .A1(p2_iw_r[9]), .A2(n551), .A3(n38), .Y(n40) );
  AO22X1_RVT U77 ( .A1(n552), .A2(x2data[9]), .A3(n151), .A4(p2b_pc_r[9]), .Y(
        n39) );
  OR2X1_RVT U78 ( .A1(n40), .A2(n39), .Y(i_s2val_tmp[9]) );
  INVX1_RVT U79 ( .A(n41), .Y(n82) );
  AO22X1_RVT U80 ( .A1(loopcount_r[0]), .A2(n82), .A3(n550), .A4(qd_b[0]), .Y(
        n43) );
  AO22X1_RVT U81 ( .A1(drd[0]), .A2(n775), .A3(p3res_sc[0]), .A4(n778), .Y(n42) );
  OR2X1_RVT U82 ( .A1(n43), .A2(n42), .Y(n44) );
  AO21X1_RVT U83 ( .A1(p2b_shimm_data[0]), .A2(n83), .A3(n44), .Y(n46) );
  AO22X1_RVT U84 ( .A1(p2_iw_r[0]), .A2(n551), .A3(n552), .A4(x2data[0]), .Y(
        n45) );
  OR2X1_RVT U85 ( .A1(n46), .A2(n45), .Y(i_s2val_tmp[0]) );
  AO22X1_RVT U86 ( .A1(loopcount_r[1]), .A2(n82), .A3(n550), .A4(qd_b[1]), .Y(
        n48) );
  AO22X1_RVT U87 ( .A1(drd[1]), .A2(n775), .A3(p3res_sc[1]), .A4(n780), .Y(n47) );
  OR2X1_RVT U88 ( .A1(n48), .A2(n47), .Y(n49) );
  AO21X1_RVT U89 ( .A1(p2b_shimm_data[1]), .A2(n83), .A3(n49), .Y(n51) );
  AO22X1_RVT U90 ( .A1(p2_iw_r[1]), .A2(n551), .A3(n552), .A4(x2data[1]), .Y(
        n50) );
  AO22X1_RVT U92 ( .A1(loopcount_r[2]), .A2(n82), .A3(n550), .A4(qd_b[2]), .Y(
        n56) );
  AO22X1_RVT U93 ( .A1(drd[2]), .A2(n777), .A3(n151), .A4(p2b_pc_r[2]), .Y(n53) );
  AO22X1_RVT U94 ( .A1(p2b_shimm_data[2]), .A2(n83), .A3(p3res_sc[2]), .A4(
        n780), .Y(n52) );
  OR2X1_RVT U95 ( .A1(n53), .A2(n52), .Y(n54) );
  AO21X1_RVT U96 ( .A1(n552), .A2(x2data[2]), .A3(n54), .Y(n55) );
  OR2X1_RVT U97 ( .A1(n56), .A2(n55), .Y(n57) );
  AO21X1_RVT U98 ( .A1(p2_iw_r[2]), .A2(n551), .A3(n57), .Y(i_s2val_tmp[2]) );
  AO22X1_RVT U99 ( .A1(loopcount_r[3]), .A2(n82), .A3(n550), .A4(qd_b[3]), .Y(
        n62) );
  AO22X1_RVT U100 ( .A1(drd[3]), .A2(n777), .A3(n151), .A4(p2b_pc_r[3]), .Y(
        n59) );
  AO22X1_RVT U101 ( .A1(p2b_shimm_data[3]), .A2(n83), .A3(p3res_sc[3]), .A4(
        n780), .Y(n58) );
  OR2X1_RVT U102 ( .A1(n59), .A2(n58), .Y(n60) );
  AO21X1_RVT U103 ( .A1(n552), .A2(x2data[3]), .A3(n60), .Y(n61) );
  OR2X1_RVT U104 ( .A1(n62), .A2(n61), .Y(n63) );
  AO21X1_RVT U105 ( .A1(p2_iw_r[3]), .A2(n551), .A3(n63), .Y(i_s2val_tmp[3])
         );
  AO22X1_RVT U106 ( .A1(loopcount_r[4]), .A2(n82), .A3(n550), .A4(qd_b[4]), 
        .Y(n68) );
  AO22X1_RVT U107 ( .A1(drd[4]), .A2(n777), .A3(n151), .A4(p2b_pc_r[4]), .Y(
        n65) );
  AO22X1_RVT U108 ( .A1(p2b_shimm_data[4]), .A2(n83), .A3(p3res_sc[4]), .A4(
        n780), .Y(n64) );
  OR2X1_RVT U109 ( .A1(n65), .A2(n64), .Y(n66) );
  AO21X1_RVT U110 ( .A1(n552), .A2(x2data[4]), .A3(n66), .Y(n67) );
  OR2X1_RVT U111 ( .A1(n68), .A2(n67), .Y(n69) );
  AO21X1_RVT U112 ( .A1(p2_iw_r[4]), .A2(n551), .A3(n69), .Y(i_s2val_tmp[4])
         );
  AO22X1_RVT U113 ( .A1(loopcount_r[5]), .A2(n82), .A3(n550), .A4(qd_b[5]), 
        .Y(n74) );
  AO22X1_RVT U114 ( .A1(drd[5]), .A2(n777), .A3(n151), .A4(p2b_pc_r[5]), .Y(
        n71) );
  AO22X1_RVT U115 ( .A1(p2b_shimm_data[5]), .A2(n83), .A3(p3res_sc[5]), .A4(
        n780), .Y(n70) );
  OR2X1_RVT U116 ( .A1(n71), .A2(n70), .Y(n72) );
  AO21X1_RVT U117 ( .A1(n552), .A2(x2data[5]), .A3(n72), .Y(n73) );
  OR2X1_RVT U118 ( .A1(n74), .A2(n73), .Y(n75) );
  AO21X1_RVT U119 ( .A1(p2_iw_r[5]), .A2(n551), .A3(n75), .Y(i_s2val_tmp[5])
         );
  AO22X1_RVT U120 ( .A1(loopcount_r[6]), .A2(n82), .A3(n550), .A4(qd_b[6]), 
        .Y(n80) );
  AO22X1_RVT U121 ( .A1(drd[6]), .A2(n777), .A3(n151), .A4(p2b_pc_r[6]), .Y(
        n77) );
  AO22X1_RVT U122 ( .A1(p2b_shimm_data[6]), .A2(n83), .A3(p3res_sc[6]), .A4(
        n780), .Y(n76) );
  OR2X1_RVT U123 ( .A1(n77), .A2(n76), .Y(n78) );
  AO21X1_RVT U124 ( .A1(n552), .A2(x2data[6]), .A3(n78), .Y(n79) );
  OR2X1_RVT U125 ( .A1(n80), .A2(n79), .Y(n81) );
  AO21X1_RVT U126 ( .A1(p2_iw_r[6]), .A2(n551), .A3(n81), .Y(i_s2val_tmp[6])
         );
  AO22X1_RVT U127 ( .A1(loopcount_r[7]), .A2(n82), .A3(n550), .A4(qd_b[7]), 
        .Y(n88) );
  AO22X1_RVT U128 ( .A1(drd[7]), .A2(n777), .A3(n151), .A4(p2b_pc_r[7]), .Y(
        n85) );
  AO22X1_RVT U129 ( .A1(p2b_shimm_data[7]), .A2(n83), .A3(p3res_sc[7]), .A4(
        n780), .Y(n84) );
  OR2X1_RVT U130 ( .A1(n85), .A2(n84), .Y(n86) );
  AO21X1_RVT U131 ( .A1(n552), .A2(x2data[7]), .A3(n86), .Y(n87) );
  OR2X1_RVT U132 ( .A1(n88), .A2(n87), .Y(n89) );
  AO21X1_RVT U133 ( .A1(p2_iw_r[7]), .A2(n551), .A3(n89), .Y(i_s2val_tmp[7])
         );
  AO22X1_RVT U135 ( .A1(p3res_sc[12]), .A2(n778), .A3(n790), .A4(qd_b[12]), 
        .Y(n90) );
  OR2X1_RVT U136 ( .A1(n788), .A2(n90), .Y(n91) );
  AO21X1_RVT U137 ( .A1(n775), .A2(drd[12]), .A3(n91), .Y(n93) );
  AO22X1_RVT U138 ( .A1(p2_iw_r[12]), .A2(n551), .A3(n552), .A4(x2data[12]), 
        .Y(n92) );
  OR2X1_RVT U139 ( .A1(n93), .A2(n92), .Y(n94) );
  AO21X1_RVT U140 ( .A1(n151), .A2(p2b_pc_r[12]), .A3(n94), .Y(i_s2val_tmp[12]) );
  AO22X1_RVT U141 ( .A1(p3res_sc[13]), .A2(n778), .A3(n790), .A4(qd_b[13]), 
        .Y(n95) );
  OR2X1_RVT U142 ( .A1(n788), .A2(n95), .Y(n96) );
  AO21X1_RVT U143 ( .A1(n775), .A2(drd[13]), .A3(n96), .Y(n98) );
  AO22X1_RVT U144 ( .A1(p2_iw_r[13]), .A2(n551), .A3(n552), .A4(x2data[13]), 
        .Y(n97) );
  OR2X1_RVT U145 ( .A1(n98), .A2(n97), .Y(n99) );
  AO21X1_RVT U146 ( .A1(n151), .A2(p2b_pc_r[13]), .A3(n99), .Y(i_s2val_tmp[13]) );
  AO22X1_RVT U147 ( .A1(p3res_sc[14]), .A2(n778), .A3(n790), .A4(qd_b[14]), 
        .Y(n100) );
  OR2X1_RVT U148 ( .A1(n788), .A2(n100), .Y(n101) );
  AO21X1_RVT U149 ( .A1(n775), .A2(drd[14]), .A3(n101), .Y(n103) );
  AO22X1_RVT U150 ( .A1(p2_iw_r[14]), .A2(n551), .A3(n552), .A4(x2data[14]), 
        .Y(n102) );
  OR2X1_RVT U151 ( .A1(n103), .A2(n102), .Y(n104) );
  AO21X1_RVT U152 ( .A1(n151), .A2(p2b_pc_r[14]), .A3(n104), .Y(
        i_s2val_tmp[14]) );
  AO22X1_RVT U153 ( .A1(p3res_sc[15]), .A2(n778), .A3(n790), .A4(qd_b[15]), 
        .Y(n105) );
  OR2X1_RVT U154 ( .A1(n788), .A2(n105), .Y(n106) );
  AO21X1_RVT U155 ( .A1(n775), .A2(drd[15]), .A3(n106), .Y(n108) );
  AO22X1_RVT U156 ( .A1(p2_iw_r[15]), .A2(n551), .A3(n552), .A4(x2data[15]), 
        .Y(n107) );
  OR2X1_RVT U157 ( .A1(n108), .A2(n107), .Y(n109) );
  AO21X1_RVT U158 ( .A1(n151), .A2(p2b_pc_r[15]), .A3(n109), .Y(
        i_s2val_tmp[15]) );
  AO22X1_RVT U159 ( .A1(p3res_sc[16]), .A2(n778), .A3(n790), .A4(qd_b[16]), 
        .Y(n110) );
  OR2X1_RVT U160 ( .A1(n788), .A2(n110), .Y(n111) );
  AO21X1_RVT U161 ( .A1(n775), .A2(drd[16]), .A3(n111), .Y(n113) );
  AO22X1_RVT U162 ( .A1(p2_iw_r[16]), .A2(n551), .A3(n552), .A4(x2data[16]), 
        .Y(n112) );
  OR2X1_RVT U163 ( .A1(n113), .A2(n112), .Y(n114) );
  AO21X1_RVT U164 ( .A1(n151), .A2(p2b_pc_r[16]), .A3(n114), .Y(
        i_s2val_tmp[16]) );
  AO22X1_RVT U165 ( .A1(p3res_sc[17]), .A2(n778), .A3(n790), .A4(qd_b[17]), 
        .Y(n115) );
  OR2X1_RVT U166 ( .A1(n788), .A2(n115), .Y(n116) );
  AO21X1_RVT U167 ( .A1(n775), .A2(drd[17]), .A3(n116), .Y(n118) );
  AO22X1_RVT U168 ( .A1(p2_iw_r[17]), .A2(n551), .A3(n552), .A4(x2data[17]), 
        .Y(n117) );
  OR2X1_RVT U169 ( .A1(n118), .A2(n117), .Y(n119) );
  AO21X1_RVT U170 ( .A1(n151), .A2(p2b_pc_r[17]), .A3(n119), .Y(
        i_s2val_tmp[17]) );
  AO22X1_RVT U171 ( .A1(p3res_sc[18]), .A2(n778), .A3(n790), .A4(qd_b[18]), 
        .Y(n120) );
  OR2X1_RVT U172 ( .A1(n788), .A2(n120), .Y(n121) );
  AO21X1_RVT U173 ( .A1(n775), .A2(drd[18]), .A3(n121), .Y(n123) );
  AO22X1_RVT U174 ( .A1(p2_iw_r[18]), .A2(n551), .A3(n552), .A4(x2data[18]), 
        .Y(n122) );
  OR2X1_RVT U175 ( .A1(n123), .A2(n122), .Y(n124) );
  AO21X1_RVT U176 ( .A1(n151), .A2(p2b_pc_r[18]), .A3(n124), .Y(
        i_s2val_tmp[18]) );
  AO22X1_RVT U177 ( .A1(p3res_sc[19]), .A2(n778), .A3(n790), .A4(qd_b[19]), 
        .Y(n125) );
  OR2X1_RVT U178 ( .A1(n788), .A2(n125), .Y(n126) );
  AO21X1_RVT U179 ( .A1(n775), .A2(drd[19]), .A3(n126), .Y(n128) );
  AO22X1_RVT U180 ( .A1(p2_iw_r[19]), .A2(n551), .A3(n552), .A4(x2data[19]), 
        .Y(n127) );
  OR2X1_RVT U181 ( .A1(n128), .A2(n127), .Y(n129) );
  AO21X1_RVT U182 ( .A1(n151), .A2(p2b_pc_r[19]), .A3(n129), .Y(
        i_s2val_tmp[19]) );
  AO22X1_RVT U183 ( .A1(p3res_sc[20]), .A2(n778), .A3(n790), .A4(qd_b[20]), 
        .Y(n130) );
  OR2X1_RVT U184 ( .A1(n788), .A2(n130), .Y(n131) );
  AO21X1_RVT U185 ( .A1(n775), .A2(drd[20]), .A3(n131), .Y(n133) );
  AO22X1_RVT U186 ( .A1(p2_iw_r[20]), .A2(n551), .A3(n552), .A4(x2data[20]), 
        .Y(n132) );
  OR2X1_RVT U187 ( .A1(n133), .A2(n132), .Y(n134) );
  AO21X1_RVT U188 ( .A1(n151), .A2(p2b_pc_r[20]), .A3(n134), .Y(
        i_s2val_tmp[20]) );
  AO22X1_RVT U189 ( .A1(p3res_sc[21]), .A2(n778), .A3(n790), .A4(qd_b[21]), 
        .Y(n135) );
  OR2X1_RVT U190 ( .A1(n788), .A2(n135), .Y(n136) );
  AO21X1_RVT U191 ( .A1(n775), .A2(drd[21]), .A3(n136), .Y(n138) );
  AO22X1_RVT U192 ( .A1(p2_iw_r[21]), .A2(n551), .A3(n552), .A4(x2data[21]), 
        .Y(n137) );
  OR2X1_RVT U193 ( .A1(n138), .A2(n137), .Y(n139) );
  AO21X1_RVT U194 ( .A1(n151), .A2(p2b_pc_r[21]), .A3(n139), .Y(
        i_s2val_tmp[21]) );
  AO22X1_RVT U195 ( .A1(p3res_sc[22]), .A2(n778), .A3(n790), .A4(qd_b[22]), 
        .Y(n1401) );
  OR2X1_RVT U196 ( .A1(n788), .A2(n1401), .Y(n141) );
  AO21X1_RVT U197 ( .A1(n775), .A2(drd[22]), .A3(n141), .Y(n143) );
  AO22X1_RVT U198 ( .A1(p2_iw_r[22]), .A2(n551), .A3(n552), .A4(x2data[22]), 
        .Y(n142) );
  OR2X1_RVT U199 ( .A1(n143), .A2(n142), .Y(n144) );
  AO21X1_RVT U200 ( .A1(n151), .A2(p2b_pc_r[22]), .A3(n144), .Y(
        i_s2val_tmp[22]) );
  AO22X1_RVT U201 ( .A1(p3res_sc[23]), .A2(n778), .A3(n790), .A4(qd_b[23]), 
        .Y(n145) );
  OR2X1_RVT U202 ( .A1(n788), .A2(n145), .Y(n147) );
  AO21X1_RVT U203 ( .A1(n775), .A2(drd[23]), .A3(n147), .Y(n149) );
  AO22X1_RVT U204 ( .A1(p2_iw_r[23]), .A2(n551), .A3(n552), .A4(x2data[23]), 
        .Y(n148) );
  OR2X1_RVT U205 ( .A1(n149), .A2(n148), .Y(n150) );
  AO21X1_RVT U206 ( .A1(n151), .A2(p2b_pc_r[23]), .A3(n150), .Y(
        i_s2val_tmp[23]) );
  NAND3X0_RVT U207 ( .A1(s2en), .A2(n767), .A3(n153), .Y(n154) );
  NOR3X0_RVT U208 ( .A1(s2a[0]), .A2(n156), .A3(n154), .Y(n516) );
  AO22X1_RVT U211 ( .A1(drd[24]), .A2(sc_load2), .A3(p3res_sc[24]), .A4(n772), 
        .Y(n159) );
  INVX1_RVT U212 ( .A(n154), .Y(n468) );
  AND4X1_RVT U213 ( .A1(s2a[5]), .A2(n468), .A3(n156), .A4(n155), .Y(n509) );
  AND2X1_RVT U214 ( .A1(n468), .A2(n157), .Y(n507) );
  AO22X1_RVT U215 ( .A1(x2data[24]), .A2(n509), .A3(qd_b[24]), .A4(n507), .Y(
        n158) );
  OR2X1_RVT U216 ( .A1(n159), .A2(n158), .Y(n160) );
  AO21X1_RVT U217 ( .A1(p2_iw_r[24]), .A2(n516), .A3(n160), .Y(n725) );
  AO22X1_RVT U220 ( .A1(drd[25]), .A2(sc_load2), .A3(p3res_sc[25]), .A4(n772), 
        .Y(n163) );
  AO22X1_RVT U221 ( .A1(x2data[25]), .A2(n509), .A3(qd_b[25]), .A4(n507), .Y(
        n162) );
  OR2X1_RVT U222 ( .A1(n163), .A2(n162), .Y(n164) );
  AO21X1_RVT U223 ( .A1(p2_iw_r[25]), .A2(n516), .A3(n164), .Y(n724) );
  AO22X1_RVT U224 ( .A1(drd[26]), .A2(sc_load2), .A3(p3res_sc[26]), .A4(n772), 
        .Y(n166) );
  AO22X1_RVT U225 ( .A1(x2data[26]), .A2(n509), .A3(qd_b[26]), .A4(n507), .Y(
        n165) );
  OR2X1_RVT U226 ( .A1(n166), .A2(n165), .Y(n167) );
  AO21X1_RVT U227 ( .A1(p2_iw_r[26]), .A2(n516), .A3(n167), .Y(n723) );
  AO22X1_RVT U228 ( .A1(drd[27]), .A2(sc_load2), .A3(p3res_sc[27]), .A4(n772), 
        .Y(n169) );
  AO22X1_RVT U229 ( .A1(x2data[27]), .A2(n509), .A3(qd_b[27]), .A4(n507), .Y(
        n168) );
  OR2X1_RVT U230 ( .A1(n169), .A2(n168), .Y(n170) );
  AO21X1_RVT U231 ( .A1(p2_iw_r[27]), .A2(n516), .A3(n170), .Y(n722) );
  AO22X1_RVT U232 ( .A1(drd[28]), .A2(sc_load2), .A3(p3res_sc[28]), .A4(n772), 
        .Y(n172) );
  AO22X1_RVT U233 ( .A1(x2data[28]), .A2(n509), .A3(qd_b[28]), .A4(n507), .Y(
        n171) );
  OR2X1_RVT U234 ( .A1(n172), .A2(n171), .Y(n173) );
  AO21X1_RVT U235 ( .A1(p2_iw_r[28]), .A2(n516), .A3(n173), .Y(n721) );
  AO22X1_RVT U236 ( .A1(drd[29]), .A2(sc_load2), .A3(p3res_sc[29]), .A4(n774), 
        .Y(n175) );
  AO22X1_RVT U237 ( .A1(x2data[29]), .A2(n509), .A3(qd_b[29]), .A4(n507), .Y(
        n174) );
  OR2X1_RVT U238 ( .A1(n175), .A2(n174), .Y(n176) );
  AO21X1_RVT U239 ( .A1(p2_iw_r[29]), .A2(n516), .A3(n176), .Y(n720) );
  AO22X1_RVT U240 ( .A1(drd[30]), .A2(sc_load2), .A3(p3res_sc[30]), .A4(n772), 
        .Y(n178) );
  AO22X1_RVT U241 ( .A1(x2data[30]), .A2(n509), .A3(qd_b[30]), .A4(n507), .Y(
        n177) );
  OR2X1_RVT U242 ( .A1(n178), .A2(n177), .Y(n179) );
  AO21X1_RVT U243 ( .A1(p2_iw_r[30]), .A2(n516), .A3(n179), .Y(n719) );
  AO22X1_RVT U244 ( .A1(drd[31]), .A2(sc_load2), .A3(p3res_sc[31]), .A4(n774), 
        .Y(n181) );
  AO22X1_RVT U245 ( .A1(x2data[31]), .A2(n509), .A3(qd_b[31]), .A4(n507), .Y(
        n180) );
  OR2X1_RVT U246 ( .A1(n181), .A2(n180), .Y(n182) );
  AO21X1_RVT U247 ( .A1(p2_iw_r[31]), .A2(n516), .A3(n182), .Y(n718) );
  AND4X1_RVT U248 ( .A1(s1a[3]), .A2(s1a[5]), .A3(s1en), .A4(s1a[4]), .Y(n183)
         );
  NAND2X0_RVT U249 ( .A1(s1a[2]), .A2(n183), .Y(n195) );
  OR2X1_RVT U255 ( .A1(p2b_limm), .A2(p2b_delay_slot), .Y(n198) );
  INVX1_RVT U256 ( .A(n198), .Y(n188) );
  OR2X1_RVT U257 ( .A1(p2b_jlcc_a), .A2(p2b_blcc_a), .Y(n187) );
  OR2X1_RVT U258 ( .A1(p2b_lr), .A2(p2b_not_op), .Y(n186) );
  AO21X1_RVT U259 ( .A1(n188), .A2(n187), .A3(n186), .Y(n189) );
  NOR4X1_RVT U260 ( .A1(p2bint), .A2(p2b_abs_op), .A3(p2b_neg_op), .A4(n189), 
        .Y(n193) );
  INVX1_RVT U261 ( .A(n195), .Y(n190) );
  NAND3X0_RVT U262 ( .A1(s1a[1]), .A2(n190), .A3(s1a[0]), .Y(n192) );
  OR2X1_RVT U264 ( .A1(sc_load1), .A2(sc_reg1), .Y(n191) );
  NAND3X0_RVT U266 ( .A1(n763), .A2(n197), .A3(n199), .Y(n209) );
  OR3X2_RVT U268 ( .A1(s1a[0]), .A2(n195), .A3(n204), .Y(n339) );
  INVX1_RVT U269 ( .A(n339), .Y(n196) );
  AND2X1_RVT U270 ( .A1(s1a[1]), .A2(n196), .Y(n384) );
  AO22X1_RVT U272 ( .A1(sc_load1), .A2(drd[8]), .A3(n385), .A4(
        last_pc_plus_len[8]), .Y(n203) );
  AND2X1_RVT U274 ( .A1(p2b_jlcc_a), .A2(n198), .Y(n387) );
  AO22X1_RVT U275 ( .A1(n769), .A2(p3res_sc[8]), .A3(n387), .A4(currentpc_r[8]), .Y(n202) );
  INVX1_RVT U277 ( .A(n204), .Y(n200) );
  AO22X1_RVT U279 ( .A1(n781), .A2(p2_s1val_tmp_r[8]), .A3(n389), .A4(
        p2b_shimm_data[8]), .Y(n201) );
  OR3X1_RVT U280 ( .A1(n203), .A2(n202), .A3(n201), .Y(n212) );
  INVX1_RVT U281 ( .A(s1en), .Y(n208) );
  NOR4X1_RVT U282 ( .A1(s1a[5]), .A2(p2b_shimm_s1_a), .A3(n208), .A4(n204), 
        .Y(n205) );
  NOR4X1_RVT U287 ( .A1(n209), .A2(n208), .A3(n389), .A4(n387), .Y(n210) );
  AO22X1_RVT U290 ( .A1(n205), .A2(qd_a[8]), .A3(n396), .A4(x1data[8]), .Y(
        n211) );
  OR2X1_RVT U291 ( .A1(n212), .A2(n211), .Y(n213) );
  AO21X1_RVT U292 ( .A1(n384), .A2(p2_iw_r[8]), .A3(n213), .Y(n[677]) );
  AO22X1_RVT U293 ( .A1(sc_load1), .A2(drd[9]), .A3(n385), .A4(
        last_pc_plus_len[9]), .Y(n216) );
  AO22X1_RVT U294 ( .A1(n769), .A2(p3res_sc[9]), .A3(n387), .A4(currentpc_r[9]), .Y(n215) );
  AO22X1_RVT U295 ( .A1(n781), .A2(p2_s1val_tmp_r[9]), .A3(n389), .A4(
        p2b_shimm_data[9]), .Y(n214) );
  OR3X1_RVT U296 ( .A1(n216), .A2(n215), .A3(n214), .Y(n219) );
  AO22X1_RVT U299 ( .A1(n205), .A2(qd_a[9]), .A3(n396), .A4(x1data[9]), .Y(
        n218) );
  OR2X1_RVT U300 ( .A1(n219), .A2(n218), .Y(n220) );
  AO21X1_RVT U301 ( .A1(n384), .A2(p2_iw_r[9]), .A3(n220), .Y(n[676]) );
  AO22X1_RVT U304 ( .A1(sc_load1), .A2(drd[10]), .A3(n385), .A4(
        last_pc_plus_len[10]), .Y(n224) );
  AO22X1_RVT U305 ( .A1(n769), .A2(p3res_sc[10]), .A3(n387), .A4(
        currentpc_r[10]), .Y(n223) );
  AO22X1_RVT U306 ( .A1(n781), .A2(p2_s1val_tmp_r[10]), .A3(n389), .A4(
        p2b_shimm_data[10]), .Y(n222) );
  OR3X1_RVT U307 ( .A1(n224), .A2(n223), .A3(n222), .Y(n226) );
  AO22X1_RVT U308 ( .A1(n205), .A2(qd_a[10]), .A3(n396), .A4(x1data[10]), .Y(
        n225) );
  OR2X1_RVT U309 ( .A1(n226), .A2(n225), .Y(n227) );
  AO21X1_RVT U310 ( .A1(n384), .A2(p2_iw_r[10]), .A3(n227), .Y(n[675]) );
  AO22X1_RVT U311 ( .A1(sc_load1), .A2(drd[11]), .A3(n385), .A4(
        last_pc_plus_len[11]), .Y(n230) );
  AO22X1_RVT U312 ( .A1(n769), .A2(p3res_sc[11]), .A3(n387), .A4(
        currentpc_r[11]), .Y(n229) );
  AO22X1_RVT U313 ( .A1(n781), .A2(p2_s1val_tmp_r[11]), .A3(n389), .A4(
        p2b_shimm_data[11]), .Y(n228) );
  OR3X1_RVT U314 ( .A1(n230), .A2(n229), .A3(n228), .Y(n232) );
  AO22X1_RVT U315 ( .A1(n205), .A2(qd_a[11]), .A3(n396), .A4(x1data[11]), .Y(
        n231) );
  OR2X1_RVT U316 ( .A1(n232), .A2(n231), .Y(n233) );
  AO21X1_RVT U317 ( .A1(n384), .A2(p2_iw_r[11]), .A3(n233), .Y(n[674]) );
  AOI22X1_RVT U320 ( .A1(sc_load1), .A2(drd[12]), .A3(n385), .A4(
        last_pc_plus_len[12]), .Y(n238) );
  AOI22X1_RVT U321 ( .A1(n769), .A2(p3res_sc[12]), .A3(n387), .A4(
        currentpc_r[12]), .Y(n237) );
  NAND2X0_RVT U323 ( .A1(n781), .A2(p2_s1val_tmp_r[12]), .Y(n236) );
  NAND4X0_RVT U324 ( .A1(n238), .A2(n237), .A3(n336), .A4(n236), .Y(n240) );
  AO22X1_RVT U325 ( .A1(n205), .A2(qd_a[12]), .A3(n396), .A4(x1data[12]), .Y(
        n239) );
  OR2X1_RVT U326 ( .A1(n240), .A2(n239), .Y(n241) );
  AO21X1_RVT U327 ( .A1(n384), .A2(p2_iw_r[12]), .A3(n241), .Y(n[673]) );
  AOI22X1_RVT U328 ( .A1(sc_load1), .A2(drd[13]), .A3(n385), .A4(
        last_pc_plus_len[13]), .Y(n244) );
  AOI22X1_RVT U329 ( .A1(n769), .A2(p3res_sc[13]), .A3(n387), .A4(
        currentpc_r[13]), .Y(n243) );
  NAND2X0_RVT U330 ( .A1(n781), .A2(p2_s1val_tmp_r[13]), .Y(n242) );
  NAND4X0_RVT U331 ( .A1(n244), .A2(n243), .A3(n336), .A4(n242), .Y(n246) );
  AO22X1_RVT U332 ( .A1(n384), .A2(p2_iw_r[13]), .A3(n205), .A4(qd_a[13]), .Y(
        n245) );
  OR2X1_RVT U333 ( .A1(n246), .A2(n245), .Y(n247) );
  AO21X1_RVT U334 ( .A1(n396), .A2(x1data[13]), .A3(n247), .Y(n[672]) );
  AOI22X1_RVT U335 ( .A1(sc_load1), .A2(drd[14]), .A3(n385), .A4(
        last_pc_plus_len[14]), .Y(n250) );
  AOI22X1_RVT U336 ( .A1(n769), .A2(p3res_sc[14]), .A3(n387), .A4(
        currentpc_r[14]), .Y(n249) );
  NAND2X0_RVT U337 ( .A1(n781), .A2(p2_s1val_tmp_r[14]), .Y(n248) );
  NAND4X0_RVT U338 ( .A1(n250), .A2(n249), .A3(n336), .A4(n248), .Y(n252) );
  AO22X1_RVT U339 ( .A1(n384), .A2(p2_iw_r[14]), .A3(n205), .A4(qd_a[14]), .Y(
        n251) );
  OR2X1_RVT U340 ( .A1(n252), .A2(n251), .Y(n253) );
  AO21X1_RVT U341 ( .A1(n396), .A2(x1data[14]), .A3(n253), .Y(n[671]) );
  AOI22X1_RVT U342 ( .A1(sc_load1), .A2(drd[15]), .A3(n385), .A4(
        last_pc_plus_len[15]), .Y(n256) );
  AOI22X1_RVT U343 ( .A1(n769), .A2(p3res_sc[15]), .A3(n387), .A4(
        currentpc_r[15]), .Y(n255) );
  NAND2X0_RVT U344 ( .A1(n781), .A2(p2_s1val_tmp_r[15]), .Y(n254) );
  NAND4X0_RVT U345 ( .A1(n256), .A2(n255), .A3(n336), .A4(n254), .Y(n258) );
  AO22X1_RVT U346 ( .A1(n384), .A2(p2_iw_r[15]), .A3(n205), .A4(qd_a[15]), .Y(
        n257) );
  OR2X1_RVT U347 ( .A1(n258), .A2(n257), .Y(n259) );
  AO21X1_RVT U348 ( .A1(n396), .A2(x1data[15]), .A3(n259), .Y(n[670]) );
  AOI22X1_RVT U349 ( .A1(sc_load1), .A2(drd[16]), .A3(n385), .A4(
        last_pc_plus_len[16]), .Y(n262) );
  AOI22X1_RVT U350 ( .A1(n769), .A2(p3res_sc[16]), .A3(n387), .A4(
        currentpc_r[16]), .Y(n261) );
  NAND2X0_RVT U351 ( .A1(n781), .A2(p2_s1val_tmp_r[16]), .Y(n260) );
  NAND4X0_RVT U352 ( .A1(n262), .A2(n261), .A3(n336), .A4(n260), .Y(n264) );
  AO22X1_RVT U353 ( .A1(n384), .A2(p2_iw_r[16]), .A3(n205), .A4(qd_a[16]), .Y(
        n263) );
  OR2X1_RVT U354 ( .A1(n264), .A2(n263), .Y(n265) );
  AO21X1_RVT U355 ( .A1(n396), .A2(x1data[16]), .A3(n265), .Y(n[669]) );
  AOI22X1_RVT U356 ( .A1(sc_load1), .A2(drd[17]), .A3(n385), .A4(
        last_pc_plus_len[17]), .Y(n268) );
  AOI22X1_RVT U357 ( .A1(n769), .A2(p3res_sc[17]), .A3(n387), .A4(
        currentpc_r[17]), .Y(n267) );
  NAND2X0_RVT U358 ( .A1(n781), .A2(p2_s1val_tmp_r[17]), .Y(n266) );
  NAND4X0_RVT U359 ( .A1(n268), .A2(n267), .A3(n336), .A4(n266), .Y(n270) );
  AO22X1_RVT U360 ( .A1(n384), .A2(p2_iw_r[17]), .A3(n205), .A4(qd_a[17]), .Y(
        n269) );
  OR2X1_RVT U361 ( .A1(n270), .A2(n269), .Y(n271) );
  AO21X1_RVT U362 ( .A1(n396), .A2(x1data[17]), .A3(n271), .Y(n[668]) );
  AOI22X1_RVT U363 ( .A1(sc_load1), .A2(drd[18]), .A3(n385), .A4(
        last_pc_plus_len[18]), .Y(n274) );
  AOI22X1_RVT U364 ( .A1(n769), .A2(p3res_sc[18]), .A3(n387), .A4(
        currentpc_r[18]), .Y(n273) );
  NAND2X0_RVT U365 ( .A1(n781), .A2(p2_s1val_tmp_r[18]), .Y(n272) );
  NAND4X0_RVT U366 ( .A1(n274), .A2(n273), .A3(n336), .A4(n272), .Y(n276) );
  AO22X1_RVT U367 ( .A1(n384), .A2(p2_iw_r[18]), .A3(n205), .A4(qd_a[18]), .Y(
        n275) );
  OR2X1_RVT U368 ( .A1(n276), .A2(n275), .Y(n277) );
  AO21X1_RVT U369 ( .A1(n396), .A2(x1data[18]), .A3(n277), .Y(n[667]) );
  AOI22X1_RVT U370 ( .A1(sc_load1), .A2(drd[19]), .A3(n385), .A4(
        last_pc_plus_len[19]), .Y(n280) );
  AOI22X1_RVT U371 ( .A1(n769), .A2(p3res_sc[19]), .A3(n387), .A4(
        currentpc_r[19]), .Y(n279) );
  NAND2X0_RVT U372 ( .A1(n781), .A2(p2_s1val_tmp_r[19]), .Y(n278) );
  NAND4X0_RVT U373 ( .A1(n280), .A2(n279), .A3(n336), .A4(n278), .Y(n282) );
  AO22X1_RVT U374 ( .A1(n384), .A2(p2_iw_r[19]), .A3(n205), .A4(qd_a[19]), .Y(
        n281) );
  OR2X1_RVT U375 ( .A1(n282), .A2(n281), .Y(n283) );
  AO21X1_RVT U376 ( .A1(n396), .A2(x1data[19]), .A3(n283), .Y(n[666]) );
  AOI22X1_RVT U377 ( .A1(sc_load1), .A2(drd[20]), .A3(n385), .A4(
        last_pc_plus_len[20]), .Y(n286) );
  AOI22X1_RVT U378 ( .A1(n769), .A2(p3res_sc[20]), .A3(n387), .A4(
        currentpc_r[20]), .Y(n285) );
  NAND2X0_RVT U379 ( .A1(n781), .A2(p2_s1val_tmp_r[20]), .Y(n284) );
  NAND4X0_RVT U380 ( .A1(n286), .A2(n285), .A3(n336), .A4(n284), .Y(n290) );
  AO22X1_RVT U383 ( .A1(n384), .A2(p2_iw_r[20]), .A3(n205), .A4(qd_a[20]), .Y(
        n289) );
  OR2X1_RVT U384 ( .A1(n290), .A2(n289), .Y(n291) );
  AO21X1_RVT U385 ( .A1(n396), .A2(x1data[20]), .A3(n291), .Y(n[665]) );
  AOI22X1_RVT U386 ( .A1(sc_load1), .A2(drd[21]), .A3(n385), .A4(
        last_pc_plus_len[21]), .Y(n294) );
  AOI22X1_RVT U387 ( .A1(n769), .A2(p3res_sc[21]), .A3(n387), .A4(
        currentpc_r[21]), .Y(n293) );
  NAND2X0_RVT U388 ( .A1(n781), .A2(p2_s1val_tmp_r[21]), .Y(n292) );
  NAND4X0_RVT U389 ( .A1(n294), .A2(n293), .A3(n336), .A4(n292), .Y(n296) );
  AO22X1_RVT U390 ( .A1(n384), .A2(p2_iw_r[21]), .A3(n205), .A4(qd_a[21]), .Y(
        n295) );
  OR2X1_RVT U391 ( .A1(n296), .A2(n295), .Y(n297) );
  AO21X1_RVT U392 ( .A1(n396), .A2(x1data[21]), .A3(n297), .Y(n[664]) );
  AOI22X1_RVT U393 ( .A1(sc_load1), .A2(drd[22]), .A3(n385), .A4(
        last_pc_plus_len[22]), .Y(n300) );
  AOI22X1_RVT U394 ( .A1(n769), .A2(p3res_sc[22]), .A3(n387), .A4(
        currentpc_r[22]), .Y(n299) );
  NAND2X0_RVT U395 ( .A1(n781), .A2(p2_s1val_tmp_r[22]), .Y(n298) );
  NAND4X0_RVT U396 ( .A1(n300), .A2(n299), .A3(n336), .A4(n298), .Y(n302) );
  AO22X1_RVT U397 ( .A1(n384), .A2(p2_iw_r[22]), .A3(n205), .A4(qd_a[22]), .Y(
        n301) );
  OR2X1_RVT U398 ( .A1(n302), .A2(n301), .Y(n303) );
  AO21X1_RVT U399 ( .A1(n396), .A2(x1data[22]), .A3(n303), .Y(n[663]) );
  AOI22X1_RVT U400 ( .A1(sc_load1), .A2(drd[23]), .A3(n385), .A4(
        last_pc_plus_len[23]), .Y(n306) );
  AOI22X1_RVT U401 ( .A1(n769), .A2(p3res_sc[23]), .A3(n387), .A4(
        currentpc_r[23]), .Y(n305) );
  NAND2X0_RVT U402 ( .A1(n781), .A2(p2_s1val_tmp_r[23]), .Y(n304) );
  NAND4X0_RVT U403 ( .A1(n306), .A2(n305), .A3(n336), .A4(n304), .Y(n308) );
  AO22X1_RVT U404 ( .A1(n384), .A2(p2_iw_r[23]), .A3(n205), .A4(qd_a[23]), .Y(
        n307) );
  OR2X1_RVT U405 ( .A1(n308), .A2(n307), .Y(n309) );
  AO21X1_RVT U406 ( .A1(n396), .A2(x1data[23]), .A3(n309), .Y(n[662]) );
  AOI22X1_RVT U407 ( .A1(sc_load1), .A2(drd[31]), .A3(n771), .A4(p3res_sc[31]), 
        .Y(n312) );
  AOI22X1_RVT U408 ( .A1(n205), .A2(qd_a[31]), .A3(n396), .A4(x1data[31]), .Y(
        n311) );
  NAND2X0_RVT U409 ( .A1(p2_iw_r[31]), .A2(n384), .Y(n310) );
  NAND4X0_RVT U410 ( .A1(n312), .A2(n311), .A3(n310), .A4(n336), .Y(n[654]) );
  AOI22X1_RVT U411 ( .A1(sc_load1), .A2(drd[30]), .A3(n771), .A4(p3res_sc[30]), 
        .Y(n315) );
  AOI22X1_RVT U412 ( .A1(n205), .A2(qd_a[30]), .A3(n396), .A4(x1data[30]), .Y(
        n314) );
  NAND2X0_RVT U413 ( .A1(n384), .A2(p2_iw_r[30]), .Y(n313) );
  NAND4X0_RVT U414 ( .A1(n315), .A2(n314), .A3(n336), .A4(n313), .Y(n[655]) );
  AOI22X1_RVT U415 ( .A1(sc_load1), .A2(drd[29]), .A3(n771), .A4(p3res_sc[29]), 
        .Y(n319) );
  AOI22X1_RVT U416 ( .A1(n205), .A2(qd_a[29]), .A3(n396), .A4(x1data[29]), .Y(
        n318) );
  NAND2X0_RVT U417 ( .A1(n384), .A2(p2_iw_r[29]), .Y(n317) );
  NAND4X0_RVT U418 ( .A1(n319), .A2(n318), .A3(n336), .A4(n317), .Y(n[656]) );
  AOI22X1_RVT U419 ( .A1(sc_load1), .A2(drd[28]), .A3(n769), .A4(p3res_sc[28]), 
        .Y(n322) );
  AOI22X1_RVT U420 ( .A1(n205), .A2(qd_a[28]), .A3(n396), .A4(x1data[28]), .Y(
        n321) );
  NAND2X0_RVT U421 ( .A1(n384), .A2(p2_iw_r[28]), .Y(n320) );
  NAND4X0_RVT U422 ( .A1(n322), .A2(n321), .A3(n336), .A4(n320), .Y(n[657]) );
  AOI22X1_RVT U423 ( .A1(sc_load1), .A2(drd[27]), .A3(n769), .A4(p3res_sc[27]), 
        .Y(n325) );
  AOI22X1_RVT U424 ( .A1(n205), .A2(qd_a[27]), .A3(n396), .A4(x1data[27]), .Y(
        n324) );
  NAND2X0_RVT U425 ( .A1(n384), .A2(p2_iw_r[27]), .Y(n323) );
  NAND4X0_RVT U426 ( .A1(n325), .A2(n324), .A3(n336), .A4(n323), .Y(n[658]) );
  AOI22X1_RVT U427 ( .A1(sc_load1), .A2(drd[26]), .A3(n769), .A4(p3res_sc[26]), 
        .Y(n328) );
  AOI22X1_RVT U428 ( .A1(n205), .A2(qd_a[26]), .A3(n396), .A4(x1data[26]), .Y(
        n327) );
  NAND2X0_RVT U429 ( .A1(n384), .A2(p2_iw_r[26]), .Y(n326) );
  NAND4X0_RVT U430 ( .A1(n328), .A2(n327), .A3(n336), .A4(n326), .Y(n[659]) );
  AOI22X1_RVT U431 ( .A1(sc_load1), .A2(drd[25]), .A3(n769), .A4(p3res_sc[25]), 
        .Y(n332) );
  AOI22X1_RVT U433 ( .A1(n205), .A2(qd_a[25]), .A3(n396), .A4(x1data[25]), .Y(
        n331) );
  NAND2X0_RVT U434 ( .A1(n384), .A2(p2_iw_r[25]), .Y(n330) );
  NAND4X0_RVT U435 ( .A1(n332), .A2(n331), .A3(n336), .A4(n330), .Y(n[660]) );
  AOI22X1_RVT U436 ( .A1(sc_load1), .A2(drd[24]), .A3(n769), .A4(p3res_sc[24]), 
        .Y(n338) );
  AOI22X1_RVT U437 ( .A1(n205), .A2(qd_a[24]), .A3(n396), .A4(x1data[24]), .Y(
        n337) );
  NAND2X0_RVT U438 ( .A1(n384), .A2(p2_iw_r[24]), .Y(n335) );
  NAND4X0_RVT U439 ( .A1(n338), .A2(n337), .A3(n336), .A4(n335), .Y(n[661]) );
  AO22X1_RVT U441 ( .A1(n205), .A2(qd_a[0]), .A3(loopcount_r[0]), .A4(n395), 
        .Y(n342) );
  AO22X1_RVT U442 ( .A1(n771), .A2(p3res_sc[0]), .A3(n389), .A4(
        p2b_shimm_data[0]), .Y(n341) );
  OR2X1_RVT U443 ( .A1(n342), .A2(n341), .Y(n343) );
  AO21X1_RVT U444 ( .A1(sc_load1), .A2(drd[0]), .A3(n343), .Y(n345) );
  AO22X1_RVT U445 ( .A1(n384), .A2(p2_iw_r[0]), .A3(n396), .A4(x1data[0]), .Y(
        n344) );
  OR2X1_RVT U446 ( .A1(n345), .A2(n344), .Y(n[685]) );
  AO22X1_RVT U447 ( .A1(n384), .A2(p2_iw_r[7]), .A3(n205), .A4(qd_a[7]), .Y(
        n349) );
  AO22X1_RVT U448 ( .A1(sc_load1), .A2(drd[7]), .A3(n385), .A4(
        last_pc_plus_len[7]), .Y(n348) );
  AO22X1_RVT U449 ( .A1(n769), .A2(p3res_sc[7]), .A3(n387), .A4(currentpc_r[7]), .Y(n347) );
  AO22X1_RVT U450 ( .A1(n781), .A2(p2_s1val_tmp_r[7]), .A3(n389), .A4(
        p2b_shimm_data[7]), .Y(n346) );
  NOR4X1_RVT U451 ( .A1(n349), .A2(n348), .A3(n347), .A4(n346), .Y(n351) );
  AOI22X1_RVT U452 ( .A1(n396), .A2(x1data[7]), .A3(n395), .A4(loopcount_r[7]), 
        .Y(n350) );
  NAND2X0_RVT U453 ( .A1(n351), .A2(n350), .Y(n[678]) );
  AO22X1_RVT U454 ( .A1(n384), .A2(p2_iw_r[6]), .A3(n205), .A4(qd_a[6]), .Y(
        n355) );
  AO22X1_RVT U455 ( .A1(sc_load1), .A2(drd[6]), .A3(n385), .A4(
        last_pc_plus_len[6]), .Y(n354) );
  AO22X1_RVT U456 ( .A1(n769), .A2(p3res_sc[6]), .A3(n387), .A4(currentpc_r[6]), .Y(n353) );
  AO22X1_RVT U457 ( .A1(n781), .A2(p2_s1val_tmp_r[6]), .A3(n389), .A4(
        p2b_shimm_data[6]), .Y(n352) );
  NOR4X1_RVT U458 ( .A1(n355), .A2(n354), .A3(n353), .A4(n352), .Y(n357) );
  AOI22X1_RVT U459 ( .A1(n396), .A2(x1data[6]), .A3(n395), .A4(loopcount_r[6]), 
        .Y(n356) );
  NAND2X0_RVT U460 ( .A1(n357), .A2(n356), .Y(n[679]) );
  AO22X1_RVT U461 ( .A1(n384), .A2(p2_iw_r[5]), .A3(n205), .A4(qd_a[5]), .Y(
        n361) );
  AO22X1_RVT U462 ( .A1(sc_load1), .A2(drd[5]), .A3(n385), .A4(
        last_pc_plus_len[5]), .Y(n360) );
  AO22X1_RVT U463 ( .A1(n769), .A2(p3res_sc[5]), .A3(n387), .A4(currentpc_r[5]), .Y(n359) );
  AO22X1_RVT U464 ( .A1(n781), .A2(p2_s1val_tmp_r[5]), .A3(n389), .A4(
        p2b_shimm_data[5]), .Y(n358) );
  NOR4X1_RVT U465 ( .A1(n361), .A2(n360), .A3(n359), .A4(n358), .Y(n363) );
  AOI22X1_RVT U466 ( .A1(n396), .A2(x1data[5]), .A3(n395), .A4(loopcount_r[5]), 
        .Y(n362) );
  NAND2X0_RVT U467 ( .A1(n363), .A2(n362), .Y(n[680]) );
  AO22X1_RVT U468 ( .A1(n384), .A2(p2_iw_r[4]), .A3(n205), .A4(qd_a[4]), .Y(
        n367) );
  AO22X1_RVT U469 ( .A1(sc_load1), .A2(drd[4]), .A3(n385), .A4(
        last_pc_plus_len[4]), .Y(n366) );
  AO22X1_RVT U470 ( .A1(n769), .A2(p3res_sc[4]), .A3(n387), .A4(currentpc_r[4]), .Y(n365) );
  AO22X1_RVT U471 ( .A1(n781), .A2(p2_s1val_tmp_r[4]), .A3(n389), .A4(
        p2b_shimm_data[4]), .Y(n364) );
  NOR4X1_RVT U472 ( .A1(n367), .A2(n366), .A3(n365), .A4(n364), .Y(n369) );
  AOI22X1_RVT U473 ( .A1(n396), .A2(x1data[4]), .A3(n395), .A4(loopcount_r[4]), 
        .Y(n368) );
  NAND2X0_RVT U474 ( .A1(n369), .A2(n368), .Y(n[681]) );
  AO22X1_RVT U475 ( .A1(n384), .A2(p2_iw_r[3]), .A3(n205), .A4(qd_a[3]), .Y(
        n373) );
  AO22X1_RVT U476 ( .A1(sc_load1), .A2(drd[3]), .A3(n385), .A4(
        last_pc_plus_len[3]), .Y(n372) );
  AO22X1_RVT U477 ( .A1(n769), .A2(p3res_sc[3]), .A3(n387), .A4(currentpc_r[3]), .Y(n371) );
  AO22X1_RVT U478 ( .A1(n781), .A2(p2_s1val_tmp_r[3]), .A3(n389), .A4(
        p2b_shimm_data[3]), .Y(n370) );
  NOR4X1_RVT U479 ( .A1(n373), .A2(n372), .A3(n371), .A4(n370), .Y(n375) );
  AOI22X1_RVT U480 ( .A1(n396), .A2(x1data[3]), .A3(n395), .A4(loopcount_r[3]), 
        .Y(n374) );
  NAND2X0_RVT U481 ( .A1(n375), .A2(n374), .Y(n[682]) );
  AO22X1_RVT U482 ( .A1(n384), .A2(p2_iw_r[2]), .A3(n205), .A4(qd_a[2]), .Y(
        n380) );
  AO22X1_RVT U483 ( .A1(sc_load1), .A2(drd[2]), .A3(n385), .A4(
        last_pc_plus_len[2]), .Y(n379) );
  AO22X1_RVT U484 ( .A1(n769), .A2(p3res_sc[2]), .A3(n387), .A4(currentpc_r[2]), .Y(n378) );
  AO22X1_RVT U485 ( .A1(n781), .A2(p2_s1val_tmp_r[2]), .A3(n389), .A4(
        p2b_shimm_data[2]), .Y(n377) );
  NOR4X1_RVT U486 ( .A1(n380), .A2(n379), .A3(n378), .A4(n377), .Y(n382) );
  AOI22X1_RVT U487 ( .A1(n396), .A2(x1data[2]), .A3(n395), .A4(loopcount_r[2]), 
        .Y(n381) );
  NAND2X0_RVT U488 ( .A1(n382), .A2(n381), .Y(n[683]) );
  AO22X1_RVT U489 ( .A1(n384), .A2(p2_iw_r[1]), .A3(n205), .A4(qd_a[1]), .Y(
        n394) );
  AO22X1_RVT U490 ( .A1(sc_load1), .A2(drd[1]), .A3(n385), .A4(
        last_pc_plus_len[1]), .Y(n393) );
  AO22X1_RVT U491 ( .A1(n769), .A2(p3res_sc[1]), .A3(n387), .A4(currentpc_r[1]), .Y(n392) );
  AO22X1_RVT U492 ( .A1(n781), .A2(p2_s1val_tmp_r[1]), .A3(n389), .A4(
        p2b_shimm_data[1]), .Y(n391) );
  NOR4X1_RVT U493 ( .A1(n394), .A2(n393), .A3(n392), .A4(n391), .Y(n398) );
  AOI22X1_RVT U494 ( .A1(n396), .A2(x1data[1]), .A3(n395), .A4(loopcount_r[1]), 
        .Y(n397) );
  NAND2X0_RVT U495 ( .A1(n398), .A2(n397), .Y(n[684]) );
  AO22X1_RVT U496 ( .A1(p3res_sc[23]), .A2(n772), .A3(qd_b[23]), .A4(n507), 
        .Y(n401) );
  AO22X1_RVT U498 ( .A1(p2b_pc_r[23]), .A2(n499), .A3(x2data[23]), .A4(n509), 
        .Y(n400) );
  OR2X1_RVT U499 ( .A1(n401), .A2(n400), .Y(n402) );
  AO21X1_RVT U500 ( .A1(drd[23]), .A2(sc_load2), .A3(n402), .Y(n403) );
  AO21X1_RVT U501 ( .A1(p2_iw_r[23]), .A2(n516), .A3(n403), .Y(n726) );
  AO22X1_RVT U504 ( .A1(p3res_sc[22]), .A2(n772), .A3(qd_b[22]), .A4(n507), 
        .Y(n406) );
  AO22X1_RVT U505 ( .A1(p2b_pc_r[22]), .A2(n499), .A3(x2data[22]), .A4(n509), 
        .Y(n405) );
  OR2X1_RVT U506 ( .A1(n406), .A2(n405), .Y(n407) );
  AO21X1_RVT U507 ( .A1(drd[22]), .A2(sc_load2), .A3(n407), .Y(n409) );
  AO21X1_RVT U508 ( .A1(p2_iw_r[22]), .A2(n516), .A3(n409), .Y(n727) );
  AO22X1_RVT U511 ( .A1(p3res_sc[21]), .A2(n772), .A3(qd_b[21]), .A4(n507), 
        .Y(n413) );
  AO22X1_RVT U512 ( .A1(p2b_pc_r[21]), .A2(n499), .A3(x2data[21]), .A4(n509), 
        .Y(n412) );
  OR2X1_RVT U513 ( .A1(n413), .A2(n412), .Y(n414) );
  AO21X1_RVT U514 ( .A1(drd[21]), .A2(sc_load2), .A3(n414), .Y(n415) );
  AO21X1_RVT U515 ( .A1(p2_iw_r[21]), .A2(n516), .A3(n415), .Y(n728) );
  AO22X1_RVT U516 ( .A1(p3res_sc[20]), .A2(n772), .A3(qd_b[20]), .A4(n507), 
        .Y(n417) );
  AO22X1_RVT U517 ( .A1(p2b_pc_r[20]), .A2(n499), .A3(x2data[20]), .A4(n509), 
        .Y(n416) );
  OR2X1_RVT U518 ( .A1(n417), .A2(n416), .Y(n418) );
  AO21X1_RVT U519 ( .A1(drd[20]), .A2(sc_load2), .A3(n418), .Y(n419) );
  AO21X1_RVT U520 ( .A1(p2_iw_r[20]), .A2(n516), .A3(n419), .Y(n729) );
  AO22X1_RVT U521 ( .A1(p3res_sc[19]), .A2(n772), .A3(qd_b[19]), .A4(n507), 
        .Y(n421) );
  AO22X1_RVT U522 ( .A1(p2b_pc_r[19]), .A2(n499), .A3(x2data[19]), .A4(n509), 
        .Y(n420) );
  OR2X1_RVT U523 ( .A1(n421), .A2(n420), .Y(n422) );
  AO21X1_RVT U524 ( .A1(drd[19]), .A2(sc_load2), .A3(n422), .Y(n423) );
  AO21X1_RVT U525 ( .A1(p2_iw_r[19]), .A2(n516), .A3(n423), .Y(n730) );
  AO22X1_RVT U526 ( .A1(p3res_sc[18]), .A2(n772), .A3(qd_b[18]), .A4(n507), 
        .Y(n425) );
  AO22X1_RVT U527 ( .A1(p2b_pc_r[18]), .A2(n499), .A3(x2data[18]), .A4(n509), 
        .Y(n424) );
  OR2X1_RVT U528 ( .A1(n425), .A2(n424), .Y(n426) );
  AO21X1_RVT U529 ( .A1(drd[18]), .A2(sc_load2), .A3(n426), .Y(n427) );
  AO21X1_RVT U530 ( .A1(p2_iw_r[18]), .A2(n516), .A3(n427), .Y(n731) );
  AO22X1_RVT U531 ( .A1(p3res_sc[17]), .A2(n772), .A3(qd_b[17]), .A4(n507), 
        .Y(n429) );
  AO22X1_RVT U532 ( .A1(p2b_pc_r[17]), .A2(n499), .A3(x2data[17]), .A4(n509), 
        .Y(n428) );
  OR2X1_RVT U533 ( .A1(n429), .A2(n428), .Y(n430) );
  AO21X1_RVT U534 ( .A1(drd[17]), .A2(sc_load2), .A3(n430), .Y(n431) );
  AO21X1_RVT U535 ( .A1(p2_iw_r[17]), .A2(n516), .A3(n431), .Y(n732) );
  AO22X1_RVT U536 ( .A1(p3res_sc[16]), .A2(n772), .A3(qd_b[16]), .A4(n507), 
        .Y(n433) );
  AO22X1_RVT U537 ( .A1(p2b_pc_r[16]), .A2(n499), .A3(x2data[16]), .A4(n509), 
        .Y(n432) );
  OR2X1_RVT U538 ( .A1(n433), .A2(n432), .Y(n434) );
  AO21X1_RVT U539 ( .A1(drd[16]), .A2(sc_load2), .A3(n434), .Y(n435) );
  AO21X1_RVT U540 ( .A1(p2_iw_r[16]), .A2(n516), .A3(n435), .Y(n733) );
  AO22X1_RVT U541 ( .A1(p3res_sc[15]), .A2(n772), .A3(qd_b[15]), .A4(n507), 
        .Y(n437) );
  AO22X1_RVT U542 ( .A1(p2b_pc_r[15]), .A2(n499), .A3(x2data[15]), .A4(n509), 
        .Y(n436) );
  OR2X1_RVT U543 ( .A1(n437), .A2(n436), .Y(n438) );
  AO21X1_RVT U544 ( .A1(drd[15]), .A2(sc_load2), .A3(n438), .Y(n439) );
  AO21X1_RVT U545 ( .A1(p2_iw_r[15]), .A2(n516), .A3(n439), .Y(n734) );
  AO22X1_RVT U546 ( .A1(p3res_sc[14]), .A2(n772), .A3(qd_b[14]), .A4(n507), 
        .Y(n441) );
  AO22X1_RVT U547 ( .A1(p2b_pc_r[14]), .A2(n499), .A3(x2data[14]), .A4(n509), 
        .Y(n440) );
  OR2X1_RVT U548 ( .A1(n441), .A2(n440), .Y(n442) );
  AO21X1_RVT U549 ( .A1(drd[14]), .A2(sc_load2), .A3(n442), .Y(n443) );
  AO21X1_RVT U550 ( .A1(p2_iw_r[14]), .A2(n516), .A3(n443), .Y(n735) );
  AO22X1_RVT U551 ( .A1(p3res_sc[13]), .A2(n772), .A3(qd_b[13]), .A4(n507), 
        .Y(n445) );
  AO22X1_RVT U552 ( .A1(p2b_pc_r[13]), .A2(n499), .A3(x2data[13]), .A4(n509), 
        .Y(n444) );
  OR2X1_RVT U553 ( .A1(n445), .A2(n444), .Y(n446) );
  AO21X1_RVT U554 ( .A1(drd[13]), .A2(sc_load2), .A3(n446), .Y(n447) );
  AO21X1_RVT U555 ( .A1(p2_iw_r[13]), .A2(n516), .A3(n447), .Y(n736) );
  AO22X1_RVT U556 ( .A1(p3res_sc[12]), .A2(n772), .A3(qd_b[12]), .A4(n507), 
        .Y(n449) );
  AO22X1_RVT U557 ( .A1(p2b_pc_r[12]), .A2(n499), .A3(x2data[12]), .A4(n509), 
        .Y(n448) );
  OR2X1_RVT U558 ( .A1(n449), .A2(n448), .Y(n450) );
  AO21X1_RVT U559 ( .A1(drd[12]), .A2(sc_load2), .A3(n450), .Y(n451) );
  AO21X1_RVT U560 ( .A1(p2_iw_r[12]), .A2(n516), .A3(n451), .Y(n737) );
  AO22X1_RVT U561 ( .A1(p3res_sc[11]), .A2(n774), .A3(qd_b[11]), .A4(n507), 
        .Y(n453) );
  AO22X1_RVT U562 ( .A1(p2b_pc_r[11]), .A2(n499), .A3(x2data[11]), .A4(n509), 
        .Y(n452) );
  OR2X1_RVT U563 ( .A1(n453), .A2(n452), .Y(n454) );
  AO21X1_RVT U564 ( .A1(drd[11]), .A2(sc_load2), .A3(n454), .Y(n455) );
  AO21X1_RVT U565 ( .A1(p2_iw_r[11]), .A2(n516), .A3(n455), .Y(n738) );
  AO22X1_RVT U566 ( .A1(p3res_sc[10]), .A2(n774), .A3(qd_b[10]), .A4(n507), 
        .Y(n457) );
  AO22X1_RVT U567 ( .A1(p2b_pc_r[10]), .A2(n499), .A3(x2data[10]), .A4(n509), 
        .Y(n456) );
  OR2X1_RVT U568 ( .A1(n457), .A2(n456), .Y(n458) );
  AO21X1_RVT U569 ( .A1(drd[10]), .A2(sc_load2), .A3(n458), .Y(n459) );
  AO21X1_RVT U570 ( .A1(p2_iw_r[10]), .A2(n516), .A3(n459), .Y(n739) );
  AO22X1_RVT U571 ( .A1(p3res_sc[9]), .A2(n774), .A3(qd_b[9]), .A4(n507), .Y(
        n461) );
  AO22X1_RVT U572 ( .A1(p2b_pc_r[9]), .A2(n499), .A3(x2data[9]), .A4(n509), 
        .Y(n460) );
  OR2X1_RVT U573 ( .A1(n461), .A2(n460), .Y(n462) );
  AO21X1_RVT U574 ( .A1(drd[9]), .A2(sc_load2), .A3(n462), .Y(n463) );
  AO21X1_RVT U575 ( .A1(p2_iw_r[9]), .A2(n516), .A3(n463), .Y(n740) );
  AO22X1_RVT U576 ( .A1(p3res_sc[8]), .A2(n774), .A3(qd_b[8]), .A4(n507), .Y(
        n465) );
  AO22X1_RVT U577 ( .A1(p2b_pc_r[8]), .A2(n499), .A3(x2data[8]), .A4(n509), 
        .Y(n464) );
  OR2X1_RVT U578 ( .A1(n465), .A2(n464), .Y(n466) );
  AO21X1_RVT U579 ( .A1(drd[8]), .A2(sc_load2), .A3(n466), .Y(n467) );
  AO21X1_RVT U580 ( .A1(p2_iw_r[8]), .A2(n516), .A3(n467), .Y(n741) );
  AO22X1_RVT U581 ( .A1(p3res_sc[7]), .A2(n774), .A3(qd_b[7]), .A4(n507), .Y(
        n471) );
  AND2X1_RVT U582 ( .A1(n469), .A2(n468), .Y(n510) );
  AO22X1_RVT U583 ( .A1(loopcount_r[7]), .A2(n510), .A3(drd[7]), .A4(sc_load2), 
        .Y(n470) );
  OR2X1_RVT U584 ( .A1(n471), .A2(n470), .Y(n472) );
  AO21X1_RVT U585 ( .A1(p2_iw_r[7]), .A2(n516), .A3(n472), .Y(n474) );
  AO22X1_RVT U586 ( .A1(x2data[7]), .A2(n509), .A3(p2b_pc_r[7]), .A4(n499), 
        .Y(n473) );
  OR2X1_RVT U587 ( .A1(n474), .A2(n473), .Y(n742) );
  AO22X1_RVT U588 ( .A1(p3res_sc[6]), .A2(n774), .A3(qd_b[6]), .A4(n507), .Y(
        n476) );
  AO22X1_RVT U589 ( .A1(loopcount_r[6]), .A2(n510), .A3(drd[6]), .A4(sc_load2), 
        .Y(n475) );
  OR2X1_RVT U590 ( .A1(n476), .A2(n475), .Y(n477) );
  AO21X1_RVT U591 ( .A1(p2_iw_r[6]), .A2(n516), .A3(n477), .Y(n479) );
  AO22X1_RVT U592 ( .A1(x2data[6]), .A2(n509), .A3(p2b_pc_r[6]), .A4(n499), 
        .Y(n478) );
  OR2X1_RVT U593 ( .A1(n479), .A2(n478), .Y(n743) );
  AO22X1_RVT U594 ( .A1(p3res_sc[5]), .A2(n774), .A3(qd_b[5]), .A4(n507), .Y(
        n481) );
  AO22X1_RVT U595 ( .A1(loopcount_r[5]), .A2(n510), .A3(drd[5]), .A4(sc_load2), 
        .Y(n480) );
  OR2X1_RVT U596 ( .A1(n481), .A2(n480), .Y(n482) );
  AO21X1_RVT U597 ( .A1(p2_iw_r[5]), .A2(n516), .A3(n482), .Y(n484) );
  AO22X1_RVT U598 ( .A1(x2data[5]), .A2(n509), .A3(p2b_pc_r[5]), .A4(n499), 
        .Y(n483) );
  OR2X1_RVT U599 ( .A1(n484), .A2(n483), .Y(n744) );
  AO22X1_RVT U600 ( .A1(p3res_sc[4]), .A2(n774), .A3(qd_b[4]), .A4(n507), .Y(
        n486) );
  AO22X1_RVT U601 ( .A1(loopcount_r[4]), .A2(n510), .A3(drd[4]), .A4(sc_load2), 
        .Y(n485) );
  OR2X1_RVT U602 ( .A1(n486), .A2(n485), .Y(n487) );
  AO21X1_RVT U603 ( .A1(p2_iw_r[4]), .A2(n516), .A3(n487), .Y(n489) );
  AO22X1_RVT U604 ( .A1(x2data[4]), .A2(n509), .A3(p2b_pc_r[4]), .A4(n499), 
        .Y(n488) );
  OR2X1_RVT U605 ( .A1(n489), .A2(n488), .Y(n745) );
  AO22X1_RVT U606 ( .A1(p3res_sc[3]), .A2(n774), .A3(qd_b[3]), .A4(n507), .Y(
        n491) );
  AO22X1_RVT U607 ( .A1(loopcount_r[3]), .A2(n510), .A3(drd[3]), .A4(sc_load2), 
        .Y(n490) );
  OR2X1_RVT U608 ( .A1(n491), .A2(n490), .Y(n492) );
  AO21X1_RVT U609 ( .A1(p2_iw_r[3]), .A2(n516), .A3(n492), .Y(n494) );
  AO22X1_RVT U610 ( .A1(x2data[3]), .A2(n509), .A3(p2b_pc_r[3]), .A4(n499), 
        .Y(n493) );
  OR2X1_RVT U611 ( .A1(n494), .A2(n493), .Y(n746) );
  AO22X1_RVT U612 ( .A1(p3res_sc[2]), .A2(n774), .A3(qd_b[2]), .A4(n507), .Y(
        n497) );
  AO22X1_RVT U613 ( .A1(loopcount_r[2]), .A2(n510), .A3(drd[2]), .A4(sc_load2), 
        .Y(n496) );
  OR2X1_RVT U614 ( .A1(n497), .A2(n496), .Y(n498) );
  AO21X1_RVT U615 ( .A1(p2_iw_r[2]), .A2(n516), .A3(n498), .Y(n501) );
  AO22X1_RVT U616 ( .A1(x2data[2]), .A2(n509), .A3(p2b_pc_r[2]), .A4(n499), 
        .Y(n500) );
  OR2X1_RVT U617 ( .A1(n501), .A2(n500), .Y(n747) );
  AO22X1_RVT U618 ( .A1(p3res_sc[1]), .A2(n774), .A3(qd_b[1]), .A4(n507), .Y(
        n503) );
  AO22X1_RVT U619 ( .A1(loopcount_r[1]), .A2(n510), .A3(x2data[1]), .A4(n509), 
        .Y(n502) );
  OR2X1_RVT U620 ( .A1(n503), .A2(n502), .Y(n504) );
  AO21X1_RVT U621 ( .A1(drd[1]), .A2(sc_load2), .A3(n504), .Y(n506) );
  AO21X1_RVT U622 ( .A1(p2_iw_r[1]), .A2(n516), .A3(n506), .Y(n748) );
  AO22X1_RVT U623 ( .A1(p3res_sc[0]), .A2(n774), .A3(qd_b[0]), .A4(n507), .Y(
        n512) );
  AO22X1_RVT U624 ( .A1(loopcount_r[0]), .A2(n510), .A3(x2data[0]), .A4(n509), 
        .Y(n511) );
  OR2X1_RVT U625 ( .A1(n512), .A2(n511), .Y(n513) );
  AO21X1_RVT U626 ( .A1(drd[0]), .A2(sc_load2), .A3(n513), .Y(n515) );
  AO21X1_RVT U627 ( .A1(p2_iw_r[0]), .A2(n516), .A3(n515), .Y(n749) );
  AOI22X1_RVT U628 ( .A1(drd[28]), .A2(n775), .A3(p3res_sc[28]), .A4(n778), 
        .Y(n519) );
  AOI22X1_RVT U629 ( .A1(p2_iw_r[28]), .A2(n551), .A3(n550), .A4(qd_b[28]), 
        .Y(n518) );
  NAND2X0_RVT U630 ( .A1(n552), .A2(x2data[28]), .Y(n517) );
  NAND4X0_RVT U631 ( .A1(n519), .A2(n518), .A3(n554), .A4(n517), .Y(
        i_s2val_tmp[28]) );
  AOI22X1_RVT U632 ( .A1(drd[30]), .A2(n775), .A3(p3res_sc[30]), .A4(n778), 
        .Y(n522) );
  AOI22X1_RVT U633 ( .A1(p2_iw_r[30]), .A2(n551), .A3(n550), .A4(qd_b[30]), 
        .Y(n521) );
  NAND2X0_RVT U634 ( .A1(n552), .A2(x2data[30]), .Y(n520) );
  NAND4X0_RVT U635 ( .A1(n522), .A2(n521), .A3(n554), .A4(n520), .Y(
        i_s2val_tmp[30]) );
  AOI22X1_RVT U636 ( .A1(drd[29]), .A2(n775), .A3(p3res_sc[29]), .A4(n778), 
        .Y(n525) );
  AOI22X1_RVT U637 ( .A1(p2_iw_r[29]), .A2(n551), .A3(n550), .A4(qd_b[29]), 
        .Y(n524) );
  NAND2X0_RVT U638 ( .A1(n552), .A2(x2data[29]), .Y(n523) );
  NAND4X0_RVT U639 ( .A1(n525), .A2(n524), .A3(n554), .A4(n523), .Y(
        i_s2val_tmp[29]) );
  AO22X1_RVT U640 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[28]), .A3(
        p2b_shift_by_zero_a), .A4(i_s2val_tmp[31]), .Y(n527) );
  AO22X1_RVT U641 ( .A1(p2b_shift_by_one_a), .A2(i_s2val_tmp[30]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[29]), .Y(n526) );
  OR2X1_RVT U642 ( .A1(n527), .A2(n526), .Y(n529) );
  HADDX1_RVT U645 ( .A0(n529), .B0(n18), .SO(n686) );
  AOI22X1_RVT U646 ( .A1(drd[27]), .A2(n775), .A3(p3res_sc[27]), .A4(n778), 
        .Y(n532) );
  AOI22X1_RVT U647 ( .A1(p2_iw_r[27]), .A2(n551), .A3(n550), .A4(qd_b[27]), 
        .Y(n531) );
  NAND2X0_RVT U648 ( .A1(n552), .A2(x2data[27]), .Y(n530) );
  NAND4X0_RVT U649 ( .A1(n532), .A2(n531), .A3(n554), .A4(n530), .Y(
        i_s2val_tmp[27]) );
  AO22X1_RVT U650 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[27]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[28]), .Y(n534) );
  AO22X1_RVT U651 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[30]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[29]), .Y(n533) );
  OR2X1_RVT U652 ( .A1(n534), .A2(n533), .Y(n535) );
  HADDX1_RVT U653 ( .A0(n535), .B0(n18), .SO(n687) );
  AOI22X1_RVT U654 ( .A1(drd[26]), .A2(n775), .A3(p3res_sc[26]), .A4(n778), 
        .Y(n538) );
  AOI22X1_RVT U655 ( .A1(p2_iw_r[26]), .A2(n551), .A3(n550), .A4(qd_b[26]), 
        .Y(n537) );
  NAND2X0_RVT U656 ( .A1(n552), .A2(x2data[26]), .Y(n536) );
  NAND4X0_RVT U657 ( .A1(n538), .A2(n537), .A3(n554), .A4(n536), .Y(
        i_s2val_tmp[26]) );
  AO22X1_RVT U658 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[26]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[27]), .Y(n540) );
  AO22X1_RVT U659 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[29]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[28]), .Y(n539) );
  OR2X1_RVT U660 ( .A1(n540), .A2(n539), .Y(n541) );
  HADDX1_RVT U661 ( .A0(n541), .B0(n18), .SO(n688) );
  AOI22X1_RVT U662 ( .A1(drd[25]), .A2(n775), .A3(p3res_sc[25]), .A4(n778), 
        .Y(n544) );
  AOI22X1_RVT U663 ( .A1(p2_iw_r[25]), .A2(n551), .A3(n550), .A4(qd_b[25]), 
        .Y(n543) );
  NAND2X0_RVT U664 ( .A1(n552), .A2(x2data[25]), .Y(n542) );
  NAND4X0_RVT U665 ( .A1(n544), .A2(n543), .A3(n554), .A4(n542), .Y(
        i_s2val_tmp[25]) );
  AO22X1_RVT U666 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[25]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[26]), .Y(n546) );
  AO22X1_RVT U667 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[28]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[27]), .Y(n545) );
  OR2X1_RVT U668 ( .A1(n546), .A2(n545), .Y(n547) );
  HADDX1_RVT U669 ( .A0(n547), .B0(n18), .SO(n689) );
  AOI22X1_RVT U670 ( .A1(drd[24]), .A2(n775), .A3(p3res_sc[24]), .A4(n778), 
        .Y(n556) );
  AOI22X1_RVT U671 ( .A1(p2_iw_r[24]), .A2(n551), .A3(n550), .A4(qd_b[24]), 
        .Y(n555) );
  NAND2X0_RVT U672 ( .A1(n552), .A2(x2data[24]), .Y(n553) );
  NAND4X0_RVT U673 ( .A1(n556), .A2(n555), .A3(n554), .A4(n553), .Y(
        i_s2val_tmp[24]) );
  AO22X1_RVT U674 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[24]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[25]), .Y(n558) );
  AO22X1_RVT U675 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[27]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[26]), .Y(n557) );
  OR2X1_RVT U676 ( .A1(n558), .A2(n557), .Y(n561) );
  HADDX1_RVT U679 ( .A0(n561), .B0(n18), .SO(n690) );
  AO22X1_RVT U680 ( .A1(p2b_shift_by_one_a), .A2(i_s2val_tmp[25]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[24]), .Y(n563) );
  AO22X1_RVT U681 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[23]), .A3(
        p2b_shift_by_zero_a), .A4(i_s2val_tmp[26]), .Y(n562) );
  OR2X1_RVT U682 ( .A1(n563), .A2(n562), .Y(n564) );
  HADDX1_RVT U683 ( .A0(n564), .B0(n18), .SO(n691) );
  AO22X1_RVT U684 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[25]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[24]), .Y(n566) );
  AO22X1_RVT U685 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[22]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[23]), .Y(n565) );
  OR2X1_RVT U686 ( .A1(n566), .A2(n565), .Y(n567) );
  HADDX1_RVT U687 ( .A0(n567), .B0(n18), .SO(n692) );
  AO22X1_RVT U688 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[21]), .A3(
        p2b_shift_by_zero_a), .A4(i_s2val_tmp[24]), .Y(n569) );
  AO22X1_RVT U689 ( .A1(p2b_shift_by_two_a), .A2(i_s2val_tmp[22]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[23]), .Y(n568) );
  OR2X1_RVT U690 ( .A1(n569), .A2(n568), .Y(n570) );
  HADDX1_RVT U691 ( .A0(n570), .B0(n18), .SO(n693) );
  AO22X1_RVT U692 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[20]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[21]), .Y(n572) );
  AO22X1_RVT U693 ( .A1(p2b_shift_by_one_a), .A2(i_s2val_tmp[22]), .A3(
        p2b_shift_by_zero_a), .A4(i_s2val_tmp[23]), .Y(n571) );
  OR2X1_RVT U694 ( .A1(n572), .A2(n571), .Y(n573) );
  HADDX1_RVT U695 ( .A0(n573), .B0(n18), .SO(n694) );
  AO22X1_RVT U696 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[19]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[20]), .Y(n575) );
  AO22X1_RVT U697 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[22]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[21]), .Y(n574) );
  OR2X1_RVT U698 ( .A1(n575), .A2(n574), .Y(n576) );
  HADDX1_RVT U699 ( .A0(n576), .B0(n18), .SO(n695) );
  AO22X1_RVT U700 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[18]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[19]), .Y(n578) );
  AO22X1_RVT U701 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[21]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[20]), .Y(n577) );
  OR2X1_RVT U702 ( .A1(n578), .A2(n577), .Y(n579) );
  HADDX1_RVT U703 ( .A0(n579), .B0(n18), .SO(n696) );
  AO22X1_RVT U704 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[17]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[18]), .Y(n581) );
  AO22X1_RVT U705 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[20]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[19]), .Y(n580) );
  OR2X1_RVT U706 ( .A1(n581), .A2(n580), .Y(n582) );
  HADDX1_RVT U707 ( .A0(n582), .B0(n18), .SO(n697) );
  AO22X1_RVT U708 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[16]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[17]), .Y(n584) );
  AO22X1_RVT U709 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[19]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[18]), .Y(n583) );
  OR2X1_RVT U710 ( .A1(n584), .A2(n583), .Y(n585) );
  HADDX1_RVT U711 ( .A0(n585), .B0(n18), .SO(n698) );
  AO22X1_RVT U712 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[15]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[16]), .Y(n587) );
  AO22X1_RVT U713 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[18]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[17]), .Y(n586) );
  OR2X1_RVT U714 ( .A1(n587), .A2(n586), .Y(n588) );
  HADDX1_RVT U715 ( .A0(n588), .B0(n18), .SO(n699) );
  AO22X1_RVT U716 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[14]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[15]), .Y(n590) );
  AO22X1_RVT U717 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[17]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[16]), .Y(n589) );
  OR2X1_RVT U718 ( .A1(n590), .A2(n589), .Y(n591) );
  HADDX1_RVT U719 ( .A0(n591), .B0(n18), .SO(n700) );
  AO22X1_RVT U720 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[13]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[14]), .Y(n593) );
  AO22X1_RVT U721 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[16]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[15]), .Y(n592) );
  OR2X1_RVT U722 ( .A1(n593), .A2(n592), .Y(n594) );
  HADDX1_RVT U723 ( .A0(n594), .B0(n18), .SO(n701) );
  AO22X1_RVT U724 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[12]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[13]), .Y(n596) );
  AO22X1_RVT U725 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[15]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[14]), .Y(n595) );
  OR2X1_RVT U726 ( .A1(n596), .A2(n595), .Y(n597) );
  HADDX1_RVT U727 ( .A0(n597), .B0(n18), .SO(n702) );
  AO22X1_RVT U728 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[11]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[12]), .Y(n599) );
  AO22X1_RVT U729 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[14]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[13]), .Y(n598) );
  OR2X1_RVT U730 ( .A1(n599), .A2(n598), .Y(n600) );
  HADDX1_RVT U731 ( .A0(n600), .B0(n18), .SO(n703) );
  AO22X1_RVT U732 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[10]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[11]), .Y(n602) );
  AO22X1_RVT U733 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[13]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[12]), .Y(n601) );
  OR2X1_RVT U734 ( .A1(n602), .A2(n601), .Y(n603) );
  HADDX1_RVT U735 ( .A0(n603), .B0(n18), .SO(n704) );
  AO22X1_RVT U736 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[9]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[10]), .Y(n605) );
  AO22X1_RVT U737 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[12]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[11]), .Y(n604) );
  OR2X1_RVT U738 ( .A1(n605), .A2(n604), .Y(n606) );
  HADDX1_RVT U739 ( .A0(n606), .B0(n18), .SO(n705) );
  AO22X1_RVT U740 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[8]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[9]), .Y(n608) );
  AO22X1_RVT U741 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[11]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[10]), .Y(n607) );
  OR2X1_RVT U742 ( .A1(n608), .A2(n607), .Y(n609) );
  HADDX1_RVT U743 ( .A0(n609), .B0(n18), .SO(n706) );
  AO22X1_RVT U744 ( .A1(p2b_shift_by_one_a), .A2(i_s2val_tmp[9]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[8]), .Y(n611) );
  AO22X1_RVT U745 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[7]), .A3(
        p2b_shift_by_zero_a), .A4(i_s2val_tmp[10]), .Y(n610) );
  OR2X1_RVT U746 ( .A1(n611), .A2(n610), .Y(n612) );
  HADDX1_RVT U747 ( .A0(n612), .B0(n18), .SO(n707) );
  AO22X1_RVT U748 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[9]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[8]), .Y(n614) );
  AO22X1_RVT U749 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[6]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[7]), .Y(n613) );
  OR2X1_RVT U750 ( .A1(n614), .A2(n613), .Y(n615) );
  HADDX1_RVT U751 ( .A0(n615), .B0(n18), .SO(n708) );
  AO22X1_RVT U752 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[5]), .A3(
        p2b_shift_by_zero_a), .A4(i_s2val_tmp[8]), .Y(n617) );
  AO22X1_RVT U753 ( .A1(p2b_shift_by_one_a), .A2(i_s2val_tmp[7]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[6]), .Y(n616) );
  OR2X1_RVT U754 ( .A1(n617), .A2(n616), .Y(n619) );
  HADDX1_RVT U755 ( .A0(n619), .B0(n18), .SO(n709) );
  AO22X1_RVT U756 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[4]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[5]), .Y(n621) );
  AO22X1_RVT U757 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[7]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[6]), .Y(n620) );
  OR2X1_RVT U758 ( .A1(n621), .A2(n620), .Y(n622) );
  HADDX1_RVT U759 ( .A0(n622), .B0(n18), .SO(n710) );
  AO22X1_RVT U760 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[3]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[4]), .Y(n624) );
  AO22X1_RVT U761 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[6]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[5]), .Y(n623) );
  OR2X1_RVT U762 ( .A1(n624), .A2(n623), .Y(n625) );
  HADDX1_RVT U763 ( .A0(n625), .B0(n18), .SO(n711) );
  AO22X1_RVT U764 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[2]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[3]), .Y(n627) );
  AO22X1_RVT U765 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[5]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[4]), .Y(n626) );
  OR2X1_RVT U766 ( .A1(n627), .A2(n626), .Y(n628) );
  HADDX1_RVT U767 ( .A0(n628), .B0(n18), .SO(n712) );
  AO22X1_RVT U768 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[1]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[2]), .Y(n630) );
  AO22X1_RVT U769 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[4]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[3]), .Y(n629) );
  OR2X1_RVT U770 ( .A1(n630), .A2(n629), .Y(n631) );
  HADDX1_RVT U771 ( .A0(n631), .B0(n18), .SO(n713) );
  AO22X1_RVT U772 ( .A1(p2b_shift_by_three_a), .A2(i_s2val_tmp[0]), .A3(
        p2b_shift_by_two_a), .A4(i_s2val_tmp[1]), .Y(n633) );
  AO22X1_RVT U773 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[3]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[2]), .Y(n632) );
  OR2X1_RVT U774 ( .A1(n633), .A2(n632), .Y(n634) );
  HADDX1_RVT U775 ( .A0(n634), .B0(n18), .SO(n714) );
  AO222X1_RVT U776 ( .A1(i_s2val_tmp[1]), .A2(p2b_shift_by_one_a), .A3(
        i_s2val_tmp[0]), .A4(p2b_shift_by_two_a), .A5(i_s2val_tmp[2]), .A6(
        p2b_shift_by_zero_a), .Y(n635) );
  HADDX1_RVT U777 ( .A0(n18), .B0(n635), .SO(n715) );
  AO22X1_RVT U778 ( .A1(p2b_shift_by_zero_a), .A2(i_s2val_tmp[1]), .A3(
        p2b_shift_by_one_a), .A4(i_s2val_tmp[0]), .Y(n636) );
  HADDX1_RVT U779 ( .A0(n18), .B0(n636), .SO(n716) );
  NAND2X0_RVT U780 ( .A1(i_s2val_tmp[0]), .A2(p2b_shift_by_zero_a), .Y(n638)
         );
  HADDX1_RVT U781 ( .A0(n797), .B0(n638), .SO(n717) );
  AND2X1_RVT U782 ( .A1(en2b), .A2(p2b_iv), .Y(N14) );
  INVX1_RVT U783 ( .A(x_idecode2b), .Y(n640) );
  AND2X1_RVT U784 ( .A1(N14), .A2(n640), .Y(i_basecase_reg2_en_a) );
  AO21X1_RVT U785 ( .A1(en2b), .A2(p2bint), .A3(i_basecase_reg2_en_a), .Y(
        i_basecase_reg1_en_a) );
  AND2X1_RVT U786 ( .A1(N14), .A2(x_idecode2b), .Y(i_extension_reg_en_a) );
  AND3X1_RVT U289 ( .A1(n210), .A2(n339), .A3(n792), .Y(n396) );
  AO21X1_RVT U265 ( .A1(n193), .A2(n192), .A3(n191), .Y(n199) );
  NAND2X0_RVT U27 ( .A1(sc_reg2), .A2(n767), .Y(n153) );
  INVX1_RVT U2 ( .A(p2bint), .Y(n750) );
  INVX1_RVT U4 ( .A(rst_a), .Y(n752) );
  INVX1_RVT U5 ( .A(rst_a), .Y(n753) );
  INVX1_RVT U6 ( .A(rst_a), .Y(n754) );
  INVX1_RVT U7 ( .A(rst_a), .Y(n755) );
  INVX1_RVT U8 ( .A(rst_a), .Y(n756) );
  INVX1_RVT U9 ( .A(rst_a), .Y(n757) );
  INVX1_RVT U15 ( .A(sc_load1), .Y(n763) );
  INVX1_RVT U19 ( .A(sc_load2), .Y(n767) );
  INVX1_RVT U23 ( .A(n197), .Y(n771) );
  NBUFFX4_RVT U276 ( .A(n550), .Y(n790) );
  INVX1_RVT U284 ( .A(n205), .Y(n792) );
  INVX1_RVT U298 ( .A(n18), .Y(n797) );
  OR2X1_RVT U91 ( .A1(n51), .A2(n50), .Y(i_s2val_tmp[1]) );
  OR2X1_RVT U66 ( .A1(n30), .A2(n29), .Y(i_s2val_tmp[10]) );
  NAND2X0_RVT U322 ( .A1(n389), .A2(p2b_shimm_data[12]), .Y(n336) );
  AND2X1_RVT U271 ( .A1(p2b_blcc_a), .A2(p2b_delay_slot), .Y(n385) );
  AND4X1_RVT U497 ( .A1(n399), .A2(s2a[1]), .A3(s2a[0]), .A4(n468), .Y(n499)
         );
  AND2X1_RVT U278 ( .A1(n200), .A2(p2b_shimm_s1_a), .Y(n389) );
  AND4X1_RVT U44 ( .A1(s2a[5]), .A2(n23), .A3(n41), .A4(n156), .Y(n552) );
  NOR3X0_RVT U36 ( .A1(s2a[0]), .A2(n11), .A3(n156), .Y(n551) );
  AND4X1_RVT U58 ( .A1(n23), .A2(n399), .A3(s2a[1]), .A4(s2a[0]), .Y(n151) );
  NAND2X0_RVT U47 ( .A1(p2b_shimm_data[12]), .A2(n83), .Y(n554) );
  AND3X1_RVT U46 ( .A1(p2b_shimm_s2_a), .A2(n1400), .A3(n13), .Y(n83) );
  NAND3X0_RVT U254 ( .A1(sc_reg1), .A2(n763), .A3(n750), .Y(n197) );
  OR2X1_RVT U28 ( .A1(mstore2b), .A2(n153), .Y(n13) );
  INVX1_RVT U24 ( .A(n153), .Y(n772) );
  INVX1_RVT U29 ( .A(n153), .Y(n774) );
  INVX1_RVT U210 ( .A(n199), .Y(n781) );
  INVX1_RVT U21 ( .A(n197), .Y(n769) );
  NOR2X0_RVT U440 ( .A1(n339), .A2(s1a[1]), .Y(n395) );
  INVX1_RVT U50 ( .A(n1400), .Y(n775) );
  INVX1_RVT U263 ( .A(n554), .Y(n788) );
  INVX1_RVT U52 ( .A(n1400), .Y(n777) );
  INVX1_RVT U53 ( .A(n13), .Y(n778) );
  INVX1_RVT U209 ( .A(n13), .Y(n780) );
  AO22X2_RVT U49 ( .A1(p2b_abs_op), .A2(i_s2val_tmp[31]), .A3(p2b_arithiv), 
        .A4(p2b_alu_op[1]), .Y(n18) );
  OR3X2_RVT U267 ( .A1(p2b_jlcc_a), .A2(p2b_blcc_a), .A3(n209), .Y(n204) );
endmodule


module cpu_isle_dec32_0 ( a, q );
  input [7:0] a;
  output [7:0] q;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10;

  INVX1_RVT U2 ( .A(a[0]), .Y(q[0]) );
  INVX1_RVT U3 ( .A(a[1]), .Y(n1) );
  AO22X1_RVT U4 ( .A1(a[1]), .A2(a[0]), .A3(n1), .A4(q[0]), .Y(q[1]) );
  OR3X1_RVT U5 ( .A1(a[2]), .A2(a[1]), .A3(a[0]), .Y(n4) );
  INVX1_RVT U6 ( .A(n4), .Y(n2) );
  AO221X1_RVT U7 ( .A1(a[2]), .A2(a[1]), .A3(a[2]), .A4(a[0]), .A5(n2), .Y(
        q[2]) );
  OR2X1_RVT U8 ( .A1(a[3]), .A2(n4), .Y(n6) );
  INVX1_RVT U9 ( .A(n6), .Y(n3) );
  AO21X1_RVT U10 ( .A1(a[3]), .A2(n4), .A3(n3), .Y(q[3]) );
  OR2X1_RVT U11 ( .A1(a[4]), .A2(n6), .Y(n8) );
  INVX1_RVT U12 ( .A(n8), .Y(n5) );
  AO21X1_RVT U13 ( .A1(a[4]), .A2(n6), .A3(n5), .Y(q[4]) );
  OR2X1_RVT U14 ( .A1(a[5]), .A2(n8), .Y(n9) );
  INVX1_RVT U15 ( .A(n9), .Y(n7) );
  AO21X1_RVT U16 ( .A1(a[5]), .A2(n8), .A3(n7), .Y(q[5]) );
  NOR2X0_RVT U17 ( .A1(a[6]), .A2(n9), .Y(n10) );
  AO21X1_RVT U18 ( .A1(a[6]), .A2(n9), .A3(n10), .Y(q[6]) );
  HADDX1_RVT U19 ( .A0(a[7]), .B0(n10), .SO(q[7]) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_loopcnt_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_loopcnt_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_loopcnt_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_loopcnt_DP_OP_14J11_123_8061_J11_0_0 ( I1, I2, O1 );
  input [22:0] I1;
  input [23:0] I2;
  output O1;
  wire   n317, n319, n320, n321, n322, n323, n324, n325, n326, n327, n328,
         n329, n330, n331, n332, n333, n334, n335, n336, n337, n338, n339,
         n340, n341, n342, n343, n344, n345, n346, n347, n348, n349, n350,
         n351, n352, n353, n354, n355, n356, n357, n358, n359, n360, n361,
         n362, n363, n364, n365, n366, n367;

  AOI22X1_RVT U269 ( .A1(n367), .A2(I1[0]), .A3(I1[1]), .A4(I2[2]), .Y(n317)
         );
  OA221X1_RVT U270 ( .A1(n367), .A2(I1[0]), .A3(I1[1]), .A4(I2[2]), .A5(n317), 
        .Y(n324) );
  OR3X1_RVT U271 ( .A1(I1[3]), .A2(I1[1]), .A3(I1[2]), .Y(n341) );
  OR2X1_RVT U272 ( .A1(I1[4]), .A2(n341), .Y(n320) );
  FADDX1_RVT U273 ( .A(I1[5]), .B(I2[6]), .CI(n320), .S(n323) );
  OR2X1_RVT U274 ( .A1(I1[1]), .A2(I1[2]), .Y(n319) );
  FADDX1_RVT U275 ( .A(I1[3]), .B(I2[4]), .CI(n319), .S(n322) );
  OR2X1_RVT U276 ( .A1(n320), .A2(I1[5]), .Y(n339) );
  OR2X1_RVT U277 ( .A1(I1[6]), .A2(n339), .Y(n325) );
  FADDX1_RVT U278 ( .A(I1[7]), .B(I2[8]), .CI(n325), .S(n321) );
  AND4X1_RVT U279 ( .A1(n324), .A2(n323), .A3(n322), .A4(n321), .Y(n331) );
  OR2X1_RVT U280 ( .A1(I1[7]), .A2(n325), .Y(n340) );
  OR2X1_RVT U281 ( .A1(I1[8]), .A2(n340), .Y(n326) );
  OR2X1_RVT U282 ( .A1(I1[9]), .A2(n326), .Y(n346) );
  OR2X1_RVT U283 ( .A1(I1[10]), .A2(n346), .Y(n327) );
  FADDX1_RVT U284 ( .A(I1[11]), .B(I2[12]), .CI(n327), .S(n330) );
  FADDX1_RVT U285 ( .A(I1[9]), .B(I2[10]), .CI(n326), .S(n329) );
  OR2X1_RVT U286 ( .A1(I1[11]), .A2(n327), .Y(n347) );
  OR2X1_RVT U287 ( .A1(I1[12]), .A2(n347), .Y(n332) );
  FADDX1_RVT U288 ( .A(I1[13]), .B(I2[14]), .CI(n332), .S(n328) );
  AND4X1_RVT U289 ( .A1(n331), .A2(n330), .A3(n329), .A4(n328), .Y(n338) );
  OR2X1_RVT U290 ( .A1(I1[13]), .A2(n332), .Y(n348) );
  OR2X1_RVT U291 ( .A1(I1[14]), .A2(n348), .Y(n333) );
  FADDX1_RVT U292 ( .A(I1[15]), .B(I2[16]), .CI(n333), .S(n337) );
  OR2X1_RVT U293 ( .A1(I1[15]), .A2(n333), .Y(n355) );
  OR2X1_RVT U294 ( .A1(I1[16]), .A2(n355), .Y(n334) );
  FADDX1_RVT U295 ( .A(I1[17]), .B(I2[18]), .CI(n334), .S(n336) );
  OR2X1_RVT U296 ( .A1(I1[17]), .A2(n334), .Y(n354) );
  OR2X1_RVT U297 ( .A1(I1[18]), .A2(n354), .Y(n353) );
  FADDX1_RVT U298 ( .A(I1[19]), .B(I2[20]), .CI(n353), .S(n335) );
  AND4X1_RVT U299 ( .A1(n338), .A2(n337), .A3(n336), .A4(n335), .Y(n366) );
  FADDX1_RVT U300 ( .A(I1[1]), .B(I1[2]), .CI(I2[3]), .S(n345) );
  FADDX1_RVT U301 ( .A(I1[6]), .B(I2[7]), .CI(n339), .S(n344) );
  FADDX1_RVT U302 ( .A(I1[8]), .B(I2[9]), .CI(n340), .S(n343) );
  FADDX1_RVT U303 ( .A(I1[4]), .B(I2[5]), .CI(n341), .S(n342) );
  AND4X1_RVT U304 ( .A1(n345), .A2(n344), .A3(n343), .A4(n342), .Y(n352) );
  FADDX1_RVT U305 ( .A(I1[10]), .B(I2[11]), .CI(n346), .S(n351) );
  FADDX1_RVT U306 ( .A(I1[12]), .B(I2[13]), .CI(n347), .S(n350) );
  FADDX1_RVT U307 ( .A(I1[14]), .B(I2[15]), .CI(n348), .S(n349) );
  AND4X1_RVT U308 ( .A1(n352), .A2(n351), .A3(n350), .A4(n349), .Y(n359) );
  OR2X1_RVT U309 ( .A1(I1[19]), .A2(n353), .Y(n360) );
  FADDX1_RVT U310 ( .A(I1[20]), .B(I2[21]), .CI(n360), .S(n358) );
  FADDX1_RVT U311 ( .A(I1[18]), .B(I2[19]), .CI(n354), .S(n357) );
  FADDX1_RVT U312 ( .A(I1[16]), .B(I2[17]), .CI(n355), .S(n356) );
  AND4X1_RVT U313 ( .A1(n359), .A2(n358), .A3(n357), .A4(n356), .Y(n365) );
  OR2X1_RVT U314 ( .A1(I1[20]), .A2(n360), .Y(n362) );
  OR2X1_RVT U315 ( .A1(I1[21]), .A2(n362), .Y(n361) );
  FADDX1_RVT U316 ( .A(I1[22]), .B(I2[23]), .CI(n361), .S(n364) );
  FADDX1_RVT U317 ( .A(I1[21]), .B(I2[22]), .CI(n362), .S(n363) );
  AND4X1_RVT U318 ( .A1(n366), .A2(n365), .A3(n364), .A4(n363), .Y(O1) );
  INVX1_RVT U268 ( .A(I2[1]), .Y(n367) );
endmodule


module cpu_isle_loopcnt_DP_OP_13J11_122_8061_J11_0_0 ( I1, I2, O1 );
  input [22:0] I1;
  input [23:0] I2;
  output O1;
  wire   n309, n310, n311, n312, n313, n314, n315, n316, n317, n318, n319,
         n320, n321, n322, n323, n324, n325, n326, n327, n328, n329, n330,
         n331, n332, n333, n334, n335, n336, n337, n338, n339, n340, n341,
         n342, n343, n344, n345, n346, n347, n348, n349, n350, n351, n352,
         n353, n354, n355, n356, n357, n358, n359;

  FADDX1_RVT U260 ( .A(I1[0]), .B(I1[1]), .CI(I2[2]), .S(n314) );
  OR3X1_RVT U261 ( .A1(I1[2]), .A2(I1[0]), .A3(I1[1]), .Y(n309) );
  FADDX1_RVT U262 ( .A(I1[3]), .B(I2[4]), .CI(n309), .S(n313) );
  OR4X2_RVT U263 ( .A1(I1[3]), .A2(I1[2]), .A3(I1[0]), .A4(I1[1]), .Y(n328) );
  OR2X1_RVT U264 ( .A1(n328), .A2(I1[4]), .Y(n310) );
  FADDX1_RVT U265 ( .A(I1[5]), .B(I2[6]), .CI(n310), .S(n312) );
  OR2X1_RVT U266 ( .A1(I1[5]), .A2(n310), .Y(n336) );
  OR2X1_RVT U267 ( .A1(I1[6]), .A2(n336), .Y(n315) );
  FADDX1_RVT U268 ( .A(I1[7]), .B(I2[8]), .CI(n315), .S(n311) );
  NAND4X0_RVT U269 ( .A1(n314), .A2(n313), .A3(n312), .A4(n311), .Y(n359) );
  OR2X1_RVT U270 ( .A1(I1[7]), .A2(n315), .Y(n327) );
  OR2X1_RVT U271 ( .A1(I1[8]), .A2(n327), .Y(n316) );
  OR2X1_RVT U272 ( .A1(I1[9]), .A2(n316), .Y(n343) );
  OR2X1_RVT U273 ( .A1(I1[10]), .A2(n343), .Y(n317) );
  FADDX1_RVT U274 ( .A(I1[11]), .B(I2[12]), .CI(n317), .S(n320) );
  FADDX1_RVT U275 ( .A(I1[9]), .B(I2[10]), .CI(n316), .S(n319) );
  OR2X1_RVT U276 ( .A1(I1[11]), .A2(n317), .Y(n334) );
  OR2X1_RVT U277 ( .A1(I1[12]), .A2(n334), .Y(n321) );
  FADDX1_RVT U278 ( .A(I1[13]), .B(I2[14]), .CI(n321), .S(n318) );
  NAND3X0_RVT U279 ( .A1(n320), .A2(n319), .A3(n318), .Y(n358) );
  OR2X1_RVT U280 ( .A1(I1[13]), .A2(n321), .Y(n335) );
  OR2X1_RVT U281 ( .A1(I1[14]), .A2(n335), .Y(n322) );
  FADDX1_RVT U282 ( .A(I1[15]), .B(I2[16]), .CI(n322), .S(n326) );
  OR2X1_RVT U283 ( .A1(I1[15]), .A2(n322), .Y(n342) );
  OR2X1_RVT U284 ( .A1(I1[16]), .A2(n342), .Y(n323) );
  FADDX1_RVT U285 ( .A(I1[17]), .B(I2[18]), .CI(n323), .S(n325) );
  OR2X1_RVT U286 ( .A1(I1[17]), .A2(n323), .Y(n341) );
  OR2X1_RVT U287 ( .A1(I1[18]), .A2(n341), .Y(n348) );
  FADDX1_RVT U288 ( .A(I1[19]), .B(I2[20]), .CI(n348), .S(n324) );
  NAND3X0_RVT U289 ( .A1(n326), .A2(n325), .A3(n324), .Y(n357) );
  HADDX1_RVT U290 ( .A0(I1[0]), .B0(I2[1]), .SO(n333) );
  FADDX1_RVT U291 ( .A(I1[8]), .B(I2[9]), .CI(n327), .S(n332) );
  FADDX1_RVT U292 ( .A(I1[4]), .B(I2[5]), .CI(n328), .S(n331) );
  OR2X1_RVT U293 ( .A1(I1[0]), .A2(I1[1]), .Y(n329) );
  FADDX1_RVT U294 ( .A(I1[2]), .B(I2[3]), .CI(n329), .S(n330) );
  AND4X1_RVT U295 ( .A1(n333), .A2(n332), .A3(n331), .A4(n330), .Y(n340) );
  FADDX1_RVT U296 ( .A(I1[12]), .B(I2[13]), .CI(n334), .S(n339) );
  FADDX1_RVT U297 ( .A(I1[14]), .B(I2[15]), .CI(n335), .S(n338) );
  FADDX1_RVT U298 ( .A(I1[6]), .B(I2[7]), .CI(n336), .S(n337) );
  AND4X1_RVT U299 ( .A1(n340), .A2(n339), .A3(n338), .A4(n337), .Y(n347) );
  FADDX1_RVT U300 ( .A(I1[18]), .B(I2[19]), .CI(n341), .S(n346) );
  FADDX1_RVT U301 ( .A(I1[16]), .B(I2[17]), .CI(n342), .S(n345) );
  FADDX1_RVT U302 ( .A(I1[10]), .B(I2[11]), .CI(n343), .S(n344) );
  AND4X1_RVT U303 ( .A1(n347), .A2(n346), .A3(n345), .A4(n344), .Y(n355) );
  OR2X1_RVT U304 ( .A1(I1[19]), .A2(n348), .Y(n351) );
  OR2X1_RVT U305 ( .A1(I1[20]), .A2(n351), .Y(n350) );
  OR2X1_RVT U306 ( .A1(I1[21]), .A2(n350), .Y(n349) );
  FADDX1_RVT U307 ( .A(I1[22]), .B(I2[23]), .CI(n349), .S(n354) );
  FADDX1_RVT U308 ( .A(I1[21]), .B(I2[22]), .CI(n350), .S(n353) );
  FADDX1_RVT U309 ( .A(I1[20]), .B(I2[21]), .CI(n351), .S(n352) );
  NAND4X0_RVT U310 ( .A1(n355), .A2(n354), .A3(n353), .A4(n352), .Y(n356) );
  NOR4X1_RVT U311 ( .A1(n359), .A2(n358), .A3(n357), .A4(n356), .Y(O1) );
endmodule


module cpu_isle_loopcnt_0 ( clk, rst_a, aux_addr, aux_dataw, aux_write, 
        currentpc_r, en1, en2, kill_p1_nlp_a, loopcount_hit_a, p1int, 
        p2_lp_instr, p2_target, p2condtrue, p2int, p2iv, p3result, 
        pc_is_linear_r, pcen, pcounter_jmp_restart_r, loop_int_holdoff_a, 
        do_loop_a, loop_kill_p1_a, loopcount_r, loopend_hit_a, loopend_r, 
        loopstart_r );
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [23:0] currentpc_r;
  input [23:0] p2_target;
  input [31:0] p3result;
  output [7:0] loopcount_r;
  output [23:0] loopend_r;
  output [23:0] loopstart_r;
  input clk, rst_a, aux_write, en1, en2, kill_p1_nlp_a, loopcount_hit_a, p1int,
         p2_lp_instr, p2condtrue, p2int, p2iv, pc_is_linear_r, pcen,
         pcounter_jmp_restart_r;
  output loop_int_holdoff_a, do_loop_a, loop_kill_p1_a, loopend_hit_a;
  wire   i_last_lp_instr_32_r, i_last_lp_instr_32_nxt, N21, N22, N18, N14, N10,
         net20543, net20618, net20692, n4, n5, n8, n11, n13, n140, n17, n20,
         n220, n46, n73, n2, n3, n6, n7, n9, n100, n12, n15, n16, n180, n19,
         n210, n23, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35,
         n36, n37, n38, n39, n41, n42, n43, n44, n45, n47, n48, n49, n50, n51,
         n52, n53, n54, n55, n60, n62, n63, n64, n65, n66, n68, n69, n70, n71,
         n72, n83, n84, n85, n86, n87;
  wire   [7:0] i_lp_cnt_minus_1_a;

  cpu_isle_dec32_0 U_dec32 ( .a(loopcount_r), .q(i_lp_cnt_minus_1_a) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_loopcnt_0 clk_gate_i_lp_cnt_r_reg ( .CLK(clk), 
        .EN(N10), .ENCLK(net20543), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_loopcnt_2 clk_gate_i_lp_end_r_reg ( .CLK(clk), 
        .EN(N18), .ENCLK(net20618), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_loopcnt_1 clk_gate_i_lp_start_r_reg ( .CLK(clk), .EN(N14), .ENCLK(net20692), .TE(1'b0) );
  cpu_isle_loopcnt_DP_OP_14J11_123_8061_J11_0_0 DP_OP_14J11_123_8061 ( .I1(
        loopend_r[23:1]), .I2({currentpc_r[23:1], 1'b0}), .O1(N22) );
  cpu_isle_loopcnt_DP_OP_13J11_122_8061_J11_0_0 DP_OP_13J11_122_8061 ( .I1(
        loopend_r[23:1]), .I2({currentpc_r[23:1], 1'b0}), .O1(N21) );
  SDFFARX1_RVT i_lp_end_r_reg_21_ ( .D(p2_target[22]), .SI(aux_dataw[22]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[22]), .QN(n8) );
  SDFFARX1_RVT i_lp_end_r_reg_19_ ( .D(p2_target[20]), .SI(aux_dataw[20]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[20]), .QN(n5) );
  SDFFARX1_RVT i_lp_end_r_reg_14_ ( .D(p2_target[15]), .SI(aux_dataw[15]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[15]), .QN(n17) );
  SDFFARX1_RVT i_lp_end_r_reg_13_ ( .D(p2_target[14]), .SI(aux_dataw[14]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[14]), .QN(n13) );
  SDFFARX1_RVT i_lp_end_r_reg_12_ ( .D(p2_target[13]), .SI(aux_dataw[13]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[13]), .QN(n20) );
  SDFFARX1_RVT i_lp_end_r_reg_11_ ( .D(p2_target[12]), .SI(aux_dataw[12]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[12]), .QN(n4) );
  SDFFARX1_RVT i_lp_end_r_reg_9_ ( .D(p2_target[10]), .SI(aux_dataw[10]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[10]), .QN(n46) );
  SDFFARX1_RVT i_lp_end_r_reg_7_ ( .D(p2_target[8]), .SI(aux_dataw[8]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[8]), .QN(n140) );
  SDFFARX1_RVT i_lp_end_r_reg_2_ ( .D(p2_target[3]), .SI(aux_dataw[3]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[3]), .QN(n220) );
  SDFFARX1_RVT i_lp_end_r_reg_1_ ( .D(p2_target[2]), .SI(aux_dataw[2]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[2]), .QN(n11) );
  SDFFASX1_RVT i_last_lp_instr_32_r_reg ( .D(1'b1), .SI(N18), .SE(
        i_last_lp_instr_32_nxt), .CLK(clk), .SETB(n85), .QN(
        i_last_lp_instr_32_r) );
  SDFFARX1_RVT i_lp_cnt_r_reg_0_ ( .D(i_lp_cnt_minus_1_a[0]), .SI(p3result[0]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[0]), 
        .QN(n73) );
  SDFFARX1_RVT i_lp_start_r_reg_3_ ( .D(currentpc_r[4]), .SI(aux_dataw[4]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[4]) );
  SDFFARX1_RVT i_lp_start_r_reg_2_ ( .D(currentpc_r[3]), .SI(aux_dataw[3]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[3]) );
  SDFFARX1_RVT i_lp_start_r_reg_1_ ( .D(currentpc_r[2]), .SI(aux_dataw[2]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[2]) );
  SDFFARX1_RVT i_lp_start_r_reg_0_ ( .D(currentpc_r[1]), .SI(aux_dataw[1]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[1]) );
  SDFFARX1_RVT i_lp_end_r_reg_20_ ( .D(p2_target[21]), .SI(aux_dataw[21]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[21]) );
  SDFFARX1_RVT i_lp_end_r_reg_18_ ( .D(p2_target[19]), .SI(aux_dataw[19]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[19]) );
  SDFFARX1_RVT i_lp_end_r_reg_17_ ( .D(p2_target[18]), .SI(aux_dataw[18]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[18]) );
  SDFFARX1_RVT i_lp_end_r_reg_16_ ( .D(p2_target[17]), .SI(aux_dataw[17]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[17]) );
  SDFFARX1_RVT i_lp_end_r_reg_15_ ( .D(p2_target[16]), .SI(aux_dataw[16]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[16]) );
  SDFFARX1_RVT i_lp_end_r_reg_10_ ( .D(p2_target[11]), .SI(aux_dataw[11]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[11]) );
  SDFFARX1_RVT i_lp_start_r_reg_22_ ( .D(currentpc_r[23]), .SI(aux_dataw[23]), 
        .SE(n60), .CLK(net20692), .RSTB(n83), .Q(loopstart_r[23]) );
  SDFFARX1_RVT i_lp_start_r_reg_21_ ( .D(currentpc_r[22]), .SI(aux_dataw[22]), 
        .SE(n60), .CLK(net20692), .RSTB(n83), .Q(loopstart_r[22]) );
  SDFFARX1_RVT i_lp_start_r_reg_20_ ( .D(currentpc_r[21]), .SI(aux_dataw[21]), 
        .SE(n60), .CLK(net20692), .RSTB(n83), .Q(loopstart_r[21]) );
  SDFFARX1_RVT i_lp_start_r_reg_19_ ( .D(currentpc_r[20]), .SI(aux_dataw[20]), 
        .SE(n60), .CLK(net20692), .RSTB(n83), .Q(loopstart_r[20]) );
  SDFFARX1_RVT i_lp_start_r_reg_18_ ( .D(currentpc_r[19]), .SI(aux_dataw[19]), 
        .SE(n60), .CLK(net20692), .RSTB(n83), .Q(loopstart_r[19]) );
  SDFFARX1_RVT i_lp_start_r_reg_17_ ( .D(currentpc_r[18]), .SI(aux_dataw[18]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[18]) );
  SDFFARX1_RVT i_lp_start_r_reg_16_ ( .D(currentpc_r[17]), .SI(aux_dataw[17]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[17]) );
  SDFFARX1_RVT i_lp_start_r_reg_15_ ( .D(currentpc_r[16]), .SI(aux_dataw[16]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[16]) );
  SDFFARX1_RVT i_lp_start_r_reg_14_ ( .D(currentpc_r[15]), .SI(aux_dataw[15]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[15]) );
  SDFFARX1_RVT i_lp_start_r_reg_13_ ( .D(currentpc_r[14]), .SI(aux_dataw[14]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[14]) );
  SDFFARX1_RVT i_lp_start_r_reg_12_ ( .D(currentpc_r[13]), .SI(aux_dataw[13]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[13]) );
  SDFFARX1_RVT i_lp_start_r_reg_11_ ( .D(currentpc_r[12]), .SI(aux_dataw[12]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[12]) );
  SDFFARX1_RVT i_lp_start_r_reg_10_ ( .D(currentpc_r[11]), .SI(aux_dataw[11]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[11]) );
  SDFFARX1_RVT i_lp_start_r_reg_9_ ( .D(currentpc_r[10]), .SI(aux_dataw[10]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[10]) );
  SDFFARX1_RVT i_lp_start_r_reg_8_ ( .D(currentpc_r[9]), .SI(aux_dataw[9]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[9]) );
  SDFFARX1_RVT i_lp_start_r_reg_7_ ( .D(currentpc_r[8]), .SI(aux_dataw[8]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[8]) );
  SDFFARX1_RVT i_lp_start_r_reg_6_ ( .D(currentpc_r[7]), .SI(aux_dataw[7]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[7]) );
  SDFFARX1_RVT i_lp_start_r_reg_5_ ( .D(currentpc_r[6]), .SI(aux_dataw[6]), 
        .SE(n60), .CLK(net20692), .RSTB(n85), .Q(loopstart_r[6]) );
  SDFFARX1_RVT i_lp_start_r_reg_4_ ( .D(currentpc_r[5]), .SI(aux_dataw[5]), 
        .SE(n60), .CLK(net20692), .RSTB(n83), .Q(loopstart_r[5]) );
  SDFFARX1_RVT i_lp_end_r_reg_8_ ( .D(p2_target[9]), .SI(aux_dataw[9]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[9]) );
  SDFFARX1_RVT i_lp_end_r_reg_6_ ( .D(p2_target[7]), .SI(aux_dataw[7]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[7]) );
  SDFFARX1_RVT i_lp_end_r_reg_5_ ( .D(p2_target[6]), .SI(aux_dataw[6]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[6]) );
  SDFFARX1_RVT i_lp_end_r_reg_4_ ( .D(p2_target[5]), .SI(aux_dataw[5]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[5]) );
  SDFFARX1_RVT i_lp_end_r_reg_3_ ( .D(p2_target[4]), .SI(aux_dataw[4]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[4]) );
  SDFFARX1_RVT i_lp_end_r_reg_0_ ( .D(p2_target[1]), .SI(aux_dataw[1]), .SE(
        n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[1]) );
  SDFFARX1_RVT i_lp_end_r_reg_22_ ( .D(p2_target[23]), .SI(aux_dataw[23]), 
        .SE(n60), .CLK(net20618), .RSTB(n83), .Q(loopend_r[23]) );
  SDFFARX1_RVT i_lp_cnt_r_reg_1_ ( .D(i_lp_cnt_minus_1_a[1]), .SI(p3result[1]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[1])
         );
  SDFFARX1_RVT i_lp_cnt_r_reg_7_ ( .D(i_lp_cnt_minus_1_a[7]), .SI(p3result[7]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[7])
         );
  SDFFARX1_RVT i_lp_cnt_r_reg_6_ ( .D(i_lp_cnt_minus_1_a[6]), .SI(p3result[6]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[6])
         );
  SDFFARX1_RVT i_lp_cnt_r_reg_5_ ( .D(i_lp_cnt_minus_1_a[5]), .SI(p3result[5]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[5])
         );
  SDFFARX1_RVT i_lp_cnt_r_reg_4_ ( .D(i_lp_cnt_minus_1_a[4]), .SI(p3result[4]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[4])
         );
  SDFFARX1_RVT i_lp_cnt_r_reg_3_ ( .D(i_lp_cnt_minus_1_a[3]), .SI(p3result[3]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[3])
         );
  SDFFARX1_RVT i_lp_cnt_r_reg_2_ ( .D(i_lp_cnt_minus_1_a[2]), .SI(p3result[2]), 
        .SE(loopcount_hit_a), .CLK(net20543), .RSTB(n84), .Q(loopcount_r[2])
         );
  OAI22X1_RVT U4 ( .A1(n8), .A2(currentpc_r[22]), .A3(n11), .A4(currentpc_r[2]), .Y(n2) );
  AO221X1_RVT U5 ( .A1(n8), .A2(currentpc_r[22]), .A3(currentpc_r[2]), .A4(n11), .A5(n2), .Y(n50) );
  HADDX1_RVT U6 ( .A0(currentpc_r[20]), .B0(n5), .SO(n100) );
  AOI22X1_RVT U7 ( .A1(n17), .A2(currentpc_r[15]), .A3(currentpc_r[12]), .A4(
        n4), .Y(n3) );
  OA221X1_RVT U8 ( .A1(n17), .A2(currentpc_r[15]), .A3(currentpc_r[12]), .A4(
        n4), .A5(n3), .Y(n9) );
  AOI22X1_RVT U9 ( .A1(n20), .A2(currentpc_r[13]), .A3(n220), .A4(
        currentpc_r[3]), .Y(n6) );
  OA221X1_RVT U10 ( .A1(n20), .A2(currentpc_r[13]), .A3(n220), .A4(
        currentpc_r[3]), .A5(n6), .Y(n7) );
  NAND4X0_RVT U11 ( .A1(n100), .A2(pc_is_linear_r), .A3(n9), .A4(n7), .Y(n49)
         );
  AOI22X1_RVT U12 ( .A1(currentpc_r[8]), .A2(n140), .A3(currentpc_r[14]), .A4(
        n13), .Y(n12) );
  OA221X1_RVT U13 ( .A1(currentpc_r[8]), .A2(n140), .A3(currentpc_r[14]), .A4(
        n13), .A5(n12), .Y(n29) );
  INVX1_RVT U14 ( .A(currentpc_r[18]), .Y(n16) );
  AOI22X1_RVT U15 ( .A1(n16), .A2(loopend_r[18]), .A3(currentpc_r[10]), .A4(
        n46), .Y(n15) );
  OA221X1_RVT U16 ( .A1(n16), .A2(loopend_r[18]), .A3(currentpc_r[10]), .A4(
        n46), .A5(n15), .Y(n28) );
  INVX1_RVT U17 ( .A(currentpc_r[16]), .Y(n210) );
  INVX1_RVT U18 ( .A(currentpc_r[6]), .Y(n19) );
  AOI22X1_RVT U19 ( .A1(n210), .A2(loopend_r[16]), .A3(n19), .A4(loopend_r[6]), 
        .Y(n180) );
  OA221X1_RVT U20 ( .A1(n210), .A2(loopend_r[16]), .A3(n19), .A4(loopend_r[6]), 
        .A5(n180), .Y(n27) );
  INVX1_RVT U21 ( .A(currentpc_r[7]), .Y(n25) );
  INVX1_RVT U22 ( .A(currentpc_r[21]), .Y(n24) );
  AOI22X1_RVT U23 ( .A1(n25), .A2(loopend_r[7]), .A3(n24), .A4(loopend_r[21]), 
        .Y(n23) );
  OA221X1_RVT U24 ( .A1(n25), .A2(loopend_r[7]), .A3(n24), .A4(loopend_r[21]), 
        .A5(n23), .Y(n26) );
  NAND4X0_RVT U25 ( .A1(n29), .A2(n28), .A3(n27), .A4(n26), .Y(n48) );
  INVX1_RVT U26 ( .A(currentpc_r[9]), .Y(n32) );
  INVX1_RVT U27 ( .A(currentpc_r[17]), .Y(n31) );
  AOI22X1_RVT U28 ( .A1(n32), .A2(loopend_r[9]), .A3(n31), .A4(loopend_r[17]), 
        .Y(n30) );
  OA221X1_RVT U29 ( .A1(n32), .A2(loopend_r[9]), .A3(n31), .A4(loopend_r[17]), 
        .A5(n30), .Y(n45) );
  INVX1_RVT U30 ( .A(currentpc_r[4]), .Y(n35) );
  INVX1_RVT U31 ( .A(currentpc_r[5]), .Y(n34) );
  AOI22X1_RVT U32 ( .A1(n35), .A2(loopend_r[4]), .A3(n34), .A4(loopend_r[5]), 
        .Y(n33) );
  OA221X1_RVT U33 ( .A1(n35), .A2(loopend_r[4]), .A3(n34), .A4(loopend_r[5]), 
        .A5(n33), .Y(n44) );
  INVX1_RVT U34 ( .A(currentpc_r[23]), .Y(n38) );
  INVX1_RVT U35 ( .A(currentpc_r[11]), .Y(n37) );
  AOI22X1_RVT U36 ( .A1(n38), .A2(loopend_r[23]), .A3(n37), .A4(loopend_r[11]), 
        .Y(n36) );
  OA221X1_RVT U37 ( .A1(n38), .A2(loopend_r[23]), .A3(n37), .A4(loopend_r[11]), 
        .A5(n36), .Y(n43) );
  INVX1_RVT U38 ( .A(currentpc_r[19]), .Y(n41) );
  AOI22X1_RVT U40 ( .A1(n41), .A2(loopend_r[19]), .A3(n86), .A4(loopend_r[1]), 
        .Y(n39) );
  OA221X1_RVT U41 ( .A1(n41), .A2(loopend_r[19]), .A3(n86), .A4(loopend_r[1]), 
        .A5(n39), .Y(n42) );
  NAND4X0_RVT U42 ( .A1(n45), .A2(n44), .A3(n43), .A4(n42), .Y(n47) );
  NOR4X1_RVT U43 ( .A1(n50), .A2(n49), .A3(n48), .A4(n47), .Y(n53) );
  OR2X1_RVT U44 ( .A1(p2int), .A2(pcounter_jmp_restart_r), .Y(n69) );
  INVX1_RVT U45 ( .A(n69), .Y(n52) );
  OR4X2_RVT U46 ( .A1(loopcount_r[2]), .A2(loopcount_r[3]), .A3(loopcount_r[4]), .A4(loopcount_r[5]), .Y(n51) );
  OR4X2_RVT U47 ( .A1(n51), .A2(loopcount_r[7]), .A3(loopcount_r[1]), .A4(
        loopcount_r[6]), .Y(n71) );
  AND3X1_RVT U48 ( .A1(n53), .A2(n52), .A3(n71), .Y(loop_int_holdoff_a) );
  NBUFFX2_RVT U49 ( .A(loop_int_holdoff_a), .Y(loop_kill_p1_a) );
  INVX1_RVT U50 ( .A(i_last_lp_instr_32_r), .Y(n55) );
  OA21X1_RVT U51 ( .A1(n71), .A2(loopcount_r[0]), .A3(n53), .Y(n54) );
  NOR4X1_RVT U67 ( .A1(aux_addr[6]), .A2(aux_addr[7]), .A3(aux_addr[2]), .A4(
        aux_addr[3]), .Y(n66) );
  NOR4X1_RVT U68 ( .A1(aux_addr[10]), .A2(aux_addr[11]), .A3(aux_addr[4]), 
        .A4(aux_addr[5]), .Y(n65) );
  NOR4X1_RVT U69 ( .A1(aux_addr[14]), .A2(aux_addr[15]), .A3(aux_addr[8]), 
        .A4(aux_addr[9]), .Y(n64) );
  NAND2X0_RVT U70 ( .A1(aux_addr[1]), .A2(aux_write), .Y(n62) );
  NOR3X0_RVT U71 ( .A1(aux_addr[12]), .A2(aux_addr[13]), .A3(n62), .Y(n63) );
  OAI21X1_RVT U73 ( .A1(aux_addr[0]), .A2(n68), .A3(n60), .Y(N14) );
  INVX1_RVT U76 ( .A(loopend_hit_a), .Y(n70) );
  NOR4X1_RVT U77 ( .A1(p1int), .A2(n70), .A3(kill_p1_nlp_a), .A4(n69), .Y(n72)
         );
  OA21X1_RVT U78 ( .A1(n73), .A2(n71), .A3(n72), .Y(do_loop_a) );
  AO21X1_RVT U79 ( .A1(n72), .A2(pcen), .A3(loopcount_hit_a), .Y(N10) );
  AO21X1_RVT U81 ( .A1(loop_int_holdoff_a), .A2(en1), .A3(i_last_lp_instr_32_r), .Y(i_last_lp_instr_32_nxt) );
  NAND4X1_RVT U60 ( .A1(p2_lp_instr), .A2(p2condtrue), .A3(p2iv), .A4(en2), 
        .Y(n60) );
  INVX1_RVT U39 ( .A(rst_a), .Y(n83) );
  INVX1_RVT U53 ( .A(rst_a), .Y(n84) );
  INVX1_RVT U54 ( .A(rst_a), .Y(n85) );
  INVX1_RVT U55 ( .A(currentpc_r[1]), .Y(n86) );
  INVX1_RVT U56 ( .A(aux_addr[0]), .Y(n87) );
  OAI21X1_RVT U75 ( .A1(n68), .A2(n87), .A3(n60), .Y(N18) );
  NAND4X0_RVT U72 ( .A1(n66), .A2(n65), .A3(n64), .A4(n63), .Y(n68) );
  AO221X1_RVT U52 ( .A1(i_last_lp_instr_32_r), .A2(N22), .A3(n55), .A4(N21), 
        .A5(n54), .Y(loopend_hit_a) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_sync_regs_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_sync_regs_0 ( clk, rst_a, en, core_access, hold_host, en2, 
        fs2a, p2_s1a, p2_s2a, s1a, h_addr, h_read, wben, wbdata, wba, regadr, 
        ldvalid, s3p_qa, s3p_qb, p2iv, cr_hostr, test_mode, sr_xhold_host_a, 
        ldv_r0r31, qd_a, qd_b, s3p_aw, s3p_ara, s3p_arb, s3p_we, ck_en_w, 
        ck_en_w2, ck_en_a, ck_en_b );
  input [5:0] fs2a;
  input [5:0] p2_s1a;
  input [5:0] p2_s2a;
  input [5:0] s1a;
  input [31:0] h_addr;
  input [31:0] wbdata;
  input [5:0] wba;
  input [5:0] regadr;
  input [31:0] s3p_qa;
  input [31:0] s3p_qb;
  output [31:0] qd_a;
  output [31:0] qd_b;
  output [4:0] s3p_aw;
  output [4:0] s3p_ara;
  output [4:0] s3p_arb;
  input clk, rst_a, en, core_access, hold_host, en2, h_read, wben, ldvalid,
         p2iv, cr_hostr, test_mode;
  output sr_xhold_host_a, ldv_r0r31, s3p_we, ck_en_w, ck_en_w2, ck_en_a,
         ck_en_b;
  wire   i_p5_we_r, net20502, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n18, n21, n25, n26, n27, n28, n30, n38, n39, n41, n42, n43, n44, n45,
         n46, n47, n49, n50, n51, n52, n53, n56, n58, n59, n60, n61, n62, n63,
         n64, n65, n66, n67, n69, n70, n78, n79, n93, n94, n95, n96, n97, n98,
         n99, n100, n101, n102, n104, n106, n111;
  wire   [31:0] i_p5_wbdata_r;
  wire   [5:0] i_p5_wba_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_sync_regs_0 clk_gate_i_p5_wbdata_r_reg ( .CLK(
        clk), .EN(s3p_we), .ENCLK(net20502), .TE(1'b0) );
  DFFARX1_RVT i_p5_we_r_reg ( .D(s3p_we), .CLK(clk), .RSTB(n93), .Q(i_p5_we_r)
         );
  DFFARX1_RVT i_p5_wbdata_r_reg_31_ ( .D(wbdata[31]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[31]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_30_ ( .D(wbdata[30]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[30]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_29_ ( .D(wbdata[29]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[29]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_28_ ( .D(wbdata[28]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[28]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_27_ ( .D(wbdata[27]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[27]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_26_ ( .D(wbdata[26]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[26]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_25_ ( .D(wbdata[25]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[25]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_24_ ( .D(wbdata[24]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[24]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_23_ ( .D(wbdata[23]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[23]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_22_ ( .D(wbdata[22]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[22]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_21_ ( .D(wbdata[21]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[21]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_20_ ( .D(wbdata[20]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[20]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_19_ ( .D(wbdata[19]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[19]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_18_ ( .D(wbdata[18]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[18]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_17_ ( .D(wbdata[17]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[17]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_16_ ( .D(wbdata[16]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[16]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_15_ ( .D(wbdata[15]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[15]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_14_ ( .D(wbdata[14]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[14]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_13_ ( .D(wbdata[13]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[13]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_12_ ( .D(wbdata[12]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[12]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_11_ ( .D(wbdata[11]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[11]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_10_ ( .D(wbdata[10]), .CLK(net20502), .RSTB(
        n93), .Q(i_p5_wbdata_r[10]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_9_ ( .D(wbdata[9]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[9]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_8_ ( .D(wbdata[8]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[8]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_7_ ( .D(wbdata[7]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[7]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_6_ ( .D(wbdata[6]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[6]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_5_ ( .D(wbdata[5]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[5]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_4_ ( .D(wbdata[4]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[4]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_3_ ( .D(wbdata[3]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[3]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_2_ ( .D(wbdata[2]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[2]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_1_ ( .D(wbdata[1]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[1]) );
  DFFARX1_RVT i_p5_wbdata_r_reg_0_ ( .D(wbdata[0]), .CLK(net20502), .RSTB(n93), 
        .Q(i_p5_wbdata_r[0]) );
  DFFARX1_RVT i_p5_wba_r_reg_5_ ( .D(wba[5]), .CLK(net20502), .RSTB(n93), .Q(
        i_p5_wba_r[5]) );
  DFFARX1_RVT i_p5_wba_r_reg_4_ ( .D(wba[4]), .CLK(net20502), .RSTB(n93), .Q(
        i_p5_wba_r[4]) );
  DFFARX1_RVT i_p5_wba_r_reg_3_ ( .D(wba[3]), .CLK(net20502), .RSTB(n93), .Q(
        i_p5_wba_r[3]) );
  DFFARX1_RVT i_p5_wba_r_reg_2_ ( .D(wba[2]), .CLK(net20502), .RSTB(n93), .Q(
        i_p5_wba_r[2]) );
  DFFARX1_RVT i_p5_wba_r_reg_1_ ( .D(wba[1]), .CLK(net20502), .RSTB(n93), .Q(
        i_p5_wba_r[1]) );
  DFFARX1_RVT i_p5_wba_r_reg_0_ ( .D(wba[0]), .CLK(net20502), .RSTB(n93), .Q(
        i_p5_wba_r[0]) );
  INVX1_RVT U3 ( .A(wba[5]), .Y(n8) );
  INVX1_RVT U4 ( .A(wba[2]), .Y(n44) );
  INVX1_RVT U5 ( .A(wba[1]), .Y(n47) );
  NAND3X0_RVT U6 ( .A1(wba[3]), .A2(n44), .A3(n47), .Y(n7) );
  INVX1_RVT U7 ( .A(wba[4]), .Y(n41) );
  AO21X1_RVT U8 ( .A1(n44), .A2(n41), .A3(wba[3]), .Y(n6) );
  NAND4X0_RVT U9 ( .A1(wben), .A2(n8), .A3(n7), .A4(n6), .Y(n52) );
  INVX1_RVT U10 ( .A(n52), .Y(s3p_we) );
  OR2X1_RVT U14 ( .A1(i_p5_we_r), .A2(ck_en_w), .Y(n9) );
  AO21X1_RVT U15 ( .A1(en2), .A2(p2iv), .A3(n9), .Y(ck_en_b) );
  NBUFFX2_RVT U16 ( .A(ck_en_b), .Y(ck_en_a) );
  NBUFFX2_RVT U18 ( .A(wba[1]), .Y(s3p_aw[1]) );
  NBUFFX2_RVT U19 ( .A(wba[2]), .Y(s3p_aw[2]) );
  NBUFFX2_RVT U20 ( .A(wba[3]), .Y(s3p_aw[3]) );
  NBUFFX2_RVT U21 ( .A(wba[4]), .Y(s3p_aw[4]) );
  INVX1_RVT U22 ( .A(wba[3]), .Y(n45) );
  AO221X1_RVT U24 ( .A1(n45), .A2(fs2a[3]), .A3(wba[3]), .A4(n98), .A5(fs2a[5]), .Y(n14) );
  AO22X1_RVT U27 ( .A1(n99), .A2(wba[4]), .A3(wba[2]), .A4(n97), .Y(n10) );
  AO221X1_RVT U28 ( .A1(n41), .A2(fs2a[4]), .A3(n44), .A4(fs2a[2]), .A5(n10), 
        .Y(n13) );
  AO22X1_RVT U32 ( .A1(n95), .A2(wba[0]), .A3(wba[1]), .A4(n96), .Y(n11) );
  AO221X1_RVT U33 ( .A1(n94), .A2(fs2a[0]), .A3(n47), .A4(fs2a[1]), .A5(n11), 
        .Y(n12) );
  NOR4X1_RVT U34 ( .A1(n52), .A2(n14), .A3(n13), .A4(n12), .Y(n15) );
  INVX1_RVT U40 ( .A(i_p5_wba_r[1]), .Y(n61) );
  OA22X1_RVT U43 ( .A1(fs2a[3]), .A2(n63), .A3(fs2a[0]), .A4(n69), .Y(n18) );
  OA221X1_RVT U44 ( .A1(n98), .A2(i_p5_wba_r[3]), .A3(n95), .A4(i_p5_wba_r[0]), 
        .A5(n18), .Y(n27) );
  AOI22X1_RVT U46 ( .A1(n100), .A2(i_p5_wba_r[5]), .A3(n97), .A4(i_p5_wba_r[2]), .Y(n21) );
  OA221X1_RVT U47 ( .A1(n100), .A2(i_p5_wba_r[5]), .A3(n97), .A4(i_p5_wba_r[2]), .A5(n21), .Y(n26) );
  AO22X1_RVT U49 ( .A1(fs2a[4]), .A2(i_p5_wba_r[4]), .A3(n99), .A4(n58), .Y(
        n25) );
  NAND4X0_RVT U50 ( .A1(i_p5_we_r), .A2(n27), .A3(n26), .A4(n25), .Y(n28) );
  AO221X1_RVT U51 ( .A1(fs2a[1]), .A2(n61), .A3(n96), .A4(i_p5_wba_r[1]), .A5(
        n28), .Y(n30) );
  AND2X1_RVT U52 ( .A1(n106), .A2(n30), .Y(n38) );
  AO22X1_RVT U60 ( .A1(en2), .A2(p2_s1a[3]), .A3(n111), .A4(s1a[3]), .Y(
        s3p_ara[3]) );
  INVX1_RVT U96 ( .A(s1a[4]), .Y(n42) );
  AO221X1_RVT U97 ( .A1(wba[4]), .A2(n42), .A3(n41), .A4(s1a[4]), .A5(s1a[5]), 
        .Y(n51) );
  INVX1_RVT U98 ( .A(s1a[3]), .Y(n62) );
  INVX1_RVT U99 ( .A(s1a[2]), .Y(n60) );
  AO22X1_RVT U100 ( .A1(n62), .A2(wba[3]), .A3(wba[2]), .A4(n60), .Y(n43) );
  AO221X1_RVT U101 ( .A1(n45), .A2(s1a[3]), .A3(n44), .A4(s1a[2]), .A5(n43), 
        .Y(n50) );
  OAI22X1_RVT U102 ( .A1(n94), .A2(s1a[0]), .A3(n47), .A4(s1a[1]), .Y(n46) );
  AO221X1_RVT U103 ( .A1(n94), .A2(s1a[0]), .A3(s1a[1]), .A4(n47), .A5(n46), 
        .Y(n49) );
  NOR4X1_RVT U104 ( .A1(n52), .A2(n51), .A3(n50), .A4(n49), .Y(n53) );
  AOI22X1_RVT U111 ( .A1(n58), .A2(s1a[4]), .A3(n102), .A4(i_p5_wba_r[5]), .Y(
        n56) );
  OA221X1_RVT U112 ( .A1(n58), .A2(s1a[4]), .A3(n102), .A4(i_p5_wba_r[5]), 
        .A5(n56), .Y(n66) );
  AOI22X1_RVT U113 ( .A1(n61), .A2(s1a[1]), .A3(n60), .A4(i_p5_wba_r[2]), .Y(
        n59) );
  OA221X1_RVT U114 ( .A1(n61), .A2(s1a[1]), .A3(n60), .A4(i_p5_wba_r[2]), .A5(
        n59), .Y(n65) );
  AO22X1_RVT U115 ( .A1(i_p5_wba_r[3]), .A2(s1a[3]), .A3(n63), .A4(n62), .Y(
        n64) );
  AND4X1_RVT U116 ( .A1(i_p5_we_r), .A2(n66), .A3(n65), .A4(n64), .Y(n67) );
  OA221X1_RVT U117 ( .A1(n69), .A2(s1a[0]), .A3(i_p5_wba_r[0]), .A4(n101), 
        .A5(n67), .Y(n70) );
  AO222X1_RVT U121 ( .A1(wbdata[0]), .A2(n53), .A3(i_p5_wbdata_r[0]), .A4(n79), 
        .A5(s3p_qa[0]), .A6(n78), .Y(qd_a[0]) );
  AO222X1_RVT U122 ( .A1(wbdata[1]), .A2(n53), .A3(i_p5_wbdata_r[1]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[1]), .Y(qd_a[1]) );
  AO222X1_RVT U123 ( .A1(wbdata[2]), .A2(n53), .A3(i_p5_wbdata_r[2]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[2]), .Y(qd_a[2]) );
  AO222X1_RVT U124 ( .A1(wbdata[3]), .A2(n53), .A3(i_p5_wbdata_r[3]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[3]), .Y(qd_a[3]) );
  AO222X1_RVT U125 ( .A1(wbdata[4]), .A2(n53), .A3(i_p5_wbdata_r[4]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[4]), .Y(qd_a[4]) );
  AO222X1_RVT U126 ( .A1(wbdata[5]), .A2(n53), .A3(i_p5_wbdata_r[5]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[5]), .Y(qd_a[5]) );
  AO222X1_RVT U127 ( .A1(wbdata[6]), .A2(n53), .A3(i_p5_wbdata_r[6]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[6]), .Y(qd_a[6]) );
  AO222X1_RVT U128 ( .A1(wbdata[7]), .A2(n53), .A3(i_p5_wbdata_r[7]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[7]), .Y(qd_a[7]) );
  AO222X1_RVT U129 ( .A1(wbdata[8]), .A2(n53), .A3(i_p5_wbdata_r[8]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[8]), .Y(qd_a[8]) );
  AO222X1_RVT U132 ( .A1(wbdata[9]), .A2(n53), .A3(i_p5_wbdata_r[9]), .A4(n79), 
        .A5(n78), .A6(s3p_qa[9]), .Y(qd_a[9]) );
  AO222X1_RVT U133 ( .A1(wbdata[10]), .A2(n53), .A3(i_p5_wbdata_r[10]), .A4(
        n79), .A5(n78), .A6(s3p_qa[10]), .Y(qd_a[10]) );
  AO222X1_RVT U134 ( .A1(wbdata[11]), .A2(n53), .A3(i_p5_wbdata_r[11]), .A4(
        n79), .A5(n78), .A6(s3p_qa[11]), .Y(qd_a[11]) );
  AO222X1_RVT U135 ( .A1(wbdata[12]), .A2(n53), .A3(i_p5_wbdata_r[12]), .A4(
        n79), .A5(n78), .A6(s3p_qa[12]), .Y(qd_a[12]) );
  AO222X1_RVT U136 ( .A1(wbdata[13]), .A2(n53), .A3(i_p5_wbdata_r[13]), .A4(
        n79), .A5(n78), .A6(s3p_qa[13]), .Y(qd_a[13]) );
  AO222X1_RVT U137 ( .A1(wbdata[14]), .A2(n53), .A3(i_p5_wbdata_r[14]), .A4(
        n79), .A5(n78), .A6(s3p_qa[14]), .Y(qd_a[14]) );
  AO222X1_RVT U138 ( .A1(wbdata[15]), .A2(n53), .A3(i_p5_wbdata_r[15]), .A4(
        n79), .A5(n78), .A6(s3p_qa[15]), .Y(qd_a[15]) );
  AO222X1_RVT U139 ( .A1(wbdata[16]), .A2(n53), .A3(i_p5_wbdata_r[16]), .A4(
        n79), .A5(n78), .A6(s3p_qa[16]), .Y(qd_a[16]) );
  AO222X1_RVT U140 ( .A1(wbdata[17]), .A2(n53), .A3(i_p5_wbdata_r[17]), .A4(
        n79), .A5(n78), .A6(s3p_qa[17]), .Y(qd_a[17]) );
  AO222X1_RVT U141 ( .A1(wbdata[18]), .A2(n53), .A3(i_p5_wbdata_r[18]), .A4(
        n79), .A5(n78), .A6(s3p_qa[18]), .Y(qd_a[18]) );
  AO222X1_RVT U142 ( .A1(wbdata[19]), .A2(n53), .A3(i_p5_wbdata_r[19]), .A4(
        n79), .A5(n78), .A6(s3p_qa[19]), .Y(qd_a[19]) );
  AO222X1_RVT U145 ( .A1(wbdata[20]), .A2(n53), .A3(i_p5_wbdata_r[20]), .A4(
        n79), .A5(n78), .A6(s3p_qa[20]), .Y(qd_a[20]) );
  AO222X1_RVT U146 ( .A1(wbdata[21]), .A2(n53), .A3(i_p5_wbdata_r[21]), .A4(
        n79), .A5(n78), .A6(s3p_qa[21]), .Y(qd_a[21]) );
  AO222X1_RVT U147 ( .A1(wbdata[22]), .A2(n53), .A3(i_p5_wbdata_r[22]), .A4(
        n79), .A5(n78), .A6(s3p_qa[22]), .Y(qd_a[22]) );
  AO222X1_RVT U148 ( .A1(wbdata[23]), .A2(n53), .A3(i_p5_wbdata_r[23]), .A4(
        n79), .A5(n78), .A6(s3p_qa[23]), .Y(qd_a[23]) );
  AO222X1_RVT U149 ( .A1(wbdata[24]), .A2(n53), .A3(i_p5_wbdata_r[24]), .A4(
        n79), .A5(n78), .A6(s3p_qa[24]), .Y(qd_a[24]) );
  AO222X1_RVT U150 ( .A1(wbdata[25]), .A2(n53), .A3(i_p5_wbdata_r[25]), .A4(
        n79), .A5(n78), .A6(s3p_qa[25]), .Y(qd_a[25]) );
  AO222X1_RVT U151 ( .A1(wbdata[26]), .A2(n53), .A3(i_p5_wbdata_r[26]), .A4(
        n79), .A5(n78), .A6(s3p_qa[26]), .Y(qd_a[26]) );
  AO222X1_RVT U152 ( .A1(wbdata[27]), .A2(n53), .A3(i_p5_wbdata_r[27]), .A4(
        n79), .A5(n78), .A6(s3p_qa[27]), .Y(qd_a[27]) );
  AO222X1_RVT U153 ( .A1(wbdata[28]), .A2(n53), .A3(i_p5_wbdata_r[28]), .A4(
        n79), .A5(n78), .A6(s3p_qa[28]), .Y(qd_a[28]) );
  AO222X1_RVT U154 ( .A1(wbdata[29]), .A2(n53), .A3(i_p5_wbdata_r[29]), .A4(
        n79), .A5(n78), .A6(s3p_qa[29]), .Y(qd_a[29]) );
  AO222X1_RVT U155 ( .A1(wbdata[30]), .A2(n53), .A3(i_p5_wbdata_r[30]), .A4(
        n79), .A5(n78), .A6(s3p_qa[30]), .Y(qd_a[30]) );
  AO222X1_RVT U157 ( .A1(wbdata[31]), .A2(n53), .A3(i_p5_wbdata_r[31]), .A4(
        n79), .A5(n78), .A6(s3p_qa[31]), .Y(qd_a[31]) );
  AO22X1_RVT U158 ( .A1(en2), .A2(p2_s2a[0]), .A3(n111), .A4(fs2a[0]), .Y(
        s3p_arb[0]) );
  AO22X1_RVT U159 ( .A1(en2), .A2(p2_s2a[1]), .A3(n111), .A4(fs2a[1]), .Y(
        s3p_arb[1]) );
  AO22X1_RVT U160 ( .A1(en2), .A2(p2_s2a[2]), .A3(n111), .A4(fs2a[2]), .Y(
        s3p_arb[2]) );
  AO22X1_RVT U161 ( .A1(en2), .A2(p2_s2a[3]), .A3(n111), .A4(fs2a[3]), .Y(
        s3p_arb[3]) );
  AO22X1_RVT U162 ( .A1(en2), .A2(p2_s2a[4]), .A3(n111), .A4(fs2a[4]), .Y(
        s3p_arb[4]) );
  AO22X1_RVT U163 ( .A1(en2), .A2(p2_s1a[0]), .A3(n111), .A4(s1a[0]), .Y(
        s3p_ara[0]) );
  AO22X1_RVT U164 ( .A1(en2), .A2(p2_s1a[1]), .A3(n111), .A4(s1a[1]), .Y(
        s3p_ara[1]) );
  AO22X1_RVT U165 ( .A1(en2), .A2(p2_s1a[2]), .A3(n111), .A4(s1a[2]), .Y(
        s3p_ara[2]) );
  AO22X1_RVT U167 ( .A1(en2), .A2(p2_s1a[4]), .A3(n111), .A4(s1a[4]), .Y(
        s3p_ara[4]) );
  AND2X1_RVT U119 ( .A1(n70), .A2(n104), .Y(n79) );
  INVX1_RVT U12 ( .A(rst_a), .Y(n93) );
  INVX1_RVT U13 ( .A(wba[0]), .Y(n94) );
  INVX1_RVT U17 ( .A(fs2a[0]), .Y(n95) );
  INVX1_RVT U23 ( .A(fs2a[1]), .Y(n96) );
  INVX1_RVT U25 ( .A(fs2a[2]), .Y(n97) );
  INVX1_RVT U26 ( .A(fs2a[3]), .Y(n98) );
  INVX1_RVT U29 ( .A(fs2a[4]), .Y(n99) );
  INVX1_RVT U30 ( .A(fs2a[5]), .Y(n100) );
  INVX1_RVT U31 ( .A(s1a[0]), .Y(n101) );
  INVX1_RVT U35 ( .A(s1a[5]), .Y(n102) );
  INVX1_RVT U37 ( .A(n53), .Y(n104) );
  INVX1_RVT U39 ( .A(n15), .Y(n106) );
  INVX1_RVT U58 ( .A(en2), .Y(n111) );
  OR2X1_RVT U11 ( .A1(s3p_we), .A2(test_mode), .Y(ck_en_w) );
  AO222X1_RVT U87 ( .A1(n15), .A2(wbdata[24]), .A3(n39), .A4(i_p5_wbdata_r[24]), .A5(s3p_qb[24]), .A6(n38), .Y(qd_b[24]) );
  AO222X1_RVT U90 ( .A1(n15), .A2(wbdata[26]), .A3(n39), .A4(i_p5_wbdata_r[26]), .A5(s3p_qb[26]), .A6(n38), .Y(qd_b[26]) );
  AO222X1_RVT U89 ( .A1(n15), .A2(wbdata[25]), .A3(n39), .A4(i_p5_wbdata_r[25]), .A5(s3p_qb[25]), .A6(n38), .Y(qd_b[25]) );
  AO222X1_RVT U92 ( .A1(n15), .A2(wbdata[28]), .A3(n39), .A4(i_p5_wbdata_r[28]), .A5(s3p_qb[28]), .A6(n38), .Y(qd_b[28]) );
  AO222X1_RVT U91 ( .A1(n15), .A2(wbdata[27]), .A3(n39), .A4(i_p5_wbdata_r[27]), .A5(s3p_qb[27]), .A6(n38), .Y(qd_b[27]) );
  AO222X1_RVT U94 ( .A1(n15), .A2(wbdata[30]), .A3(n39), .A4(i_p5_wbdata_r[30]), .A5(s3p_qb[30]), .A6(n38), .Y(qd_b[30]) );
  AO222X1_RVT U93 ( .A1(n15), .A2(wbdata[29]), .A3(n39), .A4(i_p5_wbdata_r[29]), .A5(s3p_qb[29]), .A6(n38), .Y(qd_b[29]) );
  AO222X1_RVT U95 ( .A1(n15), .A2(wbdata[31]), .A3(n39), .A4(i_p5_wbdata_r[31]), .A5(s3p_qb[31]), .A6(n38), .Y(qd_b[31]) );
  AO222X1_RVT U84 ( .A1(n15), .A2(wbdata[2]), .A3(n39), .A4(i_p5_wbdata_r[2]), 
        .A5(s3p_qb[2]), .A6(n38), .Y(qd_b[2]) );
  AO222X1_RVT U54 ( .A1(wbdata[0]), .A2(n15), .A3(n38), .A4(s3p_qb[0]), .A5(
        i_p5_wbdata_r[0]), .A6(n39), .Y(qd_b[0]) );
  AO222X1_RVT U83 ( .A1(n15), .A2(wbdata[9]), .A3(n39), .A4(i_p5_wbdata_r[9]), 
        .A5(s3p_qb[9]), .A6(n38), .Y(qd_b[9]) );
  AO222X1_RVT U82 ( .A1(n15), .A2(wbdata[8]), .A3(n39), .A4(i_p5_wbdata_r[8]), 
        .A5(s3p_qb[8]), .A6(n38), .Y(qd_b[8]) );
  AO222X1_RVT U85 ( .A1(n15), .A2(wbdata[1]), .A3(n39), .A4(i_p5_wbdata_r[1]), 
        .A5(s3p_qb[1]), .A6(n38), .Y(qd_b[1]) );
  AO222X1_RVT U63 ( .A1(n15), .A2(wbdata[21]), .A3(n39), .A4(i_p5_wbdata_r[21]), .A5(s3p_qb[21]), .A6(n38), .Y(qd_b[21]) );
  AO222X1_RVT U65 ( .A1(n15), .A2(wbdata[20]), .A3(n39), .A4(i_p5_wbdata_r[20]), .A5(s3p_qb[20]), .A6(n38), .Y(qd_b[20]) );
  AO222X1_RVT U64 ( .A1(n15), .A2(wbdata[22]), .A3(n39), .A4(i_p5_wbdata_r[22]), .A5(s3p_qb[22]), .A6(n38), .Y(qd_b[22]) );
  AO222X1_RVT U67 ( .A1(n15), .A2(wbdata[17]), .A3(n39), .A4(i_p5_wbdata_r[17]), .A5(s3p_qb[17]), .A6(n38), .Y(qd_b[17]) );
  AO222X1_RVT U66 ( .A1(n15), .A2(wbdata[19]), .A3(n39), .A4(i_p5_wbdata_r[19]), .A5(s3p_qb[19]), .A6(n38), .Y(qd_b[19]) );
  AO222X1_RVT U69 ( .A1(n15), .A2(wbdata[16]), .A3(n39), .A4(i_p5_wbdata_r[16]), .A5(s3p_qb[16]), .A6(n38), .Y(qd_b[16]) );
  AO222X1_RVT U68 ( .A1(n15), .A2(wbdata[18]), .A3(n39), .A4(i_p5_wbdata_r[18]), .A5(s3p_qb[18]), .A6(n38), .Y(qd_b[18]) );
  AO222X1_RVT U71 ( .A1(n15), .A2(wbdata[23]), .A3(n39), .A4(i_p5_wbdata_r[23]), .A5(s3p_qb[23]), .A6(n38), .Y(qd_b[23]) );
  AO222X1_RVT U70 ( .A1(n15), .A2(wbdata[15]), .A3(n39), .A4(i_p5_wbdata_r[15]), .A5(s3p_qb[15]), .A6(n38), .Y(qd_b[15]) );
  AO222X1_RVT U73 ( .A1(n15), .A2(wbdata[14]), .A3(n39), .A4(i_p5_wbdata_r[14]), .A5(s3p_qb[14]), .A6(n38), .Y(qd_b[14]) );
  AO222X1_RVT U72 ( .A1(n15), .A2(wbdata[13]), .A3(n39), .A4(i_p5_wbdata_r[13]), .A5(s3p_qb[13]), .A6(n38), .Y(qd_b[13]) );
  AO222X1_RVT U75 ( .A1(n15), .A2(wbdata[6]), .A3(n39), .A4(i_p5_wbdata_r[6]), 
        .A5(s3p_qb[6]), .A6(n38), .Y(qd_b[6]) );
  AO222X1_RVT U74 ( .A1(n15), .A2(wbdata[12]), .A3(n39), .A4(i_p5_wbdata_r[12]), .A5(s3p_qb[12]), .A6(n38), .Y(qd_b[12]) );
  AO222X1_RVT U77 ( .A1(n15), .A2(wbdata[5]), .A3(n39), .A4(i_p5_wbdata_r[5]), 
        .A5(s3p_qb[5]), .A6(n38), .Y(qd_b[5]) );
  AO222X1_RVT U76 ( .A1(n15), .A2(wbdata[4]), .A3(n39), .A4(i_p5_wbdata_r[4]), 
        .A5(s3p_qb[4]), .A6(n38), .Y(qd_b[4]) );
  AO222X1_RVT U79 ( .A1(n15), .A2(wbdata[11]), .A3(n39), .A4(i_p5_wbdata_r[11]), .A5(s3p_qb[11]), .A6(n38), .Y(qd_b[11]) );
  AO222X1_RVT U78 ( .A1(n15), .A2(wbdata[3]), .A3(n39), .A4(i_p5_wbdata_r[3]), 
        .A5(s3p_qb[3]), .A6(n38), .Y(qd_b[3]) );
  AO222X1_RVT U81 ( .A1(n15), .A2(wbdata[7]), .A3(n39), .A4(i_p5_wbdata_r[7]), 
        .A5(s3p_qb[7]), .A6(n38), .Y(qd_b[7]) );
  AO222X1_RVT U80 ( .A1(n15), .A2(wbdata[10]), .A3(n39), .A4(i_p5_wbdata_r[10]), .A5(s3p_qb[10]), .A6(n38), .Y(qd_b[10]) );
  NOR2X0_RVT U53 ( .A1(n30), .A2(n15), .Y(n39) );
  NOR2X0_RVT U120 ( .A1(n53), .A2(n70), .Y(n78) );
  INVX1_RVT U48 ( .A(i_p5_wba_r[4]), .Y(n58) );
  INVX1_RVT U42 ( .A(i_p5_wba_r[0]), .Y(n69) );
  INVX1_RVT U41 ( .A(i_p5_wba_r[3]), .Y(n63) );
  NBUFFX2_RVT U36 ( .A(wba[0]), .Y(s3p_aw[0]) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_17 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_16 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_15 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_14 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_13 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_12 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_11 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_10 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_9 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_8 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_7 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_6 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_5 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_4 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_regfile_3p_0 ( clk, address_a, address_b, address_w, wr_data, 
        we, ck_en_w, ck_en_a, ck_en_b, rd_data_a, rd_data_b );
  input [4:0] address_a;
  input [4:0] address_b;
  input [4:0] address_w;
  input [31:0] wr_data;
  output [31:0] rd_data_a;
  output [31:0] rd_data_b;
  input clk, we, ck_en_w, ck_en_a, ck_en_b;
  wire   N160, N161, N162, N163, N164, N165, N166, N167, N168, N169, N170,
         N171, N172, N173, N174, N175, net20399, net20405, net20410, net20415,
         net20420, net20425, net20430, net20435, net20440, net20445, net20450,
         net20455, net20460, net20465, net20470, net20475, net20480, net20485,
         n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44,
         n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58,
         n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72,
         n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n86,
         n87, n88, n89, n90, n91, n92, n93, n94, n95, n96, n97, n98, n99, n100,
         n101, n102, n103, n104, n105, n106, n107, n108, n109, n110, n111,
         n112, n113, n114, n115, n116, n117, n118, n119, n120, n121, n122,
         n123, n124, n125, n126, n127, n128, n129, n130, n131, n132, n133,
         n134, n135, n136, n137, n138, n139, n140, n141, n142, n143, n144,
         n145, n146, n147, n148, n149, n150, n151, n152, n153, n154, n155,
         n156, n157, n158, n159, n1600, n1610, n1620, n1630, n1640, n1650,
         n1660, n1670, n1680, n1690, n1700, n1710, n1720, n1730, n1740, n1750,
         n176, n177, n178, n179, n180, n181, n182, n183, n184, n185, n186,
         n187, n188, n189, n190, n191, n192, n193, n194, n195, n196, n197,
         n198, n199, n200, n201, n202, n203, n204, n205, n206, n207, n208,
         n209, n210, n211, n212, n213, n214, n215, n216, n217, n218, n219,
         n220, n221, n222, n223, n224, n225, n226, n227, n228, n229, n230,
         n231, n232, n233, n234, n235, n236, n237, n238, n239, n240, n241,
         n242, n243, n244, n245, n246, n247, n248, n249, n250, n251, n252,
         n253, n254, n255, n256, n257, n258, n259, n260, n261, n262, n263,
         n264, n265, n266, n267, n268, n269, n270, n271, n272, n273, n274,
         n275, n276, n277, n278, n279, n280, n281, n282, n283, n284, n285,
         n286, n287, n288, n289, n290, n291, n292, n293, n294, n295, n296,
         n297, n298, n299, n300, n301, n302, n303, n304, n305, n306, n307,
         n308, n309, n310, n311, n312, n313, n314, n315, n316, n317, n318,
         n319, n320, n321, n322, n323, n324, n325, n326, n327, n328, n329,
         n330, n331, n332, n333, n334, n335, n336, n337, n338, n339, n340,
         n341, n342, n343, n344, n345, n346, n347, n348, n349, n350, n351,
         n352, n353, n354, n355, n356, n357, n358, n359, n360, n361, n362,
         n363, n364, n365, n366, n367, n368, n369, n370, n371, n372, n373,
         n374, n375, n376, n377, n378, n379, n380, n381, n382, n383, n384,
         n385, n386, n387, n388, n389, n390, n391, n392, n393, n394, n395,
         n396, n397, n398, n399, n400, n401, n402, n403, n404, n405, n406,
         n407, n408, n409, n410, n411, n412, n413, n414, n415, n416, n417,
         n418, n419, n420, n421, n422, n423, n424, n425, n426, n427, n428,
         n429, n430, n431, n432, n433, n434, n435, n436, n437, n438, n439,
         n440, n441, n442, n443, n444, n445, n446, n447, n448, n449, n450,
         n451, n452, n453, n454, n455, n456, n457, n458, n459, n460, n461,
         n462, n463, n464, n465, n466, n467, n468, n469, n470, n471, n472,
         n473, n474, n475, n476, n477, n478, n479, n480, n481, n482, n483,
         n484, n485, n486, n487, n488, n489, n490, n491, n492, n493, n494,
         n495, n496, n497, n498, n499, n500, n501, n502, n503, n504, n505,
         n506, n507, n508, n509, n510, n511, n512, n513, n514, n515, n516,
         n517, n518, n519, n520, n521, n522, n523, n524, n525, n526, n527,
         n528, n529, n530, n531, n532, n533, n534, n535, n536, n537, n538,
         n539, n540, n541, n542, n543, n544, n545, n546, n547, n548, n549,
         n550, n551, n552, n553, n554, n555, n556, n557, n558, n559, n560,
         n561, n562, n563, n564, n565, n566, n567, n568, n569, n570, n571,
         n572, n573, n574, n575, n576, n577, n578, n579, n580, n581, n582,
         n583, n584, n585, n586, n587, n588, n589, n590, n591, n592, n593,
         n594, n595, n596, n597, n598, n599, n600, n601, n602, n603, n604,
         n605, n606, n607, n608, n609, n610, n611, n612, n613, n614, n615,
         n616, n617, n618, n619, n620, n621, n622, n623, n624, n625, n626,
         n627, n628, n629, n630, n631, n632, n633, n634, n635, n636, n637,
         n638, n639, n640, n641, n642, n643, n644, n645, n646, n647, n648,
         n649, n650, n651, n652, n653, n654, n655, n656, n657, n658, n659,
         n660, n661, n662, n663, n664, n665, n666, n667, n668, n669, n670,
         n671, n672, n673, n674, n675, n676, n677, n678, n679, n680, n681,
         n682, n683, n684, n685, n686, n687, n689, n690, n691, n692, n693,
         n694, n695, n696, n697, n698, n699, n700, n701;
  wire   [4:0] address_a_r;
  wire   [4:0] address_b_r;
  wire   [31:0] regfile_mem_0_r;
  wire   [31:0] regfile_mem_1_r;
  wire   [31:0] regfile_mem_2_r;
  wire   [31:0] regfile_mem_3_r;
  wire   [31:0] regfile_mem_10_r;
  wire   [31:0] regfile_mem_11_r;
  wire   [31:0] regfile_mem_12_r;
  wire   [31:0] regfile_mem_13_r;
  wire   [31:0] regfile_mem_14_r;
  wire   [31:0] regfile_mem_15_r;
  wire   [31:0] regfile_mem_26_r;
  wire   [31:0] regfile_mem_27_r;
  wire   [31:0] regfile_mem_28_r;
  wire   [31:0] regfile_mem_29_r;
  wire   [31:0] regfile_mem_30_r;
  wire   [31:0] regfile_mem_31_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_0 clk_gate_address_a_r_reg ( .CLK(
        clk), .EN(ck_en_a), .ENCLK(net20399), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_17 clk_gate_address_b_r_reg ( .CLK(
        clk), .EN(ck_en_b), .ENCLK(net20405), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_16 clk_gate_regfile_mem_29_r_reg ( 
        .CLK(clk), .EN(N175), .ENCLK(net20410), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_15 clk_gate_regfile_mem_30_r_reg ( 
        .CLK(clk), .EN(N160), .ENCLK(net20415), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_14 clk_gate_regfile_mem_31_r_reg ( 
        .CLK(clk), .EN(N161), .ENCLK(net20420), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_13 clk_gate_regfile_mem_0_r_reg ( 
        .CLK(clk), .EN(N162), .ENCLK(net20425), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_12 clk_gate_regfile_mem_1_r_reg ( 
        .CLK(clk), .EN(N163), .ENCLK(net20430), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_11 clk_gate_regfile_mem_2_r_reg ( 
        .CLK(clk), .EN(N164), .ENCLK(net20435), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_10 clk_gate_regfile_mem_3_r_reg ( 
        .CLK(clk), .EN(N165), .ENCLK(net20440), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_9 clk_gate_regfile_mem_10_r_reg ( 
        .CLK(clk), .EN(N166), .ENCLK(net20445), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_8 clk_gate_regfile_mem_11_r_reg ( 
        .CLK(clk), .EN(N167), .ENCLK(net20450), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_7 clk_gate_regfile_mem_12_r_reg ( 
        .CLK(clk), .EN(N168), .ENCLK(net20455), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_6 clk_gate_regfile_mem_13_r_reg ( 
        .CLK(clk), .EN(N169), .ENCLK(net20460), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_5 clk_gate_regfile_mem_14_r_reg ( 
        .CLK(clk), .EN(N170), .ENCLK(net20465), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_4 clk_gate_regfile_mem_15_r_reg ( 
        .CLK(clk), .EN(N171), .ENCLK(net20470), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_3 clk_gate_regfile_mem_26_r_reg ( 
        .CLK(clk), .EN(N172), .ENCLK(net20475), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_2 clk_gate_regfile_mem_27_r_reg ( 
        .CLK(clk), .EN(N173), .ENCLK(net20480), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_regfile_3p_1 clk_gate_regfile_mem_28_r_reg ( 
        .CLK(clk), .EN(N174), .ENCLK(net20485), .TE(1'b0) );
  DFFX1_RVT regfile_mem_29_r_reg_31_ ( .D(wr_data[31]), .CLK(net20410), .Q(
        regfile_mem_29_r[31]) );
  DFFX1_RVT regfile_mem_29_r_reg_30_ ( .D(wr_data[30]), .CLK(net20410), .Q(
        regfile_mem_29_r[30]) );
  DFFX1_RVT regfile_mem_29_r_reg_29_ ( .D(wr_data[29]), .CLK(net20410), .Q(
        regfile_mem_29_r[29]) );
  DFFX1_RVT regfile_mem_29_r_reg_28_ ( .D(wr_data[28]), .CLK(net20410), .Q(
        regfile_mem_29_r[28]) );
  DFFX1_RVT regfile_mem_29_r_reg_27_ ( .D(wr_data[27]), .CLK(net20410), .Q(
        regfile_mem_29_r[27]) );
  DFFX1_RVT regfile_mem_29_r_reg_26_ ( .D(wr_data[26]), .CLK(net20410), .Q(
        regfile_mem_29_r[26]) );
  DFFX1_RVT regfile_mem_29_r_reg_25_ ( .D(wr_data[25]), .CLK(net20410), .Q(
        regfile_mem_29_r[25]) );
  DFFX1_RVT regfile_mem_29_r_reg_24_ ( .D(wr_data[24]), .CLK(net20410), .Q(
        regfile_mem_29_r[24]) );
  DFFX1_RVT regfile_mem_29_r_reg_23_ ( .D(wr_data[23]), .CLK(net20410), .Q(
        regfile_mem_29_r[23]) );
  DFFX1_RVT regfile_mem_29_r_reg_22_ ( .D(wr_data[22]), .CLK(net20410), .Q(
        regfile_mem_29_r[22]) );
  DFFX1_RVT regfile_mem_29_r_reg_21_ ( .D(wr_data[21]), .CLK(net20410), .Q(
        regfile_mem_29_r[21]) );
  DFFX1_RVT regfile_mem_29_r_reg_20_ ( .D(wr_data[20]), .CLK(net20410), .Q(
        regfile_mem_29_r[20]) );
  DFFX1_RVT regfile_mem_29_r_reg_19_ ( .D(wr_data[19]), .CLK(net20410), .Q(
        regfile_mem_29_r[19]) );
  DFFX1_RVT regfile_mem_29_r_reg_18_ ( .D(wr_data[18]), .CLK(net20410), .Q(
        regfile_mem_29_r[18]) );
  DFFX1_RVT regfile_mem_29_r_reg_17_ ( .D(wr_data[17]), .CLK(net20410), .Q(
        regfile_mem_29_r[17]) );
  DFFX1_RVT regfile_mem_29_r_reg_16_ ( .D(wr_data[16]), .CLK(net20410), .Q(
        regfile_mem_29_r[16]) );
  DFFX1_RVT regfile_mem_29_r_reg_15_ ( .D(wr_data[15]), .CLK(net20410), .Q(
        regfile_mem_29_r[15]) );
  DFFX1_RVT regfile_mem_29_r_reg_14_ ( .D(wr_data[14]), .CLK(net20410), .Q(
        regfile_mem_29_r[14]) );
  DFFX1_RVT regfile_mem_29_r_reg_13_ ( .D(wr_data[13]), .CLK(net20410), .Q(
        regfile_mem_29_r[13]) );
  DFFX1_RVT regfile_mem_29_r_reg_12_ ( .D(wr_data[12]), .CLK(net20410), .Q(
        regfile_mem_29_r[12]) );
  DFFX1_RVT regfile_mem_29_r_reg_11_ ( .D(wr_data[11]), .CLK(net20410), .Q(
        regfile_mem_29_r[11]) );
  DFFX1_RVT regfile_mem_29_r_reg_10_ ( .D(wr_data[10]), .CLK(net20410), .Q(
        regfile_mem_29_r[10]) );
  DFFX1_RVT regfile_mem_29_r_reg_9_ ( .D(wr_data[9]), .CLK(net20410), .Q(
        regfile_mem_29_r[9]) );
  DFFX1_RVT regfile_mem_29_r_reg_8_ ( .D(wr_data[8]), .CLK(net20410), .Q(
        regfile_mem_29_r[8]) );
  DFFX1_RVT regfile_mem_29_r_reg_7_ ( .D(wr_data[7]), .CLK(net20410), .Q(
        regfile_mem_29_r[7]) );
  DFFX1_RVT regfile_mem_29_r_reg_6_ ( .D(wr_data[6]), .CLK(net20410), .Q(
        regfile_mem_29_r[6]) );
  DFFX1_RVT regfile_mem_29_r_reg_5_ ( .D(wr_data[5]), .CLK(net20410), .Q(
        regfile_mem_29_r[5]) );
  DFFX1_RVT regfile_mem_29_r_reg_4_ ( .D(wr_data[4]), .CLK(net20410), .Q(
        regfile_mem_29_r[4]) );
  DFFX1_RVT regfile_mem_29_r_reg_3_ ( .D(wr_data[3]), .CLK(net20410), .Q(
        regfile_mem_29_r[3]) );
  DFFX1_RVT regfile_mem_29_r_reg_2_ ( .D(wr_data[2]), .CLK(net20410), .Q(
        regfile_mem_29_r[2]) );
  DFFX1_RVT regfile_mem_29_r_reg_1_ ( .D(wr_data[1]), .CLK(net20410), .Q(
        regfile_mem_29_r[1]) );
  DFFX1_RVT regfile_mem_29_r_reg_0_ ( .D(wr_data[0]), .CLK(net20410), .Q(
        regfile_mem_29_r[0]) );
  DFFX1_RVT regfile_mem_30_r_reg_31_ ( .D(wr_data[31]), .CLK(net20415), .Q(
        regfile_mem_30_r[31]) );
  DFFX1_RVT regfile_mem_30_r_reg_30_ ( .D(wr_data[30]), .CLK(net20415), .Q(
        regfile_mem_30_r[30]) );
  DFFX1_RVT regfile_mem_30_r_reg_29_ ( .D(wr_data[29]), .CLK(net20415), .Q(
        regfile_mem_30_r[29]) );
  DFFX1_RVT regfile_mem_30_r_reg_28_ ( .D(wr_data[28]), .CLK(net20415), .Q(
        regfile_mem_30_r[28]) );
  DFFX1_RVT regfile_mem_30_r_reg_27_ ( .D(wr_data[27]), .CLK(net20415), .Q(
        regfile_mem_30_r[27]) );
  DFFX1_RVT regfile_mem_30_r_reg_26_ ( .D(wr_data[26]), .CLK(net20415), .Q(
        regfile_mem_30_r[26]) );
  DFFX1_RVT regfile_mem_30_r_reg_25_ ( .D(wr_data[25]), .CLK(net20415), .Q(
        regfile_mem_30_r[25]) );
  DFFX1_RVT regfile_mem_30_r_reg_24_ ( .D(wr_data[24]), .CLK(net20415), .Q(
        regfile_mem_30_r[24]) );
  DFFX1_RVT regfile_mem_30_r_reg_23_ ( .D(wr_data[23]), .CLK(net20415), .Q(
        regfile_mem_30_r[23]) );
  DFFX1_RVT regfile_mem_30_r_reg_22_ ( .D(wr_data[22]), .CLK(net20415), .Q(
        regfile_mem_30_r[22]) );
  DFFX1_RVT regfile_mem_30_r_reg_21_ ( .D(wr_data[21]), .CLK(net20415), .Q(
        regfile_mem_30_r[21]) );
  DFFX1_RVT regfile_mem_30_r_reg_20_ ( .D(wr_data[20]), .CLK(net20415), .Q(
        regfile_mem_30_r[20]) );
  DFFX1_RVT regfile_mem_30_r_reg_19_ ( .D(wr_data[19]), .CLK(net20415), .Q(
        regfile_mem_30_r[19]) );
  DFFX1_RVT regfile_mem_30_r_reg_18_ ( .D(wr_data[18]), .CLK(net20415), .Q(
        regfile_mem_30_r[18]) );
  DFFX1_RVT regfile_mem_30_r_reg_17_ ( .D(wr_data[17]), .CLK(net20415), .Q(
        regfile_mem_30_r[17]) );
  DFFX1_RVT regfile_mem_30_r_reg_16_ ( .D(wr_data[16]), .CLK(net20415), .Q(
        regfile_mem_30_r[16]) );
  DFFX1_RVT regfile_mem_30_r_reg_15_ ( .D(wr_data[15]), .CLK(net20415), .Q(
        regfile_mem_30_r[15]) );
  DFFX1_RVT regfile_mem_30_r_reg_14_ ( .D(wr_data[14]), .CLK(net20415), .Q(
        regfile_mem_30_r[14]) );
  DFFX1_RVT regfile_mem_30_r_reg_13_ ( .D(wr_data[13]), .CLK(net20415), .Q(
        regfile_mem_30_r[13]) );
  DFFX1_RVT regfile_mem_30_r_reg_12_ ( .D(wr_data[12]), .CLK(net20415), .Q(
        regfile_mem_30_r[12]) );
  DFFX1_RVT regfile_mem_30_r_reg_11_ ( .D(wr_data[11]), .CLK(net20415), .Q(
        regfile_mem_30_r[11]) );
  DFFX1_RVT regfile_mem_30_r_reg_10_ ( .D(wr_data[10]), .CLK(net20415), .Q(
        regfile_mem_30_r[10]) );
  DFFX1_RVT regfile_mem_30_r_reg_9_ ( .D(wr_data[9]), .CLK(net20415), .Q(
        regfile_mem_30_r[9]) );
  DFFX1_RVT regfile_mem_30_r_reg_8_ ( .D(wr_data[8]), .CLK(net20415), .Q(
        regfile_mem_30_r[8]) );
  DFFX1_RVT regfile_mem_30_r_reg_7_ ( .D(wr_data[7]), .CLK(net20415), .Q(
        regfile_mem_30_r[7]) );
  DFFX1_RVT regfile_mem_30_r_reg_6_ ( .D(wr_data[6]), .CLK(net20415), .Q(
        regfile_mem_30_r[6]) );
  DFFX1_RVT regfile_mem_30_r_reg_5_ ( .D(wr_data[5]), .CLK(net20415), .Q(
        regfile_mem_30_r[5]) );
  DFFX1_RVT regfile_mem_30_r_reg_4_ ( .D(wr_data[4]), .CLK(net20415), .Q(
        regfile_mem_30_r[4]) );
  DFFX1_RVT regfile_mem_30_r_reg_3_ ( .D(wr_data[3]), .CLK(net20415), .Q(
        regfile_mem_30_r[3]) );
  DFFX1_RVT regfile_mem_30_r_reg_2_ ( .D(wr_data[2]), .CLK(net20415), .Q(
        regfile_mem_30_r[2]) );
  DFFX1_RVT regfile_mem_30_r_reg_1_ ( .D(wr_data[1]), .CLK(net20415), .Q(
        regfile_mem_30_r[1]) );
  DFFX1_RVT regfile_mem_30_r_reg_0_ ( .D(wr_data[0]), .CLK(net20415), .Q(
        regfile_mem_30_r[0]) );
  DFFX1_RVT regfile_mem_31_r_reg_31_ ( .D(wr_data[31]), .CLK(net20420), .Q(
        regfile_mem_31_r[31]) );
  DFFX1_RVT regfile_mem_31_r_reg_30_ ( .D(wr_data[30]), .CLK(net20420), .Q(
        regfile_mem_31_r[30]) );
  DFFX1_RVT regfile_mem_31_r_reg_29_ ( .D(wr_data[29]), .CLK(net20420), .Q(
        regfile_mem_31_r[29]) );
  DFFX1_RVT regfile_mem_31_r_reg_28_ ( .D(wr_data[28]), .CLK(net20420), .Q(
        regfile_mem_31_r[28]) );
  DFFX1_RVT regfile_mem_31_r_reg_27_ ( .D(wr_data[27]), .CLK(net20420), .Q(
        regfile_mem_31_r[27]) );
  DFFX1_RVT regfile_mem_31_r_reg_26_ ( .D(wr_data[26]), .CLK(net20420), .Q(
        regfile_mem_31_r[26]) );
  DFFX1_RVT regfile_mem_31_r_reg_25_ ( .D(wr_data[25]), .CLK(net20420), .Q(
        regfile_mem_31_r[25]) );
  DFFX1_RVT regfile_mem_31_r_reg_24_ ( .D(wr_data[24]), .CLK(net20420), .Q(
        regfile_mem_31_r[24]) );
  DFFX1_RVT regfile_mem_31_r_reg_23_ ( .D(wr_data[23]), .CLK(net20420), .Q(
        regfile_mem_31_r[23]) );
  DFFX1_RVT regfile_mem_31_r_reg_22_ ( .D(wr_data[22]), .CLK(net20420), .Q(
        regfile_mem_31_r[22]) );
  DFFX1_RVT regfile_mem_31_r_reg_21_ ( .D(wr_data[21]), .CLK(net20420), .Q(
        regfile_mem_31_r[21]) );
  DFFX1_RVT regfile_mem_31_r_reg_20_ ( .D(wr_data[20]), .CLK(net20420), .Q(
        regfile_mem_31_r[20]) );
  DFFX1_RVT regfile_mem_31_r_reg_19_ ( .D(wr_data[19]), .CLK(net20420), .Q(
        regfile_mem_31_r[19]) );
  DFFX1_RVT regfile_mem_31_r_reg_18_ ( .D(wr_data[18]), .CLK(net20420), .Q(
        regfile_mem_31_r[18]) );
  DFFX1_RVT regfile_mem_31_r_reg_17_ ( .D(wr_data[17]), .CLK(net20420), .Q(
        regfile_mem_31_r[17]) );
  DFFX1_RVT regfile_mem_31_r_reg_16_ ( .D(wr_data[16]), .CLK(net20420), .Q(
        regfile_mem_31_r[16]) );
  DFFX1_RVT regfile_mem_31_r_reg_15_ ( .D(wr_data[15]), .CLK(net20420), .Q(
        regfile_mem_31_r[15]) );
  DFFX1_RVT regfile_mem_31_r_reg_14_ ( .D(wr_data[14]), .CLK(net20420), .Q(
        regfile_mem_31_r[14]) );
  DFFX1_RVT regfile_mem_31_r_reg_13_ ( .D(wr_data[13]), .CLK(net20420), .Q(
        regfile_mem_31_r[13]) );
  DFFX1_RVT regfile_mem_31_r_reg_12_ ( .D(wr_data[12]), .CLK(net20420), .Q(
        regfile_mem_31_r[12]) );
  DFFX1_RVT regfile_mem_31_r_reg_11_ ( .D(wr_data[11]), .CLK(net20420), .Q(
        regfile_mem_31_r[11]) );
  DFFX1_RVT regfile_mem_31_r_reg_10_ ( .D(wr_data[10]), .CLK(net20420), .Q(
        regfile_mem_31_r[10]) );
  DFFX1_RVT regfile_mem_31_r_reg_9_ ( .D(wr_data[9]), .CLK(net20420), .Q(
        regfile_mem_31_r[9]) );
  DFFX1_RVT regfile_mem_31_r_reg_8_ ( .D(wr_data[8]), .CLK(net20420), .Q(
        regfile_mem_31_r[8]) );
  DFFX1_RVT regfile_mem_31_r_reg_7_ ( .D(wr_data[7]), .CLK(net20420), .Q(
        regfile_mem_31_r[7]) );
  DFFX1_RVT regfile_mem_31_r_reg_6_ ( .D(wr_data[6]), .CLK(net20420), .Q(
        regfile_mem_31_r[6]) );
  DFFX1_RVT regfile_mem_31_r_reg_5_ ( .D(wr_data[5]), .CLK(net20420), .Q(
        regfile_mem_31_r[5]) );
  DFFX1_RVT regfile_mem_31_r_reg_4_ ( .D(wr_data[4]), .CLK(net20420), .Q(
        regfile_mem_31_r[4]) );
  DFFX1_RVT regfile_mem_31_r_reg_3_ ( .D(wr_data[3]), .CLK(net20420), .Q(
        regfile_mem_31_r[3]) );
  DFFX1_RVT regfile_mem_31_r_reg_2_ ( .D(wr_data[2]), .CLK(net20420), .Q(
        regfile_mem_31_r[2]) );
  DFFX1_RVT regfile_mem_31_r_reg_1_ ( .D(wr_data[1]), .CLK(net20420), .Q(
        regfile_mem_31_r[1]) );
  DFFX1_RVT regfile_mem_31_r_reg_0_ ( .D(wr_data[0]), .CLK(net20420), .Q(
        regfile_mem_31_r[0]) );
  DFFX1_RVT regfile_mem_0_r_reg_31_ ( .D(wr_data[31]), .CLK(net20425), .Q(
        regfile_mem_0_r[31]) );
  DFFX1_RVT regfile_mem_0_r_reg_30_ ( .D(wr_data[30]), .CLK(net20425), .Q(
        regfile_mem_0_r[30]) );
  DFFX1_RVT regfile_mem_0_r_reg_29_ ( .D(wr_data[29]), .CLK(net20425), .Q(
        regfile_mem_0_r[29]) );
  DFFX1_RVT regfile_mem_0_r_reg_28_ ( .D(wr_data[28]), .CLK(net20425), .Q(
        regfile_mem_0_r[28]) );
  DFFX1_RVT regfile_mem_0_r_reg_27_ ( .D(wr_data[27]), .CLK(net20425), .Q(
        regfile_mem_0_r[27]) );
  DFFX1_RVT regfile_mem_0_r_reg_26_ ( .D(wr_data[26]), .CLK(net20425), .Q(
        regfile_mem_0_r[26]) );
  DFFX1_RVT regfile_mem_0_r_reg_25_ ( .D(wr_data[25]), .CLK(net20425), .Q(
        regfile_mem_0_r[25]) );
  DFFX1_RVT regfile_mem_0_r_reg_24_ ( .D(wr_data[24]), .CLK(net20425), .Q(
        regfile_mem_0_r[24]) );
  DFFX1_RVT regfile_mem_0_r_reg_23_ ( .D(wr_data[23]), .CLK(net20425), .Q(
        regfile_mem_0_r[23]) );
  DFFX1_RVT regfile_mem_0_r_reg_22_ ( .D(wr_data[22]), .CLK(net20425), .Q(
        regfile_mem_0_r[22]) );
  DFFX1_RVT regfile_mem_0_r_reg_21_ ( .D(wr_data[21]), .CLK(net20425), .Q(
        regfile_mem_0_r[21]) );
  DFFX1_RVT regfile_mem_0_r_reg_20_ ( .D(wr_data[20]), .CLK(net20425), .Q(
        regfile_mem_0_r[20]) );
  DFFX1_RVT regfile_mem_0_r_reg_19_ ( .D(wr_data[19]), .CLK(net20425), .Q(
        regfile_mem_0_r[19]) );
  DFFX1_RVT regfile_mem_0_r_reg_18_ ( .D(wr_data[18]), .CLK(net20425), .Q(
        regfile_mem_0_r[18]) );
  DFFX1_RVT regfile_mem_0_r_reg_17_ ( .D(wr_data[17]), .CLK(net20425), .Q(
        regfile_mem_0_r[17]) );
  DFFX1_RVT regfile_mem_0_r_reg_16_ ( .D(wr_data[16]), .CLK(net20425), .Q(
        regfile_mem_0_r[16]) );
  DFFX1_RVT regfile_mem_0_r_reg_15_ ( .D(wr_data[15]), .CLK(net20425), .Q(
        regfile_mem_0_r[15]) );
  DFFX1_RVT regfile_mem_0_r_reg_14_ ( .D(wr_data[14]), .CLK(net20425), .Q(
        regfile_mem_0_r[14]) );
  DFFX1_RVT regfile_mem_0_r_reg_13_ ( .D(wr_data[13]), .CLK(net20425), .Q(
        regfile_mem_0_r[13]) );
  DFFX1_RVT regfile_mem_0_r_reg_12_ ( .D(wr_data[12]), .CLK(net20425), .Q(
        regfile_mem_0_r[12]) );
  DFFX1_RVT regfile_mem_0_r_reg_11_ ( .D(wr_data[11]), .CLK(net20425), .Q(
        regfile_mem_0_r[11]) );
  DFFX1_RVT regfile_mem_0_r_reg_10_ ( .D(wr_data[10]), .CLK(net20425), .Q(
        regfile_mem_0_r[10]) );
  DFFX1_RVT regfile_mem_0_r_reg_9_ ( .D(wr_data[9]), .CLK(net20425), .Q(
        regfile_mem_0_r[9]) );
  DFFX1_RVT regfile_mem_0_r_reg_8_ ( .D(wr_data[8]), .CLK(net20425), .Q(
        regfile_mem_0_r[8]) );
  DFFX1_RVT regfile_mem_0_r_reg_7_ ( .D(wr_data[7]), .CLK(net20425), .Q(
        regfile_mem_0_r[7]) );
  DFFX1_RVT regfile_mem_0_r_reg_6_ ( .D(wr_data[6]), .CLK(net20425), .Q(
        regfile_mem_0_r[6]) );
  DFFX1_RVT regfile_mem_0_r_reg_5_ ( .D(wr_data[5]), .CLK(net20425), .Q(
        regfile_mem_0_r[5]) );
  DFFX1_RVT regfile_mem_0_r_reg_4_ ( .D(wr_data[4]), .CLK(net20425), .Q(
        regfile_mem_0_r[4]) );
  DFFX1_RVT regfile_mem_0_r_reg_3_ ( .D(wr_data[3]), .CLK(net20425), .Q(
        regfile_mem_0_r[3]) );
  DFFX1_RVT regfile_mem_0_r_reg_2_ ( .D(wr_data[2]), .CLK(net20425), .Q(
        regfile_mem_0_r[2]) );
  DFFX1_RVT regfile_mem_0_r_reg_1_ ( .D(wr_data[1]), .CLK(net20425), .Q(
        regfile_mem_0_r[1]) );
  DFFX1_RVT regfile_mem_0_r_reg_0_ ( .D(wr_data[0]), .CLK(net20425), .Q(
        regfile_mem_0_r[0]) );
  DFFX1_RVT regfile_mem_1_r_reg_31_ ( .D(wr_data[31]), .CLK(net20430), .Q(
        regfile_mem_1_r[31]) );
  DFFX1_RVT regfile_mem_1_r_reg_30_ ( .D(wr_data[30]), .CLK(net20430), .Q(
        regfile_mem_1_r[30]) );
  DFFX1_RVT regfile_mem_1_r_reg_29_ ( .D(wr_data[29]), .CLK(net20430), .Q(
        regfile_mem_1_r[29]) );
  DFFX1_RVT regfile_mem_1_r_reg_28_ ( .D(wr_data[28]), .CLK(net20430), .Q(
        regfile_mem_1_r[28]) );
  DFFX1_RVT regfile_mem_1_r_reg_27_ ( .D(wr_data[27]), .CLK(net20430), .Q(
        regfile_mem_1_r[27]) );
  DFFX1_RVT regfile_mem_1_r_reg_26_ ( .D(wr_data[26]), .CLK(net20430), .Q(
        regfile_mem_1_r[26]) );
  DFFX1_RVT regfile_mem_1_r_reg_25_ ( .D(wr_data[25]), .CLK(net20430), .Q(
        regfile_mem_1_r[25]) );
  DFFX1_RVT regfile_mem_1_r_reg_24_ ( .D(wr_data[24]), .CLK(net20430), .Q(
        regfile_mem_1_r[24]) );
  DFFX1_RVT regfile_mem_1_r_reg_23_ ( .D(wr_data[23]), .CLK(net20430), .Q(
        regfile_mem_1_r[23]) );
  DFFX1_RVT regfile_mem_1_r_reg_22_ ( .D(wr_data[22]), .CLK(net20430), .Q(
        regfile_mem_1_r[22]) );
  DFFX1_RVT regfile_mem_1_r_reg_21_ ( .D(wr_data[21]), .CLK(net20430), .Q(
        regfile_mem_1_r[21]) );
  DFFX1_RVT regfile_mem_1_r_reg_20_ ( .D(wr_data[20]), .CLK(net20430), .Q(
        regfile_mem_1_r[20]) );
  DFFX1_RVT regfile_mem_1_r_reg_19_ ( .D(wr_data[19]), .CLK(net20430), .Q(
        regfile_mem_1_r[19]) );
  DFFX1_RVT regfile_mem_1_r_reg_18_ ( .D(wr_data[18]), .CLK(net20430), .Q(
        regfile_mem_1_r[18]) );
  DFFX1_RVT regfile_mem_1_r_reg_17_ ( .D(wr_data[17]), .CLK(net20430), .Q(
        regfile_mem_1_r[17]) );
  DFFX1_RVT regfile_mem_1_r_reg_16_ ( .D(wr_data[16]), .CLK(net20430), .Q(
        regfile_mem_1_r[16]) );
  DFFX1_RVT regfile_mem_1_r_reg_15_ ( .D(wr_data[15]), .CLK(net20430), .Q(
        regfile_mem_1_r[15]) );
  DFFX1_RVT regfile_mem_1_r_reg_14_ ( .D(wr_data[14]), .CLK(net20430), .Q(
        regfile_mem_1_r[14]) );
  DFFX1_RVT regfile_mem_1_r_reg_13_ ( .D(wr_data[13]), .CLK(net20430), .Q(
        regfile_mem_1_r[13]) );
  DFFX1_RVT regfile_mem_1_r_reg_12_ ( .D(wr_data[12]), .CLK(net20430), .Q(
        regfile_mem_1_r[12]) );
  DFFX1_RVT regfile_mem_1_r_reg_11_ ( .D(wr_data[11]), .CLK(net20430), .Q(
        regfile_mem_1_r[11]) );
  DFFX1_RVT regfile_mem_1_r_reg_10_ ( .D(wr_data[10]), .CLK(net20430), .Q(
        regfile_mem_1_r[10]) );
  DFFX1_RVT regfile_mem_1_r_reg_9_ ( .D(wr_data[9]), .CLK(net20430), .Q(
        regfile_mem_1_r[9]) );
  DFFX1_RVT regfile_mem_1_r_reg_8_ ( .D(wr_data[8]), .CLK(net20430), .Q(
        regfile_mem_1_r[8]) );
  DFFX1_RVT regfile_mem_1_r_reg_7_ ( .D(wr_data[7]), .CLK(net20430), .Q(
        regfile_mem_1_r[7]) );
  DFFX1_RVT regfile_mem_1_r_reg_6_ ( .D(wr_data[6]), .CLK(net20430), .Q(
        regfile_mem_1_r[6]) );
  DFFX1_RVT regfile_mem_1_r_reg_5_ ( .D(wr_data[5]), .CLK(net20430), .Q(
        regfile_mem_1_r[5]) );
  DFFX1_RVT regfile_mem_1_r_reg_4_ ( .D(wr_data[4]), .CLK(net20430), .Q(
        regfile_mem_1_r[4]) );
  DFFX1_RVT regfile_mem_1_r_reg_3_ ( .D(wr_data[3]), .CLK(net20430), .Q(
        regfile_mem_1_r[3]) );
  DFFX1_RVT regfile_mem_1_r_reg_2_ ( .D(wr_data[2]), .CLK(net20430), .Q(
        regfile_mem_1_r[2]) );
  DFFX1_RVT regfile_mem_1_r_reg_1_ ( .D(wr_data[1]), .CLK(net20430), .Q(
        regfile_mem_1_r[1]) );
  DFFX1_RVT regfile_mem_1_r_reg_0_ ( .D(wr_data[0]), .CLK(net20430), .Q(
        regfile_mem_1_r[0]) );
  DFFX1_RVT regfile_mem_2_r_reg_31_ ( .D(wr_data[31]), .CLK(net20435), .Q(
        regfile_mem_2_r[31]) );
  DFFX1_RVT regfile_mem_2_r_reg_30_ ( .D(wr_data[30]), .CLK(net20435), .Q(
        regfile_mem_2_r[30]) );
  DFFX1_RVT regfile_mem_2_r_reg_29_ ( .D(wr_data[29]), .CLK(net20435), .Q(
        regfile_mem_2_r[29]) );
  DFFX1_RVT regfile_mem_2_r_reg_28_ ( .D(wr_data[28]), .CLK(net20435), .Q(
        regfile_mem_2_r[28]) );
  DFFX1_RVT regfile_mem_2_r_reg_27_ ( .D(wr_data[27]), .CLK(net20435), .Q(
        regfile_mem_2_r[27]) );
  DFFX1_RVT regfile_mem_2_r_reg_26_ ( .D(wr_data[26]), .CLK(net20435), .Q(
        regfile_mem_2_r[26]) );
  DFFX1_RVT regfile_mem_2_r_reg_25_ ( .D(wr_data[25]), .CLK(net20435), .Q(
        regfile_mem_2_r[25]) );
  DFFX1_RVT regfile_mem_2_r_reg_24_ ( .D(wr_data[24]), .CLK(net20435), .Q(
        regfile_mem_2_r[24]) );
  DFFX1_RVT regfile_mem_2_r_reg_23_ ( .D(wr_data[23]), .CLK(net20435), .Q(
        regfile_mem_2_r[23]) );
  DFFX1_RVT regfile_mem_2_r_reg_22_ ( .D(wr_data[22]), .CLK(net20435), .Q(
        regfile_mem_2_r[22]) );
  DFFX1_RVT regfile_mem_2_r_reg_21_ ( .D(wr_data[21]), .CLK(net20435), .Q(
        regfile_mem_2_r[21]) );
  DFFX1_RVT regfile_mem_2_r_reg_20_ ( .D(wr_data[20]), .CLK(net20435), .Q(
        regfile_mem_2_r[20]) );
  DFFX1_RVT regfile_mem_2_r_reg_19_ ( .D(wr_data[19]), .CLK(net20435), .Q(
        regfile_mem_2_r[19]) );
  DFFX1_RVT regfile_mem_2_r_reg_18_ ( .D(wr_data[18]), .CLK(net20435), .Q(
        regfile_mem_2_r[18]) );
  DFFX1_RVT regfile_mem_2_r_reg_17_ ( .D(wr_data[17]), .CLK(net20435), .Q(
        regfile_mem_2_r[17]) );
  DFFX1_RVT regfile_mem_2_r_reg_16_ ( .D(wr_data[16]), .CLK(net20435), .Q(
        regfile_mem_2_r[16]) );
  DFFX1_RVT regfile_mem_2_r_reg_15_ ( .D(wr_data[15]), .CLK(net20435), .Q(
        regfile_mem_2_r[15]) );
  DFFX1_RVT regfile_mem_2_r_reg_14_ ( .D(wr_data[14]), .CLK(net20435), .Q(
        regfile_mem_2_r[14]) );
  DFFX1_RVT regfile_mem_2_r_reg_13_ ( .D(wr_data[13]), .CLK(net20435), .Q(
        regfile_mem_2_r[13]) );
  DFFX1_RVT regfile_mem_2_r_reg_12_ ( .D(wr_data[12]), .CLK(net20435), .Q(
        regfile_mem_2_r[12]) );
  DFFX1_RVT regfile_mem_2_r_reg_11_ ( .D(wr_data[11]), .CLK(net20435), .Q(
        regfile_mem_2_r[11]) );
  DFFX1_RVT regfile_mem_2_r_reg_10_ ( .D(wr_data[10]), .CLK(net20435), .Q(
        regfile_mem_2_r[10]) );
  DFFX1_RVT regfile_mem_2_r_reg_9_ ( .D(wr_data[9]), .CLK(net20435), .Q(
        regfile_mem_2_r[9]) );
  DFFX1_RVT regfile_mem_2_r_reg_8_ ( .D(wr_data[8]), .CLK(net20435), .Q(
        regfile_mem_2_r[8]) );
  DFFX1_RVT regfile_mem_2_r_reg_7_ ( .D(wr_data[7]), .CLK(net20435), .Q(
        regfile_mem_2_r[7]) );
  DFFX1_RVT regfile_mem_2_r_reg_6_ ( .D(wr_data[6]), .CLK(net20435), .Q(
        regfile_mem_2_r[6]) );
  DFFX1_RVT regfile_mem_2_r_reg_5_ ( .D(wr_data[5]), .CLK(net20435), .Q(
        regfile_mem_2_r[5]) );
  DFFX1_RVT regfile_mem_2_r_reg_4_ ( .D(wr_data[4]), .CLK(net20435), .Q(
        regfile_mem_2_r[4]) );
  DFFX1_RVT regfile_mem_2_r_reg_3_ ( .D(wr_data[3]), .CLK(net20435), .Q(
        regfile_mem_2_r[3]) );
  DFFX1_RVT regfile_mem_2_r_reg_2_ ( .D(wr_data[2]), .CLK(net20435), .Q(
        regfile_mem_2_r[2]) );
  DFFX1_RVT regfile_mem_2_r_reg_1_ ( .D(wr_data[1]), .CLK(net20435), .Q(
        regfile_mem_2_r[1]) );
  DFFX1_RVT regfile_mem_2_r_reg_0_ ( .D(wr_data[0]), .CLK(net20435), .Q(
        regfile_mem_2_r[0]) );
  DFFX1_RVT regfile_mem_3_r_reg_31_ ( .D(wr_data[31]), .CLK(net20440), .Q(
        regfile_mem_3_r[31]) );
  DFFX1_RVT regfile_mem_3_r_reg_30_ ( .D(wr_data[30]), .CLK(net20440), .Q(
        regfile_mem_3_r[30]) );
  DFFX1_RVT regfile_mem_3_r_reg_29_ ( .D(wr_data[29]), .CLK(net20440), .Q(
        regfile_mem_3_r[29]) );
  DFFX1_RVT regfile_mem_3_r_reg_28_ ( .D(wr_data[28]), .CLK(net20440), .Q(
        regfile_mem_3_r[28]) );
  DFFX1_RVT regfile_mem_3_r_reg_27_ ( .D(wr_data[27]), .CLK(net20440), .Q(
        regfile_mem_3_r[27]) );
  DFFX1_RVT regfile_mem_3_r_reg_26_ ( .D(wr_data[26]), .CLK(net20440), .Q(
        regfile_mem_3_r[26]) );
  DFFX1_RVT regfile_mem_3_r_reg_25_ ( .D(wr_data[25]), .CLK(net20440), .Q(
        regfile_mem_3_r[25]) );
  DFFX1_RVT regfile_mem_3_r_reg_24_ ( .D(wr_data[24]), .CLK(net20440), .Q(
        regfile_mem_3_r[24]) );
  DFFX1_RVT regfile_mem_3_r_reg_23_ ( .D(wr_data[23]), .CLK(net20440), .Q(
        regfile_mem_3_r[23]) );
  DFFX1_RVT regfile_mem_3_r_reg_22_ ( .D(wr_data[22]), .CLK(net20440), .Q(
        regfile_mem_3_r[22]) );
  DFFX1_RVT regfile_mem_3_r_reg_21_ ( .D(wr_data[21]), .CLK(net20440), .Q(
        regfile_mem_3_r[21]) );
  DFFX1_RVT regfile_mem_3_r_reg_20_ ( .D(wr_data[20]), .CLK(net20440), .Q(
        regfile_mem_3_r[20]) );
  DFFX1_RVT regfile_mem_3_r_reg_19_ ( .D(wr_data[19]), .CLK(net20440), .Q(
        regfile_mem_3_r[19]) );
  DFFX1_RVT regfile_mem_3_r_reg_18_ ( .D(wr_data[18]), .CLK(net20440), .Q(
        regfile_mem_3_r[18]) );
  DFFX1_RVT regfile_mem_3_r_reg_17_ ( .D(wr_data[17]), .CLK(net20440), .Q(
        regfile_mem_3_r[17]) );
  DFFX1_RVT regfile_mem_3_r_reg_16_ ( .D(wr_data[16]), .CLK(net20440), .Q(
        regfile_mem_3_r[16]) );
  DFFX1_RVT regfile_mem_3_r_reg_15_ ( .D(wr_data[15]), .CLK(net20440), .Q(
        regfile_mem_3_r[15]) );
  DFFX1_RVT regfile_mem_3_r_reg_14_ ( .D(wr_data[14]), .CLK(net20440), .Q(
        regfile_mem_3_r[14]) );
  DFFX1_RVT regfile_mem_3_r_reg_13_ ( .D(wr_data[13]), .CLK(net20440), .Q(
        regfile_mem_3_r[13]) );
  DFFX1_RVT regfile_mem_3_r_reg_12_ ( .D(wr_data[12]), .CLK(net20440), .Q(
        regfile_mem_3_r[12]) );
  DFFX1_RVT regfile_mem_3_r_reg_11_ ( .D(wr_data[11]), .CLK(net20440), .Q(
        regfile_mem_3_r[11]) );
  DFFX1_RVT regfile_mem_3_r_reg_10_ ( .D(wr_data[10]), .CLK(net20440), .Q(
        regfile_mem_3_r[10]) );
  DFFX1_RVT regfile_mem_3_r_reg_9_ ( .D(wr_data[9]), .CLK(net20440), .Q(
        regfile_mem_3_r[9]) );
  DFFX1_RVT regfile_mem_3_r_reg_8_ ( .D(wr_data[8]), .CLK(net20440), .Q(
        regfile_mem_3_r[8]) );
  DFFX1_RVT regfile_mem_3_r_reg_7_ ( .D(wr_data[7]), .CLK(net20440), .Q(
        regfile_mem_3_r[7]) );
  DFFX1_RVT regfile_mem_3_r_reg_6_ ( .D(wr_data[6]), .CLK(net20440), .Q(
        regfile_mem_3_r[6]) );
  DFFX1_RVT regfile_mem_3_r_reg_5_ ( .D(wr_data[5]), .CLK(net20440), .Q(
        regfile_mem_3_r[5]) );
  DFFX1_RVT regfile_mem_3_r_reg_4_ ( .D(wr_data[4]), .CLK(net20440), .Q(
        regfile_mem_3_r[4]) );
  DFFX1_RVT regfile_mem_3_r_reg_3_ ( .D(wr_data[3]), .CLK(net20440), .Q(
        regfile_mem_3_r[3]) );
  DFFX1_RVT regfile_mem_3_r_reg_2_ ( .D(wr_data[2]), .CLK(net20440), .Q(
        regfile_mem_3_r[2]) );
  DFFX1_RVT regfile_mem_3_r_reg_1_ ( .D(wr_data[1]), .CLK(net20440), .Q(
        regfile_mem_3_r[1]) );
  DFFX1_RVT regfile_mem_3_r_reg_0_ ( .D(wr_data[0]), .CLK(net20440), .Q(
        regfile_mem_3_r[0]) );
  DFFX1_RVT regfile_mem_10_r_reg_31_ ( .D(wr_data[31]), .CLK(net20445), .Q(
        regfile_mem_10_r[31]) );
  DFFX1_RVT regfile_mem_10_r_reg_30_ ( .D(wr_data[30]), .CLK(net20445), .Q(
        regfile_mem_10_r[30]) );
  DFFX1_RVT regfile_mem_10_r_reg_29_ ( .D(wr_data[29]), .CLK(net20445), .Q(
        regfile_mem_10_r[29]) );
  DFFX1_RVT regfile_mem_10_r_reg_28_ ( .D(wr_data[28]), .CLK(net20445), .Q(
        regfile_mem_10_r[28]) );
  DFFX1_RVT regfile_mem_10_r_reg_27_ ( .D(wr_data[27]), .CLK(net20445), .Q(
        regfile_mem_10_r[27]) );
  DFFX1_RVT regfile_mem_10_r_reg_26_ ( .D(wr_data[26]), .CLK(net20445), .Q(
        regfile_mem_10_r[26]) );
  DFFX1_RVT regfile_mem_10_r_reg_25_ ( .D(wr_data[25]), .CLK(net20445), .Q(
        regfile_mem_10_r[25]) );
  DFFX1_RVT regfile_mem_10_r_reg_24_ ( .D(wr_data[24]), .CLK(net20445), .Q(
        regfile_mem_10_r[24]) );
  DFFX1_RVT regfile_mem_10_r_reg_23_ ( .D(wr_data[23]), .CLK(net20445), .Q(
        regfile_mem_10_r[23]) );
  DFFX1_RVT regfile_mem_10_r_reg_22_ ( .D(wr_data[22]), .CLK(net20445), .Q(
        regfile_mem_10_r[22]) );
  DFFX1_RVT regfile_mem_10_r_reg_21_ ( .D(wr_data[21]), .CLK(net20445), .Q(
        regfile_mem_10_r[21]) );
  DFFX1_RVT regfile_mem_10_r_reg_20_ ( .D(wr_data[20]), .CLK(net20445), .Q(
        regfile_mem_10_r[20]) );
  DFFX1_RVT regfile_mem_10_r_reg_19_ ( .D(wr_data[19]), .CLK(net20445), .Q(
        regfile_mem_10_r[19]) );
  DFFX1_RVT regfile_mem_10_r_reg_18_ ( .D(wr_data[18]), .CLK(net20445), .Q(
        regfile_mem_10_r[18]) );
  DFFX1_RVT regfile_mem_10_r_reg_17_ ( .D(wr_data[17]), .CLK(net20445), .Q(
        regfile_mem_10_r[17]) );
  DFFX1_RVT regfile_mem_10_r_reg_16_ ( .D(wr_data[16]), .CLK(net20445), .Q(
        regfile_mem_10_r[16]) );
  DFFX1_RVT regfile_mem_10_r_reg_15_ ( .D(wr_data[15]), .CLK(net20445), .Q(
        regfile_mem_10_r[15]) );
  DFFX1_RVT regfile_mem_10_r_reg_14_ ( .D(wr_data[14]), .CLK(net20445), .Q(
        regfile_mem_10_r[14]) );
  DFFX1_RVT regfile_mem_10_r_reg_13_ ( .D(wr_data[13]), .CLK(net20445), .Q(
        regfile_mem_10_r[13]) );
  DFFX1_RVT regfile_mem_10_r_reg_12_ ( .D(wr_data[12]), .CLK(net20445), .Q(
        regfile_mem_10_r[12]) );
  DFFX1_RVT regfile_mem_10_r_reg_11_ ( .D(wr_data[11]), .CLK(net20445), .Q(
        regfile_mem_10_r[11]) );
  DFFX1_RVT regfile_mem_10_r_reg_10_ ( .D(wr_data[10]), .CLK(net20445), .Q(
        regfile_mem_10_r[10]) );
  DFFX1_RVT regfile_mem_10_r_reg_9_ ( .D(wr_data[9]), .CLK(net20445), .Q(
        regfile_mem_10_r[9]) );
  DFFX1_RVT regfile_mem_10_r_reg_8_ ( .D(wr_data[8]), .CLK(net20445), .Q(
        regfile_mem_10_r[8]) );
  DFFX1_RVT regfile_mem_10_r_reg_7_ ( .D(wr_data[7]), .CLK(net20445), .Q(
        regfile_mem_10_r[7]) );
  DFFX1_RVT regfile_mem_10_r_reg_6_ ( .D(wr_data[6]), .CLK(net20445), .Q(
        regfile_mem_10_r[6]) );
  DFFX1_RVT regfile_mem_10_r_reg_5_ ( .D(wr_data[5]), .CLK(net20445), .Q(
        regfile_mem_10_r[5]) );
  DFFX1_RVT regfile_mem_10_r_reg_4_ ( .D(wr_data[4]), .CLK(net20445), .Q(
        regfile_mem_10_r[4]) );
  DFFX1_RVT regfile_mem_10_r_reg_3_ ( .D(wr_data[3]), .CLK(net20445), .Q(
        regfile_mem_10_r[3]) );
  DFFX1_RVT regfile_mem_10_r_reg_2_ ( .D(wr_data[2]), .CLK(net20445), .Q(
        regfile_mem_10_r[2]) );
  DFFX1_RVT regfile_mem_10_r_reg_1_ ( .D(wr_data[1]), .CLK(net20445), .Q(
        regfile_mem_10_r[1]) );
  DFFX1_RVT regfile_mem_10_r_reg_0_ ( .D(wr_data[0]), .CLK(net20445), .Q(
        regfile_mem_10_r[0]) );
  DFFX1_RVT regfile_mem_11_r_reg_31_ ( .D(wr_data[31]), .CLK(net20450), .Q(
        regfile_mem_11_r[31]) );
  DFFX1_RVT regfile_mem_11_r_reg_30_ ( .D(wr_data[30]), .CLK(net20450), .Q(
        regfile_mem_11_r[30]) );
  DFFX1_RVT regfile_mem_11_r_reg_29_ ( .D(wr_data[29]), .CLK(net20450), .Q(
        regfile_mem_11_r[29]) );
  DFFX1_RVT regfile_mem_11_r_reg_28_ ( .D(wr_data[28]), .CLK(net20450), .Q(
        regfile_mem_11_r[28]) );
  DFFX1_RVT regfile_mem_11_r_reg_27_ ( .D(wr_data[27]), .CLK(net20450), .Q(
        regfile_mem_11_r[27]) );
  DFFX1_RVT regfile_mem_11_r_reg_26_ ( .D(wr_data[26]), .CLK(net20450), .Q(
        regfile_mem_11_r[26]) );
  DFFX1_RVT regfile_mem_11_r_reg_25_ ( .D(wr_data[25]), .CLK(net20450), .Q(
        regfile_mem_11_r[25]) );
  DFFX1_RVT regfile_mem_11_r_reg_24_ ( .D(wr_data[24]), .CLK(net20450), .Q(
        regfile_mem_11_r[24]) );
  DFFX1_RVT regfile_mem_11_r_reg_23_ ( .D(wr_data[23]), .CLK(net20450), .Q(
        regfile_mem_11_r[23]) );
  DFFX1_RVT regfile_mem_11_r_reg_22_ ( .D(wr_data[22]), .CLK(net20450), .Q(
        regfile_mem_11_r[22]) );
  DFFX1_RVT regfile_mem_11_r_reg_21_ ( .D(wr_data[21]), .CLK(net20450), .Q(
        regfile_mem_11_r[21]) );
  DFFX1_RVT regfile_mem_11_r_reg_20_ ( .D(wr_data[20]), .CLK(net20450), .Q(
        regfile_mem_11_r[20]) );
  DFFX1_RVT regfile_mem_11_r_reg_19_ ( .D(wr_data[19]), .CLK(net20450), .Q(
        regfile_mem_11_r[19]) );
  DFFX1_RVT regfile_mem_11_r_reg_18_ ( .D(wr_data[18]), .CLK(net20450), .Q(
        regfile_mem_11_r[18]) );
  DFFX1_RVT regfile_mem_11_r_reg_17_ ( .D(wr_data[17]), .CLK(net20450), .Q(
        regfile_mem_11_r[17]) );
  DFFX1_RVT regfile_mem_11_r_reg_16_ ( .D(wr_data[16]), .CLK(net20450), .Q(
        regfile_mem_11_r[16]) );
  DFFX1_RVT regfile_mem_11_r_reg_15_ ( .D(wr_data[15]), .CLK(net20450), .Q(
        regfile_mem_11_r[15]) );
  DFFX1_RVT regfile_mem_11_r_reg_14_ ( .D(wr_data[14]), .CLK(net20450), .Q(
        regfile_mem_11_r[14]) );
  DFFX1_RVT regfile_mem_11_r_reg_13_ ( .D(wr_data[13]), .CLK(net20450), .Q(
        regfile_mem_11_r[13]) );
  DFFX1_RVT regfile_mem_11_r_reg_12_ ( .D(wr_data[12]), .CLK(net20450), .Q(
        regfile_mem_11_r[12]) );
  DFFX1_RVT regfile_mem_11_r_reg_11_ ( .D(wr_data[11]), .CLK(net20450), .Q(
        regfile_mem_11_r[11]) );
  DFFX1_RVT regfile_mem_11_r_reg_10_ ( .D(wr_data[10]), .CLK(net20450), .Q(
        regfile_mem_11_r[10]) );
  DFFX1_RVT regfile_mem_11_r_reg_9_ ( .D(wr_data[9]), .CLK(net20450), .Q(
        regfile_mem_11_r[9]) );
  DFFX1_RVT regfile_mem_11_r_reg_8_ ( .D(wr_data[8]), .CLK(net20450), .Q(
        regfile_mem_11_r[8]) );
  DFFX1_RVT regfile_mem_11_r_reg_7_ ( .D(wr_data[7]), .CLK(net20450), .Q(
        regfile_mem_11_r[7]) );
  DFFX1_RVT regfile_mem_11_r_reg_6_ ( .D(wr_data[6]), .CLK(net20450), .Q(
        regfile_mem_11_r[6]) );
  DFFX1_RVT regfile_mem_11_r_reg_5_ ( .D(wr_data[5]), .CLK(net20450), .Q(
        regfile_mem_11_r[5]) );
  DFFX1_RVT regfile_mem_11_r_reg_4_ ( .D(wr_data[4]), .CLK(net20450), .Q(
        regfile_mem_11_r[4]) );
  DFFX1_RVT regfile_mem_11_r_reg_3_ ( .D(wr_data[3]), .CLK(net20450), .Q(
        regfile_mem_11_r[3]) );
  DFFX1_RVT regfile_mem_11_r_reg_2_ ( .D(wr_data[2]), .CLK(net20450), .Q(
        regfile_mem_11_r[2]) );
  DFFX1_RVT regfile_mem_11_r_reg_1_ ( .D(wr_data[1]), .CLK(net20450), .Q(
        regfile_mem_11_r[1]) );
  DFFX1_RVT regfile_mem_11_r_reg_0_ ( .D(wr_data[0]), .CLK(net20450), .Q(
        regfile_mem_11_r[0]) );
  DFFX1_RVT regfile_mem_12_r_reg_31_ ( .D(wr_data[31]), .CLK(net20455), .Q(
        regfile_mem_12_r[31]) );
  DFFX1_RVT regfile_mem_12_r_reg_30_ ( .D(wr_data[30]), .CLK(net20455), .Q(
        regfile_mem_12_r[30]) );
  DFFX1_RVT regfile_mem_12_r_reg_29_ ( .D(wr_data[29]), .CLK(net20455), .Q(
        regfile_mem_12_r[29]) );
  DFFX1_RVT regfile_mem_12_r_reg_28_ ( .D(wr_data[28]), .CLK(net20455), .Q(
        regfile_mem_12_r[28]) );
  DFFX1_RVT regfile_mem_12_r_reg_27_ ( .D(wr_data[27]), .CLK(net20455), .Q(
        regfile_mem_12_r[27]) );
  DFFX1_RVT regfile_mem_12_r_reg_26_ ( .D(wr_data[26]), .CLK(net20455), .Q(
        regfile_mem_12_r[26]) );
  DFFX1_RVT regfile_mem_12_r_reg_25_ ( .D(wr_data[25]), .CLK(net20455), .Q(
        regfile_mem_12_r[25]) );
  DFFX1_RVT regfile_mem_12_r_reg_24_ ( .D(wr_data[24]), .CLK(net20455), .Q(
        regfile_mem_12_r[24]) );
  DFFX1_RVT regfile_mem_12_r_reg_23_ ( .D(wr_data[23]), .CLK(net20455), .Q(
        regfile_mem_12_r[23]) );
  DFFX1_RVT regfile_mem_12_r_reg_22_ ( .D(wr_data[22]), .CLK(net20455), .Q(
        regfile_mem_12_r[22]) );
  DFFX1_RVT regfile_mem_12_r_reg_21_ ( .D(wr_data[21]), .CLK(net20455), .Q(
        regfile_mem_12_r[21]) );
  DFFX1_RVT regfile_mem_12_r_reg_20_ ( .D(wr_data[20]), .CLK(net20455), .Q(
        regfile_mem_12_r[20]) );
  DFFX1_RVT regfile_mem_12_r_reg_19_ ( .D(wr_data[19]), .CLK(net20455), .Q(
        regfile_mem_12_r[19]) );
  DFFX1_RVT regfile_mem_12_r_reg_18_ ( .D(wr_data[18]), .CLK(net20455), .Q(
        regfile_mem_12_r[18]) );
  DFFX1_RVT regfile_mem_12_r_reg_17_ ( .D(wr_data[17]), .CLK(net20455), .Q(
        regfile_mem_12_r[17]) );
  DFFX1_RVT regfile_mem_12_r_reg_16_ ( .D(wr_data[16]), .CLK(net20455), .Q(
        regfile_mem_12_r[16]) );
  DFFX1_RVT regfile_mem_12_r_reg_15_ ( .D(wr_data[15]), .CLK(net20455), .Q(
        regfile_mem_12_r[15]) );
  DFFX1_RVT regfile_mem_12_r_reg_14_ ( .D(wr_data[14]), .CLK(net20455), .Q(
        regfile_mem_12_r[14]) );
  DFFX1_RVT regfile_mem_12_r_reg_13_ ( .D(wr_data[13]), .CLK(net20455), .Q(
        regfile_mem_12_r[13]) );
  DFFX1_RVT regfile_mem_12_r_reg_12_ ( .D(wr_data[12]), .CLK(net20455), .Q(
        regfile_mem_12_r[12]) );
  DFFX1_RVT regfile_mem_12_r_reg_11_ ( .D(wr_data[11]), .CLK(net20455), .Q(
        regfile_mem_12_r[11]) );
  DFFX1_RVT regfile_mem_12_r_reg_10_ ( .D(wr_data[10]), .CLK(net20455), .Q(
        regfile_mem_12_r[10]) );
  DFFX1_RVT regfile_mem_12_r_reg_9_ ( .D(wr_data[9]), .CLK(net20455), .Q(
        regfile_mem_12_r[9]) );
  DFFX1_RVT regfile_mem_12_r_reg_8_ ( .D(wr_data[8]), .CLK(net20455), .Q(
        regfile_mem_12_r[8]) );
  DFFX1_RVT regfile_mem_12_r_reg_7_ ( .D(wr_data[7]), .CLK(net20455), .Q(
        regfile_mem_12_r[7]) );
  DFFX1_RVT regfile_mem_12_r_reg_6_ ( .D(wr_data[6]), .CLK(net20455), .Q(
        regfile_mem_12_r[6]) );
  DFFX1_RVT regfile_mem_12_r_reg_5_ ( .D(wr_data[5]), .CLK(net20455), .Q(
        regfile_mem_12_r[5]) );
  DFFX1_RVT regfile_mem_12_r_reg_4_ ( .D(wr_data[4]), .CLK(net20455), .Q(
        regfile_mem_12_r[4]) );
  DFFX1_RVT regfile_mem_12_r_reg_3_ ( .D(wr_data[3]), .CLK(net20455), .Q(
        regfile_mem_12_r[3]) );
  DFFX1_RVT regfile_mem_12_r_reg_2_ ( .D(wr_data[2]), .CLK(net20455), .Q(
        regfile_mem_12_r[2]) );
  DFFX1_RVT regfile_mem_12_r_reg_1_ ( .D(wr_data[1]), .CLK(net20455), .Q(
        regfile_mem_12_r[1]) );
  DFFX1_RVT regfile_mem_12_r_reg_0_ ( .D(wr_data[0]), .CLK(net20455), .Q(
        regfile_mem_12_r[0]) );
  DFFX1_RVT regfile_mem_13_r_reg_31_ ( .D(wr_data[31]), .CLK(net20460), .Q(
        regfile_mem_13_r[31]) );
  DFFX1_RVT regfile_mem_13_r_reg_30_ ( .D(wr_data[30]), .CLK(net20460), .Q(
        regfile_mem_13_r[30]) );
  DFFX1_RVT regfile_mem_13_r_reg_29_ ( .D(wr_data[29]), .CLK(net20460), .Q(
        regfile_mem_13_r[29]) );
  DFFX1_RVT regfile_mem_13_r_reg_28_ ( .D(wr_data[28]), .CLK(net20460), .Q(
        regfile_mem_13_r[28]) );
  DFFX1_RVT regfile_mem_13_r_reg_27_ ( .D(wr_data[27]), .CLK(net20460), .Q(
        regfile_mem_13_r[27]) );
  DFFX1_RVT regfile_mem_13_r_reg_26_ ( .D(wr_data[26]), .CLK(net20460), .Q(
        regfile_mem_13_r[26]) );
  DFFX1_RVT regfile_mem_13_r_reg_25_ ( .D(wr_data[25]), .CLK(net20460), .Q(
        regfile_mem_13_r[25]) );
  DFFX1_RVT regfile_mem_13_r_reg_24_ ( .D(wr_data[24]), .CLK(net20460), .Q(
        regfile_mem_13_r[24]) );
  DFFX1_RVT regfile_mem_13_r_reg_23_ ( .D(wr_data[23]), .CLK(net20460), .Q(
        regfile_mem_13_r[23]) );
  DFFX1_RVT regfile_mem_13_r_reg_22_ ( .D(wr_data[22]), .CLK(net20460), .Q(
        regfile_mem_13_r[22]) );
  DFFX1_RVT regfile_mem_13_r_reg_21_ ( .D(wr_data[21]), .CLK(net20460), .Q(
        regfile_mem_13_r[21]) );
  DFFX1_RVT regfile_mem_13_r_reg_20_ ( .D(wr_data[20]), .CLK(net20460), .Q(
        regfile_mem_13_r[20]) );
  DFFX1_RVT regfile_mem_13_r_reg_19_ ( .D(wr_data[19]), .CLK(net20460), .Q(
        regfile_mem_13_r[19]) );
  DFFX1_RVT regfile_mem_13_r_reg_18_ ( .D(wr_data[18]), .CLK(net20460), .Q(
        regfile_mem_13_r[18]) );
  DFFX1_RVT regfile_mem_13_r_reg_17_ ( .D(wr_data[17]), .CLK(net20460), .Q(
        regfile_mem_13_r[17]) );
  DFFX1_RVT regfile_mem_13_r_reg_16_ ( .D(wr_data[16]), .CLK(net20460), .Q(
        regfile_mem_13_r[16]) );
  DFFX1_RVT regfile_mem_13_r_reg_15_ ( .D(wr_data[15]), .CLK(net20460), .Q(
        regfile_mem_13_r[15]) );
  DFFX1_RVT regfile_mem_13_r_reg_14_ ( .D(wr_data[14]), .CLK(net20460), .Q(
        regfile_mem_13_r[14]) );
  DFFX1_RVT regfile_mem_13_r_reg_13_ ( .D(wr_data[13]), .CLK(net20460), .Q(
        regfile_mem_13_r[13]) );
  DFFX1_RVT regfile_mem_13_r_reg_12_ ( .D(wr_data[12]), .CLK(net20460), .Q(
        regfile_mem_13_r[12]) );
  DFFX1_RVT regfile_mem_13_r_reg_11_ ( .D(wr_data[11]), .CLK(net20460), .Q(
        regfile_mem_13_r[11]) );
  DFFX1_RVT regfile_mem_13_r_reg_10_ ( .D(wr_data[10]), .CLK(net20460), .Q(
        regfile_mem_13_r[10]) );
  DFFX1_RVT regfile_mem_13_r_reg_9_ ( .D(wr_data[9]), .CLK(net20460), .Q(
        regfile_mem_13_r[9]) );
  DFFX1_RVT regfile_mem_13_r_reg_8_ ( .D(wr_data[8]), .CLK(net20460), .Q(
        regfile_mem_13_r[8]) );
  DFFX1_RVT regfile_mem_13_r_reg_7_ ( .D(wr_data[7]), .CLK(net20460), .Q(
        regfile_mem_13_r[7]) );
  DFFX1_RVT regfile_mem_13_r_reg_6_ ( .D(wr_data[6]), .CLK(net20460), .Q(
        regfile_mem_13_r[6]) );
  DFFX1_RVT regfile_mem_13_r_reg_5_ ( .D(wr_data[5]), .CLK(net20460), .Q(
        regfile_mem_13_r[5]) );
  DFFX1_RVT regfile_mem_13_r_reg_4_ ( .D(wr_data[4]), .CLK(net20460), .Q(
        regfile_mem_13_r[4]) );
  DFFX1_RVT regfile_mem_13_r_reg_3_ ( .D(wr_data[3]), .CLK(net20460), .Q(
        regfile_mem_13_r[3]) );
  DFFX1_RVT regfile_mem_13_r_reg_2_ ( .D(wr_data[2]), .CLK(net20460), .Q(
        regfile_mem_13_r[2]) );
  DFFX1_RVT regfile_mem_13_r_reg_1_ ( .D(wr_data[1]), .CLK(net20460), .Q(
        regfile_mem_13_r[1]) );
  DFFX1_RVT regfile_mem_13_r_reg_0_ ( .D(wr_data[0]), .CLK(net20460), .Q(
        regfile_mem_13_r[0]) );
  DFFX1_RVT regfile_mem_14_r_reg_31_ ( .D(wr_data[31]), .CLK(net20465), .Q(
        regfile_mem_14_r[31]) );
  DFFX1_RVT regfile_mem_14_r_reg_30_ ( .D(wr_data[30]), .CLK(net20465), .Q(
        regfile_mem_14_r[30]) );
  DFFX1_RVT regfile_mem_14_r_reg_29_ ( .D(wr_data[29]), .CLK(net20465), .Q(
        regfile_mem_14_r[29]) );
  DFFX1_RVT regfile_mem_14_r_reg_28_ ( .D(wr_data[28]), .CLK(net20465), .Q(
        regfile_mem_14_r[28]) );
  DFFX1_RVT regfile_mem_14_r_reg_27_ ( .D(wr_data[27]), .CLK(net20465), .Q(
        regfile_mem_14_r[27]) );
  DFFX1_RVT regfile_mem_14_r_reg_26_ ( .D(wr_data[26]), .CLK(net20465), .Q(
        regfile_mem_14_r[26]) );
  DFFX1_RVT regfile_mem_14_r_reg_25_ ( .D(wr_data[25]), .CLK(net20465), .Q(
        regfile_mem_14_r[25]) );
  DFFX1_RVT regfile_mem_14_r_reg_24_ ( .D(wr_data[24]), .CLK(net20465), .Q(
        regfile_mem_14_r[24]) );
  DFFX1_RVT regfile_mem_14_r_reg_23_ ( .D(wr_data[23]), .CLK(net20465), .Q(
        regfile_mem_14_r[23]) );
  DFFX1_RVT regfile_mem_14_r_reg_22_ ( .D(wr_data[22]), .CLK(net20465), .Q(
        regfile_mem_14_r[22]) );
  DFFX1_RVT regfile_mem_14_r_reg_21_ ( .D(wr_data[21]), .CLK(net20465), .Q(
        regfile_mem_14_r[21]) );
  DFFX1_RVT regfile_mem_14_r_reg_20_ ( .D(wr_data[20]), .CLK(net20465), .Q(
        regfile_mem_14_r[20]) );
  DFFX1_RVT regfile_mem_14_r_reg_19_ ( .D(wr_data[19]), .CLK(net20465), .Q(
        regfile_mem_14_r[19]) );
  DFFX1_RVT regfile_mem_14_r_reg_18_ ( .D(wr_data[18]), .CLK(net20465), .Q(
        regfile_mem_14_r[18]) );
  DFFX1_RVT regfile_mem_14_r_reg_17_ ( .D(wr_data[17]), .CLK(net20465), .Q(
        regfile_mem_14_r[17]) );
  DFFX1_RVT regfile_mem_14_r_reg_16_ ( .D(wr_data[16]), .CLK(net20465), .Q(
        regfile_mem_14_r[16]) );
  DFFX1_RVT regfile_mem_14_r_reg_15_ ( .D(wr_data[15]), .CLK(net20465), .Q(
        regfile_mem_14_r[15]) );
  DFFX1_RVT regfile_mem_14_r_reg_14_ ( .D(wr_data[14]), .CLK(net20465), .Q(
        regfile_mem_14_r[14]) );
  DFFX1_RVT regfile_mem_14_r_reg_13_ ( .D(wr_data[13]), .CLK(net20465), .Q(
        regfile_mem_14_r[13]) );
  DFFX1_RVT regfile_mem_14_r_reg_12_ ( .D(wr_data[12]), .CLK(net20465), .Q(
        regfile_mem_14_r[12]) );
  DFFX1_RVT regfile_mem_14_r_reg_11_ ( .D(wr_data[11]), .CLK(net20465), .Q(
        regfile_mem_14_r[11]) );
  DFFX1_RVT regfile_mem_14_r_reg_10_ ( .D(wr_data[10]), .CLK(net20465), .Q(
        regfile_mem_14_r[10]) );
  DFFX1_RVT regfile_mem_14_r_reg_9_ ( .D(wr_data[9]), .CLK(net20465), .Q(
        regfile_mem_14_r[9]) );
  DFFX1_RVT regfile_mem_14_r_reg_8_ ( .D(wr_data[8]), .CLK(net20465), .Q(
        regfile_mem_14_r[8]) );
  DFFX1_RVT regfile_mem_14_r_reg_7_ ( .D(wr_data[7]), .CLK(net20465), .Q(
        regfile_mem_14_r[7]) );
  DFFX1_RVT regfile_mem_14_r_reg_6_ ( .D(wr_data[6]), .CLK(net20465), .Q(
        regfile_mem_14_r[6]) );
  DFFX1_RVT regfile_mem_14_r_reg_5_ ( .D(wr_data[5]), .CLK(net20465), .Q(
        regfile_mem_14_r[5]) );
  DFFX1_RVT regfile_mem_14_r_reg_4_ ( .D(wr_data[4]), .CLK(net20465), .Q(
        regfile_mem_14_r[4]) );
  DFFX1_RVT regfile_mem_14_r_reg_3_ ( .D(wr_data[3]), .CLK(net20465), .Q(
        regfile_mem_14_r[3]) );
  DFFX1_RVT regfile_mem_14_r_reg_2_ ( .D(wr_data[2]), .CLK(net20465), .Q(
        regfile_mem_14_r[2]) );
  DFFX1_RVT regfile_mem_14_r_reg_1_ ( .D(wr_data[1]), .CLK(net20465), .Q(
        regfile_mem_14_r[1]) );
  DFFX1_RVT regfile_mem_14_r_reg_0_ ( .D(wr_data[0]), .CLK(net20465), .Q(
        regfile_mem_14_r[0]) );
  DFFX1_RVT regfile_mem_15_r_reg_31_ ( .D(wr_data[31]), .CLK(net20470), .Q(
        regfile_mem_15_r[31]) );
  DFFX1_RVT regfile_mem_15_r_reg_30_ ( .D(wr_data[30]), .CLK(net20470), .Q(
        regfile_mem_15_r[30]) );
  DFFX1_RVT regfile_mem_15_r_reg_29_ ( .D(wr_data[29]), .CLK(net20470), .Q(
        regfile_mem_15_r[29]) );
  DFFX1_RVT regfile_mem_15_r_reg_28_ ( .D(wr_data[28]), .CLK(net20470), .Q(
        regfile_mem_15_r[28]) );
  DFFX1_RVT regfile_mem_15_r_reg_27_ ( .D(wr_data[27]), .CLK(net20470), .Q(
        regfile_mem_15_r[27]) );
  DFFX1_RVT regfile_mem_15_r_reg_26_ ( .D(wr_data[26]), .CLK(net20470), .Q(
        regfile_mem_15_r[26]) );
  DFFX1_RVT regfile_mem_15_r_reg_25_ ( .D(wr_data[25]), .CLK(net20470), .Q(
        regfile_mem_15_r[25]) );
  DFFX1_RVT regfile_mem_15_r_reg_24_ ( .D(wr_data[24]), .CLK(net20470), .Q(
        regfile_mem_15_r[24]) );
  DFFX1_RVT regfile_mem_15_r_reg_23_ ( .D(wr_data[23]), .CLK(net20470), .Q(
        regfile_mem_15_r[23]) );
  DFFX1_RVT regfile_mem_15_r_reg_22_ ( .D(wr_data[22]), .CLK(net20470), .Q(
        regfile_mem_15_r[22]) );
  DFFX1_RVT regfile_mem_15_r_reg_21_ ( .D(wr_data[21]), .CLK(net20470), .Q(
        regfile_mem_15_r[21]) );
  DFFX1_RVT regfile_mem_15_r_reg_20_ ( .D(wr_data[20]), .CLK(net20470), .Q(
        regfile_mem_15_r[20]) );
  DFFX1_RVT regfile_mem_15_r_reg_19_ ( .D(wr_data[19]), .CLK(net20470), .Q(
        regfile_mem_15_r[19]) );
  DFFX1_RVT regfile_mem_15_r_reg_18_ ( .D(wr_data[18]), .CLK(net20470), .Q(
        regfile_mem_15_r[18]) );
  DFFX1_RVT regfile_mem_15_r_reg_17_ ( .D(wr_data[17]), .CLK(net20470), .Q(
        regfile_mem_15_r[17]) );
  DFFX1_RVT regfile_mem_15_r_reg_16_ ( .D(wr_data[16]), .CLK(net20470), .Q(
        regfile_mem_15_r[16]) );
  DFFX1_RVT regfile_mem_15_r_reg_15_ ( .D(wr_data[15]), .CLK(net20470), .Q(
        regfile_mem_15_r[15]) );
  DFFX1_RVT regfile_mem_15_r_reg_14_ ( .D(wr_data[14]), .CLK(net20470), .Q(
        regfile_mem_15_r[14]) );
  DFFX1_RVT regfile_mem_15_r_reg_13_ ( .D(wr_data[13]), .CLK(net20470), .Q(
        regfile_mem_15_r[13]) );
  DFFX1_RVT regfile_mem_15_r_reg_12_ ( .D(wr_data[12]), .CLK(net20470), .Q(
        regfile_mem_15_r[12]) );
  DFFX1_RVT regfile_mem_15_r_reg_11_ ( .D(wr_data[11]), .CLK(net20470), .Q(
        regfile_mem_15_r[11]) );
  DFFX1_RVT regfile_mem_15_r_reg_10_ ( .D(wr_data[10]), .CLK(net20470), .Q(
        regfile_mem_15_r[10]) );
  DFFX1_RVT regfile_mem_15_r_reg_9_ ( .D(wr_data[9]), .CLK(net20470), .Q(
        regfile_mem_15_r[9]) );
  DFFX1_RVT regfile_mem_15_r_reg_8_ ( .D(wr_data[8]), .CLK(net20470), .Q(
        regfile_mem_15_r[8]) );
  DFFX1_RVT regfile_mem_15_r_reg_7_ ( .D(wr_data[7]), .CLK(net20470), .Q(
        regfile_mem_15_r[7]) );
  DFFX1_RVT regfile_mem_15_r_reg_6_ ( .D(wr_data[6]), .CLK(net20470), .Q(
        regfile_mem_15_r[6]) );
  DFFX1_RVT regfile_mem_15_r_reg_5_ ( .D(wr_data[5]), .CLK(net20470), .Q(
        regfile_mem_15_r[5]) );
  DFFX1_RVT regfile_mem_15_r_reg_4_ ( .D(wr_data[4]), .CLK(net20470), .Q(
        regfile_mem_15_r[4]) );
  DFFX1_RVT regfile_mem_15_r_reg_3_ ( .D(wr_data[3]), .CLK(net20470), .Q(
        regfile_mem_15_r[3]) );
  DFFX1_RVT regfile_mem_15_r_reg_2_ ( .D(wr_data[2]), .CLK(net20470), .Q(
        regfile_mem_15_r[2]) );
  DFFX1_RVT regfile_mem_15_r_reg_1_ ( .D(wr_data[1]), .CLK(net20470), .Q(
        regfile_mem_15_r[1]) );
  DFFX1_RVT regfile_mem_15_r_reg_0_ ( .D(wr_data[0]), .CLK(net20470), .Q(
        regfile_mem_15_r[0]) );
  DFFX1_RVT regfile_mem_26_r_reg_31_ ( .D(wr_data[31]), .CLK(net20475), .Q(
        regfile_mem_26_r[31]) );
  DFFX1_RVT regfile_mem_26_r_reg_30_ ( .D(wr_data[30]), .CLK(net20475), .Q(
        regfile_mem_26_r[30]) );
  DFFX1_RVT regfile_mem_26_r_reg_29_ ( .D(wr_data[29]), .CLK(net20475), .Q(
        regfile_mem_26_r[29]) );
  DFFX1_RVT regfile_mem_26_r_reg_28_ ( .D(wr_data[28]), .CLK(net20475), .Q(
        regfile_mem_26_r[28]) );
  DFFX1_RVT regfile_mem_26_r_reg_27_ ( .D(wr_data[27]), .CLK(net20475), .Q(
        regfile_mem_26_r[27]) );
  DFFX1_RVT regfile_mem_26_r_reg_26_ ( .D(wr_data[26]), .CLK(net20475), .Q(
        regfile_mem_26_r[26]) );
  DFFX1_RVT regfile_mem_26_r_reg_25_ ( .D(wr_data[25]), .CLK(net20475), .Q(
        regfile_mem_26_r[25]) );
  DFFX1_RVT regfile_mem_26_r_reg_24_ ( .D(wr_data[24]), .CLK(net20475), .Q(
        regfile_mem_26_r[24]) );
  DFFX1_RVT regfile_mem_26_r_reg_23_ ( .D(wr_data[23]), .CLK(net20475), .Q(
        regfile_mem_26_r[23]) );
  DFFX1_RVT regfile_mem_26_r_reg_22_ ( .D(wr_data[22]), .CLK(net20475), .Q(
        regfile_mem_26_r[22]) );
  DFFX1_RVT regfile_mem_26_r_reg_21_ ( .D(wr_data[21]), .CLK(net20475), .Q(
        regfile_mem_26_r[21]) );
  DFFX1_RVT regfile_mem_26_r_reg_20_ ( .D(wr_data[20]), .CLK(net20475), .Q(
        regfile_mem_26_r[20]) );
  DFFX1_RVT regfile_mem_26_r_reg_19_ ( .D(wr_data[19]), .CLK(net20475), .Q(
        regfile_mem_26_r[19]) );
  DFFX1_RVT regfile_mem_26_r_reg_18_ ( .D(wr_data[18]), .CLK(net20475), .Q(
        regfile_mem_26_r[18]) );
  DFFX1_RVT regfile_mem_26_r_reg_17_ ( .D(wr_data[17]), .CLK(net20475), .Q(
        regfile_mem_26_r[17]) );
  DFFX1_RVT regfile_mem_26_r_reg_16_ ( .D(wr_data[16]), .CLK(net20475), .Q(
        regfile_mem_26_r[16]) );
  DFFX1_RVT regfile_mem_26_r_reg_15_ ( .D(wr_data[15]), .CLK(net20475), .Q(
        regfile_mem_26_r[15]) );
  DFFX1_RVT regfile_mem_26_r_reg_14_ ( .D(wr_data[14]), .CLK(net20475), .Q(
        regfile_mem_26_r[14]) );
  DFFX1_RVT regfile_mem_26_r_reg_13_ ( .D(wr_data[13]), .CLK(net20475), .Q(
        regfile_mem_26_r[13]) );
  DFFX1_RVT regfile_mem_26_r_reg_12_ ( .D(wr_data[12]), .CLK(net20475), .Q(
        regfile_mem_26_r[12]) );
  DFFX1_RVT regfile_mem_26_r_reg_11_ ( .D(wr_data[11]), .CLK(net20475), .Q(
        regfile_mem_26_r[11]) );
  DFFX1_RVT regfile_mem_26_r_reg_10_ ( .D(wr_data[10]), .CLK(net20475), .Q(
        regfile_mem_26_r[10]) );
  DFFX1_RVT regfile_mem_26_r_reg_9_ ( .D(wr_data[9]), .CLK(net20475), .Q(
        regfile_mem_26_r[9]) );
  DFFX1_RVT regfile_mem_26_r_reg_8_ ( .D(wr_data[8]), .CLK(net20475), .Q(
        regfile_mem_26_r[8]) );
  DFFX1_RVT regfile_mem_26_r_reg_7_ ( .D(wr_data[7]), .CLK(net20475), .Q(
        regfile_mem_26_r[7]) );
  DFFX1_RVT regfile_mem_26_r_reg_6_ ( .D(wr_data[6]), .CLK(net20475), .Q(
        regfile_mem_26_r[6]) );
  DFFX1_RVT regfile_mem_26_r_reg_5_ ( .D(wr_data[5]), .CLK(net20475), .Q(
        regfile_mem_26_r[5]) );
  DFFX1_RVT regfile_mem_26_r_reg_4_ ( .D(wr_data[4]), .CLK(net20475), .Q(
        regfile_mem_26_r[4]) );
  DFFX1_RVT regfile_mem_26_r_reg_3_ ( .D(wr_data[3]), .CLK(net20475), .Q(
        regfile_mem_26_r[3]) );
  DFFX1_RVT regfile_mem_26_r_reg_2_ ( .D(wr_data[2]), .CLK(net20475), .Q(
        regfile_mem_26_r[2]) );
  DFFX1_RVT regfile_mem_26_r_reg_1_ ( .D(wr_data[1]), .CLK(net20475), .Q(
        regfile_mem_26_r[1]) );
  DFFX1_RVT regfile_mem_26_r_reg_0_ ( .D(wr_data[0]), .CLK(net20475), .Q(
        regfile_mem_26_r[0]) );
  DFFX1_RVT regfile_mem_27_r_reg_31_ ( .D(wr_data[31]), .CLK(net20480), .Q(
        regfile_mem_27_r[31]) );
  DFFX1_RVT regfile_mem_27_r_reg_30_ ( .D(wr_data[30]), .CLK(net20480), .Q(
        regfile_mem_27_r[30]) );
  DFFX1_RVT regfile_mem_27_r_reg_29_ ( .D(wr_data[29]), .CLK(net20480), .Q(
        regfile_mem_27_r[29]) );
  DFFX1_RVT regfile_mem_27_r_reg_28_ ( .D(wr_data[28]), .CLK(net20480), .Q(
        regfile_mem_27_r[28]) );
  DFFX1_RVT regfile_mem_27_r_reg_27_ ( .D(wr_data[27]), .CLK(net20480), .Q(
        regfile_mem_27_r[27]) );
  DFFX1_RVT regfile_mem_27_r_reg_26_ ( .D(wr_data[26]), .CLK(net20480), .Q(
        regfile_mem_27_r[26]) );
  DFFX1_RVT regfile_mem_27_r_reg_25_ ( .D(wr_data[25]), .CLK(net20480), .Q(
        regfile_mem_27_r[25]) );
  DFFX1_RVT regfile_mem_27_r_reg_24_ ( .D(wr_data[24]), .CLK(net20480), .Q(
        regfile_mem_27_r[24]) );
  DFFX1_RVT regfile_mem_27_r_reg_23_ ( .D(wr_data[23]), .CLK(net20480), .Q(
        regfile_mem_27_r[23]) );
  DFFX1_RVT regfile_mem_27_r_reg_22_ ( .D(wr_data[22]), .CLK(net20480), .Q(
        regfile_mem_27_r[22]) );
  DFFX1_RVT regfile_mem_27_r_reg_21_ ( .D(wr_data[21]), .CLK(net20480), .Q(
        regfile_mem_27_r[21]) );
  DFFX1_RVT regfile_mem_27_r_reg_20_ ( .D(wr_data[20]), .CLK(net20480), .Q(
        regfile_mem_27_r[20]) );
  DFFX1_RVT regfile_mem_27_r_reg_19_ ( .D(wr_data[19]), .CLK(net20480), .Q(
        regfile_mem_27_r[19]) );
  DFFX1_RVT regfile_mem_27_r_reg_18_ ( .D(wr_data[18]), .CLK(net20480), .Q(
        regfile_mem_27_r[18]) );
  DFFX1_RVT regfile_mem_27_r_reg_17_ ( .D(wr_data[17]), .CLK(net20480), .Q(
        regfile_mem_27_r[17]) );
  DFFX1_RVT regfile_mem_27_r_reg_16_ ( .D(wr_data[16]), .CLK(net20480), .Q(
        regfile_mem_27_r[16]) );
  DFFX1_RVT regfile_mem_27_r_reg_15_ ( .D(wr_data[15]), .CLK(net20480), .Q(
        regfile_mem_27_r[15]) );
  DFFX1_RVT regfile_mem_27_r_reg_14_ ( .D(wr_data[14]), .CLK(net20480), .Q(
        regfile_mem_27_r[14]) );
  DFFX1_RVT regfile_mem_27_r_reg_13_ ( .D(wr_data[13]), .CLK(net20480), .Q(
        regfile_mem_27_r[13]) );
  DFFX1_RVT regfile_mem_27_r_reg_12_ ( .D(wr_data[12]), .CLK(net20480), .Q(
        regfile_mem_27_r[12]) );
  DFFX1_RVT regfile_mem_27_r_reg_11_ ( .D(wr_data[11]), .CLK(net20480), .Q(
        regfile_mem_27_r[11]) );
  DFFX1_RVT regfile_mem_27_r_reg_10_ ( .D(wr_data[10]), .CLK(net20480), .Q(
        regfile_mem_27_r[10]) );
  DFFX1_RVT regfile_mem_27_r_reg_9_ ( .D(wr_data[9]), .CLK(net20480), .Q(
        regfile_mem_27_r[9]) );
  DFFX1_RVT regfile_mem_27_r_reg_8_ ( .D(wr_data[8]), .CLK(net20480), .Q(
        regfile_mem_27_r[8]) );
  DFFX1_RVT regfile_mem_27_r_reg_7_ ( .D(wr_data[7]), .CLK(net20480), .Q(
        regfile_mem_27_r[7]) );
  DFFX1_RVT regfile_mem_27_r_reg_6_ ( .D(wr_data[6]), .CLK(net20480), .Q(
        regfile_mem_27_r[6]) );
  DFFX1_RVT regfile_mem_27_r_reg_5_ ( .D(wr_data[5]), .CLK(net20480), .Q(
        regfile_mem_27_r[5]) );
  DFFX1_RVT regfile_mem_27_r_reg_4_ ( .D(wr_data[4]), .CLK(net20480), .Q(
        regfile_mem_27_r[4]) );
  DFFX1_RVT regfile_mem_27_r_reg_3_ ( .D(wr_data[3]), .CLK(net20480), .Q(
        regfile_mem_27_r[3]) );
  DFFX1_RVT regfile_mem_27_r_reg_2_ ( .D(wr_data[2]), .CLK(net20480), .Q(
        regfile_mem_27_r[2]) );
  DFFX1_RVT regfile_mem_27_r_reg_1_ ( .D(wr_data[1]), .CLK(net20480), .Q(
        regfile_mem_27_r[1]) );
  DFFX1_RVT regfile_mem_27_r_reg_0_ ( .D(wr_data[0]), .CLK(net20480), .Q(
        regfile_mem_27_r[0]) );
  DFFX1_RVT regfile_mem_28_r_reg_31_ ( .D(wr_data[31]), .CLK(net20485), .Q(
        regfile_mem_28_r[31]) );
  DFFX1_RVT regfile_mem_28_r_reg_30_ ( .D(wr_data[30]), .CLK(net20485), .Q(
        regfile_mem_28_r[30]) );
  DFFX1_RVT regfile_mem_28_r_reg_29_ ( .D(wr_data[29]), .CLK(net20485), .Q(
        regfile_mem_28_r[29]) );
  DFFX1_RVT regfile_mem_28_r_reg_28_ ( .D(wr_data[28]), .CLK(net20485), .Q(
        regfile_mem_28_r[28]) );
  DFFX1_RVT regfile_mem_28_r_reg_27_ ( .D(wr_data[27]), .CLK(net20485), .Q(
        regfile_mem_28_r[27]) );
  DFFX1_RVT regfile_mem_28_r_reg_26_ ( .D(wr_data[26]), .CLK(net20485), .Q(
        regfile_mem_28_r[26]) );
  DFFX1_RVT regfile_mem_28_r_reg_25_ ( .D(wr_data[25]), .CLK(net20485), .Q(
        regfile_mem_28_r[25]) );
  DFFX1_RVT regfile_mem_28_r_reg_24_ ( .D(wr_data[24]), .CLK(net20485), .Q(
        regfile_mem_28_r[24]) );
  DFFX1_RVT regfile_mem_28_r_reg_23_ ( .D(wr_data[23]), .CLK(net20485), .Q(
        regfile_mem_28_r[23]) );
  DFFX1_RVT regfile_mem_28_r_reg_22_ ( .D(wr_data[22]), .CLK(net20485), .Q(
        regfile_mem_28_r[22]) );
  DFFX1_RVT regfile_mem_28_r_reg_21_ ( .D(wr_data[21]), .CLK(net20485), .Q(
        regfile_mem_28_r[21]) );
  DFFX1_RVT regfile_mem_28_r_reg_20_ ( .D(wr_data[20]), .CLK(net20485), .Q(
        regfile_mem_28_r[20]) );
  DFFX1_RVT regfile_mem_28_r_reg_19_ ( .D(wr_data[19]), .CLK(net20485), .Q(
        regfile_mem_28_r[19]) );
  DFFX1_RVT regfile_mem_28_r_reg_18_ ( .D(wr_data[18]), .CLK(net20485), .Q(
        regfile_mem_28_r[18]) );
  DFFX1_RVT regfile_mem_28_r_reg_17_ ( .D(wr_data[17]), .CLK(net20485), .Q(
        regfile_mem_28_r[17]) );
  DFFX1_RVT regfile_mem_28_r_reg_16_ ( .D(wr_data[16]), .CLK(net20485), .Q(
        regfile_mem_28_r[16]) );
  DFFX1_RVT regfile_mem_28_r_reg_15_ ( .D(wr_data[15]), .CLK(net20485), .Q(
        regfile_mem_28_r[15]) );
  DFFX1_RVT regfile_mem_28_r_reg_14_ ( .D(wr_data[14]), .CLK(net20485), .Q(
        regfile_mem_28_r[14]) );
  DFFX1_RVT regfile_mem_28_r_reg_13_ ( .D(wr_data[13]), .CLK(net20485), .Q(
        regfile_mem_28_r[13]) );
  DFFX1_RVT regfile_mem_28_r_reg_12_ ( .D(wr_data[12]), .CLK(net20485), .Q(
        regfile_mem_28_r[12]) );
  DFFX1_RVT regfile_mem_28_r_reg_11_ ( .D(wr_data[11]), .CLK(net20485), .Q(
        regfile_mem_28_r[11]) );
  DFFX1_RVT regfile_mem_28_r_reg_10_ ( .D(wr_data[10]), .CLK(net20485), .Q(
        regfile_mem_28_r[10]) );
  DFFX1_RVT regfile_mem_28_r_reg_9_ ( .D(wr_data[9]), .CLK(net20485), .Q(
        regfile_mem_28_r[9]) );
  DFFX1_RVT regfile_mem_28_r_reg_8_ ( .D(wr_data[8]), .CLK(net20485), .Q(
        regfile_mem_28_r[8]) );
  DFFX1_RVT regfile_mem_28_r_reg_7_ ( .D(wr_data[7]), .CLK(net20485), .Q(
        regfile_mem_28_r[7]) );
  DFFX1_RVT regfile_mem_28_r_reg_6_ ( .D(wr_data[6]), .CLK(net20485), .Q(
        regfile_mem_28_r[6]) );
  DFFX1_RVT regfile_mem_28_r_reg_5_ ( .D(wr_data[5]), .CLK(net20485), .Q(
        regfile_mem_28_r[5]) );
  DFFX1_RVT regfile_mem_28_r_reg_4_ ( .D(wr_data[4]), .CLK(net20485), .Q(
        regfile_mem_28_r[4]) );
  DFFX1_RVT regfile_mem_28_r_reg_3_ ( .D(wr_data[3]), .CLK(net20485), .Q(
        regfile_mem_28_r[3]) );
  DFFX1_RVT regfile_mem_28_r_reg_2_ ( .D(wr_data[2]), .CLK(net20485), .Q(
        regfile_mem_28_r[2]) );
  DFFX1_RVT regfile_mem_28_r_reg_1_ ( .D(wr_data[1]), .CLK(net20485), .Q(
        regfile_mem_28_r[1]) );
  DFFX1_RVT regfile_mem_28_r_reg_0_ ( .D(wr_data[0]), .CLK(net20485), .Q(
        regfile_mem_28_r[0]) );
  DFFX1_RVT address_a_r_reg_4_ ( .D(address_a[4]), .CLK(net20399), .Q(
        address_a_r[4]), .QN(n699) );
  DFFX1_RVT address_b_r_reg_0_ ( .D(address_b[0]), .CLK(net20405), .Q(
        address_b_r[0]), .QN(n696) );
  DFFX1_RVT address_a_r_reg_0_ ( .D(address_a[0]), .CLK(net20399), .Q(
        address_a_r[0]), .QN(n700) );
  DFFX1_RVT address_b_r_reg_4_ ( .D(address_b[4]), .CLK(net20405), .Q(
        address_b_r[4]), .QN(n695) );
  DFFX1_RVT address_b_r_reg_2_ ( .D(address_b[2]), .CLK(net20405), .Q(
        address_b_r[2]), .QN(n694) );
  DFFX1_RVT address_b_r_reg_1_ ( .D(address_b[1]), .CLK(net20405), .Q(
        address_b_r[1]), .QN(n693) );
  DFFX1_RVT address_a_r_reg_2_ ( .D(address_a[2]), .CLK(net20399), .Q(
        address_a_r[2]), .QN(n698) );
  DFFX1_RVT address_a_r_reg_1_ ( .D(address_a[1]), .CLK(net20399), .Q(
        address_a_r[1]), .QN(n697) );
  DFFX1_RVT address_b_r_reg_3_ ( .D(address_b[3]), .CLK(net20405), .Q(
        address_b_r[3]) );
  DFFX1_RVT address_a_r_reg_3_ ( .D(address_a[3]), .CLK(net20399), .Q(
        address_a_r[3]) );
  AND3X1_RVT U3 ( .A1(address_b_r[2]), .A2(address_b_r[3]), .A3(address_b_r[4]), .Y(n1) );
  AND3X1_RVT U4 ( .A1(address_b_r[0]), .A2(n1), .A3(n693), .Y(n316) );
  AND3X1_RVT U5 ( .A1(n693), .A2(n696), .A3(n1), .Y(n315) );
  AO22X1_RVT U6 ( .A1(regfile_mem_29_r[0]), .A2(n316), .A3(regfile_mem_28_r[0]), .A4(n315), .Y(n5) );
  AND3X1_RVT U7 ( .A1(address_b_r[3]), .A2(address_b_r[2]), .A3(n695), .Y(n6)
         );
  AND3X1_RVT U8 ( .A1(address_b_r[0]), .A2(n6), .A3(n693), .Y(n318) );
  AND3X1_RVT U9 ( .A1(n693), .A2(n696), .A3(n6), .Y(n317) );
  AO22X1_RVT U10 ( .A1(regfile_mem_13_r[0]), .A2(n318), .A3(
        regfile_mem_12_r[0]), .A4(n317), .Y(n4) );
  AND3X1_RVT U11 ( .A1(address_b_r[1]), .A2(address_b_r[0]), .A3(n1), .Y(n320)
         );
  AND3X1_RVT U12 ( .A1(address_b_r[1]), .A2(n1), .A3(n696), .Y(n319) );
  AO22X1_RVT U13 ( .A1(regfile_mem_31_r[0]), .A2(n320), .A3(
        regfile_mem_30_r[0]), .A4(n319), .Y(n3) );
  AND3X1_RVT U15 ( .A1(address_b_r[0]), .A2(n8), .A3(n693), .Y(n322) );
  AND3X1_RVT U16 ( .A1(n8), .A2(n693), .A3(n696), .Y(n321) );
  AO22X1_RVT U17 ( .A1(regfile_mem_1_r[0]), .A2(n322), .A3(regfile_mem_0_r[0]), 
        .A4(n321), .Y(n2) );
  NOR4X1_RVT U18 ( .A1(n5), .A2(n4), .A3(n3), .A4(n2), .Y(n14) );
  AND3X1_RVT U19 ( .A1(address_b_r[1]), .A2(address_b_r[0]), .A3(n6), .Y(n328)
         );
  AND3X1_RVT U20 ( .A1(address_b_r[1]), .A2(n6), .A3(n696), .Y(n327) );
  AO22X1_RVT U21 ( .A1(regfile_mem_15_r[0]), .A2(n328), .A3(
        regfile_mem_14_r[0]), .A4(n327), .Y(n12) );
  AND3X1_RVT U22 ( .A1(address_b_r[1]), .A2(address_b_r[3]), .A3(n694), .Y(n7)
         );
  AND3X1_RVT U23 ( .A1(n7), .A2(address_b_r[4]), .A3(address_b_r[0]), .Y(n330)
         );
  AND3X1_RVT U24 ( .A1(address_b_r[4]), .A2(n7), .A3(n696), .Y(n329) );
  AO22X1_RVT U25 ( .A1(regfile_mem_27_r[0]), .A2(n330), .A3(
        regfile_mem_26_r[0]), .A4(n329), .Y(n11) );
  AND3X1_RVT U26 ( .A1(n7), .A2(address_b_r[0]), .A3(n695), .Y(n332) );
  AND3X1_RVT U27 ( .A1(n7), .A2(n695), .A3(n696), .Y(n331) );
  AO22X1_RVT U28 ( .A1(regfile_mem_11_r[0]), .A2(n332), .A3(
        regfile_mem_10_r[0]), .A4(n331), .Y(n10) );
  AND3X1_RVT U29 ( .A1(address_b_r[1]), .A2(address_b_r[0]), .A3(n8), .Y(n334)
         );
  AND3X1_RVT U30 ( .A1(address_b_r[1]), .A2(n8), .A3(n696), .Y(n333) );
  AO22X1_RVT U31 ( .A1(regfile_mem_3_r[0]), .A2(n334), .A3(regfile_mem_2_r[0]), 
        .A4(n333), .Y(n9) );
  NOR4X1_RVT U32 ( .A1(n12), .A2(n11), .A3(n10), .A4(n9), .Y(n13) );
  NAND2X0_RVT U33 ( .A1(n14), .A2(n13), .Y(rd_data_b[0]) );
  AO22X1_RVT U34 ( .A1(n316), .A2(regfile_mem_29_r[1]), .A3(n315), .A4(
        regfile_mem_28_r[1]), .Y(n18) );
  AO22X1_RVT U35 ( .A1(n318), .A2(regfile_mem_13_r[1]), .A3(n317), .A4(
        regfile_mem_12_r[1]), .Y(n17) );
  AO22X1_RVT U36 ( .A1(n320), .A2(regfile_mem_31_r[1]), .A3(n319), .A4(
        regfile_mem_30_r[1]), .Y(n16) );
  AO22X1_RVT U37 ( .A1(n322), .A2(regfile_mem_1_r[1]), .A3(n321), .A4(
        regfile_mem_0_r[1]), .Y(n15) );
  NOR4X1_RVT U38 ( .A1(n18), .A2(n17), .A3(n16), .A4(n15), .Y(n24) );
  AO22X1_RVT U39 ( .A1(n328), .A2(regfile_mem_15_r[1]), .A3(n327), .A4(
        regfile_mem_14_r[1]), .Y(n22) );
  AO22X1_RVT U40 ( .A1(n330), .A2(regfile_mem_27_r[1]), .A3(n329), .A4(
        regfile_mem_26_r[1]), .Y(n21) );
  AO22X1_RVT U41 ( .A1(n332), .A2(regfile_mem_11_r[1]), .A3(n331), .A4(
        regfile_mem_10_r[1]), .Y(n20) );
  AO22X1_RVT U42 ( .A1(n334), .A2(regfile_mem_3_r[1]), .A3(n333), .A4(
        regfile_mem_2_r[1]), .Y(n19) );
  NOR4X1_RVT U43 ( .A1(n22), .A2(n21), .A3(n20), .A4(n19), .Y(n23) );
  NAND2X0_RVT U44 ( .A1(n24), .A2(n23), .Y(rd_data_b[1]) );
  AO22X1_RVT U45 ( .A1(n316), .A2(regfile_mem_29_r[2]), .A3(n315), .A4(
        regfile_mem_28_r[2]), .Y(n28) );
  AO22X1_RVT U46 ( .A1(n318), .A2(regfile_mem_13_r[2]), .A3(n317), .A4(
        regfile_mem_12_r[2]), .Y(n27) );
  AO22X1_RVT U47 ( .A1(n320), .A2(regfile_mem_31_r[2]), .A3(n319), .A4(
        regfile_mem_30_r[2]), .Y(n26) );
  AO22X1_RVT U48 ( .A1(n322), .A2(regfile_mem_1_r[2]), .A3(n321), .A4(
        regfile_mem_0_r[2]), .Y(n25) );
  NOR4X1_RVT U49 ( .A1(n28), .A2(n27), .A3(n26), .A4(n25), .Y(n34) );
  AO22X1_RVT U50 ( .A1(n328), .A2(regfile_mem_15_r[2]), .A3(n327), .A4(
        regfile_mem_14_r[2]), .Y(n32) );
  AO22X1_RVT U51 ( .A1(n330), .A2(regfile_mem_27_r[2]), .A3(n329), .A4(
        regfile_mem_26_r[2]), .Y(n31) );
  AO22X1_RVT U52 ( .A1(n332), .A2(regfile_mem_11_r[2]), .A3(n331), .A4(
        regfile_mem_10_r[2]), .Y(n30) );
  AO22X1_RVT U53 ( .A1(n334), .A2(regfile_mem_3_r[2]), .A3(n333), .A4(
        regfile_mem_2_r[2]), .Y(n29) );
  NOR4X1_RVT U54 ( .A1(n32), .A2(n31), .A3(n30), .A4(n29), .Y(n33) );
  NAND2X0_RVT U55 ( .A1(n34), .A2(n33), .Y(rd_data_b[2]) );
  AO22X1_RVT U56 ( .A1(n316), .A2(regfile_mem_29_r[3]), .A3(n315), .A4(
        regfile_mem_28_r[3]), .Y(n38) );
  AO22X1_RVT U57 ( .A1(n318), .A2(regfile_mem_13_r[3]), .A3(n317), .A4(
        regfile_mem_12_r[3]), .Y(n37) );
  AO22X1_RVT U58 ( .A1(n320), .A2(regfile_mem_31_r[3]), .A3(n319), .A4(
        regfile_mem_30_r[3]), .Y(n36) );
  AO22X1_RVT U59 ( .A1(n322), .A2(regfile_mem_1_r[3]), .A3(n321), .A4(
        regfile_mem_0_r[3]), .Y(n35) );
  NOR4X1_RVT U60 ( .A1(n38), .A2(n37), .A3(n36), .A4(n35), .Y(n44) );
  AO22X1_RVT U61 ( .A1(n328), .A2(regfile_mem_15_r[3]), .A3(n327), .A4(
        regfile_mem_14_r[3]), .Y(n42) );
  AO22X1_RVT U62 ( .A1(n330), .A2(regfile_mem_27_r[3]), .A3(n329), .A4(
        regfile_mem_26_r[3]), .Y(n41) );
  AO22X1_RVT U63 ( .A1(n332), .A2(regfile_mem_11_r[3]), .A3(n331), .A4(
        regfile_mem_10_r[3]), .Y(n40) );
  AO22X1_RVT U64 ( .A1(n334), .A2(regfile_mem_3_r[3]), .A3(n333), .A4(
        regfile_mem_2_r[3]), .Y(n39) );
  NOR4X1_RVT U65 ( .A1(n42), .A2(n41), .A3(n40), .A4(n39), .Y(n43) );
  NAND2X0_RVT U66 ( .A1(n44), .A2(n43), .Y(rd_data_b[3]) );
  AO22X1_RVT U67 ( .A1(n316), .A2(regfile_mem_29_r[4]), .A3(n315), .A4(
        regfile_mem_28_r[4]), .Y(n48) );
  AO22X1_RVT U68 ( .A1(n318), .A2(regfile_mem_13_r[4]), .A3(n317), .A4(
        regfile_mem_12_r[4]), .Y(n47) );
  AO22X1_RVT U69 ( .A1(n320), .A2(regfile_mem_31_r[4]), .A3(n319), .A4(
        regfile_mem_30_r[4]), .Y(n46) );
  AO22X1_RVT U70 ( .A1(n322), .A2(regfile_mem_1_r[4]), .A3(n321), .A4(
        regfile_mem_0_r[4]), .Y(n45) );
  NOR4X1_RVT U71 ( .A1(n48), .A2(n47), .A3(n46), .A4(n45), .Y(n54) );
  AO22X1_RVT U72 ( .A1(n328), .A2(regfile_mem_15_r[4]), .A3(n327), .A4(
        regfile_mem_14_r[4]), .Y(n52) );
  AO22X1_RVT U73 ( .A1(n330), .A2(regfile_mem_27_r[4]), .A3(n329), .A4(
        regfile_mem_26_r[4]), .Y(n51) );
  AO22X1_RVT U74 ( .A1(n332), .A2(regfile_mem_11_r[4]), .A3(n331), .A4(
        regfile_mem_10_r[4]), .Y(n50) );
  AO22X1_RVT U75 ( .A1(n334), .A2(regfile_mem_3_r[4]), .A3(n333), .A4(
        regfile_mem_2_r[4]), .Y(n49) );
  NOR4X1_RVT U76 ( .A1(n52), .A2(n51), .A3(n50), .A4(n49), .Y(n53) );
  NAND2X0_RVT U77 ( .A1(n54), .A2(n53), .Y(rd_data_b[4]) );
  AO22X1_RVT U78 ( .A1(n316), .A2(regfile_mem_29_r[5]), .A3(n315), .A4(
        regfile_mem_28_r[5]), .Y(n58) );
  AO22X1_RVT U79 ( .A1(n318), .A2(regfile_mem_13_r[5]), .A3(n317), .A4(
        regfile_mem_12_r[5]), .Y(n57) );
  AO22X1_RVT U80 ( .A1(n320), .A2(regfile_mem_31_r[5]), .A3(n319), .A4(
        regfile_mem_30_r[5]), .Y(n56) );
  AO22X1_RVT U81 ( .A1(n322), .A2(regfile_mem_1_r[5]), .A3(n321), .A4(
        regfile_mem_0_r[5]), .Y(n55) );
  NOR4X1_RVT U82 ( .A1(n58), .A2(n57), .A3(n56), .A4(n55), .Y(n64) );
  AO22X1_RVT U83 ( .A1(n328), .A2(regfile_mem_15_r[5]), .A3(n327), .A4(
        regfile_mem_14_r[5]), .Y(n62) );
  AO22X1_RVT U84 ( .A1(n330), .A2(regfile_mem_27_r[5]), .A3(n329), .A4(
        regfile_mem_26_r[5]), .Y(n61) );
  AO22X1_RVT U85 ( .A1(n332), .A2(regfile_mem_11_r[5]), .A3(n331), .A4(
        regfile_mem_10_r[5]), .Y(n60) );
  AO22X1_RVT U86 ( .A1(n334), .A2(regfile_mem_3_r[5]), .A3(n333), .A4(
        regfile_mem_2_r[5]), .Y(n59) );
  NOR4X1_RVT U87 ( .A1(n62), .A2(n61), .A3(n60), .A4(n59), .Y(n63) );
  NAND2X0_RVT U88 ( .A1(n64), .A2(n63), .Y(rd_data_b[5]) );
  AO22X1_RVT U89 ( .A1(n316), .A2(regfile_mem_29_r[6]), .A3(n315), .A4(
        regfile_mem_28_r[6]), .Y(n68) );
  AO22X1_RVT U90 ( .A1(n318), .A2(regfile_mem_13_r[6]), .A3(n317), .A4(
        regfile_mem_12_r[6]), .Y(n67) );
  AO22X1_RVT U91 ( .A1(n320), .A2(regfile_mem_31_r[6]), .A3(n319), .A4(
        regfile_mem_30_r[6]), .Y(n66) );
  AO22X1_RVT U92 ( .A1(n322), .A2(regfile_mem_1_r[6]), .A3(n321), .A4(
        regfile_mem_0_r[6]), .Y(n65) );
  NOR4X1_RVT U93 ( .A1(n68), .A2(n67), .A3(n66), .A4(n65), .Y(n74) );
  AO22X1_RVT U94 ( .A1(n328), .A2(regfile_mem_15_r[6]), .A3(n327), .A4(
        regfile_mem_14_r[6]), .Y(n72) );
  AO22X1_RVT U95 ( .A1(n330), .A2(regfile_mem_27_r[6]), .A3(n329), .A4(
        regfile_mem_26_r[6]), .Y(n71) );
  AO22X1_RVT U96 ( .A1(n332), .A2(regfile_mem_11_r[6]), .A3(n331), .A4(
        regfile_mem_10_r[6]), .Y(n70) );
  AO22X1_RVT U97 ( .A1(n334), .A2(regfile_mem_3_r[6]), .A3(n333), .A4(
        regfile_mem_2_r[6]), .Y(n69) );
  NOR4X1_RVT U98 ( .A1(n72), .A2(n71), .A3(n70), .A4(n69), .Y(n73) );
  NAND2X0_RVT U99 ( .A1(n74), .A2(n73), .Y(rd_data_b[6]) );
  AO22X1_RVT U100 ( .A1(n316), .A2(regfile_mem_29_r[7]), .A3(n315), .A4(
        regfile_mem_28_r[7]), .Y(n78) );
  AO22X1_RVT U101 ( .A1(n318), .A2(regfile_mem_13_r[7]), .A3(n317), .A4(
        regfile_mem_12_r[7]), .Y(n77) );
  AO22X1_RVT U102 ( .A1(n320), .A2(regfile_mem_31_r[7]), .A3(n319), .A4(
        regfile_mem_30_r[7]), .Y(n76) );
  AO22X1_RVT U103 ( .A1(n322), .A2(regfile_mem_1_r[7]), .A3(n321), .A4(
        regfile_mem_0_r[7]), .Y(n75) );
  NOR4X1_RVT U104 ( .A1(n78), .A2(n77), .A3(n76), .A4(n75), .Y(n84) );
  AO22X1_RVT U105 ( .A1(n328), .A2(regfile_mem_15_r[7]), .A3(n327), .A4(
        regfile_mem_14_r[7]), .Y(n82) );
  AO22X1_RVT U106 ( .A1(n330), .A2(regfile_mem_27_r[7]), .A3(n329), .A4(
        regfile_mem_26_r[7]), .Y(n81) );
  AO22X1_RVT U107 ( .A1(n332), .A2(regfile_mem_11_r[7]), .A3(n331), .A4(
        regfile_mem_10_r[7]), .Y(n80) );
  AO22X1_RVT U108 ( .A1(n334), .A2(regfile_mem_3_r[7]), .A3(n333), .A4(
        regfile_mem_2_r[7]), .Y(n79) );
  NOR4X1_RVT U109 ( .A1(n82), .A2(n81), .A3(n80), .A4(n79), .Y(n83) );
  NAND2X0_RVT U110 ( .A1(n84), .A2(n83), .Y(rd_data_b[7]) );
  AO22X1_RVT U111 ( .A1(n316), .A2(regfile_mem_29_r[8]), .A3(n315), .A4(
        regfile_mem_28_r[8]), .Y(n88) );
  AO22X1_RVT U112 ( .A1(n318), .A2(regfile_mem_13_r[8]), .A3(n317), .A4(
        regfile_mem_12_r[8]), .Y(n87) );
  AO22X1_RVT U113 ( .A1(n320), .A2(regfile_mem_31_r[8]), .A3(n319), .A4(
        regfile_mem_30_r[8]), .Y(n86) );
  AO22X1_RVT U114 ( .A1(n322), .A2(regfile_mem_1_r[8]), .A3(n321), .A4(
        regfile_mem_0_r[8]), .Y(n85) );
  NOR4X1_RVT U115 ( .A1(n88), .A2(n87), .A3(n86), .A4(n85), .Y(n94) );
  AO22X1_RVT U116 ( .A1(n328), .A2(regfile_mem_15_r[8]), .A3(n327), .A4(
        regfile_mem_14_r[8]), .Y(n92) );
  AO22X1_RVT U117 ( .A1(n330), .A2(regfile_mem_27_r[8]), .A3(n329), .A4(
        regfile_mem_26_r[8]), .Y(n91) );
  AO22X1_RVT U118 ( .A1(n332), .A2(regfile_mem_11_r[8]), .A3(n331), .A4(
        regfile_mem_10_r[8]), .Y(n90) );
  AO22X1_RVT U119 ( .A1(n334), .A2(regfile_mem_3_r[8]), .A3(n333), .A4(
        regfile_mem_2_r[8]), .Y(n89) );
  NOR4X1_RVT U120 ( .A1(n92), .A2(n91), .A3(n90), .A4(n89), .Y(n93) );
  NAND2X0_RVT U121 ( .A1(n94), .A2(n93), .Y(rd_data_b[8]) );
  AO22X1_RVT U122 ( .A1(n316), .A2(regfile_mem_29_r[9]), .A3(n315), .A4(
        regfile_mem_28_r[9]), .Y(n98) );
  AO22X1_RVT U123 ( .A1(n318), .A2(regfile_mem_13_r[9]), .A3(n317), .A4(
        regfile_mem_12_r[9]), .Y(n97) );
  AO22X1_RVT U124 ( .A1(n320), .A2(regfile_mem_31_r[9]), .A3(n319), .A4(
        regfile_mem_30_r[9]), .Y(n96) );
  AO22X1_RVT U125 ( .A1(n322), .A2(regfile_mem_1_r[9]), .A3(n321), .A4(
        regfile_mem_0_r[9]), .Y(n95) );
  NOR4X1_RVT U126 ( .A1(n98), .A2(n97), .A3(n96), .A4(n95), .Y(n104) );
  AO22X1_RVT U127 ( .A1(n328), .A2(regfile_mem_15_r[9]), .A3(n327), .A4(
        regfile_mem_14_r[9]), .Y(n102) );
  AO22X1_RVT U128 ( .A1(n330), .A2(regfile_mem_27_r[9]), .A3(n329), .A4(
        regfile_mem_26_r[9]), .Y(n101) );
  AO22X1_RVT U129 ( .A1(n332), .A2(regfile_mem_11_r[9]), .A3(n331), .A4(
        regfile_mem_10_r[9]), .Y(n100) );
  AO22X1_RVT U130 ( .A1(n334), .A2(regfile_mem_3_r[9]), .A3(n333), .A4(
        regfile_mem_2_r[9]), .Y(n99) );
  NOR4X1_RVT U131 ( .A1(n102), .A2(n101), .A3(n100), .A4(n99), .Y(n103) );
  NAND2X0_RVT U132 ( .A1(n104), .A2(n103), .Y(rd_data_b[9]) );
  AO22X1_RVT U133 ( .A1(n316), .A2(regfile_mem_29_r[10]), .A3(n315), .A4(
        regfile_mem_28_r[10]), .Y(n108) );
  AO22X1_RVT U134 ( .A1(n318), .A2(regfile_mem_13_r[10]), .A3(n317), .A4(
        regfile_mem_12_r[10]), .Y(n107) );
  AO22X1_RVT U135 ( .A1(n320), .A2(regfile_mem_31_r[10]), .A3(n319), .A4(
        regfile_mem_30_r[10]), .Y(n106) );
  AO22X1_RVT U136 ( .A1(n322), .A2(regfile_mem_1_r[10]), .A3(n321), .A4(
        regfile_mem_0_r[10]), .Y(n105) );
  NOR4X1_RVT U137 ( .A1(n108), .A2(n107), .A3(n106), .A4(n105), .Y(n114) );
  AO22X1_RVT U138 ( .A1(n328), .A2(regfile_mem_15_r[10]), .A3(n327), .A4(
        regfile_mem_14_r[10]), .Y(n112) );
  AO22X1_RVT U139 ( .A1(n330), .A2(regfile_mem_27_r[10]), .A3(n329), .A4(
        regfile_mem_26_r[10]), .Y(n111) );
  AO22X1_RVT U140 ( .A1(n332), .A2(regfile_mem_11_r[10]), .A3(n331), .A4(
        regfile_mem_10_r[10]), .Y(n110) );
  AO22X1_RVT U141 ( .A1(n334), .A2(regfile_mem_3_r[10]), .A3(n333), .A4(
        regfile_mem_2_r[10]), .Y(n109) );
  NOR4X1_RVT U142 ( .A1(n112), .A2(n111), .A3(n110), .A4(n109), .Y(n113) );
  NAND2X0_RVT U143 ( .A1(n114), .A2(n113), .Y(rd_data_b[10]) );
  AO22X1_RVT U144 ( .A1(n316), .A2(regfile_mem_29_r[11]), .A3(n315), .A4(
        regfile_mem_28_r[11]), .Y(n118) );
  AO22X1_RVT U145 ( .A1(n318), .A2(regfile_mem_13_r[11]), .A3(n317), .A4(
        regfile_mem_12_r[11]), .Y(n117) );
  AO22X1_RVT U146 ( .A1(n320), .A2(regfile_mem_31_r[11]), .A3(n319), .A4(
        regfile_mem_30_r[11]), .Y(n116) );
  AO22X1_RVT U147 ( .A1(n322), .A2(regfile_mem_1_r[11]), .A3(n321), .A4(
        regfile_mem_0_r[11]), .Y(n115) );
  NOR4X1_RVT U148 ( .A1(n118), .A2(n117), .A3(n116), .A4(n115), .Y(n124) );
  AO22X1_RVT U149 ( .A1(n328), .A2(regfile_mem_15_r[11]), .A3(n327), .A4(
        regfile_mem_14_r[11]), .Y(n122) );
  AO22X1_RVT U150 ( .A1(n330), .A2(regfile_mem_27_r[11]), .A3(n329), .A4(
        regfile_mem_26_r[11]), .Y(n121) );
  AO22X1_RVT U151 ( .A1(n332), .A2(regfile_mem_11_r[11]), .A3(n331), .A4(
        regfile_mem_10_r[11]), .Y(n120) );
  AO22X1_RVT U152 ( .A1(n334), .A2(regfile_mem_3_r[11]), .A3(n333), .A4(
        regfile_mem_2_r[11]), .Y(n119) );
  NOR4X1_RVT U153 ( .A1(n122), .A2(n121), .A3(n120), .A4(n119), .Y(n123) );
  NAND2X0_RVT U154 ( .A1(n124), .A2(n123), .Y(rd_data_b[11]) );
  AO22X1_RVT U155 ( .A1(n316), .A2(regfile_mem_29_r[12]), .A3(n315), .A4(
        regfile_mem_28_r[12]), .Y(n128) );
  AO22X1_RVT U156 ( .A1(n318), .A2(regfile_mem_13_r[12]), .A3(n317), .A4(
        regfile_mem_12_r[12]), .Y(n127) );
  AO22X1_RVT U157 ( .A1(n320), .A2(regfile_mem_31_r[12]), .A3(n319), .A4(
        regfile_mem_30_r[12]), .Y(n126) );
  AO22X1_RVT U158 ( .A1(n322), .A2(regfile_mem_1_r[12]), .A3(n321), .A4(
        regfile_mem_0_r[12]), .Y(n125) );
  NOR4X1_RVT U159 ( .A1(n128), .A2(n127), .A3(n126), .A4(n125), .Y(n134) );
  AO22X1_RVT U160 ( .A1(n328), .A2(regfile_mem_15_r[12]), .A3(n327), .A4(
        regfile_mem_14_r[12]), .Y(n132) );
  AO22X1_RVT U161 ( .A1(n330), .A2(regfile_mem_27_r[12]), .A3(n329), .A4(
        regfile_mem_26_r[12]), .Y(n131) );
  AO22X1_RVT U162 ( .A1(n332), .A2(regfile_mem_11_r[12]), .A3(n331), .A4(
        regfile_mem_10_r[12]), .Y(n130) );
  AO22X1_RVT U163 ( .A1(n334), .A2(regfile_mem_3_r[12]), .A3(n333), .A4(
        regfile_mem_2_r[12]), .Y(n129) );
  NOR4X1_RVT U164 ( .A1(n132), .A2(n131), .A3(n130), .A4(n129), .Y(n133) );
  NAND2X0_RVT U165 ( .A1(n134), .A2(n133), .Y(rd_data_b[12]) );
  AO22X1_RVT U166 ( .A1(n316), .A2(regfile_mem_29_r[13]), .A3(n315), .A4(
        regfile_mem_28_r[13]), .Y(n138) );
  AO22X1_RVT U167 ( .A1(n318), .A2(regfile_mem_13_r[13]), .A3(n317), .A4(
        regfile_mem_12_r[13]), .Y(n137) );
  AO22X1_RVT U168 ( .A1(n320), .A2(regfile_mem_31_r[13]), .A3(n319), .A4(
        regfile_mem_30_r[13]), .Y(n136) );
  AO22X1_RVT U169 ( .A1(n322), .A2(regfile_mem_1_r[13]), .A3(n321), .A4(
        regfile_mem_0_r[13]), .Y(n135) );
  NOR4X1_RVT U170 ( .A1(n138), .A2(n137), .A3(n136), .A4(n135), .Y(n144) );
  AO22X1_RVT U171 ( .A1(n328), .A2(regfile_mem_15_r[13]), .A3(n327), .A4(
        regfile_mem_14_r[13]), .Y(n142) );
  AO22X1_RVT U172 ( .A1(n330), .A2(regfile_mem_27_r[13]), .A3(n329), .A4(
        regfile_mem_26_r[13]), .Y(n141) );
  AO22X1_RVT U173 ( .A1(n332), .A2(regfile_mem_11_r[13]), .A3(n331), .A4(
        regfile_mem_10_r[13]), .Y(n140) );
  AO22X1_RVT U174 ( .A1(n334), .A2(regfile_mem_3_r[13]), .A3(n333), .A4(
        regfile_mem_2_r[13]), .Y(n139) );
  NOR4X1_RVT U175 ( .A1(n142), .A2(n141), .A3(n140), .A4(n139), .Y(n143) );
  NAND2X0_RVT U176 ( .A1(n144), .A2(n143), .Y(rd_data_b[13]) );
  AO22X1_RVT U177 ( .A1(n316), .A2(regfile_mem_29_r[14]), .A3(n315), .A4(
        regfile_mem_28_r[14]), .Y(n148) );
  AO22X1_RVT U178 ( .A1(n318), .A2(regfile_mem_13_r[14]), .A3(n317), .A4(
        regfile_mem_12_r[14]), .Y(n147) );
  AO22X1_RVT U179 ( .A1(n320), .A2(regfile_mem_31_r[14]), .A3(n319), .A4(
        regfile_mem_30_r[14]), .Y(n146) );
  AO22X1_RVT U180 ( .A1(n322), .A2(regfile_mem_1_r[14]), .A3(n321), .A4(
        regfile_mem_0_r[14]), .Y(n145) );
  NOR4X1_RVT U181 ( .A1(n148), .A2(n147), .A3(n146), .A4(n145), .Y(n154) );
  AO22X1_RVT U182 ( .A1(n328), .A2(regfile_mem_15_r[14]), .A3(n327), .A4(
        regfile_mem_14_r[14]), .Y(n152) );
  AO22X1_RVT U183 ( .A1(n330), .A2(regfile_mem_27_r[14]), .A3(n329), .A4(
        regfile_mem_26_r[14]), .Y(n151) );
  AO22X1_RVT U184 ( .A1(n332), .A2(regfile_mem_11_r[14]), .A3(n331), .A4(
        regfile_mem_10_r[14]), .Y(n150) );
  AO22X1_RVT U185 ( .A1(n334), .A2(regfile_mem_3_r[14]), .A3(n333), .A4(
        regfile_mem_2_r[14]), .Y(n149) );
  NOR4X1_RVT U186 ( .A1(n152), .A2(n151), .A3(n150), .A4(n149), .Y(n153) );
  NAND2X0_RVT U187 ( .A1(n154), .A2(n153), .Y(rd_data_b[14]) );
  AO22X1_RVT U188 ( .A1(n316), .A2(regfile_mem_29_r[15]), .A3(n315), .A4(
        regfile_mem_28_r[15]), .Y(n158) );
  AO22X1_RVT U189 ( .A1(n318), .A2(regfile_mem_13_r[15]), .A3(n317), .A4(
        regfile_mem_12_r[15]), .Y(n157) );
  AO22X1_RVT U190 ( .A1(n320), .A2(regfile_mem_31_r[15]), .A3(n319), .A4(
        regfile_mem_30_r[15]), .Y(n156) );
  AO22X1_RVT U191 ( .A1(n322), .A2(regfile_mem_1_r[15]), .A3(n321), .A4(
        regfile_mem_0_r[15]), .Y(n155) );
  NOR4X1_RVT U192 ( .A1(n158), .A2(n157), .A3(n156), .A4(n155), .Y(n1640) );
  AO22X1_RVT U193 ( .A1(n328), .A2(regfile_mem_15_r[15]), .A3(n327), .A4(
        regfile_mem_14_r[15]), .Y(n1620) );
  AO22X1_RVT U194 ( .A1(n330), .A2(regfile_mem_27_r[15]), .A3(n329), .A4(
        regfile_mem_26_r[15]), .Y(n1610) );
  AO22X1_RVT U195 ( .A1(n332), .A2(regfile_mem_11_r[15]), .A3(n331), .A4(
        regfile_mem_10_r[15]), .Y(n1600) );
  AO22X1_RVT U196 ( .A1(n334), .A2(regfile_mem_3_r[15]), .A3(n333), .A4(
        regfile_mem_2_r[15]), .Y(n159) );
  NOR4X1_RVT U197 ( .A1(n1620), .A2(n1610), .A3(n1600), .A4(n159), .Y(n1630)
         );
  NAND2X0_RVT U198 ( .A1(n1640), .A2(n1630), .Y(rd_data_b[15]) );
  AO22X1_RVT U199 ( .A1(n316), .A2(regfile_mem_29_r[16]), .A3(n315), .A4(
        regfile_mem_28_r[16]), .Y(n1680) );
  AO22X1_RVT U200 ( .A1(n318), .A2(regfile_mem_13_r[16]), .A3(n317), .A4(
        regfile_mem_12_r[16]), .Y(n1670) );
  AO22X1_RVT U201 ( .A1(n320), .A2(regfile_mem_31_r[16]), .A3(n319), .A4(
        regfile_mem_30_r[16]), .Y(n1660) );
  AO22X1_RVT U202 ( .A1(n322), .A2(regfile_mem_1_r[16]), .A3(n321), .A4(
        regfile_mem_0_r[16]), .Y(n1650) );
  NOR4X1_RVT U203 ( .A1(n1680), .A2(n1670), .A3(n1660), .A4(n1650), .Y(n1740)
         );
  AO22X1_RVT U204 ( .A1(n328), .A2(regfile_mem_15_r[16]), .A3(n327), .A4(
        regfile_mem_14_r[16]), .Y(n1720) );
  AO22X1_RVT U205 ( .A1(n330), .A2(regfile_mem_27_r[16]), .A3(n329), .A4(
        regfile_mem_26_r[16]), .Y(n1710) );
  AO22X1_RVT U206 ( .A1(n332), .A2(regfile_mem_11_r[16]), .A3(n331), .A4(
        regfile_mem_10_r[16]), .Y(n1700) );
  AO22X1_RVT U207 ( .A1(n334), .A2(regfile_mem_3_r[16]), .A3(n333), .A4(
        regfile_mem_2_r[16]), .Y(n1690) );
  NOR4X1_RVT U208 ( .A1(n1720), .A2(n1710), .A3(n1700), .A4(n1690), .Y(n1730)
         );
  NAND2X0_RVT U209 ( .A1(n1740), .A2(n1730), .Y(rd_data_b[16]) );
  AO22X1_RVT U210 ( .A1(n316), .A2(regfile_mem_29_r[17]), .A3(n315), .A4(
        regfile_mem_28_r[17]), .Y(n178) );
  AO22X1_RVT U211 ( .A1(n318), .A2(regfile_mem_13_r[17]), .A3(n317), .A4(
        regfile_mem_12_r[17]), .Y(n177) );
  AO22X1_RVT U212 ( .A1(n320), .A2(regfile_mem_31_r[17]), .A3(n319), .A4(
        regfile_mem_30_r[17]), .Y(n176) );
  AO22X1_RVT U213 ( .A1(n322), .A2(regfile_mem_1_r[17]), .A3(n321), .A4(
        regfile_mem_0_r[17]), .Y(n1750) );
  NOR4X1_RVT U214 ( .A1(n178), .A2(n177), .A3(n176), .A4(n1750), .Y(n184) );
  AO22X1_RVT U215 ( .A1(n328), .A2(regfile_mem_15_r[17]), .A3(n327), .A4(
        regfile_mem_14_r[17]), .Y(n182) );
  AO22X1_RVT U216 ( .A1(n330), .A2(regfile_mem_27_r[17]), .A3(n329), .A4(
        regfile_mem_26_r[17]), .Y(n181) );
  AO22X1_RVT U217 ( .A1(n332), .A2(regfile_mem_11_r[17]), .A3(n331), .A4(
        regfile_mem_10_r[17]), .Y(n180) );
  AO22X1_RVT U218 ( .A1(n334), .A2(regfile_mem_3_r[17]), .A3(n333), .A4(
        regfile_mem_2_r[17]), .Y(n179) );
  NOR4X1_RVT U219 ( .A1(n182), .A2(n181), .A3(n180), .A4(n179), .Y(n183) );
  NAND2X0_RVT U220 ( .A1(n184), .A2(n183), .Y(rd_data_b[17]) );
  AO22X1_RVT U221 ( .A1(n316), .A2(regfile_mem_29_r[18]), .A3(n315), .A4(
        regfile_mem_28_r[18]), .Y(n188) );
  AO22X1_RVT U222 ( .A1(n318), .A2(regfile_mem_13_r[18]), .A3(n317), .A4(
        regfile_mem_12_r[18]), .Y(n187) );
  AO22X1_RVT U223 ( .A1(n320), .A2(regfile_mem_31_r[18]), .A3(n319), .A4(
        regfile_mem_30_r[18]), .Y(n186) );
  AO22X1_RVT U224 ( .A1(n322), .A2(regfile_mem_1_r[18]), .A3(n321), .A4(
        regfile_mem_0_r[18]), .Y(n185) );
  NOR4X1_RVT U225 ( .A1(n188), .A2(n187), .A3(n186), .A4(n185), .Y(n194) );
  AO22X1_RVT U226 ( .A1(n328), .A2(regfile_mem_15_r[18]), .A3(n327), .A4(
        regfile_mem_14_r[18]), .Y(n192) );
  AO22X1_RVT U227 ( .A1(n330), .A2(regfile_mem_27_r[18]), .A3(n329), .A4(
        regfile_mem_26_r[18]), .Y(n191) );
  AO22X1_RVT U228 ( .A1(n332), .A2(regfile_mem_11_r[18]), .A3(n331), .A4(
        regfile_mem_10_r[18]), .Y(n190) );
  AO22X1_RVT U229 ( .A1(n334), .A2(regfile_mem_3_r[18]), .A3(n333), .A4(
        regfile_mem_2_r[18]), .Y(n189) );
  NOR4X1_RVT U230 ( .A1(n192), .A2(n191), .A3(n190), .A4(n189), .Y(n193) );
  NAND2X0_RVT U231 ( .A1(n194), .A2(n193), .Y(rd_data_b[18]) );
  AO22X1_RVT U232 ( .A1(n316), .A2(regfile_mem_29_r[19]), .A3(n315), .A4(
        regfile_mem_28_r[19]), .Y(n198) );
  AO22X1_RVT U233 ( .A1(n318), .A2(regfile_mem_13_r[19]), .A3(n317), .A4(
        regfile_mem_12_r[19]), .Y(n197) );
  AO22X1_RVT U234 ( .A1(n320), .A2(regfile_mem_31_r[19]), .A3(n319), .A4(
        regfile_mem_30_r[19]), .Y(n196) );
  AO22X1_RVT U235 ( .A1(n322), .A2(regfile_mem_1_r[19]), .A3(n321), .A4(
        regfile_mem_0_r[19]), .Y(n195) );
  NOR4X1_RVT U236 ( .A1(n198), .A2(n197), .A3(n196), .A4(n195), .Y(n204) );
  AO22X1_RVT U237 ( .A1(n328), .A2(regfile_mem_15_r[19]), .A3(n327), .A4(
        regfile_mem_14_r[19]), .Y(n202) );
  AO22X1_RVT U238 ( .A1(n330), .A2(regfile_mem_27_r[19]), .A3(n329), .A4(
        regfile_mem_26_r[19]), .Y(n201) );
  AO22X1_RVT U239 ( .A1(n332), .A2(regfile_mem_11_r[19]), .A3(n331), .A4(
        regfile_mem_10_r[19]), .Y(n200) );
  AO22X1_RVT U240 ( .A1(n334), .A2(regfile_mem_3_r[19]), .A3(n333), .A4(
        regfile_mem_2_r[19]), .Y(n199) );
  NOR4X1_RVT U241 ( .A1(n202), .A2(n201), .A3(n200), .A4(n199), .Y(n203) );
  NAND2X0_RVT U242 ( .A1(n204), .A2(n203), .Y(rd_data_b[19]) );
  AO22X1_RVT U243 ( .A1(n316), .A2(regfile_mem_29_r[20]), .A3(n315), .A4(
        regfile_mem_28_r[20]), .Y(n208) );
  AO22X1_RVT U244 ( .A1(n318), .A2(regfile_mem_13_r[20]), .A3(n317), .A4(
        regfile_mem_12_r[20]), .Y(n207) );
  AO22X1_RVT U245 ( .A1(n320), .A2(regfile_mem_31_r[20]), .A3(n319), .A4(
        regfile_mem_30_r[20]), .Y(n206) );
  AO22X1_RVT U246 ( .A1(n322), .A2(regfile_mem_1_r[20]), .A3(n321), .A4(
        regfile_mem_0_r[20]), .Y(n205) );
  NOR4X1_RVT U247 ( .A1(n208), .A2(n207), .A3(n206), .A4(n205), .Y(n214) );
  AO22X1_RVT U248 ( .A1(n328), .A2(regfile_mem_15_r[20]), .A3(n327), .A4(
        regfile_mem_14_r[20]), .Y(n212) );
  AO22X1_RVT U249 ( .A1(n330), .A2(regfile_mem_27_r[20]), .A3(n329), .A4(
        regfile_mem_26_r[20]), .Y(n211) );
  AO22X1_RVT U250 ( .A1(n332), .A2(regfile_mem_11_r[20]), .A3(n331), .A4(
        regfile_mem_10_r[20]), .Y(n210) );
  AO22X1_RVT U251 ( .A1(n334), .A2(regfile_mem_3_r[20]), .A3(n333), .A4(
        regfile_mem_2_r[20]), .Y(n209) );
  NOR4X1_RVT U252 ( .A1(n212), .A2(n211), .A3(n210), .A4(n209), .Y(n213) );
  NAND2X0_RVT U253 ( .A1(n214), .A2(n213), .Y(rd_data_b[20]) );
  AO22X1_RVT U254 ( .A1(n316), .A2(regfile_mem_29_r[21]), .A3(n315), .A4(
        regfile_mem_28_r[21]), .Y(n218) );
  AO22X1_RVT U255 ( .A1(n318), .A2(regfile_mem_13_r[21]), .A3(n317), .A4(
        regfile_mem_12_r[21]), .Y(n217) );
  AO22X1_RVT U256 ( .A1(n320), .A2(regfile_mem_31_r[21]), .A3(n319), .A4(
        regfile_mem_30_r[21]), .Y(n216) );
  AO22X1_RVT U257 ( .A1(n322), .A2(regfile_mem_1_r[21]), .A3(n321), .A4(
        regfile_mem_0_r[21]), .Y(n215) );
  NOR4X1_RVT U258 ( .A1(n218), .A2(n217), .A3(n216), .A4(n215), .Y(n224) );
  AO22X1_RVT U259 ( .A1(n328), .A2(regfile_mem_15_r[21]), .A3(n327), .A4(
        regfile_mem_14_r[21]), .Y(n222) );
  AO22X1_RVT U260 ( .A1(n330), .A2(regfile_mem_27_r[21]), .A3(n329), .A4(
        regfile_mem_26_r[21]), .Y(n221) );
  AO22X1_RVT U261 ( .A1(n332), .A2(regfile_mem_11_r[21]), .A3(n331), .A4(
        regfile_mem_10_r[21]), .Y(n220) );
  AO22X1_RVT U262 ( .A1(n334), .A2(regfile_mem_3_r[21]), .A3(n333), .A4(
        regfile_mem_2_r[21]), .Y(n219) );
  NOR4X1_RVT U263 ( .A1(n222), .A2(n221), .A3(n220), .A4(n219), .Y(n223) );
  NAND2X0_RVT U264 ( .A1(n224), .A2(n223), .Y(rd_data_b[21]) );
  AO22X1_RVT U265 ( .A1(n316), .A2(regfile_mem_29_r[22]), .A3(n315), .A4(
        regfile_mem_28_r[22]), .Y(n228) );
  AO22X1_RVT U266 ( .A1(n318), .A2(regfile_mem_13_r[22]), .A3(n317), .A4(
        regfile_mem_12_r[22]), .Y(n227) );
  AO22X1_RVT U267 ( .A1(n320), .A2(regfile_mem_31_r[22]), .A3(n319), .A4(
        regfile_mem_30_r[22]), .Y(n226) );
  AO22X1_RVT U268 ( .A1(n322), .A2(regfile_mem_1_r[22]), .A3(n321), .A4(
        regfile_mem_0_r[22]), .Y(n225) );
  NOR4X1_RVT U269 ( .A1(n228), .A2(n227), .A3(n226), .A4(n225), .Y(n234) );
  AO22X1_RVT U270 ( .A1(n328), .A2(regfile_mem_15_r[22]), .A3(n327), .A4(
        regfile_mem_14_r[22]), .Y(n232) );
  AO22X1_RVT U271 ( .A1(n330), .A2(regfile_mem_27_r[22]), .A3(n329), .A4(
        regfile_mem_26_r[22]), .Y(n231) );
  AO22X1_RVT U272 ( .A1(n332), .A2(regfile_mem_11_r[22]), .A3(n331), .A4(
        regfile_mem_10_r[22]), .Y(n230) );
  AO22X1_RVT U273 ( .A1(n334), .A2(regfile_mem_3_r[22]), .A3(n333), .A4(
        regfile_mem_2_r[22]), .Y(n229) );
  NOR4X1_RVT U274 ( .A1(n232), .A2(n231), .A3(n230), .A4(n229), .Y(n233) );
  NAND2X0_RVT U275 ( .A1(n234), .A2(n233), .Y(rd_data_b[22]) );
  AO22X1_RVT U276 ( .A1(n316), .A2(regfile_mem_29_r[23]), .A3(n315), .A4(
        regfile_mem_28_r[23]), .Y(n238) );
  AO22X1_RVT U277 ( .A1(n318), .A2(regfile_mem_13_r[23]), .A3(n317), .A4(
        regfile_mem_12_r[23]), .Y(n237) );
  AO22X1_RVT U278 ( .A1(n320), .A2(regfile_mem_31_r[23]), .A3(n319), .A4(
        regfile_mem_30_r[23]), .Y(n236) );
  AO22X1_RVT U279 ( .A1(n322), .A2(regfile_mem_1_r[23]), .A3(n321), .A4(
        regfile_mem_0_r[23]), .Y(n235) );
  NOR4X1_RVT U280 ( .A1(n238), .A2(n237), .A3(n236), .A4(n235), .Y(n244) );
  AO22X1_RVT U281 ( .A1(n328), .A2(regfile_mem_15_r[23]), .A3(n327), .A4(
        regfile_mem_14_r[23]), .Y(n242) );
  AO22X1_RVT U282 ( .A1(n330), .A2(regfile_mem_27_r[23]), .A3(n329), .A4(
        regfile_mem_26_r[23]), .Y(n241) );
  AO22X1_RVT U283 ( .A1(n332), .A2(regfile_mem_11_r[23]), .A3(n331), .A4(
        regfile_mem_10_r[23]), .Y(n240) );
  AO22X1_RVT U284 ( .A1(n334), .A2(regfile_mem_3_r[23]), .A3(n333), .A4(
        regfile_mem_2_r[23]), .Y(n239) );
  NOR4X1_RVT U285 ( .A1(n242), .A2(n241), .A3(n240), .A4(n239), .Y(n243) );
  NAND2X0_RVT U286 ( .A1(n244), .A2(n243), .Y(rd_data_b[23]) );
  AO22X1_RVT U287 ( .A1(n316), .A2(regfile_mem_29_r[24]), .A3(n315), .A4(
        regfile_mem_28_r[24]), .Y(n248) );
  AO22X1_RVT U288 ( .A1(n318), .A2(regfile_mem_13_r[24]), .A3(n317), .A4(
        regfile_mem_12_r[24]), .Y(n247) );
  AO22X1_RVT U289 ( .A1(n320), .A2(regfile_mem_31_r[24]), .A3(n319), .A4(
        regfile_mem_30_r[24]), .Y(n246) );
  AO22X1_RVT U290 ( .A1(n322), .A2(regfile_mem_1_r[24]), .A3(n321), .A4(
        regfile_mem_0_r[24]), .Y(n245) );
  NOR4X1_RVT U291 ( .A1(n248), .A2(n247), .A3(n246), .A4(n245), .Y(n254) );
  AO22X1_RVT U292 ( .A1(n328), .A2(regfile_mem_15_r[24]), .A3(n327), .A4(
        regfile_mem_14_r[24]), .Y(n252) );
  AO22X1_RVT U293 ( .A1(n330), .A2(regfile_mem_27_r[24]), .A3(n329), .A4(
        regfile_mem_26_r[24]), .Y(n251) );
  AO22X1_RVT U294 ( .A1(n332), .A2(regfile_mem_11_r[24]), .A3(n331), .A4(
        regfile_mem_10_r[24]), .Y(n250) );
  AO22X1_RVT U295 ( .A1(n334), .A2(regfile_mem_3_r[24]), .A3(n333), .A4(
        regfile_mem_2_r[24]), .Y(n249) );
  NOR4X1_RVT U296 ( .A1(n252), .A2(n251), .A3(n250), .A4(n249), .Y(n253) );
  NAND2X0_RVT U297 ( .A1(n254), .A2(n253), .Y(rd_data_b[24]) );
  AO22X1_RVT U298 ( .A1(n316), .A2(regfile_mem_29_r[25]), .A3(n315), .A4(
        regfile_mem_28_r[25]), .Y(n258) );
  AO22X1_RVT U299 ( .A1(n318), .A2(regfile_mem_13_r[25]), .A3(n317), .A4(
        regfile_mem_12_r[25]), .Y(n257) );
  AO22X1_RVT U300 ( .A1(n320), .A2(regfile_mem_31_r[25]), .A3(n319), .A4(
        regfile_mem_30_r[25]), .Y(n256) );
  AO22X1_RVT U301 ( .A1(n322), .A2(regfile_mem_1_r[25]), .A3(n321), .A4(
        regfile_mem_0_r[25]), .Y(n255) );
  NOR4X1_RVT U302 ( .A1(n258), .A2(n257), .A3(n256), .A4(n255), .Y(n264) );
  AO22X1_RVT U303 ( .A1(n328), .A2(regfile_mem_15_r[25]), .A3(n327), .A4(
        regfile_mem_14_r[25]), .Y(n262) );
  AO22X1_RVT U304 ( .A1(n330), .A2(regfile_mem_27_r[25]), .A3(n329), .A4(
        regfile_mem_26_r[25]), .Y(n261) );
  AO22X1_RVT U305 ( .A1(n332), .A2(regfile_mem_11_r[25]), .A3(n331), .A4(
        regfile_mem_10_r[25]), .Y(n260) );
  AO22X1_RVT U306 ( .A1(n334), .A2(regfile_mem_3_r[25]), .A3(n333), .A4(
        regfile_mem_2_r[25]), .Y(n259) );
  NOR4X1_RVT U307 ( .A1(n262), .A2(n261), .A3(n260), .A4(n259), .Y(n263) );
  NAND2X0_RVT U308 ( .A1(n264), .A2(n263), .Y(rd_data_b[25]) );
  AO22X1_RVT U309 ( .A1(n316), .A2(regfile_mem_29_r[26]), .A3(n315), .A4(
        regfile_mem_28_r[26]), .Y(n268) );
  AO22X1_RVT U310 ( .A1(n318), .A2(regfile_mem_13_r[26]), .A3(n317), .A4(
        regfile_mem_12_r[26]), .Y(n267) );
  AO22X1_RVT U311 ( .A1(n320), .A2(regfile_mem_31_r[26]), .A3(n319), .A4(
        regfile_mem_30_r[26]), .Y(n266) );
  AO22X1_RVT U312 ( .A1(n322), .A2(regfile_mem_1_r[26]), .A3(n321), .A4(
        regfile_mem_0_r[26]), .Y(n265) );
  NOR4X1_RVT U313 ( .A1(n268), .A2(n267), .A3(n266), .A4(n265), .Y(n274) );
  AO22X1_RVT U314 ( .A1(n328), .A2(regfile_mem_15_r[26]), .A3(n327), .A4(
        regfile_mem_14_r[26]), .Y(n272) );
  AO22X1_RVT U315 ( .A1(n330), .A2(regfile_mem_27_r[26]), .A3(n329), .A4(
        regfile_mem_26_r[26]), .Y(n271) );
  AO22X1_RVT U316 ( .A1(n332), .A2(regfile_mem_11_r[26]), .A3(n331), .A4(
        regfile_mem_10_r[26]), .Y(n270) );
  AO22X1_RVT U317 ( .A1(n334), .A2(regfile_mem_3_r[26]), .A3(n333), .A4(
        regfile_mem_2_r[26]), .Y(n269) );
  NOR4X1_RVT U318 ( .A1(n272), .A2(n271), .A3(n270), .A4(n269), .Y(n273) );
  NAND2X0_RVT U319 ( .A1(n274), .A2(n273), .Y(rd_data_b[26]) );
  AO22X1_RVT U320 ( .A1(n316), .A2(regfile_mem_29_r[27]), .A3(n315), .A4(
        regfile_mem_28_r[27]), .Y(n278) );
  AO22X1_RVT U321 ( .A1(n318), .A2(regfile_mem_13_r[27]), .A3(n317), .A4(
        regfile_mem_12_r[27]), .Y(n277) );
  AO22X1_RVT U322 ( .A1(n320), .A2(regfile_mem_31_r[27]), .A3(n319), .A4(
        regfile_mem_30_r[27]), .Y(n276) );
  AO22X1_RVT U323 ( .A1(n322), .A2(regfile_mem_1_r[27]), .A3(n321), .A4(
        regfile_mem_0_r[27]), .Y(n275) );
  NOR4X1_RVT U324 ( .A1(n278), .A2(n277), .A3(n276), .A4(n275), .Y(n284) );
  AO22X1_RVT U325 ( .A1(n328), .A2(regfile_mem_15_r[27]), .A3(n327), .A4(
        regfile_mem_14_r[27]), .Y(n282) );
  AO22X1_RVT U326 ( .A1(n330), .A2(regfile_mem_27_r[27]), .A3(n329), .A4(
        regfile_mem_26_r[27]), .Y(n281) );
  AO22X1_RVT U327 ( .A1(n332), .A2(regfile_mem_11_r[27]), .A3(n331), .A4(
        regfile_mem_10_r[27]), .Y(n280) );
  AO22X1_RVT U328 ( .A1(n334), .A2(regfile_mem_3_r[27]), .A3(n333), .A4(
        regfile_mem_2_r[27]), .Y(n279) );
  NOR4X1_RVT U329 ( .A1(n282), .A2(n281), .A3(n280), .A4(n279), .Y(n283) );
  NAND2X0_RVT U330 ( .A1(n284), .A2(n283), .Y(rd_data_b[27]) );
  AO22X1_RVT U331 ( .A1(n316), .A2(regfile_mem_29_r[28]), .A3(n315), .A4(
        regfile_mem_28_r[28]), .Y(n288) );
  AO22X1_RVT U332 ( .A1(n318), .A2(regfile_mem_13_r[28]), .A3(n317), .A4(
        regfile_mem_12_r[28]), .Y(n287) );
  AO22X1_RVT U333 ( .A1(n320), .A2(regfile_mem_31_r[28]), .A3(n319), .A4(
        regfile_mem_30_r[28]), .Y(n286) );
  AO22X1_RVT U334 ( .A1(n322), .A2(regfile_mem_1_r[28]), .A3(n321), .A4(
        regfile_mem_0_r[28]), .Y(n285) );
  NOR4X1_RVT U335 ( .A1(n288), .A2(n287), .A3(n286), .A4(n285), .Y(n294) );
  AO22X1_RVT U336 ( .A1(n328), .A2(regfile_mem_15_r[28]), .A3(n327), .A4(
        regfile_mem_14_r[28]), .Y(n292) );
  AO22X1_RVT U337 ( .A1(n330), .A2(regfile_mem_27_r[28]), .A3(n329), .A4(
        regfile_mem_26_r[28]), .Y(n291) );
  AO22X1_RVT U338 ( .A1(n332), .A2(regfile_mem_11_r[28]), .A3(n331), .A4(
        regfile_mem_10_r[28]), .Y(n290) );
  AO22X1_RVT U339 ( .A1(n334), .A2(regfile_mem_3_r[28]), .A3(n333), .A4(
        regfile_mem_2_r[28]), .Y(n289) );
  NOR4X1_RVT U340 ( .A1(n292), .A2(n291), .A3(n290), .A4(n289), .Y(n293) );
  NAND2X0_RVT U341 ( .A1(n294), .A2(n293), .Y(rd_data_b[28]) );
  AO22X1_RVT U342 ( .A1(n316), .A2(regfile_mem_29_r[29]), .A3(n315), .A4(
        regfile_mem_28_r[29]), .Y(n298) );
  AO22X1_RVT U343 ( .A1(n318), .A2(regfile_mem_13_r[29]), .A3(n317), .A4(
        regfile_mem_12_r[29]), .Y(n297) );
  AO22X1_RVT U344 ( .A1(n320), .A2(regfile_mem_31_r[29]), .A3(n319), .A4(
        regfile_mem_30_r[29]), .Y(n296) );
  AO22X1_RVT U345 ( .A1(n322), .A2(regfile_mem_1_r[29]), .A3(n321), .A4(
        regfile_mem_0_r[29]), .Y(n295) );
  NOR4X1_RVT U346 ( .A1(n298), .A2(n297), .A3(n296), .A4(n295), .Y(n304) );
  AO22X1_RVT U347 ( .A1(n328), .A2(regfile_mem_15_r[29]), .A3(n327), .A4(
        regfile_mem_14_r[29]), .Y(n302) );
  AO22X1_RVT U348 ( .A1(n330), .A2(regfile_mem_27_r[29]), .A3(n329), .A4(
        regfile_mem_26_r[29]), .Y(n301) );
  AO22X1_RVT U349 ( .A1(n332), .A2(regfile_mem_11_r[29]), .A3(n331), .A4(
        regfile_mem_10_r[29]), .Y(n300) );
  AO22X1_RVT U350 ( .A1(n334), .A2(regfile_mem_3_r[29]), .A3(n333), .A4(
        regfile_mem_2_r[29]), .Y(n299) );
  NOR4X1_RVT U351 ( .A1(n302), .A2(n301), .A3(n300), .A4(n299), .Y(n303) );
  NAND2X0_RVT U352 ( .A1(n304), .A2(n303), .Y(rd_data_b[29]) );
  AO22X1_RVT U353 ( .A1(n316), .A2(regfile_mem_29_r[30]), .A3(n315), .A4(
        regfile_mem_28_r[30]), .Y(n308) );
  AO22X1_RVT U354 ( .A1(n318), .A2(regfile_mem_13_r[30]), .A3(n317), .A4(
        regfile_mem_12_r[30]), .Y(n307) );
  AO22X1_RVT U355 ( .A1(n320), .A2(regfile_mem_31_r[30]), .A3(n319), .A4(
        regfile_mem_30_r[30]), .Y(n306) );
  AO22X1_RVT U356 ( .A1(n322), .A2(regfile_mem_1_r[30]), .A3(n321), .A4(
        regfile_mem_0_r[30]), .Y(n305) );
  NOR4X1_RVT U357 ( .A1(n308), .A2(n307), .A3(n306), .A4(n305), .Y(n314) );
  AO22X1_RVT U358 ( .A1(n328), .A2(regfile_mem_15_r[30]), .A3(n327), .A4(
        regfile_mem_14_r[30]), .Y(n312) );
  AO22X1_RVT U359 ( .A1(n330), .A2(regfile_mem_27_r[30]), .A3(n329), .A4(
        regfile_mem_26_r[30]), .Y(n311) );
  AO22X1_RVT U360 ( .A1(n332), .A2(regfile_mem_11_r[30]), .A3(n331), .A4(
        regfile_mem_10_r[30]), .Y(n310) );
  AO22X1_RVT U361 ( .A1(n334), .A2(regfile_mem_3_r[30]), .A3(n333), .A4(
        regfile_mem_2_r[30]), .Y(n309) );
  NOR4X1_RVT U362 ( .A1(n312), .A2(n311), .A3(n310), .A4(n309), .Y(n313) );
  NAND2X0_RVT U363 ( .A1(n314), .A2(n313), .Y(rd_data_b[30]) );
  AO22X1_RVT U364 ( .A1(n316), .A2(regfile_mem_29_r[31]), .A3(n315), .A4(
        regfile_mem_28_r[31]), .Y(n326) );
  AO22X1_RVT U365 ( .A1(n318), .A2(regfile_mem_13_r[31]), .A3(n317), .A4(
        regfile_mem_12_r[31]), .Y(n325) );
  AO22X1_RVT U366 ( .A1(n320), .A2(regfile_mem_31_r[31]), .A3(n319), .A4(
        regfile_mem_30_r[31]), .Y(n324) );
  AO22X1_RVT U367 ( .A1(n322), .A2(regfile_mem_1_r[31]), .A3(n321), .A4(
        regfile_mem_0_r[31]), .Y(n323) );
  NOR4X1_RVT U368 ( .A1(n326), .A2(n325), .A3(n324), .A4(n323), .Y(n340) );
  AO22X1_RVT U369 ( .A1(n328), .A2(regfile_mem_15_r[31]), .A3(n327), .A4(
        regfile_mem_14_r[31]), .Y(n338) );
  AO22X1_RVT U370 ( .A1(n330), .A2(regfile_mem_27_r[31]), .A3(n329), .A4(
        regfile_mem_26_r[31]), .Y(n337) );
  AO22X1_RVT U371 ( .A1(n332), .A2(regfile_mem_11_r[31]), .A3(n331), .A4(
        regfile_mem_10_r[31]), .Y(n336) );
  AO22X1_RVT U372 ( .A1(n334), .A2(regfile_mem_3_r[31]), .A3(n333), .A4(
        regfile_mem_2_r[31]), .Y(n335) );
  NOR4X1_RVT U373 ( .A1(n338), .A2(n337), .A3(n336), .A4(n335), .Y(n339) );
  NAND2X0_RVT U374 ( .A1(n340), .A2(n339), .Y(rd_data_b[31]) );
  AND3X1_RVT U375 ( .A1(address_a_r[2]), .A2(address_a_r[3]), .A3(
        address_a_r[4]), .Y(n341) );
  AND3X1_RVT U376 ( .A1(address_a_r[0]), .A2(n341), .A3(n697), .Y(n656) );
  AND3X1_RVT U377 ( .A1(n697), .A2(n700), .A3(n341), .Y(n655) );
  AO22X1_RVT U378 ( .A1(regfile_mem_29_r[0]), .A2(n656), .A3(
        regfile_mem_28_r[0]), .A4(n655), .Y(n345) );
  AND3X1_RVT U379 ( .A1(address_a_r[3]), .A2(address_a_r[2]), .A3(n699), .Y(
        n346) );
  AND3X1_RVT U380 ( .A1(address_a_r[0]), .A2(n346), .A3(n697), .Y(n658) );
  AND3X1_RVT U381 ( .A1(n697), .A2(n700), .A3(n346), .Y(n657) );
  AO22X1_RVT U382 ( .A1(regfile_mem_13_r[0]), .A2(n658), .A3(
        regfile_mem_12_r[0]), .A4(n657), .Y(n344) );
  AND3X1_RVT U383 ( .A1(address_a_r[1]), .A2(address_a_r[0]), .A3(n341), .Y(
        n660) );
  AND3X1_RVT U384 ( .A1(address_a_r[1]), .A2(n341), .A3(n700), .Y(n659) );
  AO22X1_RVT U385 ( .A1(regfile_mem_31_r[0]), .A2(n660), .A3(
        regfile_mem_30_r[0]), .A4(n659), .Y(n343) );
  AND3X1_RVT U387 ( .A1(address_a_r[0]), .A2(n348), .A3(n697), .Y(n662) );
  AND3X1_RVT U388 ( .A1(n348), .A2(n697), .A3(n700), .Y(n661) );
  AO22X1_RVT U389 ( .A1(regfile_mem_1_r[0]), .A2(n662), .A3(regfile_mem_0_r[0]), .A4(n661), .Y(n342) );
  NOR4X1_RVT U390 ( .A1(n345), .A2(n344), .A3(n343), .A4(n342), .Y(n354) );
  AND3X1_RVT U391 ( .A1(address_a_r[1]), .A2(address_a_r[0]), .A3(n346), .Y(
        n668) );
  AND3X1_RVT U392 ( .A1(address_a_r[1]), .A2(n346), .A3(n700), .Y(n667) );
  AO22X1_RVT U393 ( .A1(regfile_mem_15_r[0]), .A2(n668), .A3(
        regfile_mem_14_r[0]), .A4(n667), .Y(n352) );
  AND3X1_RVT U394 ( .A1(address_a_r[1]), .A2(address_a_r[3]), .A3(n698), .Y(
        n347) );
  AND3X1_RVT U395 ( .A1(n347), .A2(address_a_r[4]), .A3(address_a_r[0]), .Y(
        n670) );
  AND3X1_RVT U396 ( .A1(address_a_r[4]), .A2(n347), .A3(n700), .Y(n669) );
  AO22X1_RVT U397 ( .A1(regfile_mem_27_r[0]), .A2(n670), .A3(
        regfile_mem_26_r[0]), .A4(n669), .Y(n351) );
  AND3X1_RVT U398 ( .A1(n347), .A2(address_a_r[0]), .A3(n699), .Y(n672) );
  AND3X1_RVT U399 ( .A1(n347), .A2(n699), .A3(n700), .Y(n671) );
  AO22X1_RVT U400 ( .A1(regfile_mem_11_r[0]), .A2(n672), .A3(
        regfile_mem_10_r[0]), .A4(n671), .Y(n350) );
  AND3X1_RVT U401 ( .A1(address_a_r[1]), .A2(address_a_r[0]), .A3(n348), .Y(
        n674) );
  AND3X1_RVT U402 ( .A1(address_a_r[1]), .A2(n348), .A3(n700), .Y(n673) );
  AO22X1_RVT U403 ( .A1(regfile_mem_3_r[0]), .A2(n674), .A3(regfile_mem_2_r[0]), .A4(n673), .Y(n349) );
  NOR4X1_RVT U404 ( .A1(n352), .A2(n351), .A3(n350), .A4(n349), .Y(n353) );
  NAND2X0_RVT U405 ( .A1(n354), .A2(n353), .Y(rd_data_a[0]) );
  AO22X1_RVT U406 ( .A1(regfile_mem_29_r[1]), .A2(n656), .A3(
        regfile_mem_28_r[1]), .A4(n655), .Y(n358) );
  AO22X1_RVT U407 ( .A1(regfile_mem_13_r[1]), .A2(n658), .A3(
        regfile_mem_12_r[1]), .A4(n657), .Y(n357) );
  AO22X1_RVT U408 ( .A1(regfile_mem_31_r[1]), .A2(n660), .A3(
        regfile_mem_30_r[1]), .A4(n659), .Y(n356) );
  AO22X1_RVT U409 ( .A1(regfile_mem_1_r[1]), .A2(n662), .A3(regfile_mem_0_r[1]), .A4(n661), .Y(n355) );
  NOR4X1_RVT U410 ( .A1(n358), .A2(n357), .A3(n356), .A4(n355), .Y(n364) );
  AO22X1_RVT U411 ( .A1(regfile_mem_15_r[1]), .A2(n668), .A3(
        regfile_mem_14_r[1]), .A4(n667), .Y(n362) );
  AO22X1_RVT U412 ( .A1(regfile_mem_27_r[1]), .A2(n670), .A3(
        regfile_mem_26_r[1]), .A4(n669), .Y(n361) );
  AO22X1_RVT U413 ( .A1(regfile_mem_11_r[1]), .A2(n672), .A3(
        regfile_mem_10_r[1]), .A4(n671), .Y(n360) );
  AO22X1_RVT U414 ( .A1(regfile_mem_3_r[1]), .A2(n674), .A3(regfile_mem_2_r[1]), .A4(n673), .Y(n359) );
  NOR4X1_RVT U415 ( .A1(n362), .A2(n361), .A3(n360), .A4(n359), .Y(n363) );
  NAND2X0_RVT U416 ( .A1(n364), .A2(n363), .Y(rd_data_a[1]) );
  AO22X1_RVT U417 ( .A1(regfile_mem_29_r[2]), .A2(n656), .A3(
        regfile_mem_28_r[2]), .A4(n655), .Y(n368) );
  AO22X1_RVT U418 ( .A1(regfile_mem_13_r[2]), .A2(n658), .A3(
        regfile_mem_12_r[2]), .A4(n657), .Y(n367) );
  AO22X1_RVT U419 ( .A1(regfile_mem_31_r[2]), .A2(n660), .A3(
        regfile_mem_30_r[2]), .A4(n659), .Y(n366) );
  AO22X1_RVT U420 ( .A1(regfile_mem_1_r[2]), .A2(n662), .A3(regfile_mem_0_r[2]), .A4(n661), .Y(n365) );
  NOR4X1_RVT U421 ( .A1(n368), .A2(n367), .A3(n366), .A4(n365), .Y(n374) );
  AO22X1_RVT U422 ( .A1(regfile_mem_15_r[2]), .A2(n668), .A3(
        regfile_mem_14_r[2]), .A4(n667), .Y(n372) );
  AO22X1_RVT U423 ( .A1(regfile_mem_27_r[2]), .A2(n670), .A3(
        regfile_mem_26_r[2]), .A4(n669), .Y(n371) );
  AO22X1_RVT U424 ( .A1(regfile_mem_11_r[2]), .A2(n672), .A3(
        regfile_mem_10_r[2]), .A4(n671), .Y(n370) );
  AO22X1_RVT U425 ( .A1(regfile_mem_3_r[2]), .A2(n674), .A3(regfile_mem_2_r[2]), .A4(n673), .Y(n369) );
  NOR4X1_RVT U426 ( .A1(n372), .A2(n371), .A3(n370), .A4(n369), .Y(n373) );
  NAND2X0_RVT U427 ( .A1(n374), .A2(n373), .Y(rd_data_a[2]) );
  AO22X1_RVT U428 ( .A1(regfile_mem_29_r[3]), .A2(n656), .A3(
        regfile_mem_28_r[3]), .A4(n655), .Y(n378) );
  AO22X1_RVT U429 ( .A1(regfile_mem_13_r[3]), .A2(n658), .A3(
        regfile_mem_12_r[3]), .A4(n657), .Y(n377) );
  AO22X1_RVT U430 ( .A1(regfile_mem_31_r[3]), .A2(n660), .A3(
        regfile_mem_30_r[3]), .A4(n659), .Y(n376) );
  AO22X1_RVT U431 ( .A1(regfile_mem_1_r[3]), .A2(n662), .A3(regfile_mem_0_r[3]), .A4(n661), .Y(n375) );
  NOR4X1_RVT U432 ( .A1(n378), .A2(n377), .A3(n376), .A4(n375), .Y(n384) );
  AO22X1_RVT U433 ( .A1(regfile_mem_15_r[3]), .A2(n668), .A3(
        regfile_mem_14_r[3]), .A4(n667), .Y(n382) );
  AO22X1_RVT U434 ( .A1(regfile_mem_27_r[3]), .A2(n670), .A3(
        regfile_mem_26_r[3]), .A4(n669), .Y(n381) );
  AO22X1_RVT U435 ( .A1(regfile_mem_11_r[3]), .A2(n672), .A3(
        regfile_mem_10_r[3]), .A4(n671), .Y(n380) );
  AO22X1_RVT U436 ( .A1(regfile_mem_3_r[3]), .A2(n674), .A3(regfile_mem_2_r[3]), .A4(n673), .Y(n379) );
  NOR4X1_RVT U437 ( .A1(n382), .A2(n381), .A3(n380), .A4(n379), .Y(n383) );
  NAND2X0_RVT U438 ( .A1(n384), .A2(n383), .Y(rd_data_a[3]) );
  AO22X1_RVT U439 ( .A1(regfile_mem_29_r[4]), .A2(n656), .A3(
        regfile_mem_28_r[4]), .A4(n655), .Y(n388) );
  AO22X1_RVT U440 ( .A1(regfile_mem_13_r[4]), .A2(n658), .A3(
        regfile_mem_12_r[4]), .A4(n657), .Y(n387) );
  AO22X1_RVT U441 ( .A1(regfile_mem_31_r[4]), .A2(n660), .A3(
        regfile_mem_30_r[4]), .A4(n659), .Y(n386) );
  AO22X1_RVT U442 ( .A1(regfile_mem_1_r[4]), .A2(n662), .A3(regfile_mem_0_r[4]), .A4(n661), .Y(n385) );
  NOR4X1_RVT U443 ( .A1(n388), .A2(n387), .A3(n386), .A4(n385), .Y(n394) );
  AO22X1_RVT U444 ( .A1(regfile_mem_15_r[4]), .A2(n668), .A3(
        regfile_mem_14_r[4]), .A4(n667), .Y(n392) );
  AO22X1_RVT U445 ( .A1(regfile_mem_27_r[4]), .A2(n670), .A3(
        regfile_mem_26_r[4]), .A4(n669), .Y(n391) );
  AO22X1_RVT U446 ( .A1(regfile_mem_11_r[4]), .A2(n672), .A3(
        regfile_mem_10_r[4]), .A4(n671), .Y(n390) );
  AO22X1_RVT U447 ( .A1(regfile_mem_3_r[4]), .A2(n674), .A3(regfile_mem_2_r[4]), .A4(n673), .Y(n389) );
  NOR4X1_RVT U448 ( .A1(n392), .A2(n391), .A3(n390), .A4(n389), .Y(n393) );
  NAND2X0_RVT U449 ( .A1(n394), .A2(n393), .Y(rd_data_a[4]) );
  AO22X1_RVT U450 ( .A1(regfile_mem_29_r[5]), .A2(n656), .A3(
        regfile_mem_28_r[5]), .A4(n655), .Y(n398) );
  AO22X1_RVT U451 ( .A1(regfile_mem_13_r[5]), .A2(n658), .A3(
        regfile_mem_12_r[5]), .A4(n657), .Y(n397) );
  AO22X1_RVT U452 ( .A1(regfile_mem_31_r[5]), .A2(n660), .A3(
        regfile_mem_30_r[5]), .A4(n659), .Y(n396) );
  AO22X1_RVT U453 ( .A1(regfile_mem_1_r[5]), .A2(n662), .A3(regfile_mem_0_r[5]), .A4(n661), .Y(n395) );
  NOR4X1_RVT U454 ( .A1(n398), .A2(n397), .A3(n396), .A4(n395), .Y(n404) );
  AO22X1_RVT U455 ( .A1(regfile_mem_15_r[5]), .A2(n668), .A3(
        regfile_mem_14_r[5]), .A4(n667), .Y(n402) );
  AO22X1_RVT U456 ( .A1(regfile_mem_27_r[5]), .A2(n670), .A3(
        regfile_mem_26_r[5]), .A4(n669), .Y(n401) );
  AO22X1_RVT U457 ( .A1(regfile_mem_11_r[5]), .A2(n672), .A3(
        regfile_mem_10_r[5]), .A4(n671), .Y(n400) );
  AO22X1_RVT U458 ( .A1(regfile_mem_3_r[5]), .A2(n674), .A3(regfile_mem_2_r[5]), .A4(n673), .Y(n399) );
  NOR4X1_RVT U459 ( .A1(n402), .A2(n401), .A3(n400), .A4(n399), .Y(n403) );
  NAND2X0_RVT U460 ( .A1(n404), .A2(n403), .Y(rd_data_a[5]) );
  AO22X1_RVT U461 ( .A1(regfile_mem_29_r[6]), .A2(n656), .A3(
        regfile_mem_28_r[6]), .A4(n655), .Y(n408) );
  AO22X1_RVT U462 ( .A1(regfile_mem_13_r[6]), .A2(n658), .A3(
        regfile_mem_12_r[6]), .A4(n657), .Y(n407) );
  AO22X1_RVT U463 ( .A1(regfile_mem_31_r[6]), .A2(n660), .A3(
        regfile_mem_30_r[6]), .A4(n659), .Y(n406) );
  AO22X1_RVT U464 ( .A1(regfile_mem_1_r[6]), .A2(n662), .A3(regfile_mem_0_r[6]), .A4(n661), .Y(n405) );
  NOR4X1_RVT U465 ( .A1(n408), .A2(n407), .A3(n406), .A4(n405), .Y(n414) );
  AO22X1_RVT U466 ( .A1(regfile_mem_15_r[6]), .A2(n668), .A3(
        regfile_mem_14_r[6]), .A4(n667), .Y(n412) );
  AO22X1_RVT U467 ( .A1(regfile_mem_27_r[6]), .A2(n670), .A3(
        regfile_mem_26_r[6]), .A4(n669), .Y(n411) );
  AO22X1_RVT U468 ( .A1(regfile_mem_11_r[6]), .A2(n672), .A3(
        regfile_mem_10_r[6]), .A4(n671), .Y(n410) );
  AO22X1_RVT U469 ( .A1(regfile_mem_3_r[6]), .A2(n674), .A3(regfile_mem_2_r[6]), .A4(n673), .Y(n409) );
  NOR4X1_RVT U470 ( .A1(n412), .A2(n411), .A3(n410), .A4(n409), .Y(n413) );
  NAND2X0_RVT U471 ( .A1(n414), .A2(n413), .Y(rd_data_a[6]) );
  AO22X1_RVT U472 ( .A1(regfile_mem_29_r[7]), .A2(n656), .A3(
        regfile_mem_28_r[7]), .A4(n655), .Y(n418) );
  AO22X1_RVT U473 ( .A1(regfile_mem_13_r[7]), .A2(n658), .A3(
        regfile_mem_12_r[7]), .A4(n657), .Y(n417) );
  AO22X1_RVT U474 ( .A1(regfile_mem_31_r[7]), .A2(n660), .A3(
        regfile_mem_30_r[7]), .A4(n659), .Y(n416) );
  AO22X1_RVT U475 ( .A1(regfile_mem_1_r[7]), .A2(n662), .A3(regfile_mem_0_r[7]), .A4(n661), .Y(n415) );
  NOR4X1_RVT U476 ( .A1(n418), .A2(n417), .A3(n416), .A4(n415), .Y(n424) );
  AO22X1_RVT U477 ( .A1(regfile_mem_15_r[7]), .A2(n668), .A3(
        regfile_mem_14_r[7]), .A4(n667), .Y(n422) );
  AO22X1_RVT U478 ( .A1(regfile_mem_27_r[7]), .A2(n670), .A3(
        regfile_mem_26_r[7]), .A4(n669), .Y(n421) );
  AO22X1_RVT U479 ( .A1(regfile_mem_11_r[7]), .A2(n672), .A3(
        regfile_mem_10_r[7]), .A4(n671), .Y(n420) );
  AO22X1_RVT U480 ( .A1(regfile_mem_3_r[7]), .A2(n674), .A3(regfile_mem_2_r[7]), .A4(n673), .Y(n419) );
  NOR4X1_RVT U481 ( .A1(n422), .A2(n421), .A3(n420), .A4(n419), .Y(n423) );
  NAND2X0_RVT U482 ( .A1(n424), .A2(n423), .Y(rd_data_a[7]) );
  AO22X1_RVT U483 ( .A1(regfile_mem_29_r[8]), .A2(n656), .A3(
        regfile_mem_28_r[8]), .A4(n655), .Y(n428) );
  AO22X1_RVT U484 ( .A1(regfile_mem_13_r[8]), .A2(n658), .A3(
        regfile_mem_12_r[8]), .A4(n657), .Y(n427) );
  AO22X1_RVT U485 ( .A1(regfile_mem_31_r[8]), .A2(n660), .A3(
        regfile_mem_30_r[8]), .A4(n659), .Y(n426) );
  AO22X1_RVT U486 ( .A1(regfile_mem_1_r[8]), .A2(n662), .A3(regfile_mem_0_r[8]), .A4(n661), .Y(n425) );
  NOR4X1_RVT U487 ( .A1(n428), .A2(n427), .A3(n426), .A4(n425), .Y(n434) );
  AO22X1_RVT U488 ( .A1(regfile_mem_15_r[8]), .A2(n668), .A3(
        regfile_mem_14_r[8]), .A4(n667), .Y(n432) );
  AO22X1_RVT U489 ( .A1(regfile_mem_27_r[8]), .A2(n670), .A3(
        regfile_mem_26_r[8]), .A4(n669), .Y(n431) );
  AO22X1_RVT U490 ( .A1(regfile_mem_11_r[8]), .A2(n672), .A3(
        regfile_mem_10_r[8]), .A4(n671), .Y(n430) );
  AO22X1_RVT U491 ( .A1(regfile_mem_3_r[8]), .A2(n674), .A3(regfile_mem_2_r[8]), .A4(n673), .Y(n429) );
  NOR4X1_RVT U492 ( .A1(n432), .A2(n431), .A3(n430), .A4(n429), .Y(n433) );
  NAND2X0_RVT U493 ( .A1(n434), .A2(n433), .Y(rd_data_a[8]) );
  AO22X1_RVT U494 ( .A1(regfile_mem_29_r[9]), .A2(n656), .A3(
        regfile_mem_28_r[9]), .A4(n655), .Y(n438) );
  AO22X1_RVT U495 ( .A1(regfile_mem_13_r[9]), .A2(n658), .A3(
        regfile_mem_12_r[9]), .A4(n657), .Y(n437) );
  AO22X1_RVT U496 ( .A1(regfile_mem_31_r[9]), .A2(n660), .A3(
        regfile_mem_30_r[9]), .A4(n659), .Y(n436) );
  AO22X1_RVT U497 ( .A1(regfile_mem_1_r[9]), .A2(n662), .A3(regfile_mem_0_r[9]), .A4(n661), .Y(n435) );
  NOR4X1_RVT U498 ( .A1(n438), .A2(n437), .A3(n436), .A4(n435), .Y(n444) );
  AO22X1_RVT U499 ( .A1(regfile_mem_15_r[9]), .A2(n668), .A3(
        regfile_mem_14_r[9]), .A4(n667), .Y(n442) );
  AO22X1_RVT U500 ( .A1(regfile_mem_27_r[9]), .A2(n670), .A3(
        regfile_mem_26_r[9]), .A4(n669), .Y(n441) );
  AO22X1_RVT U501 ( .A1(regfile_mem_11_r[9]), .A2(n672), .A3(
        regfile_mem_10_r[9]), .A4(n671), .Y(n440) );
  AO22X1_RVT U502 ( .A1(regfile_mem_3_r[9]), .A2(n674), .A3(regfile_mem_2_r[9]), .A4(n673), .Y(n439) );
  NOR4X1_RVT U503 ( .A1(n442), .A2(n441), .A3(n440), .A4(n439), .Y(n443) );
  NAND2X0_RVT U504 ( .A1(n444), .A2(n443), .Y(rd_data_a[9]) );
  AO22X1_RVT U505 ( .A1(regfile_mem_29_r[10]), .A2(n656), .A3(
        regfile_mem_28_r[10]), .A4(n655), .Y(n448) );
  AO22X1_RVT U506 ( .A1(regfile_mem_13_r[10]), .A2(n658), .A3(
        regfile_mem_12_r[10]), .A4(n657), .Y(n447) );
  AO22X1_RVT U507 ( .A1(regfile_mem_31_r[10]), .A2(n660), .A3(
        regfile_mem_30_r[10]), .A4(n659), .Y(n446) );
  AO22X1_RVT U508 ( .A1(regfile_mem_1_r[10]), .A2(n662), .A3(
        regfile_mem_0_r[10]), .A4(n661), .Y(n445) );
  NOR4X1_RVT U509 ( .A1(n448), .A2(n447), .A3(n446), .A4(n445), .Y(n454) );
  AO22X1_RVT U510 ( .A1(regfile_mem_15_r[10]), .A2(n668), .A3(
        regfile_mem_14_r[10]), .A4(n667), .Y(n452) );
  AO22X1_RVT U511 ( .A1(regfile_mem_27_r[10]), .A2(n670), .A3(
        regfile_mem_26_r[10]), .A4(n669), .Y(n451) );
  AO22X1_RVT U512 ( .A1(regfile_mem_11_r[10]), .A2(n672), .A3(
        regfile_mem_10_r[10]), .A4(n671), .Y(n450) );
  AO22X1_RVT U513 ( .A1(regfile_mem_3_r[10]), .A2(n674), .A3(
        regfile_mem_2_r[10]), .A4(n673), .Y(n449) );
  NOR4X1_RVT U514 ( .A1(n452), .A2(n451), .A3(n450), .A4(n449), .Y(n453) );
  NAND2X0_RVT U515 ( .A1(n454), .A2(n453), .Y(rd_data_a[10]) );
  AO22X1_RVT U516 ( .A1(regfile_mem_29_r[11]), .A2(n656), .A3(
        regfile_mem_28_r[11]), .A4(n655), .Y(n458) );
  AO22X1_RVT U517 ( .A1(regfile_mem_13_r[11]), .A2(n658), .A3(
        regfile_mem_12_r[11]), .A4(n657), .Y(n457) );
  AO22X1_RVT U518 ( .A1(regfile_mem_31_r[11]), .A2(n660), .A3(
        regfile_mem_30_r[11]), .A4(n659), .Y(n456) );
  AO22X1_RVT U519 ( .A1(regfile_mem_1_r[11]), .A2(n662), .A3(
        regfile_mem_0_r[11]), .A4(n661), .Y(n455) );
  NOR4X1_RVT U520 ( .A1(n458), .A2(n457), .A3(n456), .A4(n455), .Y(n464) );
  AO22X1_RVT U521 ( .A1(regfile_mem_15_r[11]), .A2(n668), .A3(
        regfile_mem_14_r[11]), .A4(n667), .Y(n462) );
  AO22X1_RVT U522 ( .A1(regfile_mem_27_r[11]), .A2(n670), .A3(
        regfile_mem_26_r[11]), .A4(n669), .Y(n461) );
  AO22X1_RVT U523 ( .A1(regfile_mem_11_r[11]), .A2(n672), .A3(
        regfile_mem_10_r[11]), .A4(n671), .Y(n460) );
  AO22X1_RVT U524 ( .A1(regfile_mem_3_r[11]), .A2(n674), .A3(
        regfile_mem_2_r[11]), .A4(n673), .Y(n459) );
  NOR4X1_RVT U525 ( .A1(n462), .A2(n461), .A3(n460), .A4(n459), .Y(n463) );
  NAND2X0_RVT U526 ( .A1(n464), .A2(n463), .Y(rd_data_a[11]) );
  AO22X1_RVT U527 ( .A1(regfile_mem_29_r[12]), .A2(n656), .A3(
        regfile_mem_28_r[12]), .A4(n655), .Y(n468) );
  AO22X1_RVT U528 ( .A1(regfile_mem_13_r[12]), .A2(n658), .A3(
        regfile_mem_12_r[12]), .A4(n657), .Y(n467) );
  AO22X1_RVT U529 ( .A1(regfile_mem_31_r[12]), .A2(n660), .A3(
        regfile_mem_30_r[12]), .A4(n659), .Y(n466) );
  AO22X1_RVT U530 ( .A1(regfile_mem_1_r[12]), .A2(n662), .A3(
        regfile_mem_0_r[12]), .A4(n661), .Y(n465) );
  NOR4X1_RVT U531 ( .A1(n468), .A2(n467), .A3(n466), .A4(n465), .Y(n474) );
  AO22X1_RVT U532 ( .A1(regfile_mem_15_r[12]), .A2(n668), .A3(
        regfile_mem_14_r[12]), .A4(n667), .Y(n472) );
  AO22X1_RVT U533 ( .A1(regfile_mem_27_r[12]), .A2(n670), .A3(
        regfile_mem_26_r[12]), .A4(n669), .Y(n471) );
  AO22X1_RVT U534 ( .A1(regfile_mem_11_r[12]), .A2(n672), .A3(
        regfile_mem_10_r[12]), .A4(n671), .Y(n470) );
  AO22X1_RVT U535 ( .A1(regfile_mem_3_r[12]), .A2(n674), .A3(
        regfile_mem_2_r[12]), .A4(n673), .Y(n469) );
  NOR4X1_RVT U536 ( .A1(n472), .A2(n471), .A3(n470), .A4(n469), .Y(n473) );
  NAND2X0_RVT U537 ( .A1(n474), .A2(n473), .Y(rd_data_a[12]) );
  AO22X1_RVT U538 ( .A1(regfile_mem_29_r[13]), .A2(n656), .A3(
        regfile_mem_28_r[13]), .A4(n655), .Y(n478) );
  AO22X1_RVT U539 ( .A1(regfile_mem_13_r[13]), .A2(n658), .A3(
        regfile_mem_12_r[13]), .A4(n657), .Y(n477) );
  AO22X1_RVT U540 ( .A1(regfile_mem_31_r[13]), .A2(n660), .A3(
        regfile_mem_30_r[13]), .A4(n659), .Y(n476) );
  AO22X1_RVT U541 ( .A1(regfile_mem_1_r[13]), .A2(n662), .A3(
        regfile_mem_0_r[13]), .A4(n661), .Y(n475) );
  NOR4X1_RVT U542 ( .A1(n478), .A2(n477), .A3(n476), .A4(n475), .Y(n484) );
  AO22X1_RVT U543 ( .A1(regfile_mem_15_r[13]), .A2(n668), .A3(
        regfile_mem_14_r[13]), .A4(n667), .Y(n482) );
  AO22X1_RVT U544 ( .A1(regfile_mem_27_r[13]), .A2(n670), .A3(
        regfile_mem_26_r[13]), .A4(n669), .Y(n481) );
  AO22X1_RVT U545 ( .A1(regfile_mem_11_r[13]), .A2(n672), .A3(
        regfile_mem_10_r[13]), .A4(n671), .Y(n480) );
  AO22X1_RVT U546 ( .A1(regfile_mem_3_r[13]), .A2(n674), .A3(
        regfile_mem_2_r[13]), .A4(n673), .Y(n479) );
  NOR4X1_RVT U547 ( .A1(n482), .A2(n481), .A3(n480), .A4(n479), .Y(n483) );
  NAND2X0_RVT U548 ( .A1(n484), .A2(n483), .Y(rd_data_a[13]) );
  AO22X1_RVT U549 ( .A1(regfile_mem_29_r[14]), .A2(n656), .A3(
        regfile_mem_28_r[14]), .A4(n655), .Y(n488) );
  AO22X1_RVT U550 ( .A1(regfile_mem_13_r[14]), .A2(n658), .A3(
        regfile_mem_12_r[14]), .A4(n657), .Y(n487) );
  AO22X1_RVT U551 ( .A1(regfile_mem_31_r[14]), .A2(n660), .A3(
        regfile_mem_30_r[14]), .A4(n659), .Y(n486) );
  AO22X1_RVT U552 ( .A1(regfile_mem_1_r[14]), .A2(n662), .A3(
        regfile_mem_0_r[14]), .A4(n661), .Y(n485) );
  NOR4X1_RVT U553 ( .A1(n488), .A2(n487), .A3(n486), .A4(n485), .Y(n494) );
  AO22X1_RVT U554 ( .A1(regfile_mem_15_r[14]), .A2(n668), .A3(
        regfile_mem_14_r[14]), .A4(n667), .Y(n492) );
  AO22X1_RVT U555 ( .A1(regfile_mem_27_r[14]), .A2(n670), .A3(
        regfile_mem_26_r[14]), .A4(n669), .Y(n491) );
  AO22X1_RVT U556 ( .A1(regfile_mem_11_r[14]), .A2(n672), .A3(
        regfile_mem_10_r[14]), .A4(n671), .Y(n490) );
  AO22X1_RVT U557 ( .A1(regfile_mem_3_r[14]), .A2(n674), .A3(
        regfile_mem_2_r[14]), .A4(n673), .Y(n489) );
  NOR4X1_RVT U558 ( .A1(n492), .A2(n491), .A3(n490), .A4(n489), .Y(n493) );
  NAND2X0_RVT U559 ( .A1(n494), .A2(n493), .Y(rd_data_a[14]) );
  AO22X1_RVT U560 ( .A1(regfile_mem_29_r[15]), .A2(n656), .A3(
        regfile_mem_28_r[15]), .A4(n655), .Y(n498) );
  AO22X1_RVT U561 ( .A1(regfile_mem_13_r[15]), .A2(n658), .A3(
        regfile_mem_12_r[15]), .A4(n657), .Y(n497) );
  AO22X1_RVT U562 ( .A1(regfile_mem_31_r[15]), .A2(n660), .A3(
        regfile_mem_30_r[15]), .A4(n659), .Y(n496) );
  AO22X1_RVT U563 ( .A1(regfile_mem_1_r[15]), .A2(n662), .A3(
        regfile_mem_0_r[15]), .A4(n661), .Y(n495) );
  NOR4X1_RVT U564 ( .A1(n498), .A2(n497), .A3(n496), .A4(n495), .Y(n504) );
  AO22X1_RVT U565 ( .A1(regfile_mem_15_r[15]), .A2(n668), .A3(
        regfile_mem_14_r[15]), .A4(n667), .Y(n502) );
  AO22X1_RVT U566 ( .A1(regfile_mem_27_r[15]), .A2(n670), .A3(
        regfile_mem_26_r[15]), .A4(n669), .Y(n501) );
  AO22X1_RVT U567 ( .A1(regfile_mem_11_r[15]), .A2(n672), .A3(
        regfile_mem_10_r[15]), .A4(n671), .Y(n500) );
  AO22X1_RVT U568 ( .A1(regfile_mem_3_r[15]), .A2(n674), .A3(
        regfile_mem_2_r[15]), .A4(n673), .Y(n499) );
  NOR4X1_RVT U569 ( .A1(n502), .A2(n501), .A3(n500), .A4(n499), .Y(n503) );
  NAND2X0_RVT U570 ( .A1(n504), .A2(n503), .Y(rd_data_a[15]) );
  AO22X1_RVT U571 ( .A1(regfile_mem_29_r[16]), .A2(n656), .A3(
        regfile_mem_28_r[16]), .A4(n655), .Y(n508) );
  AO22X1_RVT U572 ( .A1(regfile_mem_13_r[16]), .A2(n658), .A3(
        regfile_mem_12_r[16]), .A4(n657), .Y(n507) );
  AO22X1_RVT U573 ( .A1(regfile_mem_31_r[16]), .A2(n660), .A3(
        regfile_mem_30_r[16]), .A4(n659), .Y(n506) );
  AO22X1_RVT U574 ( .A1(regfile_mem_1_r[16]), .A2(n662), .A3(
        regfile_mem_0_r[16]), .A4(n661), .Y(n505) );
  NOR4X1_RVT U575 ( .A1(n508), .A2(n507), .A3(n506), .A4(n505), .Y(n514) );
  AO22X1_RVT U576 ( .A1(regfile_mem_15_r[16]), .A2(n668), .A3(
        regfile_mem_14_r[16]), .A4(n667), .Y(n512) );
  AO22X1_RVT U577 ( .A1(regfile_mem_27_r[16]), .A2(n670), .A3(
        regfile_mem_26_r[16]), .A4(n669), .Y(n511) );
  AO22X1_RVT U578 ( .A1(regfile_mem_11_r[16]), .A2(n672), .A3(
        regfile_mem_10_r[16]), .A4(n671), .Y(n510) );
  AO22X1_RVT U579 ( .A1(regfile_mem_3_r[16]), .A2(n674), .A3(
        regfile_mem_2_r[16]), .A4(n673), .Y(n509) );
  NOR4X1_RVT U580 ( .A1(n512), .A2(n511), .A3(n510), .A4(n509), .Y(n513) );
  NAND2X0_RVT U581 ( .A1(n514), .A2(n513), .Y(rd_data_a[16]) );
  AO22X1_RVT U582 ( .A1(regfile_mem_29_r[17]), .A2(n656), .A3(
        regfile_mem_28_r[17]), .A4(n655), .Y(n518) );
  AO22X1_RVT U583 ( .A1(regfile_mem_13_r[17]), .A2(n658), .A3(
        regfile_mem_12_r[17]), .A4(n657), .Y(n517) );
  AO22X1_RVT U584 ( .A1(regfile_mem_31_r[17]), .A2(n660), .A3(
        regfile_mem_30_r[17]), .A4(n659), .Y(n516) );
  AO22X1_RVT U585 ( .A1(regfile_mem_1_r[17]), .A2(n662), .A3(
        regfile_mem_0_r[17]), .A4(n661), .Y(n515) );
  NOR4X1_RVT U586 ( .A1(n518), .A2(n517), .A3(n516), .A4(n515), .Y(n524) );
  AO22X1_RVT U587 ( .A1(regfile_mem_15_r[17]), .A2(n668), .A3(
        regfile_mem_14_r[17]), .A4(n667), .Y(n522) );
  AO22X1_RVT U588 ( .A1(regfile_mem_27_r[17]), .A2(n670), .A3(
        regfile_mem_26_r[17]), .A4(n669), .Y(n521) );
  AO22X1_RVT U589 ( .A1(regfile_mem_11_r[17]), .A2(n672), .A3(
        regfile_mem_10_r[17]), .A4(n671), .Y(n520) );
  AO22X1_RVT U590 ( .A1(regfile_mem_3_r[17]), .A2(n674), .A3(
        regfile_mem_2_r[17]), .A4(n673), .Y(n519) );
  NOR4X1_RVT U591 ( .A1(n522), .A2(n521), .A3(n520), .A4(n519), .Y(n523) );
  NAND2X0_RVT U592 ( .A1(n524), .A2(n523), .Y(rd_data_a[17]) );
  AO22X1_RVT U593 ( .A1(regfile_mem_29_r[18]), .A2(n656), .A3(
        regfile_mem_28_r[18]), .A4(n655), .Y(n528) );
  AO22X1_RVT U594 ( .A1(regfile_mem_13_r[18]), .A2(n658), .A3(
        regfile_mem_12_r[18]), .A4(n657), .Y(n527) );
  AO22X1_RVT U595 ( .A1(regfile_mem_31_r[18]), .A2(n660), .A3(
        regfile_mem_30_r[18]), .A4(n659), .Y(n526) );
  AO22X1_RVT U596 ( .A1(regfile_mem_1_r[18]), .A2(n662), .A3(
        regfile_mem_0_r[18]), .A4(n661), .Y(n525) );
  NOR4X1_RVT U597 ( .A1(n528), .A2(n527), .A3(n526), .A4(n525), .Y(n534) );
  AO22X1_RVT U598 ( .A1(regfile_mem_15_r[18]), .A2(n668), .A3(
        regfile_mem_14_r[18]), .A4(n667), .Y(n532) );
  AO22X1_RVT U599 ( .A1(regfile_mem_27_r[18]), .A2(n670), .A3(
        regfile_mem_26_r[18]), .A4(n669), .Y(n531) );
  AO22X1_RVT U600 ( .A1(regfile_mem_11_r[18]), .A2(n672), .A3(
        regfile_mem_10_r[18]), .A4(n671), .Y(n530) );
  AO22X1_RVT U601 ( .A1(regfile_mem_3_r[18]), .A2(n674), .A3(
        regfile_mem_2_r[18]), .A4(n673), .Y(n529) );
  NOR4X1_RVT U602 ( .A1(n532), .A2(n531), .A3(n530), .A4(n529), .Y(n533) );
  NAND2X0_RVT U603 ( .A1(n534), .A2(n533), .Y(rd_data_a[18]) );
  AO22X1_RVT U604 ( .A1(regfile_mem_29_r[19]), .A2(n656), .A3(
        regfile_mem_28_r[19]), .A4(n655), .Y(n538) );
  AO22X1_RVT U605 ( .A1(regfile_mem_13_r[19]), .A2(n658), .A3(
        regfile_mem_12_r[19]), .A4(n657), .Y(n537) );
  AO22X1_RVT U606 ( .A1(regfile_mem_31_r[19]), .A2(n660), .A3(
        regfile_mem_30_r[19]), .A4(n659), .Y(n536) );
  AO22X1_RVT U607 ( .A1(regfile_mem_1_r[19]), .A2(n662), .A3(
        regfile_mem_0_r[19]), .A4(n661), .Y(n535) );
  NOR4X1_RVT U608 ( .A1(n538), .A2(n537), .A3(n536), .A4(n535), .Y(n544) );
  AO22X1_RVT U609 ( .A1(regfile_mem_15_r[19]), .A2(n668), .A3(
        regfile_mem_14_r[19]), .A4(n667), .Y(n542) );
  AO22X1_RVT U610 ( .A1(regfile_mem_27_r[19]), .A2(n670), .A3(
        regfile_mem_26_r[19]), .A4(n669), .Y(n541) );
  AO22X1_RVT U611 ( .A1(regfile_mem_11_r[19]), .A2(n672), .A3(
        regfile_mem_10_r[19]), .A4(n671), .Y(n540) );
  AO22X1_RVT U612 ( .A1(regfile_mem_3_r[19]), .A2(n674), .A3(
        regfile_mem_2_r[19]), .A4(n673), .Y(n539) );
  NOR4X1_RVT U613 ( .A1(n542), .A2(n541), .A3(n540), .A4(n539), .Y(n543) );
  NAND2X0_RVT U614 ( .A1(n544), .A2(n543), .Y(rd_data_a[19]) );
  AO22X1_RVT U615 ( .A1(regfile_mem_29_r[20]), .A2(n656), .A3(
        regfile_mem_28_r[20]), .A4(n655), .Y(n548) );
  AO22X1_RVT U616 ( .A1(regfile_mem_13_r[20]), .A2(n658), .A3(
        regfile_mem_12_r[20]), .A4(n657), .Y(n547) );
  AO22X1_RVT U617 ( .A1(regfile_mem_31_r[20]), .A2(n660), .A3(
        regfile_mem_30_r[20]), .A4(n659), .Y(n546) );
  AO22X1_RVT U618 ( .A1(regfile_mem_1_r[20]), .A2(n662), .A3(
        regfile_mem_0_r[20]), .A4(n661), .Y(n545) );
  NOR4X1_RVT U619 ( .A1(n548), .A2(n547), .A3(n546), .A4(n545), .Y(n554) );
  AO22X1_RVT U620 ( .A1(regfile_mem_15_r[20]), .A2(n668), .A3(
        regfile_mem_14_r[20]), .A4(n667), .Y(n552) );
  AO22X1_RVT U621 ( .A1(regfile_mem_27_r[20]), .A2(n670), .A3(
        regfile_mem_26_r[20]), .A4(n669), .Y(n551) );
  AO22X1_RVT U622 ( .A1(regfile_mem_11_r[20]), .A2(n672), .A3(
        regfile_mem_10_r[20]), .A4(n671), .Y(n550) );
  AO22X1_RVT U623 ( .A1(regfile_mem_3_r[20]), .A2(n674), .A3(
        regfile_mem_2_r[20]), .A4(n673), .Y(n549) );
  NOR4X1_RVT U624 ( .A1(n552), .A2(n551), .A3(n550), .A4(n549), .Y(n553) );
  NAND2X0_RVT U625 ( .A1(n554), .A2(n553), .Y(rd_data_a[20]) );
  AO22X1_RVT U626 ( .A1(regfile_mem_29_r[21]), .A2(n656), .A3(
        regfile_mem_28_r[21]), .A4(n655), .Y(n558) );
  AO22X1_RVT U627 ( .A1(regfile_mem_13_r[21]), .A2(n658), .A3(
        regfile_mem_12_r[21]), .A4(n657), .Y(n557) );
  AO22X1_RVT U628 ( .A1(regfile_mem_31_r[21]), .A2(n660), .A3(
        regfile_mem_30_r[21]), .A4(n659), .Y(n556) );
  AO22X1_RVT U629 ( .A1(regfile_mem_1_r[21]), .A2(n662), .A3(
        regfile_mem_0_r[21]), .A4(n661), .Y(n555) );
  NOR4X1_RVT U630 ( .A1(n558), .A2(n557), .A3(n556), .A4(n555), .Y(n564) );
  AO22X1_RVT U631 ( .A1(regfile_mem_15_r[21]), .A2(n668), .A3(
        regfile_mem_14_r[21]), .A4(n667), .Y(n562) );
  AO22X1_RVT U632 ( .A1(regfile_mem_27_r[21]), .A2(n670), .A3(
        regfile_mem_26_r[21]), .A4(n669), .Y(n561) );
  AO22X1_RVT U633 ( .A1(regfile_mem_11_r[21]), .A2(n672), .A3(
        regfile_mem_10_r[21]), .A4(n671), .Y(n560) );
  AO22X1_RVT U634 ( .A1(regfile_mem_3_r[21]), .A2(n674), .A3(
        regfile_mem_2_r[21]), .A4(n673), .Y(n559) );
  NOR4X1_RVT U635 ( .A1(n562), .A2(n561), .A3(n560), .A4(n559), .Y(n563) );
  NAND2X0_RVT U636 ( .A1(n564), .A2(n563), .Y(rd_data_a[21]) );
  AO22X1_RVT U637 ( .A1(regfile_mem_29_r[22]), .A2(n656), .A3(
        regfile_mem_28_r[22]), .A4(n655), .Y(n568) );
  AO22X1_RVT U638 ( .A1(regfile_mem_13_r[22]), .A2(n658), .A3(
        regfile_mem_12_r[22]), .A4(n657), .Y(n567) );
  AO22X1_RVT U639 ( .A1(regfile_mem_31_r[22]), .A2(n660), .A3(
        regfile_mem_30_r[22]), .A4(n659), .Y(n566) );
  AO22X1_RVT U640 ( .A1(regfile_mem_1_r[22]), .A2(n662), .A3(
        regfile_mem_0_r[22]), .A4(n661), .Y(n565) );
  NOR4X1_RVT U641 ( .A1(n568), .A2(n567), .A3(n566), .A4(n565), .Y(n574) );
  AO22X1_RVT U642 ( .A1(regfile_mem_15_r[22]), .A2(n668), .A3(
        regfile_mem_14_r[22]), .A4(n667), .Y(n572) );
  AO22X1_RVT U643 ( .A1(regfile_mem_27_r[22]), .A2(n670), .A3(
        regfile_mem_26_r[22]), .A4(n669), .Y(n571) );
  AO22X1_RVT U644 ( .A1(regfile_mem_11_r[22]), .A2(n672), .A3(
        regfile_mem_10_r[22]), .A4(n671), .Y(n570) );
  AO22X1_RVT U645 ( .A1(regfile_mem_3_r[22]), .A2(n674), .A3(
        regfile_mem_2_r[22]), .A4(n673), .Y(n569) );
  NOR4X1_RVT U646 ( .A1(n572), .A2(n571), .A3(n570), .A4(n569), .Y(n573) );
  NAND2X0_RVT U647 ( .A1(n574), .A2(n573), .Y(rd_data_a[22]) );
  AO22X1_RVT U648 ( .A1(regfile_mem_29_r[23]), .A2(n656), .A3(
        regfile_mem_28_r[23]), .A4(n655), .Y(n578) );
  AO22X1_RVT U649 ( .A1(regfile_mem_13_r[23]), .A2(n658), .A3(
        regfile_mem_12_r[23]), .A4(n657), .Y(n577) );
  AO22X1_RVT U650 ( .A1(regfile_mem_31_r[23]), .A2(n660), .A3(
        regfile_mem_30_r[23]), .A4(n659), .Y(n576) );
  AO22X1_RVT U651 ( .A1(regfile_mem_1_r[23]), .A2(n662), .A3(
        regfile_mem_0_r[23]), .A4(n661), .Y(n575) );
  NOR4X1_RVT U652 ( .A1(n578), .A2(n577), .A3(n576), .A4(n575), .Y(n584) );
  AO22X1_RVT U653 ( .A1(regfile_mem_15_r[23]), .A2(n668), .A3(
        regfile_mem_14_r[23]), .A4(n667), .Y(n582) );
  AO22X1_RVT U654 ( .A1(regfile_mem_27_r[23]), .A2(n670), .A3(
        regfile_mem_26_r[23]), .A4(n669), .Y(n581) );
  AO22X1_RVT U655 ( .A1(regfile_mem_11_r[23]), .A2(n672), .A3(
        regfile_mem_10_r[23]), .A4(n671), .Y(n580) );
  AO22X1_RVT U656 ( .A1(regfile_mem_3_r[23]), .A2(n674), .A3(
        regfile_mem_2_r[23]), .A4(n673), .Y(n579) );
  NOR4X1_RVT U657 ( .A1(n582), .A2(n581), .A3(n580), .A4(n579), .Y(n583) );
  NAND2X0_RVT U658 ( .A1(n584), .A2(n583), .Y(rd_data_a[23]) );
  AO22X1_RVT U659 ( .A1(regfile_mem_29_r[24]), .A2(n656), .A3(
        regfile_mem_28_r[24]), .A4(n655), .Y(n588) );
  AO22X1_RVT U660 ( .A1(regfile_mem_13_r[24]), .A2(n658), .A3(
        regfile_mem_12_r[24]), .A4(n657), .Y(n587) );
  AO22X1_RVT U661 ( .A1(regfile_mem_31_r[24]), .A2(n660), .A3(
        regfile_mem_30_r[24]), .A4(n659), .Y(n586) );
  AO22X1_RVT U662 ( .A1(regfile_mem_1_r[24]), .A2(n662), .A3(
        regfile_mem_0_r[24]), .A4(n661), .Y(n585) );
  NOR4X1_RVT U663 ( .A1(n588), .A2(n587), .A3(n586), .A4(n585), .Y(n594) );
  AO22X1_RVT U664 ( .A1(regfile_mem_15_r[24]), .A2(n668), .A3(
        regfile_mem_14_r[24]), .A4(n667), .Y(n592) );
  AO22X1_RVT U665 ( .A1(regfile_mem_27_r[24]), .A2(n670), .A3(
        regfile_mem_26_r[24]), .A4(n669), .Y(n591) );
  AO22X1_RVT U666 ( .A1(regfile_mem_11_r[24]), .A2(n672), .A3(
        regfile_mem_10_r[24]), .A4(n671), .Y(n590) );
  AO22X1_RVT U667 ( .A1(regfile_mem_3_r[24]), .A2(n674), .A3(
        regfile_mem_2_r[24]), .A4(n673), .Y(n589) );
  NOR4X1_RVT U668 ( .A1(n592), .A2(n591), .A3(n590), .A4(n589), .Y(n593) );
  NAND2X0_RVT U669 ( .A1(n594), .A2(n593), .Y(rd_data_a[24]) );
  AO22X1_RVT U670 ( .A1(regfile_mem_29_r[25]), .A2(n656), .A3(
        regfile_mem_28_r[25]), .A4(n655), .Y(n598) );
  AO22X1_RVT U671 ( .A1(regfile_mem_13_r[25]), .A2(n658), .A3(
        regfile_mem_12_r[25]), .A4(n657), .Y(n597) );
  AO22X1_RVT U672 ( .A1(regfile_mem_31_r[25]), .A2(n660), .A3(
        regfile_mem_30_r[25]), .A4(n659), .Y(n596) );
  AO22X1_RVT U673 ( .A1(regfile_mem_1_r[25]), .A2(n662), .A3(
        regfile_mem_0_r[25]), .A4(n661), .Y(n595) );
  NOR4X1_RVT U674 ( .A1(n598), .A2(n597), .A3(n596), .A4(n595), .Y(n604) );
  AO22X1_RVT U675 ( .A1(regfile_mem_15_r[25]), .A2(n668), .A3(
        regfile_mem_14_r[25]), .A4(n667), .Y(n602) );
  AO22X1_RVT U676 ( .A1(regfile_mem_27_r[25]), .A2(n670), .A3(
        regfile_mem_26_r[25]), .A4(n669), .Y(n601) );
  AO22X1_RVT U677 ( .A1(regfile_mem_11_r[25]), .A2(n672), .A3(
        regfile_mem_10_r[25]), .A4(n671), .Y(n600) );
  AO22X1_RVT U678 ( .A1(regfile_mem_3_r[25]), .A2(n674), .A3(
        regfile_mem_2_r[25]), .A4(n673), .Y(n599) );
  NOR4X1_RVT U679 ( .A1(n602), .A2(n601), .A3(n600), .A4(n599), .Y(n603) );
  NAND2X0_RVT U680 ( .A1(n604), .A2(n603), .Y(rd_data_a[25]) );
  AO22X1_RVT U681 ( .A1(regfile_mem_29_r[26]), .A2(n656), .A3(
        regfile_mem_28_r[26]), .A4(n655), .Y(n608) );
  AO22X1_RVT U682 ( .A1(regfile_mem_13_r[26]), .A2(n658), .A3(
        regfile_mem_12_r[26]), .A4(n657), .Y(n607) );
  AO22X1_RVT U683 ( .A1(regfile_mem_31_r[26]), .A2(n660), .A3(
        regfile_mem_30_r[26]), .A4(n659), .Y(n606) );
  AO22X1_RVT U684 ( .A1(regfile_mem_1_r[26]), .A2(n662), .A3(
        regfile_mem_0_r[26]), .A4(n661), .Y(n605) );
  NOR4X1_RVT U685 ( .A1(n608), .A2(n607), .A3(n606), .A4(n605), .Y(n614) );
  AO22X1_RVT U686 ( .A1(regfile_mem_15_r[26]), .A2(n668), .A3(
        regfile_mem_14_r[26]), .A4(n667), .Y(n612) );
  AO22X1_RVT U687 ( .A1(regfile_mem_27_r[26]), .A2(n670), .A3(
        regfile_mem_26_r[26]), .A4(n669), .Y(n611) );
  AO22X1_RVT U688 ( .A1(regfile_mem_11_r[26]), .A2(n672), .A3(
        regfile_mem_10_r[26]), .A4(n671), .Y(n610) );
  AO22X1_RVT U689 ( .A1(regfile_mem_3_r[26]), .A2(n674), .A3(
        regfile_mem_2_r[26]), .A4(n673), .Y(n609) );
  NOR4X1_RVT U690 ( .A1(n612), .A2(n611), .A3(n610), .A4(n609), .Y(n613) );
  NAND2X0_RVT U691 ( .A1(n614), .A2(n613), .Y(rd_data_a[26]) );
  AO22X1_RVT U692 ( .A1(regfile_mem_29_r[27]), .A2(n656), .A3(
        regfile_mem_28_r[27]), .A4(n655), .Y(n618) );
  AO22X1_RVT U693 ( .A1(regfile_mem_13_r[27]), .A2(n658), .A3(
        regfile_mem_12_r[27]), .A4(n657), .Y(n617) );
  AO22X1_RVT U694 ( .A1(regfile_mem_31_r[27]), .A2(n660), .A3(
        regfile_mem_30_r[27]), .A4(n659), .Y(n616) );
  AO22X1_RVT U695 ( .A1(regfile_mem_1_r[27]), .A2(n662), .A3(
        regfile_mem_0_r[27]), .A4(n661), .Y(n615) );
  NOR4X1_RVT U696 ( .A1(n618), .A2(n617), .A3(n616), .A4(n615), .Y(n624) );
  AO22X1_RVT U697 ( .A1(regfile_mem_15_r[27]), .A2(n668), .A3(
        regfile_mem_14_r[27]), .A4(n667), .Y(n622) );
  AO22X1_RVT U698 ( .A1(regfile_mem_27_r[27]), .A2(n670), .A3(
        regfile_mem_26_r[27]), .A4(n669), .Y(n621) );
  AO22X1_RVT U699 ( .A1(regfile_mem_11_r[27]), .A2(n672), .A3(
        regfile_mem_10_r[27]), .A4(n671), .Y(n620) );
  AO22X1_RVT U700 ( .A1(regfile_mem_3_r[27]), .A2(n674), .A3(
        regfile_mem_2_r[27]), .A4(n673), .Y(n619) );
  NOR4X1_RVT U701 ( .A1(n622), .A2(n621), .A3(n620), .A4(n619), .Y(n623) );
  NAND2X0_RVT U702 ( .A1(n624), .A2(n623), .Y(rd_data_a[27]) );
  AO22X1_RVT U703 ( .A1(regfile_mem_29_r[28]), .A2(n656), .A3(
        regfile_mem_28_r[28]), .A4(n655), .Y(n628) );
  AO22X1_RVT U704 ( .A1(regfile_mem_13_r[28]), .A2(n658), .A3(
        regfile_mem_12_r[28]), .A4(n657), .Y(n627) );
  AO22X1_RVT U705 ( .A1(regfile_mem_31_r[28]), .A2(n660), .A3(
        regfile_mem_30_r[28]), .A4(n659), .Y(n626) );
  AO22X1_RVT U706 ( .A1(regfile_mem_1_r[28]), .A2(n662), .A3(
        regfile_mem_0_r[28]), .A4(n661), .Y(n625) );
  NOR4X1_RVT U707 ( .A1(n628), .A2(n627), .A3(n626), .A4(n625), .Y(n634) );
  AO22X1_RVT U708 ( .A1(regfile_mem_15_r[28]), .A2(n668), .A3(
        regfile_mem_14_r[28]), .A4(n667), .Y(n632) );
  AO22X1_RVT U709 ( .A1(regfile_mem_27_r[28]), .A2(n670), .A3(
        regfile_mem_26_r[28]), .A4(n669), .Y(n631) );
  AO22X1_RVT U710 ( .A1(regfile_mem_11_r[28]), .A2(n672), .A3(
        regfile_mem_10_r[28]), .A4(n671), .Y(n630) );
  AO22X1_RVT U711 ( .A1(regfile_mem_3_r[28]), .A2(n674), .A3(
        regfile_mem_2_r[28]), .A4(n673), .Y(n629) );
  NOR4X1_RVT U712 ( .A1(n632), .A2(n631), .A3(n630), .A4(n629), .Y(n633) );
  NAND2X0_RVT U713 ( .A1(n634), .A2(n633), .Y(rd_data_a[28]) );
  AO22X1_RVT U714 ( .A1(regfile_mem_29_r[29]), .A2(n656), .A3(
        regfile_mem_28_r[29]), .A4(n655), .Y(n638) );
  AO22X1_RVT U715 ( .A1(regfile_mem_13_r[29]), .A2(n658), .A3(
        regfile_mem_12_r[29]), .A4(n657), .Y(n637) );
  AO22X1_RVT U716 ( .A1(regfile_mem_31_r[29]), .A2(n660), .A3(
        regfile_mem_30_r[29]), .A4(n659), .Y(n636) );
  AO22X1_RVT U717 ( .A1(regfile_mem_1_r[29]), .A2(n662), .A3(
        regfile_mem_0_r[29]), .A4(n661), .Y(n635) );
  NOR4X1_RVT U718 ( .A1(n638), .A2(n637), .A3(n636), .A4(n635), .Y(n644) );
  AO22X1_RVT U719 ( .A1(regfile_mem_15_r[29]), .A2(n668), .A3(
        regfile_mem_14_r[29]), .A4(n667), .Y(n642) );
  AO22X1_RVT U720 ( .A1(regfile_mem_27_r[29]), .A2(n670), .A3(
        regfile_mem_26_r[29]), .A4(n669), .Y(n641) );
  AO22X1_RVT U721 ( .A1(regfile_mem_11_r[29]), .A2(n672), .A3(
        regfile_mem_10_r[29]), .A4(n671), .Y(n640) );
  AO22X1_RVT U722 ( .A1(regfile_mem_3_r[29]), .A2(n674), .A3(
        regfile_mem_2_r[29]), .A4(n673), .Y(n639) );
  NOR4X1_RVT U723 ( .A1(n642), .A2(n641), .A3(n640), .A4(n639), .Y(n643) );
  NAND2X0_RVT U724 ( .A1(n644), .A2(n643), .Y(rd_data_a[29]) );
  AO22X1_RVT U725 ( .A1(regfile_mem_29_r[30]), .A2(n656), .A3(
        regfile_mem_28_r[30]), .A4(n655), .Y(n648) );
  AO22X1_RVT U726 ( .A1(regfile_mem_13_r[30]), .A2(n658), .A3(
        regfile_mem_12_r[30]), .A4(n657), .Y(n647) );
  AO22X1_RVT U727 ( .A1(regfile_mem_31_r[30]), .A2(n660), .A3(
        regfile_mem_30_r[30]), .A4(n659), .Y(n646) );
  AO22X1_RVT U728 ( .A1(regfile_mem_1_r[30]), .A2(n662), .A3(
        regfile_mem_0_r[30]), .A4(n661), .Y(n645) );
  NOR4X1_RVT U729 ( .A1(n648), .A2(n647), .A3(n646), .A4(n645), .Y(n654) );
  AO22X1_RVT U730 ( .A1(regfile_mem_15_r[30]), .A2(n668), .A3(
        regfile_mem_14_r[30]), .A4(n667), .Y(n652) );
  AO22X1_RVT U731 ( .A1(regfile_mem_27_r[30]), .A2(n670), .A3(
        regfile_mem_26_r[30]), .A4(n669), .Y(n651) );
  AO22X1_RVT U732 ( .A1(regfile_mem_11_r[30]), .A2(n672), .A3(
        regfile_mem_10_r[30]), .A4(n671), .Y(n650) );
  AO22X1_RVT U733 ( .A1(regfile_mem_3_r[30]), .A2(n674), .A3(
        regfile_mem_2_r[30]), .A4(n673), .Y(n649) );
  NOR4X1_RVT U734 ( .A1(n652), .A2(n651), .A3(n650), .A4(n649), .Y(n653) );
  NAND2X0_RVT U735 ( .A1(n654), .A2(n653), .Y(rd_data_a[30]) );
  AO22X1_RVT U736 ( .A1(regfile_mem_29_r[31]), .A2(n656), .A3(
        regfile_mem_28_r[31]), .A4(n655), .Y(n666) );
  AO22X1_RVT U737 ( .A1(regfile_mem_13_r[31]), .A2(n658), .A3(
        regfile_mem_12_r[31]), .A4(n657), .Y(n665) );
  AO22X1_RVT U738 ( .A1(regfile_mem_31_r[31]), .A2(n660), .A3(
        regfile_mem_30_r[31]), .A4(n659), .Y(n664) );
  AO22X1_RVT U739 ( .A1(regfile_mem_1_r[31]), .A2(n662), .A3(
        regfile_mem_0_r[31]), .A4(n661), .Y(n663) );
  NOR4X1_RVT U740 ( .A1(n666), .A2(n665), .A3(n664), .A4(n663), .Y(n680) );
  AO22X1_RVT U741 ( .A1(regfile_mem_15_r[31]), .A2(n668), .A3(
        regfile_mem_14_r[31]), .A4(n667), .Y(n678) );
  AO22X1_RVT U742 ( .A1(regfile_mem_27_r[31]), .A2(n670), .A3(
        regfile_mem_26_r[31]), .A4(n669), .Y(n677) );
  AO22X1_RVT U743 ( .A1(regfile_mem_11_r[31]), .A2(n672), .A3(
        regfile_mem_10_r[31]), .A4(n671), .Y(n676) );
  AO22X1_RVT U744 ( .A1(regfile_mem_3_r[31]), .A2(n674), .A3(
        regfile_mem_2_r[31]), .A4(n673), .Y(n675) );
  NOR4X1_RVT U745 ( .A1(n678), .A2(n677), .A3(n676), .A4(n675), .Y(n679) );
  NAND2X0_RVT U746 ( .A1(n680), .A2(n679), .Y(rd_data_a[31]) );
  AND3X1_RVT U747 ( .A1(ck_en_w), .A2(we), .A3(address_w[2]), .Y(n692) );
  INVX1_RVT U748 ( .A(address_w[1]), .Y(n687) );
  AND3X1_RVT U749 ( .A1(address_w[3]), .A2(n692), .A3(n687), .Y(n682) );
  AND3X1_RVT U750 ( .A1(address_w[0]), .A2(address_w[4]), .A3(n682), .Y(N175)
         );
  AND3X1_RVT U752 ( .A1(address_w[4]), .A2(n682), .A3(n701), .Y(N174) );
  AND4X1_RVT U753 ( .A1(address_w[0]), .A2(address_w[4]), .A3(address_w[3]), 
        .A4(address_w[1]), .Y(n690) );
  INVX1_RVT U754 ( .A(address_w[2]), .Y(n681) );
  AND3X1_RVT U755 ( .A1(we), .A2(ck_en_w), .A3(n681), .Y(n686) );
  AND2X1_RVT U756 ( .A1(n690), .A2(n686), .Y(N173) );
  AND4X1_RVT U757 ( .A1(address_w[4]), .A2(address_w[3]), .A3(address_w[1]), 
        .A4(n701), .Y(n691) );
  AND2X1_RVT U758 ( .A1(n686), .A2(n691), .Y(N172) );
  INVX1_RVT U759 ( .A(address_w[4]), .Y(n685) );
  AND3X1_RVT U760 ( .A1(address_w[3]), .A2(address_w[1]), .A3(n685), .Y(n683)
         );
  AND3X1_RVT U761 ( .A1(address_w[0]), .A2(n692), .A3(n683), .Y(N171) );
  AND3X1_RVT U762 ( .A1(n692), .A2(n683), .A3(n701), .Y(N170) );
  AND3X1_RVT U763 ( .A1(address_w[0]), .A2(n682), .A3(n685), .Y(N169) );
  AND3X1_RVT U764 ( .A1(n682), .A2(n701), .A3(n685), .Y(N168) );
  AND3X1_RVT U765 ( .A1(address_w[0]), .A2(n686), .A3(n683), .Y(N167) );
  AND3X1_RVT U766 ( .A1(n686), .A2(n683), .A3(n701), .Y(N166) );
  INVX1_RVT U767 ( .A(address_w[3]), .Y(n684) );
  AND3X1_RVT U768 ( .A1(n686), .A2(n685), .A3(n684), .Y(n689) );
  AND3X1_RVT U769 ( .A1(address_w[0]), .A2(address_w[1]), .A3(n689), .Y(N165)
         );
  AND3X1_RVT U770 ( .A1(address_w[1]), .A2(n689), .A3(n701), .Y(N164) );
  AND3X1_RVT U771 ( .A1(address_w[0]), .A2(n689), .A3(n687), .Y(N163) );
  AND3X1_RVT U772 ( .A1(n689), .A2(n701), .A3(n687), .Y(N162) );
  AND2X1_RVT U773 ( .A1(n692), .A2(n690), .Y(N161) );
  AND2X1_RVT U774 ( .A1(n692), .A2(n691), .Y(N160) );
  INVX1_RVT U751 ( .A(address_w[0]), .Y(n701) );
  NOR3X0_RVT U386 ( .A1(address_a_r[2]), .A2(address_a_r[3]), .A3(
        address_a_r[4]), .Y(n348) );
  NOR3X0_RVT U14 ( .A1(address_b_r[2]), .A2(address_b_r[3]), .A3(
        address_b_r[4]), .Y(n8) );
endmodule


module cpu_isle_regfile_3p_wrap_0 ( clk, s3p_aw, s3p_ara, s3p_arb, wbdata, 
        s3p_we, ck_en_w, ck_en_a, ck_en_b, s3p_qa, s3p_qb );
  input [4:0] s3p_aw;
  input [4:0] s3p_ara;
  input [4:0] s3p_arb;
  input [31:0] wbdata;
  output [31:0] s3p_qa;
  output [31:0] s3p_qb;
  input clk, s3p_we, ck_en_w, ck_en_a, ck_en_b;
  wire   i_raddr_a_4_, i_raddr_b_4_, n1, n3, n5, n6, n2, n7, n8, n9, n10, n11;
  wire   [31:0] i_rd_data_a;
  wire   [31:0] i_rd_data_b;

  cpu_isle_regfile_3p_0 U_regfile_3p ( .clk(clk), .address_a(s3p_ara), 
        .address_b(s3p_arb), .address_w(s3p_aw), .wr_data(wbdata), .we(s3p_we), 
        .ck_en_w(ck_en_w), .ck_en_a(ck_en_a), .ck_en_b(ck_en_b), .rd_data_a(
        i_rd_data_a), .rd_data_b(i_rd_data_b) );
  DFFSSRX1_RVT i_zero_a_reg ( .D(i_raddr_a_4_), .SETB(1'b1), .RSTB(n3), .CLK(
        clk), .QN(n5) );
  DFFSSRX1_RVT i_zero_b_reg ( .D(i_raddr_b_4_), .SETB(1'b1), .RSTB(n1), .CLK(
        clk), .QN(n6) );
  OR2X1_RVT U3 ( .A1(s3p_arb[2]), .A2(s3p_arb[4]), .Y(n9) );
  OR3X1_RVT U4 ( .A1(n9), .A2(s3p_arb[1]), .A3(s3p_arb[3]), .Y(n1) );
  OR2X1_RVT U5 ( .A1(s3p_ara[2]), .A2(s3p_ara[4]), .Y(n2) );
  OR3X1_RVT U6 ( .A1(n2), .A2(s3p_ara[1]), .A3(s3p_ara[3]), .Y(n3) );
  AND2X1_RVT U7 ( .A1(n6), .A2(i_rd_data_b[0]), .Y(s3p_qb[0]) );
  AND2X1_RVT U8 ( .A1(n6), .A2(i_rd_data_b[1]), .Y(s3p_qb[1]) );
  AND2X1_RVT U9 ( .A1(n6), .A2(i_rd_data_b[2]), .Y(s3p_qb[2]) );
  AND2X1_RVT U10 ( .A1(n6), .A2(i_rd_data_b[3]), .Y(s3p_qb[3]) );
  AND2X1_RVT U11 ( .A1(n6), .A2(i_rd_data_b[4]), .Y(s3p_qb[4]) );
  AND2X1_RVT U12 ( .A1(n6), .A2(i_rd_data_b[5]), .Y(s3p_qb[5]) );
  AND2X1_RVT U13 ( .A1(n6), .A2(i_rd_data_b[6]), .Y(s3p_qb[6]) );
  AND2X1_RVT U14 ( .A1(n6), .A2(i_rd_data_b[7]), .Y(s3p_qb[7]) );
  AND2X1_RVT U15 ( .A1(n6), .A2(i_rd_data_b[8]), .Y(s3p_qb[8]) );
  AND2X1_RVT U16 ( .A1(n6), .A2(i_rd_data_b[9]), .Y(s3p_qb[9]) );
  AND2X1_RVT U17 ( .A1(n6), .A2(i_rd_data_b[10]), .Y(s3p_qb[10]) );
  AND2X1_RVT U18 ( .A1(n6), .A2(i_rd_data_b[11]), .Y(s3p_qb[11]) );
  AND2X1_RVT U19 ( .A1(n6), .A2(i_rd_data_b[12]), .Y(s3p_qb[12]) );
  AND2X1_RVT U20 ( .A1(n6), .A2(i_rd_data_b[13]), .Y(s3p_qb[13]) );
  AND2X1_RVT U21 ( .A1(n6), .A2(i_rd_data_b[14]), .Y(s3p_qb[14]) );
  AND2X1_RVT U22 ( .A1(n6), .A2(i_rd_data_b[15]), .Y(s3p_qb[15]) );
  AND2X1_RVT U23 ( .A1(n6), .A2(i_rd_data_b[16]), .Y(s3p_qb[16]) );
  AND2X1_RVT U24 ( .A1(n6), .A2(i_rd_data_b[17]), .Y(s3p_qb[17]) );
  AND2X1_RVT U25 ( .A1(n6), .A2(i_rd_data_b[18]), .Y(s3p_qb[18]) );
  AND2X1_RVT U26 ( .A1(n6), .A2(i_rd_data_b[19]), .Y(s3p_qb[19]) );
  AND2X1_RVT U27 ( .A1(n6), .A2(i_rd_data_b[20]), .Y(s3p_qb[20]) );
  AND2X1_RVT U28 ( .A1(n6), .A2(i_rd_data_b[21]), .Y(s3p_qb[21]) );
  AND2X1_RVT U29 ( .A1(n6), .A2(i_rd_data_b[22]), .Y(s3p_qb[22]) );
  AND2X1_RVT U30 ( .A1(n6), .A2(i_rd_data_b[23]), .Y(s3p_qb[23]) );
  AND2X1_RVT U31 ( .A1(n6), .A2(i_rd_data_b[24]), .Y(s3p_qb[24]) );
  AND2X1_RVT U32 ( .A1(n6), .A2(i_rd_data_b[25]), .Y(s3p_qb[25]) );
  AND2X1_RVT U33 ( .A1(n6), .A2(i_rd_data_b[26]), .Y(s3p_qb[26]) );
  AND2X1_RVT U34 ( .A1(n6), .A2(i_rd_data_b[27]), .Y(s3p_qb[27]) );
  AND2X1_RVT U35 ( .A1(n6), .A2(i_rd_data_b[28]), .Y(s3p_qb[28]) );
  AND2X1_RVT U36 ( .A1(n6), .A2(i_rd_data_b[29]), .Y(s3p_qb[29]) );
  AND2X1_RVT U37 ( .A1(n6), .A2(i_rd_data_b[30]), .Y(s3p_qb[30]) );
  AND2X1_RVT U38 ( .A1(n6), .A2(i_rd_data_b[31]), .Y(s3p_qb[31]) );
  AND2X1_RVT U39 ( .A1(n5), .A2(i_rd_data_a[0]), .Y(s3p_qa[0]) );
  AND2X1_RVT U40 ( .A1(n5), .A2(i_rd_data_a[1]), .Y(s3p_qa[1]) );
  AND2X1_RVT U41 ( .A1(n5), .A2(i_rd_data_a[2]), .Y(s3p_qa[2]) );
  AND2X1_RVT U42 ( .A1(n5), .A2(i_rd_data_a[3]), .Y(s3p_qa[3]) );
  AND2X1_RVT U43 ( .A1(n5), .A2(i_rd_data_a[4]), .Y(s3p_qa[4]) );
  AND2X1_RVT U44 ( .A1(n5), .A2(i_rd_data_a[5]), .Y(s3p_qa[5]) );
  AND2X1_RVT U45 ( .A1(n5), .A2(i_rd_data_a[6]), .Y(s3p_qa[6]) );
  AND2X1_RVT U46 ( .A1(n5), .A2(i_rd_data_a[7]), .Y(s3p_qa[7]) );
  AND2X1_RVT U47 ( .A1(n5), .A2(i_rd_data_a[8]), .Y(s3p_qa[8]) );
  AND2X1_RVT U48 ( .A1(n5), .A2(i_rd_data_a[9]), .Y(s3p_qa[9]) );
  AND2X1_RVT U49 ( .A1(n5), .A2(i_rd_data_a[10]), .Y(s3p_qa[10]) );
  AND2X1_RVT U50 ( .A1(n5), .A2(i_rd_data_a[11]), .Y(s3p_qa[11]) );
  AND2X1_RVT U51 ( .A1(n5), .A2(i_rd_data_a[12]), .Y(s3p_qa[12]) );
  AND2X1_RVT U52 ( .A1(n5), .A2(i_rd_data_a[13]), .Y(s3p_qa[13]) );
  AND2X1_RVT U53 ( .A1(n5), .A2(i_rd_data_a[14]), .Y(s3p_qa[14]) );
  AND2X1_RVT U54 ( .A1(n5), .A2(i_rd_data_a[15]), .Y(s3p_qa[15]) );
  AND2X1_RVT U55 ( .A1(n5), .A2(i_rd_data_a[16]), .Y(s3p_qa[16]) );
  AND2X1_RVT U56 ( .A1(n5), .A2(i_rd_data_a[17]), .Y(s3p_qa[17]) );
  AND2X1_RVT U57 ( .A1(n5), .A2(i_rd_data_a[18]), .Y(s3p_qa[18]) );
  AND2X1_RVT U58 ( .A1(n5), .A2(i_rd_data_a[19]), .Y(s3p_qa[19]) );
  AND2X1_RVT U59 ( .A1(n5), .A2(i_rd_data_a[20]), .Y(s3p_qa[20]) );
  AND2X1_RVT U60 ( .A1(n5), .A2(i_rd_data_a[21]), .Y(s3p_qa[21]) );
  AND2X1_RVT U61 ( .A1(n5), .A2(i_rd_data_a[22]), .Y(s3p_qa[22]) );
  AND2X1_RVT U62 ( .A1(n5), .A2(i_rd_data_a[23]), .Y(s3p_qa[23]) );
  AND2X1_RVT U63 ( .A1(n5), .A2(i_rd_data_a[24]), .Y(s3p_qa[24]) );
  AND2X1_RVT U64 ( .A1(n5), .A2(i_rd_data_a[25]), .Y(s3p_qa[25]) );
  AND2X1_RVT U65 ( .A1(n5), .A2(i_rd_data_a[26]), .Y(s3p_qa[26]) );
  AND2X1_RVT U66 ( .A1(n5), .A2(i_rd_data_a[27]), .Y(s3p_qa[27]) );
  AND2X1_RVT U67 ( .A1(n5), .A2(i_rd_data_a[28]), .Y(s3p_qa[28]) );
  AND2X1_RVT U68 ( .A1(n5), .A2(i_rd_data_a[29]), .Y(s3p_qa[29]) );
  AND2X1_RVT U69 ( .A1(n5), .A2(i_rd_data_a[30]), .Y(s3p_qa[30]) );
  AND2X1_RVT U70 ( .A1(n5), .A2(i_rd_data_a[31]), .Y(s3p_qa[31]) );
  INVX1_RVT U71 ( .A(s3p_ara[3]), .Y(n8) );
  INVX1_RVT U72 ( .A(n2), .Y(n7) );
  AOI222X1_RVT U73 ( .A1(s3p_ara[3]), .A2(s3p_ara[2]), .A3(s3p_ara[3]), .A4(
        s3p_ara[1]), .A5(n8), .A6(n7), .Y(i_raddr_a_4_) );
  INVX1_RVT U74 ( .A(s3p_arb[3]), .Y(n11) );
  INVX1_RVT U75 ( .A(n9), .Y(n10) );
  AOI222X1_RVT U76 ( .A1(s3p_arb[3]), .A2(s3p_arb[2]), .A3(s3p_arb[3]), .A4(
        s3p_arb[1]), .A5(n11), .A6(n10), .Y(i_raddr_b_4_) );
endmodule


module cpu_isle_coreregs_0 ( en, rst_a, test_mode, clk, s1en, s2en, en2, 
        mstore2b, p2iv, en2b, p2b_iv, aux_addr, aux_dataw, aux_write, h_addr, 
        h_read, s1a, s2a, fs2a, wba, wbdata, wben, core_access, sc_reg1, 
        sc_reg2, ldvalid, p1int, p2int, p2bint, pcounter_jmp_restart_r, regadr, 
        x_idecode2b, en1, pcen, p2_iw_r, p2_lp_instr, p2_s1a, p2_s2a, 
        p2condtrue, p2b_abs_op, p2b_alu_op, p2b_arithiv, p2b_blcc_a, 
        p2b_delay_slot, p2b_jlcc_a, p2b_limm, p2b_lr, p2b_neg_op, p2b_not_op, 
        p2b_shift_by_one_a, p2b_shift_by_three_a, p2b_shift_by_two_a, 
        p2b_shift_by_zero_a, p2b_shimm_data, p2b_shimm_s1_a, p2b_shimm_s2_a, 
        sc_load1, sc_load2, loopcount_hit_a, kill_p1_nlp_a, currentpc_r, 
        pc_is_linear_r, last_pc_plus_len, p2b_pc_r, p2_target, p2_s1val_tmp_r, 
        drd, p3res_sc, p3result, x1data, x2data, hold_host, cr_hostr, s1bus, 
        s2bus, ext_s1val, ext_s2val, loop_kill_p1_a, loop_int_holdoff_a, 
        loopend_hit_a, s2val, loopstart_r, do_loop_a, qd_b, s1val, 
        s2val_inverted_r, dwr, h_rr_data, loopend_r, sr_xhold_host_a );
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] fs2a;
  input [5:0] wba;
  input [31:0] wbdata;
  input [5:0] regadr;
  input [31:0] p2_iw_r;
  input [5:0] p2_s1a;
  input [5:0] p2_s2a;
  input [1:0] p2b_alu_op;
  input [12:0] p2b_shimm_data;
  input [23:0] currentpc_r;
  input [23:0] last_pc_plus_len;
  input [23:0] p2b_pc_r;
  input [23:0] p2_target;
  input [31:0] p2_s1val_tmp_r;
  input [31:0] drd;
  input [31:0] p3res_sc;
  input [31:0] p3result;
  input [31:0] x1data;
  input [31:0] x2data;
  output [31:0] s1bus;
  output [31:0] s2bus;
  output [31:0] ext_s1val;
  output [31:0] ext_s2val;
  output [31:0] s2val;
  output [23:0] loopstart_r;
  output [31:0] qd_b;
  output [31:0] s1val;
  output [31:0] dwr;
  output [31:0] h_rr_data;
  output [23:0] loopend_r;
  input en, rst_a, test_mode, clk, s1en, s2en, en2, mstore2b, p2iv, en2b,
         p2b_iv, aux_write, h_read, wben, core_access, sc_reg1, sc_reg2,
         ldvalid, p1int, p2int, p2bint, pcounter_jmp_restart_r, x_idecode2b,
         en1, pcen, p2_lp_instr, p2condtrue, p2b_abs_op, p2b_arithiv,
         p2b_blcc_a, p2b_delay_slot, p2b_jlcc_a, p2b_limm, p2b_lr, p2b_neg_op,
         p2b_not_op, p2b_shift_by_one_a, p2b_shift_by_three_a,
         p2b_shift_by_two_a, p2b_shift_by_zero_a, p2b_shimm_s1_a,
         p2b_shimm_s2_a, sc_load1, sc_load2, loopcount_hit_a, kill_p1_nlp_a,
         pc_is_linear_r, hold_host, cr_hostr;
  output loop_kill_p1_a, loop_int_holdoff_a, loopend_hit_a, do_loop_a,
         s2val_inverted_r, sr_xhold_host_a;
  wire   n126, n109, n110, n111, n112, n113, n114, n115, n116, n117, i_s3p_we,
         i_ck_en_w, i_ck_en_a, i_ck_en_b, n118, n120, n121, n122, n123, n124,
         n125, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116,
         SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118,
         SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120,
         SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122,
         SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124,
         SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126,
         SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128,
         SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130;
  wire   [7:0] i_loopcount_r;
  wire   [31:0] i_qd_a;
  wire   [31:0] i_s3p_qa;
  wire   [31:0] i_s3p_qb;
  wire   [4:0] i_s3p_aw;
  wire   [4:0] i_s3p_ara;
  wire   [4:0] i_s3p_arb;

  cpu_isle_cr_int_0 icr_int ( .clk(clk), .rst_a(rst_a), .currentpc_r({
        currentpc_r[23:1], 1'b0}), .drd(drd), .en2b(en2b), .loopcount_r(
        i_loopcount_r), .mstore2b(mstore2b), .last_pc_plus_len({
        last_pc_plus_len[23:1], 1'b0}), .p2_iw_r(p2_iw_r), .p2b_pc_r({
        p2b_pc_r[23:2], 1'b0, 1'b0}), .p2_s1val_tmp_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, p2_s1val_tmp_r[23:1], 1'b0}), .p2b_abs_op(
        p2b_abs_op), .p2b_alu_op({p2b_alu_op[1], 1'b0}), .p2b_arithiv(
        p2b_arithiv), .p2b_delay_slot(p2b_delay_slot), .p2b_iv(p2b_iv), 
        .p2b_jlcc_a(p2b_jlcc_a), .p2b_blcc_a(p2b_blcc_a), .p2b_limm(p2b_limm), 
        .p2b_lr(p2b_lr), .p2b_neg_op(p2b_neg_op), .p2b_not_op(p2b_not_op), 
        .p2b_shift_by_one_a(p2b_shift_by_one_a), .p2b_shift_by_three_a(n122), 
        .p2b_shift_by_two_a(n123), .p2b_shift_by_zero_a(p2b_shift_by_zero_a), 
        .p2b_shimm_data(p2b_shimm_data), .p2b_shimm_s1_a(p2b_shimm_s1_a), 
        .p2b_shimm_s2_a(p2b_shimm_s2_a), .p2bint(n118), .p3res_sc(p3res_sc), 
        .qd_a(i_qd_a), .qd_b({n109, n110, n111, n112, n113, n114, n115, n116, 
        qd_b[23:1], n117}), .s1a(s1a), .s1en(s1en), .s2a(s2a), .s2en(s2en), 
        .sc_load1(n124), .sc_load2(n125), .sc_reg1(sc_reg1), .sc_reg2(sc_reg2), 
        .wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .wben(1'b0), .x1data(
        x1data), .x2data(x2data), .x_idecode2b(x_idecode2b), .dwr(dwr), 
        .ext_s1val(ext_s1val), .ext_s2val(ext_s2val), .h_rr_data({
        SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, 
        SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, 
        SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25, 
        SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
        SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29, 
        SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
        SYNOPSYS_UNCONNECTED_32}), .s1bus({SYNOPSYS_UNCONNECTED_33, 
        SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
        SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
        SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39, 
        SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
        SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
        SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
        SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
        SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
        SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55, 
        SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57, 
        SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59, 
        SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61, 
        SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
        SYNOPSYS_UNCONNECTED_64}), .s1val(s1val), .s2bus({
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84, 
        SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86, 
        SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88, 
        SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90, 
        SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92, 
        SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94, 
        SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96}), .s2val({n126, 
        s2val[30:0]}), .s2val_inverted_r(s2val_inverted_r), .stval({
        SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98, 
        SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100, 
        SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102, 
        SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104, 
        SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106, 
        SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108, 
        SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110, 
        SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112, 
        SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114, 
        SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116, 
        SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118, 
        SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120, 
        SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122, 
        SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124, 
        SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126, 
        SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128}) );
  cpu_isle_loopcnt_0 iloopcnt ( .clk(clk), .rst_a(rst_a), .aux_addr({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, aux_addr[15:0]}), .aux_dataw({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, aux_dataw[23:1], 1'b0}), .aux_write(aux_write), 
        .currentpc_r({currentpc_r[23:1], 1'b0}), .en1(en1), .en2(en2), 
        .kill_p1_nlp_a(kill_p1_nlp_a), .loopcount_hit_a(loopcount_hit_a), 
        .p1int(p1int), .p2_lp_instr(p2_lp_instr), .p2_target({p2_target[23:1], 
        1'b0}), .p2condtrue(p2condtrue), .p2int(p2int), .p2iv(p2iv), 
        .p3result({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, p3result[7:0]}), .pc_is_linear_r(pc_is_linear_r), .pcen(
        pcen), .pcounter_jmp_restart_r(pcounter_jmp_restart_r), 
        .loop_int_holdoff_a(loop_int_holdoff_a), .do_loop_a(do_loop_a), 
        .loop_kill_p1_a(loop_kill_p1_a), .loopcount_r(i_loopcount_r), 
        .loopend_hit_a(loopend_hit_a), .loopend_r({loopend_r[23:1], 
        SYNOPSYS_UNCONNECTED_129}), .loopstart_r({loopstart_r[23:1], 
        SYNOPSYS_UNCONNECTED_130}) );
  cpu_isle_sync_regs_0 isync_regs ( .clk(clk), .rst_a(rst_a), .en(1'b0), 
        .core_access(1'b0), .hold_host(1'b0), .en2(en2), .fs2a(fs2a), .p2_s1a(
        {1'b0, p2_s1a[4:0]}), .p2_s2a({1'b0, p2_s2a[4:0]}), .s1a(s1a), 
        .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_read(
        1'b0), .wben(wben), .wbdata(wbdata), .wba({wba[5:1], n120}), .regadr({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ldvalid(1'b0), .s3p_qa(i_s3p_qa), .s3p_qb(i_s3p_qb), .p2iv(p2iv), .cr_hostr(1'b0), .test_mode(test_mode), 
        .qd_a(i_qd_a), .qd_b({n109, n110, n111, n112, n113, n114, n115, n116, 
        qd_b[23:1], n117}), .s3p_aw(i_s3p_aw), .s3p_ara(i_s3p_ara), .s3p_arb(
        i_s3p_arb), .s3p_we(i_s3p_we), .ck_en_w(i_ck_en_w), .ck_en_a(i_ck_en_a), .ck_en_b(i_ck_en_b) );
  cpu_isle_regfile_3p_wrap_0 iregfile_3p_wrap ( .clk(clk), .s3p_aw({
        i_s3p_aw[4:1], n121}), .s3p_ara(i_s3p_ara), .s3p_arb(i_s3p_arb), 
        .wbdata(wbdata), .s3p_we(i_s3p_we), .ck_en_w(i_ck_en_w), .ck_en_a(
        i_ck_en_a), .ck_en_b(i_ck_en_b), .s3p_qa(i_s3p_qa), .s3p_qb(i_s3p_qb)
         );
  NBUFFX2_RVT U2 ( .A(p2bint), .Y(n118) );
  NBUFFX2_RVT U3 ( .A(n126), .Y(s2val[31]) );
  NBUFFX2_RVT U74 ( .A(wba[0]), .Y(n120) );
  NBUFFX2_RVT U75 ( .A(i_s3p_aw[0]), .Y(n121) );
  NBUFFX2_RVT U77 ( .A(p2b_shift_by_two_a), .Y(n123) );
  NBUFFX2_RVT U76 ( .A(p2b_shift_by_three_a), .Y(n122) );
  NBUFFX2_RVT U78 ( .A(sc_load1), .Y(n124) );
  NBUFFX2_RVT U79 ( .A(sc_load2), .Y(n125) );
endmodule


module cpu_isle_xcoreregs_0 ( clk, rst_a, p2minoropcode, p2opcode, p2subopcode, 
        p2subopcode3_r, p2subopcode4_r, p2subopcode5_r, p2subopcode6_r, 
        p2subopcode7_r, lmulres_r, s1a, s2a, wba, wbdata, wben, ux2data_2_pc, 
        ux1data, ux2data, x2data_2_pc, x1data, x2data );
  input [5:0] p2minoropcode;
  input [4:0] p2opcode;
  input [5:0] p2subopcode;
  input [2:0] p2subopcode3_r;
  input [1:0] p2subopcode5_r;
  input [2:0] p2subopcode6_r;
  input [1:0] p2subopcode7_r;
  input [63:0] lmulres_r;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] wba;
  input [31:0] wbdata;
  input [31:0] ux2data_2_pc;
  input [31:0] ux1data;
  input [31:0] ux2data;
  output [31:0] x2data_2_pc;
  output [31:0] x1data;
  output [31:0] x2data;
  input clk, rst_a, p2subopcode4_r, wben;
  wire   n97, n98, n99, n100, n101, n102, n103, n104, n105, n106, n107, n108,
         n109, n110;

  INVX1_RVT U1 ( .A(s2a[2]), .Y(n97) );
  AND4X1_RVT U2 ( .A1(s2a[3]), .A2(s2a[5]), .A3(s2a[4]), .A4(n97), .Y(n100) );
  NAND2X0_RVT U3 ( .A1(n100), .A2(s2a[1]), .Y(n98) );
  NAND2X0_RVT U5 ( .A1(n100), .A2(s2a[0]), .Y(n99) );
  NBUFFX2_RVT U9 ( .A(x2data[1]), .Y(x2data_2_pc[1]) );
  AO222X1_RVT U10 ( .A1(n103), .A2(lmulres_r[18]), .A3(n102), .A4(lmulres_r[2]), .A5(lmulres_r[34]), .A6(n101), .Y(x2data_2_pc[2]) );
  NBUFFX2_RVT U11 ( .A(x2data_2_pc[2]), .Y(x2data[2]) );
  NBUFFX2_RVT U15 ( .A(x2data_2_pc[4]), .Y(x2data[4]) );
  NBUFFX2_RVT U17 ( .A(x2data_2_pc[5]), .Y(x2data[5]) );
  NBUFFX2_RVT U19 ( .A(x2data_2_pc[6]), .Y(x2data[6]) );
  NBUFFX2_RVT U21 ( .A(x2data_2_pc[7]), .Y(x2data[7]) );
  AO222X1_RVT U22 ( .A1(n103), .A2(lmulres_r[24]), .A3(n102), .A4(lmulres_r[8]), .A5(lmulres_r[40]), .A6(n101), .Y(x2data_2_pc[8]) );
  NBUFFX2_RVT U23 ( .A(x2data_2_pc[8]), .Y(x2data[8]) );
  AO222X1_RVT U24 ( .A1(n103), .A2(lmulres_r[25]), .A3(n102), .A4(lmulres_r[9]), .A5(lmulres_r[41]), .A6(n101), .Y(x2data_2_pc[9]) );
  NBUFFX2_RVT U25 ( .A(x2data_2_pc[9]), .Y(x2data[9]) );
  AO222X1_RVT U26 ( .A1(n103), .A2(lmulres_r[26]), .A3(n102), .A4(
        lmulres_r[10]), .A5(lmulres_r[42]), .A6(n101), .Y(x2data_2_pc[10]) );
  NBUFFX2_RVT U27 ( .A(x2data_2_pc[10]), .Y(x2data[10]) );
  AO222X1_RVT U28 ( .A1(n103), .A2(lmulres_r[27]), .A3(n102), .A4(
        lmulres_r[11]), .A5(lmulres_r[43]), .A6(n101), .Y(x2data_2_pc[11]) );
  NBUFFX2_RVT U29 ( .A(x2data_2_pc[11]), .Y(x2data[11]) );
  AO222X1_RVT U30 ( .A1(n103), .A2(lmulres_r[28]), .A3(n102), .A4(
        lmulres_r[12]), .A5(lmulres_r[44]), .A6(n101), .Y(x2data_2_pc[12]) );
  NBUFFX2_RVT U31 ( .A(x2data_2_pc[12]), .Y(x2data[12]) );
  AO222X1_RVT U32 ( .A1(n103), .A2(lmulres_r[29]), .A3(n102), .A4(
        lmulres_r[13]), .A5(lmulres_r[45]), .A6(n101), .Y(x2data_2_pc[13]) );
  NBUFFX2_RVT U33 ( .A(x2data_2_pc[13]), .Y(x2data[13]) );
  AO222X1_RVT U34 ( .A1(n103), .A2(lmulres_r[30]), .A3(n102), .A4(
        lmulres_r[14]), .A5(lmulres_r[46]), .A6(n101), .Y(x2data_2_pc[14]) );
  NBUFFX2_RVT U35 ( .A(x2data_2_pc[14]), .Y(x2data[14]) );
  AO222X1_RVT U36 ( .A1(n103), .A2(lmulres_r[31]), .A3(n102), .A4(
        lmulres_r[15]), .A5(lmulres_r[47]), .A6(n101), .Y(x2data_2_pc[15]) );
  NBUFFX2_RVT U37 ( .A(x2data_2_pc[15]), .Y(x2data[15]) );
  AO222X1_RVT U38 ( .A1(lmulres_r[16]), .A2(n102), .A3(lmulres_r[32]), .A4(
        n103), .A5(n101), .A6(lmulres_r[48]), .Y(x2data_2_pc[16]) );
  NBUFFX2_RVT U39 ( .A(x2data_2_pc[16]), .Y(x2data[16]) );
  AO222X1_RVT U40 ( .A1(n103), .A2(lmulres_r[33]), .A3(n102), .A4(
        lmulres_r[17]), .A5(n101), .A6(lmulres_r[49]), .Y(x2data_2_pc[17]) );
  NBUFFX2_RVT U41 ( .A(x2data_2_pc[17]), .Y(x2data[17]) );
  AO222X1_RVT U42 ( .A1(n103), .A2(lmulres_r[34]), .A3(n102), .A4(
        lmulres_r[18]), .A5(n101), .A6(lmulres_r[50]), .Y(x2data_2_pc[18]) );
  NBUFFX2_RVT U43 ( .A(x2data_2_pc[18]), .Y(x2data[18]) );
  NBUFFX2_RVT U45 ( .A(x2data[19]), .Y(x2data_2_pc[19]) );
  AO222X1_RVT U46 ( .A1(n103), .A2(lmulres_r[36]), .A3(n102), .A4(
        lmulres_r[20]), .A5(n101), .A6(lmulres_r[52]), .Y(x2data[20]) );
  NBUFFX2_RVT U47 ( .A(x2data[20]), .Y(x2data_2_pc[20]) );
  AO222X1_RVT U48 ( .A1(n103), .A2(lmulres_r[37]), .A3(n102), .A4(
        lmulres_r[21]), .A5(n101), .A6(lmulres_r[53]), .Y(x2data[21]) );
  NBUFFX2_RVT U49 ( .A(x2data[21]), .Y(x2data_2_pc[21]) );
  AO222X1_RVT U50 ( .A1(n103), .A2(lmulres_r[38]), .A3(n102), .A4(
        lmulres_r[22]), .A5(n101), .A6(lmulres_r[54]), .Y(x2data[22]) );
  NBUFFX2_RVT U51 ( .A(x2data[22]), .Y(x2data_2_pc[22]) );
  AO222X1_RVT U52 ( .A1(n103), .A2(lmulres_r[39]), .A3(n102), .A4(
        lmulres_r[23]), .A5(n101), .A6(lmulres_r[55]), .Y(x2data[23]) );
  NBUFFX2_RVT U53 ( .A(x2data[23]), .Y(x2data_2_pc[23]) );
  AO222X1_RVT U55 ( .A1(n103), .A2(lmulres_r[40]), .A3(n102), .A4(
        lmulres_r[24]), .A5(n101), .A6(lmulres_r[56]), .Y(x2data[24]) );
  AO222X1_RVT U56 ( .A1(n103), .A2(lmulres_r[41]), .A3(n102), .A4(
        lmulres_r[25]), .A5(n101), .A6(lmulres_r[57]), .Y(x2data[25]) );
  AO222X1_RVT U57 ( .A1(n103), .A2(lmulres_r[42]), .A3(n102), .A4(
        lmulres_r[26]), .A5(n101), .A6(lmulres_r[58]), .Y(x2data[26]) );
  AO222X1_RVT U58 ( .A1(n103), .A2(lmulres_r[43]), .A3(n102), .A4(
        lmulres_r[27]), .A5(n101), .A6(lmulres_r[59]), .Y(x2data[27]) );
  AO222X1_RVT U59 ( .A1(n103), .A2(lmulres_r[44]), .A3(n102), .A4(
        lmulres_r[28]), .A5(n101), .A6(lmulres_r[60]), .Y(x2data[28]) );
  AO222X1_RVT U60 ( .A1(n103), .A2(lmulres_r[45]), .A3(n102), .A4(
        lmulres_r[29]), .A5(n101), .A6(lmulres_r[61]), .Y(x2data[29]) );
  AO222X1_RVT U61 ( .A1(n103), .A2(lmulres_r[46]), .A3(n102), .A4(
        lmulres_r[30]), .A5(n101), .A6(lmulres_r[62]), .Y(x2data[30]) );
  AO222X1_RVT U62 ( .A1(n103), .A2(lmulres_r[47]), .A3(n102), .A4(
        lmulres_r[31]), .A5(n101), .A6(lmulres_r[63]), .Y(x2data[31]) );
  INVX1_RVT U63 ( .A(s1a[2]), .Y(n104) );
  AND4X1_RVT U64 ( .A1(s1a[3]), .A2(s1a[5]), .A3(s1a[4]), .A4(n104), .Y(n107)
         );
  NAND2X0_RVT U65 ( .A1(n107), .A2(s1a[1]), .Y(n105) );
  NAND2X0_RVT U67 ( .A1(n107), .A2(s1a[0]), .Y(n106) );
  AO222X1_RVT U70 ( .A1(lmulres_r[16]), .A2(n108), .A3(lmulres_r[0]), .A4(n110), .A5(n109), .A6(lmulres_r[32]), .Y(x1data[0]) );
  AO222X1_RVT U71 ( .A1(lmulres_r[17]), .A2(n108), .A3(lmulres_r[1]), .A4(n110), .A5(n109), .A6(lmulres_r[33]), .Y(x1data[1]) );
  AO222X1_RVT U72 ( .A1(lmulres_r[18]), .A2(n108), .A3(lmulres_r[2]), .A4(n110), .A5(n109), .A6(lmulres_r[34]), .Y(x1data[2]) );
  AO222X1_RVT U73 ( .A1(lmulres_r[19]), .A2(n108), .A3(lmulres_r[3]), .A4(n110), .A5(n109), .A6(lmulres_r[35]), .Y(x1data[3]) );
  AO222X1_RVT U74 ( .A1(lmulres_r[20]), .A2(n108), .A3(lmulres_r[4]), .A4(n110), .A5(n109), .A6(lmulres_r[36]), .Y(x1data[4]) );
  AO222X1_RVT U75 ( .A1(lmulres_r[21]), .A2(n108), .A3(lmulres_r[5]), .A4(n110), .A5(n109), .A6(lmulres_r[37]), .Y(x1data[5]) );
  AO222X1_RVT U76 ( .A1(lmulres_r[22]), .A2(n108), .A3(lmulres_r[6]), .A4(n110), .A5(n109), .A6(lmulres_r[38]), .Y(x1data[6]) );
  AO222X1_RVT U77 ( .A1(lmulres_r[23]), .A2(n108), .A3(lmulres_r[7]), .A4(n110), .A5(n109), .A6(lmulres_r[39]), .Y(x1data[7]) );
  AO222X1_RVT U78 ( .A1(lmulres_r[24]), .A2(n108), .A3(lmulres_r[8]), .A4(n110), .A5(n109), .A6(lmulres_r[40]), .Y(x1data[8]) );
  AO222X1_RVT U79 ( .A1(lmulres_r[25]), .A2(n108), .A3(lmulres_r[9]), .A4(n110), .A5(n109), .A6(lmulres_r[41]), .Y(x1data[9]) );
  AO222X1_RVT U80 ( .A1(lmulres_r[26]), .A2(n108), .A3(lmulres_r[10]), .A4(
        n110), .A5(n109), .A6(lmulres_r[42]), .Y(x1data[10]) );
  AO222X1_RVT U81 ( .A1(lmulres_r[27]), .A2(n108), .A3(lmulres_r[11]), .A4(
        n110), .A5(n109), .A6(lmulres_r[43]), .Y(x1data[11]) );
  AO222X1_RVT U82 ( .A1(lmulres_r[28]), .A2(n108), .A3(lmulres_r[12]), .A4(
        n110), .A5(n109), .A6(lmulres_r[44]), .Y(x1data[12]) );
  AO222X1_RVT U83 ( .A1(lmulres_r[29]), .A2(n108), .A3(lmulres_r[13]), .A4(
        n110), .A5(n109), .A6(lmulres_r[45]), .Y(x1data[13]) );
  AO222X1_RVT U84 ( .A1(lmulres_r[30]), .A2(n108), .A3(lmulres_r[14]), .A4(
        n110), .A5(n109), .A6(lmulres_r[46]), .Y(x1data[14]) );
  AO222X1_RVT U85 ( .A1(lmulres_r[31]), .A2(n108), .A3(lmulres_r[15]), .A4(
        n110), .A5(n109), .A6(lmulres_r[47]), .Y(x1data[15]) );
  AO222X1_RVT U86 ( .A1(lmulres_r[16]), .A2(n110), .A3(lmulres_r[48]), .A4(
        n109), .A5(lmulres_r[32]), .A6(n108), .Y(x1data[16]) );
  AO222X1_RVT U87 ( .A1(lmulres_r[17]), .A2(n110), .A3(lmulres_r[49]), .A4(
        n109), .A5(lmulres_r[33]), .A6(n108), .Y(x1data[17]) );
  AO222X1_RVT U88 ( .A1(lmulres_r[18]), .A2(n110), .A3(lmulres_r[50]), .A4(
        n109), .A5(lmulres_r[34]), .A6(n108), .Y(x1data[18]) );
  AO222X1_RVT U89 ( .A1(lmulres_r[19]), .A2(n110), .A3(lmulres_r[51]), .A4(
        n109), .A5(lmulres_r[35]), .A6(n108), .Y(x1data[19]) );
  AO222X1_RVT U90 ( .A1(lmulres_r[20]), .A2(n110), .A3(lmulres_r[52]), .A4(
        n109), .A5(lmulres_r[36]), .A6(n108), .Y(x1data[20]) );
  AO222X1_RVT U91 ( .A1(lmulres_r[21]), .A2(n110), .A3(lmulres_r[53]), .A4(
        n109), .A5(lmulres_r[37]), .A6(n108), .Y(x1data[21]) );
  AO222X1_RVT U92 ( .A1(lmulres_r[22]), .A2(n110), .A3(lmulres_r[54]), .A4(
        n109), .A5(lmulres_r[38]), .A6(n108), .Y(x1data[22]) );
  AO222X1_RVT U93 ( .A1(lmulres_r[23]), .A2(n110), .A3(lmulres_r[55]), .A4(
        n109), .A5(lmulres_r[39]), .A6(n108), .Y(x1data[23]) );
  AO222X1_RVT U94 ( .A1(lmulres_r[24]), .A2(n110), .A3(lmulres_r[56]), .A4(
        n109), .A5(lmulres_r[40]), .A6(n108), .Y(x1data[24]) );
  AO222X1_RVT U95 ( .A1(lmulres_r[25]), .A2(n110), .A3(lmulres_r[57]), .A4(
        n109), .A5(lmulres_r[41]), .A6(n108), .Y(x1data[25]) );
  AO222X1_RVT U96 ( .A1(lmulres_r[26]), .A2(n110), .A3(lmulres_r[58]), .A4(
        n109), .A5(lmulres_r[42]), .A6(n108), .Y(x1data[26]) );
  AO222X1_RVT U97 ( .A1(lmulres_r[27]), .A2(n110), .A3(lmulres_r[59]), .A4(
        n109), .A5(lmulres_r[43]), .A6(n108), .Y(x1data[27]) );
  AO222X1_RVT U98 ( .A1(lmulres_r[28]), .A2(n110), .A3(lmulres_r[60]), .A4(
        n109), .A5(lmulres_r[44]), .A6(n108), .Y(x1data[28]) );
  AO222X1_RVT U99 ( .A1(lmulres_r[29]), .A2(n110), .A3(lmulres_r[61]), .A4(
        n109), .A5(lmulres_r[45]), .A6(n108), .Y(x1data[29]) );
  AO222X1_RVT U100 ( .A1(lmulres_r[30]), .A2(n110), .A3(lmulres_r[62]), .A4(
        n109), .A5(lmulres_r[46]), .A6(n108), .Y(x1data[30]) );
  AO222X1_RVT U101 ( .A1(lmulres_r[31]), .A2(n110), .A3(lmulres_r[63]), .A4(
        n109), .A5(lmulres_r[47]), .A6(n108), .Y(x1data[31]) );
  AND3X1_RVT U7 ( .A1(n100), .A2(s2a[0]), .A3(s2a[1]), .Y(n101) );
  AND3X1_RVT U69 ( .A1(n107), .A2(s1a[1]), .A3(s1a[0]), .Y(n109) );
  AO222X1_RVT U54 ( .A1(lmulres_r[16]), .A2(n103), .A3(lmulres_r[32]), .A4(
        n101), .A5(lmulres_r[0]), .A6(n102), .Y(x2data[0]) );
  NBUFFX2_RVT U13 ( .A(x2data_2_pc[3]), .Y(x2data[3]) );
  AO222X1_RVT U8 ( .A1(n103), .A2(lmulres_r[17]), .A3(n102), .A4(lmulres_r[1]), 
        .A5(lmulres_r[33]), .A6(n101), .Y(x2data[1]) );
  AO222X1_RVT U44 ( .A1(n103), .A2(lmulres_r[35]), .A3(n102), .A4(
        lmulres_r[19]), .A5(n101), .A6(lmulres_r[51]), .Y(x2data[19]) );
  AO222X1_RVT U12 ( .A1(n103), .A2(lmulres_r[19]), .A3(n102), .A4(lmulres_r[3]), .A5(lmulres_r[35]), .A6(n101), .Y(x2data_2_pc[3]) );
  AO222X1_RVT U16 ( .A1(n103), .A2(lmulres_r[21]), .A3(n102), .A4(lmulres_r[5]), .A5(lmulres_r[37]), .A6(n101), .Y(x2data_2_pc[5]) );
  AO222X1_RVT U14 ( .A1(n103), .A2(lmulres_r[20]), .A3(n102), .A4(lmulres_r[4]), .A5(lmulres_r[36]), .A6(n101), .Y(x2data_2_pc[4]) );
  AO222X1_RVT U20 ( .A1(n103), .A2(lmulres_r[23]), .A3(n102), .A4(lmulres_r[7]), .A5(lmulres_r[39]), .A6(n101), .Y(x2data_2_pc[7]) );
  AO222X1_RVT U18 ( .A1(n103), .A2(lmulres_r[22]), .A3(n102), .A4(lmulres_r[6]), .A5(lmulres_r[38]), .A6(n101), .Y(x2data_2_pc[6]) );
  NOR2X0_RVT U6 ( .A1(s2a[1]), .A2(n99), .Y(n102) );
  NOR2X0_RVT U4 ( .A1(s2a[0]), .A2(n98), .Y(n103) );
  NOR2X0_RVT U68 ( .A1(s1a[1]), .A2(n106), .Y(n110) );
  NOR2X0_RVT U66 ( .A1(s1a[0]), .A2(n105), .Y(n108) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_iccm_control_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_iccm_control_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_iccm_control_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_iccm_control_0 ( clk_ungated, rst_a, ck_disable, test_mode, 
        ivic, code_ram_rdata, ifetch, next_pc, dmp_dwr, dmp_en3, dmp_addr, 
        dmp_mload, dmp_mstore, dmp_size, dmp_sex, hold_loc, is_code_ram, 
        code_dmi_req, code_dmi_addr, code_dmi_wdata, code_dmi_wr, code_dmi_be, 
        code_ram_addr, code_ram_wdata, code_ram_wr, code_ram_be, 
        code_ram_ck_en, p1iw, ivalid, code_drd, code_ldvalid_r, code_dmi_rdata, 
        code_stall_ldst, ic_busy );
  input [31:0] code_ram_rdata;
  input [23:0] next_pc;
  input [31:0] dmp_dwr;
  input [31:0] dmp_addr;
  input [1:0] dmp_size;
  input [31:0] code_dmi_addr;
  input [31:0] code_dmi_wdata;
  input [3:0] code_dmi_be;
  output [16:0] code_ram_addr;
  output [31:0] code_ram_wdata;
  output [3:0] code_ram_be;
  output [31:0] p1iw;
  output [31:0] code_drd;
  output [31:0] code_dmi_rdata;
  input clk_ungated, rst_a, ck_disable, test_mode, ivic, ifetch, dmp_en3,
         dmp_mload, dmp_mstore, dmp_sex, hold_loc, is_code_ram, code_dmi_req,
         code_dmi_wr;
  output code_ram_wr, code_ram_ck_en, ivalid, code_ldvalid_r, code_stall_ldst,
         ic_busy;
  wire   i_iccm_busy_r, i_iccm_busy_nxt, i_dmp_sex_r, N64, i_ld_rtn_again_r,
         N68, N69, N70, N98, N99, N122, net20354, net20360, net20365, n4, n7,
         n8, n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23,
         n24, n25, n26, n27, n28, n30, n31, n32, n33, n34, n35, n36, n37, n38,
         n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52,
         n53, n54, n55, n56, n58, n59, n60, n62, n63, n640, n65, n66, n67,
         n680, n690, n700, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80,
         n81, n82, n83, n84, n85, n87, n88, n89, n90, n91, n92, n93, n94, n95,
         n96, n97, n980, n990, n100, n101, n102, n103, n104, n105, n106, n107,
         n108, n109, n110, n111, n112, n113, n114, n115, n116, n117, n118,
         n119, n120, n128, n129, n130, n131, n132, n133, n134, n135, n138,
         n139, n140, n141, n142, n143, n144, n145, n146, n147, n148, n149,
         n150, n151, n152, n153, n154, n155, n156, n157, n158, n159, n160,
         n161, n162, n163, n164, n165, n166, n167, n169, n170, n171, n173,
         n174, n175, n176, n177, n178, n179, n180, n181, n182, n183, n185,
         n186, n189, n190, n191, n192, n193, n195, n196, n197, n198, n199,
         n201, n202, n203, n209, n210, n212, n251, n254, n256, n258, n260,
         n261, n262, n263, n265, n267, n268, n269, n270, n271;
  wire   [1:0] i_dmp_size_r;
  wire   [1:0] i_dmp_addr_lsb_r;
  wire   [7:0] i_sxtl;
  wire   [31:8] i_iccm_drd_nxt;
  wire   [31:0] i_iccm_drd_r;
  wire   [1:0] i_iccm_state_r;
  wire   [31:0] i_p1iw_last_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_iccm_control_0 clk_gate_i_dmp_sex_r_reg ( 
        .CLK(clk_ungated), .EN(N64), .ENCLK(net20354), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_iccm_control_2 clk_gate_i_iccm_drd_r_reg ( 
        .CLK(clk_ungated), .EN(N69), .ENCLK(net20360), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_iccm_control_1 clk_gate_i_p1iw_last_r_reg ( 
        .CLK(clk_ungated), .EN(N122), .ENCLK(net20365), .TE(1'b0) );
  DFFARX1_RVT i_dmp_sex_r_reg ( .D(dmp_sex), .CLK(net20354), .RSTB(n263), .Q(
        i_dmp_sex_r) );
  DFFARX1_RVT i_dmp_size_r_reg_1_ ( .D(dmp_size[1]), .CLK(net20354), .RSTB(
        n263), .Q(i_dmp_size_r[1]) );
  DFFARX1_RVT i_dmp_size_r_reg_0_ ( .D(dmp_size[0]), .CLK(net20354), .RSTB(
        n263), .Q(i_dmp_size_r[0]) );
  DFFARX1_RVT i_dmp_addr_lsb_r_reg_1_ ( .D(dmp_addr[1]), .CLK(net20354), 
        .RSTB(n263), .Q(i_dmp_addr_lsb_r[1]) );
  DFFARX1_RVT i_dmp_addr_lsb_r_reg_0_ ( .D(dmp_addr[0]), .CLK(net20354), 
        .RSTB(n263), .Q(i_dmp_addr_lsb_r[0]) );
  DFFARX1_RVT i_ld_rtn_again_r_reg ( .D(N68), .CLK(clk_ungated), .RSTB(n262), 
        .Q(i_ld_rtn_again_r) );
  DFFARX1_RVT i_iccm_drd_r_reg_31_ ( .D(i_iccm_drd_nxt[31]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[31]) );
  DFFARX1_RVT i_iccm_drd_r_reg_30_ ( .D(i_iccm_drd_nxt[30]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[30]) );
  DFFARX1_RVT i_iccm_drd_r_reg_29_ ( .D(i_iccm_drd_nxt[29]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[29]) );
  DFFARX1_RVT i_iccm_drd_r_reg_28_ ( .D(i_iccm_drd_nxt[28]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[28]) );
  DFFARX1_RVT i_iccm_drd_r_reg_27_ ( .D(i_iccm_drd_nxt[27]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[27]) );
  DFFARX1_RVT i_iccm_drd_r_reg_26_ ( .D(i_iccm_drd_nxt[26]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[26]) );
  DFFARX1_RVT i_iccm_drd_r_reg_25_ ( .D(i_iccm_drd_nxt[25]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[25]) );
  DFFARX1_RVT i_iccm_drd_r_reg_24_ ( .D(i_iccm_drd_nxt[24]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[24]) );
  DFFARX1_RVT i_iccm_drd_r_reg_23_ ( .D(i_iccm_drd_nxt[23]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[23]) );
  DFFARX1_RVT i_iccm_drd_r_reg_22_ ( .D(i_iccm_drd_nxt[22]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[22]) );
  DFFARX1_RVT i_iccm_drd_r_reg_21_ ( .D(i_iccm_drd_nxt[21]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[21]) );
  DFFARX1_RVT i_iccm_drd_r_reg_20_ ( .D(i_iccm_drd_nxt[20]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[20]) );
  DFFARX1_RVT i_iccm_drd_r_reg_19_ ( .D(i_iccm_drd_nxt[19]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[19]) );
  DFFARX1_RVT i_iccm_drd_r_reg_18_ ( .D(i_iccm_drd_nxt[18]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[18]) );
  DFFARX1_RVT i_iccm_drd_r_reg_17_ ( .D(i_iccm_drd_nxt[17]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[17]) );
  DFFARX1_RVT i_iccm_drd_r_reg_16_ ( .D(i_iccm_drd_nxt[16]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[16]) );
  DFFARX1_RVT i_iccm_drd_r_reg_15_ ( .D(i_iccm_drd_nxt[15]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[15]) );
  DFFARX1_RVT i_iccm_drd_r_reg_14_ ( .D(i_iccm_drd_nxt[14]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[14]) );
  DFFARX1_RVT i_iccm_drd_r_reg_13_ ( .D(i_iccm_drd_nxt[13]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[13]) );
  DFFARX1_RVT i_iccm_drd_r_reg_12_ ( .D(i_iccm_drd_nxt[12]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[12]) );
  DFFARX1_RVT i_iccm_drd_r_reg_11_ ( .D(i_iccm_drd_nxt[11]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[11]) );
  DFFARX1_RVT i_iccm_drd_r_reg_10_ ( .D(i_iccm_drd_nxt[10]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[10]) );
  DFFARX1_RVT i_iccm_drd_r_reg_9_ ( .D(i_iccm_drd_nxt[9]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[9]) );
  DFFARX1_RVT i_iccm_drd_r_reg_8_ ( .D(i_iccm_drd_nxt[8]), .CLK(net20360), 
        .RSTB(n262), .Q(i_iccm_drd_r[8]) );
  DFFARX1_RVT i_iccm_drd_r_reg_7_ ( .D(i_sxtl[7]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[7]) );
  DFFARX1_RVT i_iccm_drd_r_reg_6_ ( .D(i_sxtl[6]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[6]) );
  DFFARX1_RVT i_iccm_drd_r_reg_5_ ( .D(i_sxtl[5]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[5]) );
  DFFARX1_RVT i_iccm_drd_r_reg_4_ ( .D(i_sxtl[4]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[4]) );
  DFFARX1_RVT i_iccm_drd_r_reg_3_ ( .D(i_sxtl[3]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[3]) );
  DFFARX1_RVT i_iccm_drd_r_reg_2_ ( .D(i_sxtl[2]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[2]) );
  DFFARX1_RVT i_iccm_drd_r_reg_1_ ( .D(i_sxtl[1]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[1]) );
  DFFARX1_RVT i_iccm_drd_r_reg_0_ ( .D(i_sxtl[0]), .CLK(net20360), .RSTB(n262), 
        .Q(i_iccm_drd_r[0]) );
  DFFARX1_RVT i_p1iw_last_r_reg_31_ ( .D(code_ram_rdata[31]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[31]) );
  DFFARX1_RVT i_p1iw_last_r_reg_30_ ( .D(code_ram_rdata[30]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[30]) );
  DFFARX1_RVT i_p1iw_last_r_reg_29_ ( .D(code_ram_rdata[29]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[29]) );
  DFFARX1_RVT i_p1iw_last_r_reg_28_ ( .D(code_ram_rdata[28]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[28]) );
  DFFARX1_RVT i_p1iw_last_r_reg_27_ ( .D(code_ram_rdata[27]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[27]) );
  DFFARX1_RVT i_p1iw_last_r_reg_26_ ( .D(code_ram_rdata[26]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[26]) );
  DFFARX1_RVT i_p1iw_last_r_reg_25_ ( .D(code_ram_rdata[25]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[25]) );
  DFFARX1_RVT i_p1iw_last_r_reg_24_ ( .D(code_ram_rdata[24]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[24]) );
  DFFARX1_RVT i_p1iw_last_r_reg_23_ ( .D(code_ram_rdata[23]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[23]) );
  DFFARX1_RVT i_p1iw_last_r_reg_22_ ( .D(code_ram_rdata[22]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[22]) );
  DFFARX1_RVT i_p1iw_last_r_reg_21_ ( .D(code_ram_rdata[21]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[21]) );
  DFFARX1_RVT i_p1iw_last_r_reg_20_ ( .D(code_ram_rdata[20]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[20]) );
  DFFARX1_RVT i_p1iw_last_r_reg_19_ ( .D(code_ram_rdata[19]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[19]) );
  DFFARX1_RVT i_p1iw_last_r_reg_18_ ( .D(code_ram_rdata[18]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[18]) );
  DFFARX1_RVT i_p1iw_last_r_reg_17_ ( .D(code_ram_rdata[17]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[17]) );
  DFFARX1_RVT i_p1iw_last_r_reg_16_ ( .D(code_ram_rdata[16]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[16]) );
  DFFARX1_RVT i_p1iw_last_r_reg_15_ ( .D(code_ram_rdata[15]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[15]) );
  DFFARX1_RVT i_p1iw_last_r_reg_14_ ( .D(code_ram_rdata[14]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[14]) );
  DFFARX1_RVT i_p1iw_last_r_reg_13_ ( .D(code_ram_rdata[13]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[13]) );
  DFFARX1_RVT i_p1iw_last_r_reg_12_ ( .D(code_ram_rdata[12]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[12]) );
  DFFARX1_RVT i_p1iw_last_r_reg_11_ ( .D(code_ram_rdata[11]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[11]) );
  DFFARX1_RVT i_p1iw_last_r_reg_10_ ( .D(code_ram_rdata[10]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[10]) );
  DFFARX1_RVT i_p1iw_last_r_reg_9_ ( .D(code_ram_rdata[9]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[9]) );
  DFFARX1_RVT i_p1iw_last_r_reg_8_ ( .D(code_ram_rdata[8]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[8]) );
  DFFARX1_RVT i_p1iw_last_r_reg_7_ ( .D(code_ram_rdata[7]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[7]) );
  DFFARX1_RVT i_p1iw_last_r_reg_6_ ( .D(code_ram_rdata[6]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[6]) );
  DFFARX1_RVT i_p1iw_last_r_reg_5_ ( .D(code_ram_rdata[5]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[5]) );
  DFFARX1_RVT i_p1iw_last_r_reg_4_ ( .D(code_ram_rdata[4]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[4]) );
  DFFARX1_RVT i_p1iw_last_r_reg_3_ ( .D(code_ram_rdata[3]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[3]) );
  DFFARX1_RVT i_p1iw_last_r_reg_2_ ( .D(code_ram_rdata[2]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[2]) );
  DFFARX1_RVT i_p1iw_last_r_reg_1_ ( .D(code_ram_rdata[1]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[1]) );
  DFFARX1_RVT i_p1iw_last_r_reg_0_ ( .D(code_ram_rdata[0]), .CLK(net20365), 
        .RSTB(n263), .Q(i_p1iw_last_r[0]) );
  DFFARX1_RVT i_code_ldvalid_r_reg ( .D(N70), .CLK(clk_ungated), .RSTB(n261), 
        .Q(code_ldvalid_r) );
  DFFARX1_RVT i_iccm_busy_r_reg ( .D(i_iccm_busy_nxt), .CLK(clk_ungated), 
        .RSTB(n261), .Q(i_iccm_busy_r) );
  DFFARX1_RVT i_iccm_state_r_reg_1_ ( .D(N99), .CLK(clk_ungated), .RSTB(n261), 
        .Q(i_iccm_state_r[1]), .QN(n251) );
  DFFARX1_RVT i_iccm_state_r_reg_0_ ( .D(N98), .CLK(clk_ungated), .RSTB(n261), 
        .Q(i_iccm_state_r[0]) );
  NBUFFX2_RVT U16 ( .A(code_ram_rdata[13]), .Y(code_dmi_rdata[13]) );
  NBUFFX2_RVT U17 ( .A(code_ram_rdata[14]), .Y(code_dmi_rdata[14]) );
  NBUFFX2_RVT U19 ( .A(code_ram_rdata[16]), .Y(code_dmi_rdata[16]) );
  NBUFFX2_RVT U20 ( .A(code_ram_rdata[17]), .Y(code_dmi_rdata[17]) );
  NBUFFX2_RVT U24 ( .A(code_ram_rdata[21]), .Y(code_dmi_rdata[21]) );
  INVX1_RVT U36 ( .A(n120), .Y(N68) );
  AND2X1_RVT U46 ( .A1(i_iccm_state_r[0]), .A2(n251), .Y(N122) );
  NAND3X0_RVT U55 ( .A1(dmp_en3), .A2(is_code_ram), .A3(dmp_mstore), .Y(n190)
         );
  NAND3X2_RVT U56 ( .A1(dmp_en3), .A2(is_code_ram), .A3(dmp_mload), .Y(n189)
         );
  INVX1_RVT U58 ( .A(ck_disable), .Y(n7) );
  AO21X1_RVT U59 ( .A1(n7), .A2(ifetch), .A3(i_iccm_busy_nxt), .Y(n8) );
  AND2X1_RVT U62 ( .A1(dmp_addr[0]), .A2(n269), .Y(n197) );
  AND2X1_RVT U66 ( .A1(dmp_addr[1]), .A2(dmp_addr[0]), .Y(n202) );
  AO22X1_RVT U69 ( .A1(code_dmi_req), .A2(code_dmi_wdata[0]), .A3(n108), .A4(
        dmp_dwr[8]), .Y(n12) );
  AND2X1_RVT U71 ( .A1(n269), .A2(n268), .Y(n195) );
  AND2X1_RVT U73 ( .A1(dmp_addr[1]), .A2(n268), .Y(n199) );
  AO22X1_RVT U75 ( .A1(n110), .A2(dmp_dwr[0]), .A3(n109), .A4(dmp_dwr[16]), 
        .Y(n11) );
  OR2X1_RVT U76 ( .A1(n12), .A2(n11), .Y(n13) );
  AO21X1_RVT U77 ( .A1(n114), .A2(dmp_dwr[24]), .A3(n13), .Y(code_ram_wdata[0]) );
  AO22X1_RVT U78 ( .A1(code_dmi_req), .A2(code_dmi_wdata[1]), .A3(n108), .A4(
        dmp_dwr[9]), .Y(n15) );
  AO22X1_RVT U79 ( .A1(n110), .A2(dmp_dwr[1]), .A3(n109), .A4(dmp_dwr[17]), 
        .Y(n14) );
  OR2X1_RVT U80 ( .A1(n15), .A2(n14), .Y(n16) );
  AO21X1_RVT U81 ( .A1(n114), .A2(dmp_dwr[25]), .A3(n16), .Y(code_ram_wdata[1]) );
  AO22X1_RVT U82 ( .A1(code_dmi_req), .A2(code_dmi_wdata[2]), .A3(n108), .A4(
        dmp_dwr[10]), .Y(n18) );
  AO22X1_RVT U83 ( .A1(n110), .A2(dmp_dwr[2]), .A3(n109), .A4(dmp_dwr[18]), 
        .Y(n17) );
  OR2X1_RVT U84 ( .A1(n18), .A2(n17), .Y(n19) );
  AO21X1_RVT U85 ( .A1(n114), .A2(dmp_dwr[26]), .A3(n19), .Y(code_ram_wdata[2]) );
  AO22X1_RVT U86 ( .A1(code_dmi_req), .A2(code_dmi_wdata[3]), .A3(n108), .A4(
        dmp_dwr[11]), .Y(n21) );
  AO22X1_RVT U87 ( .A1(n110), .A2(dmp_dwr[3]), .A3(n109), .A4(dmp_dwr[19]), 
        .Y(n20) );
  OR2X1_RVT U88 ( .A1(n21), .A2(n20), .Y(n22) );
  AO21X1_RVT U89 ( .A1(n114), .A2(dmp_dwr[27]), .A3(n22), .Y(code_ram_wdata[3]) );
  AO22X1_RVT U90 ( .A1(code_dmi_req), .A2(code_dmi_wdata[4]), .A3(n108), .A4(
        dmp_dwr[12]), .Y(n24) );
  AO22X1_RVT U91 ( .A1(n110), .A2(dmp_dwr[4]), .A3(n109), .A4(dmp_dwr[20]), 
        .Y(n23) );
  OR2X1_RVT U92 ( .A1(n24), .A2(n23), .Y(n25) );
  AO21X1_RVT U93 ( .A1(n114), .A2(dmp_dwr[28]), .A3(n25), .Y(code_ram_wdata[4]) );
  AO22X1_RVT U94 ( .A1(code_dmi_req), .A2(code_dmi_wdata[5]), .A3(n108), .A4(
        dmp_dwr[13]), .Y(n27) );
  AO22X1_RVT U95 ( .A1(n110), .A2(dmp_dwr[5]), .A3(n109), .A4(dmp_dwr[21]), 
        .Y(n26) );
  OR2X1_RVT U96 ( .A1(n27), .A2(n26), .Y(n28) );
  AO21X1_RVT U97 ( .A1(n114), .A2(dmp_dwr[29]), .A3(n28), .Y(code_ram_wdata[5]) );
  AO22X1_RVT U98 ( .A1(code_dmi_req), .A2(code_dmi_wdata[6]), .A3(n108), .A4(
        dmp_dwr[14]), .Y(n31) );
  AO22X1_RVT U99 ( .A1(n110), .A2(dmp_dwr[6]), .A3(n109), .A4(dmp_dwr[22]), 
        .Y(n30) );
  OR2X1_RVT U100 ( .A1(n31), .A2(n30), .Y(n32) );
  AO21X1_RVT U101 ( .A1(n114), .A2(dmp_dwr[30]), .A3(n32), .Y(
        code_ram_wdata[6]) );
  AO22X1_RVT U103 ( .A1(code_dmi_req), .A2(code_dmi_wdata[7]), .A3(dmp_dwr[15]), .A4(n108), .Y(n34) );
  AO22X1_RVT U104 ( .A1(dmp_dwr[23]), .A2(n109), .A3(n110), .A4(dmp_dwr[7]), 
        .Y(n33) );
  OR2X1_RVT U105 ( .A1(n34), .A2(n33), .Y(n35) );
  AO21X1_RVT U106 ( .A1(n114), .A2(dmp_dwr[31]), .A3(n35), .Y(
        code_ram_wdata[7]) );
  AO22X1_RVT U107 ( .A1(code_dmi_req), .A2(code_dmi_wdata[8]), .A3(n108), .A4(
        dmp_dwr[16]), .Y(n37) );
  AO22X1_RVT U108 ( .A1(n110), .A2(dmp_dwr[8]), .A3(n109), .A4(dmp_dwr[24]), 
        .Y(n36) );
  OR2X1_RVT U109 ( .A1(n37), .A2(n36), .Y(n38) );
  AO21X1_RVT U110 ( .A1(n114), .A2(dmp_dwr[0]), .A3(n38), .Y(code_ram_wdata[8]) );
  AO22X1_RVT U111 ( .A1(code_dmi_req), .A2(code_dmi_wdata[9]), .A3(n108), .A4(
        dmp_dwr[17]), .Y(n40) );
  AO22X1_RVT U112 ( .A1(n110), .A2(dmp_dwr[9]), .A3(n109), .A4(dmp_dwr[25]), 
        .Y(n39) );
  OR2X1_RVT U113 ( .A1(n40), .A2(n39), .Y(n41) );
  AO21X1_RVT U114 ( .A1(n114), .A2(dmp_dwr[1]), .A3(n41), .Y(code_ram_wdata[9]) );
  AO22X1_RVT U115 ( .A1(code_dmi_req), .A2(code_dmi_wdata[10]), .A3(n108), 
        .A4(dmp_dwr[18]), .Y(n43) );
  AO22X1_RVT U116 ( .A1(n110), .A2(dmp_dwr[10]), .A3(n109), .A4(dmp_dwr[26]), 
        .Y(n42) );
  OR2X1_RVT U117 ( .A1(n43), .A2(n42), .Y(n44) );
  AO21X1_RVT U118 ( .A1(n114), .A2(dmp_dwr[2]), .A3(n44), .Y(
        code_ram_wdata[10]) );
  AO22X1_RVT U119 ( .A1(code_dmi_req), .A2(code_dmi_wdata[11]), .A3(n108), 
        .A4(dmp_dwr[19]), .Y(n46) );
  AO22X1_RVT U120 ( .A1(n110), .A2(dmp_dwr[11]), .A3(n109), .A4(dmp_dwr[27]), 
        .Y(n45) );
  OR2X1_RVT U121 ( .A1(n46), .A2(n45), .Y(n47) );
  AO21X1_RVT U122 ( .A1(n114), .A2(dmp_dwr[3]), .A3(n47), .Y(
        code_ram_wdata[11]) );
  AO22X1_RVT U123 ( .A1(code_dmi_req), .A2(code_dmi_wdata[12]), .A3(n108), 
        .A4(dmp_dwr[20]), .Y(n49) );
  AO22X1_RVT U124 ( .A1(n110), .A2(dmp_dwr[12]), .A3(n109), .A4(dmp_dwr[28]), 
        .Y(n48) );
  OR2X1_RVT U125 ( .A1(n49), .A2(n48), .Y(n50) );
  AO21X1_RVT U126 ( .A1(n114), .A2(dmp_dwr[4]), .A3(n50), .Y(
        code_ram_wdata[12]) );
  AO22X1_RVT U127 ( .A1(code_dmi_req), .A2(code_dmi_wdata[13]), .A3(n108), 
        .A4(dmp_dwr[21]), .Y(n52) );
  AO22X1_RVT U128 ( .A1(n110), .A2(dmp_dwr[13]), .A3(n109), .A4(dmp_dwr[29]), 
        .Y(n51) );
  OR2X1_RVT U129 ( .A1(n52), .A2(n51), .Y(n53) );
  AO21X1_RVT U130 ( .A1(n114), .A2(dmp_dwr[5]), .A3(n53), .Y(
        code_ram_wdata[13]) );
  AO22X1_RVT U131 ( .A1(code_dmi_req), .A2(code_dmi_wdata[14]), .A3(n108), 
        .A4(dmp_dwr[22]), .Y(n55) );
  AO22X1_RVT U132 ( .A1(n110), .A2(dmp_dwr[14]), .A3(n109), .A4(dmp_dwr[30]), 
        .Y(n54) );
  OR2X1_RVT U133 ( .A1(n55), .A2(n54), .Y(n56) );
  AO21X1_RVT U134 ( .A1(n114), .A2(dmp_dwr[6]), .A3(n56), .Y(
        code_ram_wdata[14]) );
  AO22X1_RVT U135 ( .A1(code_dmi_req), .A2(code_dmi_wdata[15]), .A3(
        dmp_dwr[23]), .A4(n108), .Y(n59) );
  AO22X1_RVT U136 ( .A1(n110), .A2(dmp_dwr[15]), .A3(dmp_dwr[31]), .A4(n109), 
        .Y(n58) );
  OR2X1_RVT U137 ( .A1(n59), .A2(n58), .Y(n60) );
  AO21X1_RVT U138 ( .A1(n114), .A2(dmp_dwr[7]), .A3(n60), .Y(
        code_ram_wdata[15]) );
  AO22X1_RVT U140 ( .A1(code_dmi_req), .A2(code_dmi_wdata[16]), .A3(n108), 
        .A4(dmp_dwr[24]), .Y(n63) );
  AO22X1_RVT U141 ( .A1(n110), .A2(dmp_dwr[16]), .A3(n109), .A4(dmp_dwr[0]), 
        .Y(n62) );
  OR2X1_RVT U142 ( .A1(n63), .A2(n62), .Y(n640) );
  AO21X1_RVT U143 ( .A1(n114), .A2(dmp_dwr[8]), .A3(n640), .Y(
        code_ram_wdata[16]) );
  AO22X1_RVT U144 ( .A1(code_dmi_req), .A2(code_dmi_wdata[17]), .A3(n108), 
        .A4(dmp_dwr[25]), .Y(n66) );
  AO22X1_RVT U145 ( .A1(n110), .A2(dmp_dwr[17]), .A3(n109), .A4(dmp_dwr[1]), 
        .Y(n65) );
  OR2X1_RVT U146 ( .A1(n66), .A2(n65), .Y(n67) );
  AO21X1_RVT U147 ( .A1(n114), .A2(dmp_dwr[9]), .A3(n67), .Y(
        code_ram_wdata[17]) );
  AO22X1_RVT U148 ( .A1(code_dmi_req), .A2(code_dmi_wdata[18]), .A3(n108), 
        .A4(dmp_dwr[26]), .Y(n690) );
  AO22X1_RVT U149 ( .A1(n110), .A2(dmp_dwr[18]), .A3(n109), .A4(dmp_dwr[2]), 
        .Y(n680) );
  OR2X1_RVT U150 ( .A1(n690), .A2(n680), .Y(n700) );
  AO21X1_RVT U151 ( .A1(n114), .A2(dmp_dwr[10]), .A3(n700), .Y(
        code_ram_wdata[18]) );
  AO22X1_RVT U152 ( .A1(code_dmi_req), .A2(code_dmi_wdata[19]), .A3(n108), 
        .A4(dmp_dwr[27]), .Y(n72) );
  AO22X1_RVT U153 ( .A1(n110), .A2(dmp_dwr[19]), .A3(n109), .A4(dmp_dwr[3]), 
        .Y(n71) );
  OR2X1_RVT U154 ( .A1(n72), .A2(n71), .Y(n73) );
  AO21X1_RVT U155 ( .A1(n114), .A2(dmp_dwr[11]), .A3(n73), .Y(
        code_ram_wdata[19]) );
  AO22X1_RVT U156 ( .A1(code_dmi_req), .A2(code_dmi_wdata[20]), .A3(n108), 
        .A4(dmp_dwr[28]), .Y(n75) );
  AO22X1_RVT U157 ( .A1(n110), .A2(dmp_dwr[20]), .A3(n109), .A4(dmp_dwr[4]), 
        .Y(n74) );
  OR2X1_RVT U158 ( .A1(n75), .A2(n74), .Y(n76) );
  AO21X1_RVT U159 ( .A1(n114), .A2(dmp_dwr[12]), .A3(n76), .Y(
        code_ram_wdata[20]) );
  AO22X1_RVT U160 ( .A1(code_dmi_req), .A2(code_dmi_wdata[21]), .A3(n108), 
        .A4(dmp_dwr[29]), .Y(n78) );
  AO22X1_RVT U161 ( .A1(n110), .A2(dmp_dwr[21]), .A3(n109), .A4(dmp_dwr[5]), 
        .Y(n77) );
  OR2X1_RVT U162 ( .A1(n78), .A2(n77), .Y(n79) );
  AO21X1_RVT U163 ( .A1(n114), .A2(dmp_dwr[13]), .A3(n79), .Y(
        code_ram_wdata[21]) );
  AO22X1_RVT U164 ( .A1(code_dmi_req), .A2(code_dmi_wdata[22]), .A3(n108), 
        .A4(dmp_dwr[30]), .Y(n81) );
  AO22X1_RVT U165 ( .A1(n110), .A2(dmp_dwr[22]), .A3(n109), .A4(dmp_dwr[6]), 
        .Y(n80) );
  OR2X1_RVT U166 ( .A1(n81), .A2(n80), .Y(n82) );
  AO21X1_RVT U167 ( .A1(n114), .A2(dmp_dwr[14]), .A3(n82), .Y(
        code_ram_wdata[22]) );
  AO22X1_RVT U168 ( .A1(code_dmi_req), .A2(code_dmi_wdata[23]), .A3(
        dmp_dwr[31]), .A4(n108), .Y(n84) );
  AO22X1_RVT U169 ( .A1(dmp_dwr[23]), .A2(n110), .A3(n109), .A4(dmp_dwr[7]), 
        .Y(n83) );
  OR2X1_RVT U170 ( .A1(n84), .A2(n83), .Y(n85) );
  AO21X1_RVT U171 ( .A1(n114), .A2(dmp_dwr[15]), .A3(n85), .Y(
        code_ram_wdata[23]) );
  AO22X1_RVT U172 ( .A1(code_dmi_req), .A2(code_dmi_wdata[24]), .A3(n108), 
        .A4(dmp_dwr[0]), .Y(n88) );
  AO22X1_RVT U173 ( .A1(n110), .A2(dmp_dwr[24]), .A3(n109), .A4(dmp_dwr[8]), 
        .Y(n87) );
  OR2X1_RVT U174 ( .A1(n88), .A2(n87), .Y(n89) );
  AO21X1_RVT U175 ( .A1(n114), .A2(dmp_dwr[16]), .A3(n89), .Y(
        code_ram_wdata[24]) );
  AO22X1_RVT U177 ( .A1(code_dmi_req), .A2(code_dmi_wdata[25]), .A3(n108), 
        .A4(dmp_dwr[1]), .Y(n91) );
  AO22X1_RVT U178 ( .A1(n110), .A2(dmp_dwr[25]), .A3(n109), .A4(dmp_dwr[9]), 
        .Y(n90) );
  OR2X1_RVT U179 ( .A1(n91), .A2(n90), .Y(n92) );
  AO21X1_RVT U180 ( .A1(n114), .A2(dmp_dwr[17]), .A3(n92), .Y(
        code_ram_wdata[25]) );
  AO22X1_RVT U181 ( .A1(code_dmi_req), .A2(code_dmi_wdata[26]), .A3(n108), 
        .A4(dmp_dwr[2]), .Y(n94) );
  AO22X1_RVT U182 ( .A1(n110), .A2(dmp_dwr[26]), .A3(n109), .A4(dmp_dwr[10]), 
        .Y(n93) );
  OR2X1_RVT U183 ( .A1(n94), .A2(n93), .Y(n95) );
  AO21X1_RVT U184 ( .A1(n114), .A2(dmp_dwr[18]), .A3(n95), .Y(
        code_ram_wdata[26]) );
  AO22X1_RVT U185 ( .A1(code_dmi_req), .A2(code_dmi_wdata[27]), .A3(n108), 
        .A4(dmp_dwr[3]), .Y(n97) );
  AO22X1_RVT U186 ( .A1(n110), .A2(dmp_dwr[27]), .A3(n109), .A4(dmp_dwr[11]), 
        .Y(n96) );
  OR2X1_RVT U187 ( .A1(n97), .A2(n96), .Y(n980) );
  AO21X1_RVT U188 ( .A1(n114), .A2(dmp_dwr[19]), .A3(n980), .Y(
        code_ram_wdata[27]) );
  AO22X1_RVT U189 ( .A1(code_dmi_req), .A2(code_dmi_wdata[28]), .A3(n108), 
        .A4(dmp_dwr[4]), .Y(n100) );
  AO22X1_RVT U190 ( .A1(n110), .A2(dmp_dwr[28]), .A3(n109), .A4(dmp_dwr[12]), 
        .Y(n990) );
  OR2X1_RVT U191 ( .A1(n100), .A2(n990), .Y(n101) );
  AO21X1_RVT U192 ( .A1(n114), .A2(dmp_dwr[20]), .A3(n101), .Y(
        code_ram_wdata[28]) );
  AO22X1_RVT U193 ( .A1(code_dmi_req), .A2(code_dmi_wdata[29]), .A3(n108), 
        .A4(dmp_dwr[5]), .Y(n103) );
  AO22X1_RVT U194 ( .A1(n110), .A2(dmp_dwr[29]), .A3(n109), .A4(dmp_dwr[13]), 
        .Y(n102) );
  OR2X1_RVT U195 ( .A1(n103), .A2(n102), .Y(n104) );
  AO21X1_RVT U196 ( .A1(n114), .A2(dmp_dwr[21]), .A3(n104), .Y(
        code_ram_wdata[29]) );
  AO22X1_RVT U197 ( .A1(code_dmi_req), .A2(code_dmi_wdata[30]), .A3(n108), 
        .A4(dmp_dwr[6]), .Y(n106) );
  AO22X1_RVT U198 ( .A1(n110), .A2(dmp_dwr[30]), .A3(n109), .A4(dmp_dwr[14]), 
        .Y(n105) );
  OR2X1_RVT U199 ( .A1(n106), .A2(n105), .Y(n107) );
  AO21X1_RVT U200 ( .A1(n114), .A2(dmp_dwr[22]), .A3(n107), .Y(
        code_ram_wdata[30]) );
  AO22X1_RVT U201 ( .A1(code_dmi_req), .A2(code_dmi_wdata[31]), .A3(n108), 
        .A4(dmp_dwr[7]), .Y(n112) );
  AO22X1_RVT U202 ( .A1(n110), .A2(dmp_dwr[31]), .A3(n109), .A4(dmp_dwr[15]), 
        .Y(n111) );
  OR2X1_RVT U203 ( .A1(n112), .A2(n111), .Y(n113) );
  AO21X1_RVT U204 ( .A1(n114), .A2(dmp_dwr[23]), .A3(n113), .Y(
        code_ram_wdata[31]) );
  INVX1_RVT U206 ( .A(i_dmp_addr_lsb_r[1]), .Y(n130) );
  OA221X1_RVT U207 ( .A1(i_dmp_addr_lsb_r[1]), .A2(code_ram_rdata[15]), .A3(
        n130), .A4(code_ram_rdata[31]), .A5(i_dmp_size_r[1]), .Y(n183) );
  INVX1_RVT U208 ( .A(i_dmp_size_r[1]), .Y(n131) );
  AND3X1_RVT U209 ( .A1(i_dmp_size_r[0]), .A2(i_dmp_addr_lsb_r[0]), .A3(n131), 
        .Y(n117) );
  AO22X1_RVT U210 ( .A1(i_dmp_addr_lsb_r[1]), .A2(code_ram_rdata[31]), .A3(
        n130), .A4(code_ram_rdata[15]), .Y(n116) );
  NAND2X0_RVT U211 ( .A1(i_dmp_size_r[0]), .A2(n131), .Y(n155) );
  OR2X1_RVT U212 ( .A1(i_dmp_addr_lsb_r[0]), .A2(n155), .Y(n128) );
  INVX1_RVT U213 ( .A(n128), .Y(n115) );
  AO22X1_RVT U214 ( .A1(i_dmp_addr_lsb_r[1]), .A2(code_ram_rdata[23]), .A3(
        n130), .A4(code_ram_rdata[7]), .Y(n152) );
  AO22X1_RVT U215 ( .A1(n117), .A2(n116), .A3(n115), .A4(n152), .Y(n154) );
  INVX1_RVT U217 ( .A(n180), .Y(n182) );
  OR2X1_RVT U218 ( .A1(n183), .A2(n182), .Y(n118) );
  AO21X1_RVT U219 ( .A1(code_ram_rdata[15]), .A2(n186), .A3(n118), .Y(
        i_iccm_drd_nxt[15]) );
  NAND2X0_RVT U220 ( .A1(code_dmi_req), .A2(code_dmi_wr), .Y(n119) );
  NAND2X0_RVT U221 ( .A1(n190), .A2(n119), .Y(code_ram_wr) );
  INVX1_RVT U222 ( .A(n189), .Y(N64) );
  AND2X1_RVT U226 ( .A1(N68), .A2(n260), .Y(N69) );
  NAND2X0_RVT U227 ( .A1(n189), .A2(n120), .Y(N70) );
  AO22X1_RVT U231 ( .A1(n265), .A2(i_p1iw_last_r[0]), .A3(n4), .A4(
        code_ram_rdata[0]), .Y(p1iw[0]) );
  AO22X1_RVT U232 ( .A1(n265), .A2(i_p1iw_last_r[1]), .A3(n4), .A4(
        code_ram_rdata[1]), .Y(p1iw[1]) );
  AO22X1_RVT U233 ( .A1(n265), .A2(i_p1iw_last_r[2]), .A3(n4), .A4(
        code_ram_rdata[2]), .Y(p1iw[2]) );
  AO22X1_RVT U234 ( .A1(n265), .A2(i_p1iw_last_r[3]), .A3(n4), .A4(
        code_ram_rdata[3]), .Y(p1iw[3]) );
  AO22X1_RVT U235 ( .A1(n265), .A2(i_p1iw_last_r[4]), .A3(n4), .A4(
        code_ram_rdata[4]), .Y(p1iw[4]) );
  AO22X1_RVT U236 ( .A1(n265), .A2(i_p1iw_last_r[5]), .A3(n4), .A4(
        code_ram_rdata[5]), .Y(p1iw[5]) );
  AO22X1_RVT U237 ( .A1(n265), .A2(i_p1iw_last_r[6]), .A3(n4), .A4(
        code_ram_rdata[6]), .Y(p1iw[6]) );
  AO22X1_RVT U238 ( .A1(n265), .A2(i_p1iw_last_r[7]), .A3(n4), .A4(
        code_ram_rdata[7]), .Y(p1iw[7]) );
  AO22X1_RVT U239 ( .A1(n265), .A2(i_p1iw_last_r[8]), .A3(n4), .A4(
        code_ram_rdata[8]), .Y(p1iw[8]) );
  AO22X1_RVT U240 ( .A1(n265), .A2(i_p1iw_last_r[9]), .A3(n4), .A4(
        code_ram_rdata[9]), .Y(p1iw[9]) );
  AO22X1_RVT U242 ( .A1(n265), .A2(i_p1iw_last_r[10]), .A3(n4), .A4(
        code_ram_rdata[10]), .Y(p1iw[10]) );
  AO22X1_RVT U243 ( .A1(n267), .A2(i_p1iw_last_r[11]), .A3(n4), .A4(
        code_ram_rdata[11]), .Y(p1iw[11]) );
  AO22X1_RVT U244 ( .A1(n265), .A2(i_p1iw_last_r[12]), .A3(n4), .A4(
        code_ram_rdata[12]), .Y(p1iw[12]) );
  AO22X1_RVT U245 ( .A1(n267), .A2(i_p1iw_last_r[13]), .A3(n4), .A4(
        code_ram_rdata[13]), .Y(p1iw[13]) );
  AO22X1_RVT U246 ( .A1(n267), .A2(i_p1iw_last_r[14]), .A3(n4), .A4(
        code_ram_rdata[14]), .Y(p1iw[14]) );
  AO22X1_RVT U247 ( .A1(n267), .A2(i_p1iw_last_r[15]), .A3(n4), .A4(
        code_ram_rdata[15]), .Y(p1iw[15]) );
  AO22X1_RVT U248 ( .A1(n265), .A2(i_p1iw_last_r[16]), .A3(n4), .A4(
        code_ram_rdata[16]), .Y(p1iw[16]) );
  AO22X1_RVT U249 ( .A1(n265), .A2(i_p1iw_last_r[17]), .A3(n4), .A4(
        code_ram_rdata[17]), .Y(p1iw[17]) );
  AO22X1_RVT U250 ( .A1(n267), .A2(i_p1iw_last_r[18]), .A3(n4), .A4(
        code_ram_rdata[18]), .Y(p1iw[18]) );
  AO22X1_RVT U251 ( .A1(n265), .A2(i_p1iw_last_r[19]), .A3(n4), .A4(
        code_ram_rdata[19]), .Y(p1iw[19]) );
  AO22X1_RVT U253 ( .A1(n265), .A2(i_p1iw_last_r[20]), .A3(n4), .A4(
        code_ram_rdata[20]), .Y(p1iw[20]) );
  AO22X1_RVT U254 ( .A1(n265), .A2(i_p1iw_last_r[21]), .A3(n4), .A4(
        code_ram_rdata[21]), .Y(p1iw[21]) );
  AO22X1_RVT U255 ( .A1(n265), .A2(i_p1iw_last_r[22]), .A3(n4), .A4(
        code_ram_rdata[22]), .Y(p1iw[22]) );
  AO22X1_RVT U256 ( .A1(n265), .A2(i_p1iw_last_r[23]), .A3(n4), .A4(
        code_ram_rdata[23]), .Y(p1iw[23]) );
  AO22X1_RVT U257 ( .A1(n267), .A2(i_p1iw_last_r[24]), .A3(n4), .A4(
        code_ram_rdata[24]), .Y(p1iw[24]) );
  AO22X1_RVT U258 ( .A1(n267), .A2(i_p1iw_last_r[25]), .A3(n4), .A4(
        code_ram_rdata[25]), .Y(p1iw[25]) );
  AO22X1_RVT U259 ( .A1(n267), .A2(i_p1iw_last_r[26]), .A3(n4), .A4(
        code_ram_rdata[26]), .Y(p1iw[26]) );
  AO22X1_RVT U260 ( .A1(n267), .A2(i_p1iw_last_r[27]), .A3(n4), .A4(
        code_ram_rdata[27]), .Y(p1iw[27]) );
  AO22X1_RVT U261 ( .A1(n265), .A2(i_p1iw_last_r[28]), .A3(n4), .A4(
        code_ram_rdata[28]), .Y(p1iw[28]) );
  AO22X1_RVT U262 ( .A1(n267), .A2(i_p1iw_last_r[29]), .A3(n4), .A4(
        code_ram_rdata[29]), .Y(p1iw[29]) );
  AO22X1_RVT U264 ( .A1(n267), .A2(i_p1iw_last_r[30]), .A3(n4), .A4(
        code_ram_rdata[30]), .Y(p1iw[30]) );
  AO22X1_RVT U265 ( .A1(n267), .A2(i_p1iw_last_r[31]), .A3(n4), .A4(
        code_ram_rdata[31]), .Y(p1iw[31]) );
  NAND2X0_RVT U266 ( .A1(n131), .A2(n128), .Y(n129) );
  AND2X1_RVT U267 ( .A1(i_dmp_addr_lsb_r[1]), .A2(n129), .Y(n147) );
  AO21X1_RVT U268 ( .A1(n130), .A2(n129), .A3(n186), .Y(n146) );
  AO22X1_RVT U269 ( .A1(code_ram_rdata[16]), .A2(n147), .A3(code_ram_rdata[0]), 
        .A4(n146), .Y(n133) );
  AND4X1_RVT U270 ( .A1(i_dmp_addr_lsb_r[0]), .A2(i_dmp_size_r[0]), .A3(n130), 
        .A4(n131), .Y(n149) );
  AND4X1_RVT U271 ( .A1(i_dmp_addr_lsb_r[0]), .A2(i_dmp_addr_lsb_r[1]), .A3(
        i_dmp_size_r[0]), .A4(n131), .Y(n148) );
  AO22X1_RVT U272 ( .A1(code_ram_rdata[8]), .A2(n149), .A3(code_ram_rdata[24]), 
        .A4(n148), .Y(n132) );
  OR2X1_RVT U273 ( .A1(n133), .A2(n132), .Y(i_sxtl[0]) );
  AO22X1_RVT U274 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[0]), .A3(n260), 
        .A4(i_sxtl[0]), .Y(code_drd[0]) );
  AO22X1_RVT U275 ( .A1(n147), .A2(code_ram_rdata[17]), .A3(code_ram_rdata[1]), 
        .A4(n146), .Y(n135) );
  AO22X1_RVT U276 ( .A1(n149), .A2(code_ram_rdata[9]), .A3(n148), .A4(
        code_ram_rdata[25]), .Y(n134) );
  OR2X1_RVT U277 ( .A1(n135), .A2(n134), .Y(i_sxtl[1]) );
  AO22X1_RVT U279 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[1]), .A3(n260), 
        .A4(i_sxtl[1]), .Y(code_drd[1]) );
  AO22X1_RVT U280 ( .A1(n147), .A2(code_ram_rdata[18]), .A3(code_ram_rdata[2]), 
        .A4(n146), .Y(n139) );
  AO22X1_RVT U281 ( .A1(n149), .A2(code_ram_rdata[10]), .A3(n148), .A4(
        code_ram_rdata[26]), .Y(n138) );
  OR2X1_RVT U282 ( .A1(n139), .A2(n138), .Y(i_sxtl[2]) );
  AO22X1_RVT U284 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[2]), .A3(n260), 
        .A4(i_sxtl[2]), .Y(code_drd[2]) );
  AO22X1_RVT U285 ( .A1(n147), .A2(code_ram_rdata[19]), .A3(code_ram_rdata[3]), 
        .A4(n146), .Y(n141) );
  AO22X1_RVT U286 ( .A1(n149), .A2(code_ram_rdata[11]), .A3(n148), .A4(
        code_ram_rdata[27]), .Y(n140) );
  OR2X1_RVT U287 ( .A1(n141), .A2(n140), .Y(i_sxtl[3]) );
  AO22X1_RVT U288 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[3]), .A3(n260), 
        .A4(i_sxtl[3]), .Y(code_drd[3]) );
  AO22X1_RVT U289 ( .A1(n147), .A2(code_ram_rdata[20]), .A3(code_ram_rdata[4]), 
        .A4(n146), .Y(n143) );
  AO22X1_RVT U290 ( .A1(n149), .A2(code_ram_rdata[12]), .A3(n148), .A4(
        code_ram_rdata[28]), .Y(n142) );
  OR2X1_RVT U291 ( .A1(n143), .A2(n142), .Y(i_sxtl[4]) );
  AO22X1_RVT U292 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[4]), .A3(n260), 
        .A4(i_sxtl[4]), .Y(code_drd[4]) );
  AO22X1_RVT U293 ( .A1(n147), .A2(code_ram_rdata[21]), .A3(code_ram_rdata[5]), 
        .A4(n146), .Y(n145) );
  AO22X1_RVT U294 ( .A1(n149), .A2(code_ram_rdata[13]), .A3(n148), .A4(
        code_ram_rdata[29]), .Y(n144) );
  OR2X1_RVT U295 ( .A1(n145), .A2(n144), .Y(i_sxtl[5]) );
  AO22X1_RVT U296 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[5]), .A3(n260), 
        .A4(i_sxtl[5]), .Y(code_drd[5]) );
  AO22X1_RVT U297 ( .A1(n147), .A2(code_ram_rdata[22]), .A3(code_ram_rdata[6]), 
        .A4(n146), .Y(n151) );
  AO22X1_RVT U298 ( .A1(n149), .A2(code_ram_rdata[14]), .A3(n148), .A4(
        code_ram_rdata[30]), .Y(n150) );
  OR2X1_RVT U299 ( .A1(n151), .A2(n150), .Y(i_sxtl[6]) );
  AO22X1_RVT U300 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[6]), .A3(n260), 
        .A4(i_sxtl[6]), .Y(code_drd[6]) );
  AO22X1_RVT U301 ( .A1(i_dmp_size_r[1]), .A2(n152), .A3(n186), .A4(
        code_ram_rdata[7]), .Y(n153) );
  OR2X1_RVT U302 ( .A1(n154), .A2(n153), .Y(i_sxtl[7]) );
  AO22X1_RVT U303 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[7]), .A3(n260), 
        .A4(i_sxtl[7]), .Y(code_drd[7]) );
  INVX1_RVT U304 ( .A(code_ram_rdata[8]), .Y(n157) );
  NAND2X0_RVT U305 ( .A1(i_dmp_addr_lsb_r[1]), .A2(i_dmp_size_r[1]), .Y(n176)
         );
  NAND2X0_RVT U306 ( .A1(n155), .A2(n176), .Y(n178) );
  INVX1_RVT U307 ( .A(code_ram_rdata[24]), .Y(n156) );
  OA22X1_RVT U308 ( .A1(n157), .A2(n178), .A3(n156), .A4(n176), .Y(n158) );
  NAND2X0_RVT U309 ( .A1(n158), .A2(n180), .Y(i_iccm_drd_nxt[8]) );
  AO22X1_RVT U310 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[8]), .A3(n260), 
        .A4(i_iccm_drd_nxt[8]), .Y(code_drd[8]) );
  INVX1_RVT U311 ( .A(code_ram_rdata[9]), .Y(n160) );
  INVX1_RVT U312 ( .A(code_ram_rdata[25]), .Y(n159) );
  OA22X1_RVT U313 ( .A1(n160), .A2(n178), .A3(n159), .A4(n176), .Y(n161) );
  NAND2X0_RVT U314 ( .A1(n161), .A2(n180), .Y(i_iccm_drd_nxt[9]) );
  AO22X1_RVT U315 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[9]), .A3(n260), 
        .A4(i_iccm_drd_nxt[9]), .Y(code_drd[9]) );
  INVX1_RVT U316 ( .A(code_ram_rdata[10]), .Y(n163) );
  INVX1_RVT U317 ( .A(code_ram_rdata[26]), .Y(n162) );
  OA22X1_RVT U318 ( .A1(n163), .A2(n178), .A3(n162), .A4(n176), .Y(n164) );
  NAND2X0_RVT U319 ( .A1(n164), .A2(n180), .Y(i_iccm_drd_nxt[10]) );
  AO22X1_RVT U320 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[10]), .A3(n260), 
        .A4(i_iccm_drd_nxt[10]), .Y(code_drd[10]) );
  INVX1_RVT U321 ( .A(code_ram_rdata[11]), .Y(n166) );
  INVX1_RVT U322 ( .A(code_ram_rdata[27]), .Y(n165) );
  OA22X1_RVT U323 ( .A1(n166), .A2(n178), .A3(n165), .A4(n176), .Y(n167) );
  NAND2X0_RVT U324 ( .A1(n167), .A2(n180), .Y(i_iccm_drd_nxt[11]) );
  AO22X1_RVT U325 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[11]), .A3(n260), 
        .A4(i_iccm_drd_nxt[11]), .Y(code_drd[11]) );
  INVX1_RVT U326 ( .A(code_ram_rdata[12]), .Y(n170) );
  INVX1_RVT U327 ( .A(code_ram_rdata[28]), .Y(n169) );
  OA22X1_RVT U328 ( .A1(n170), .A2(n178), .A3(n169), .A4(n176), .Y(n171) );
  NAND2X0_RVT U329 ( .A1(n171), .A2(n180), .Y(i_iccm_drd_nxt[12]) );
  AO22X1_RVT U331 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[12]), .A3(n258), 
        .A4(i_iccm_drd_nxt[12]), .Y(code_drd[12]) );
  INVX1_RVT U332 ( .A(code_ram_rdata[13]), .Y(n174) );
  INVX1_RVT U333 ( .A(code_ram_rdata[29]), .Y(n173) );
  OA22X1_RVT U334 ( .A1(n174), .A2(n178), .A3(n173), .A4(n176), .Y(n175) );
  NAND2X0_RVT U335 ( .A1(n175), .A2(n180), .Y(i_iccm_drd_nxt[13]) );
  AO22X1_RVT U336 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[13]), .A3(n258), 
        .A4(i_iccm_drd_nxt[13]), .Y(code_drd[13]) );
  INVX1_RVT U337 ( .A(code_ram_rdata[14]), .Y(n179) );
  INVX1_RVT U338 ( .A(code_ram_rdata[30]), .Y(n177) );
  OA22X1_RVT U339 ( .A1(n179), .A2(n178), .A3(n177), .A4(n176), .Y(n181) );
  NAND2X0_RVT U340 ( .A1(n181), .A2(n180), .Y(i_iccm_drd_nxt[14]) );
  AO22X1_RVT U341 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[14]), .A3(n258), 
        .A4(i_iccm_drd_nxt[14]), .Y(code_drd[14]) );
  AO22X1_RVT U342 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[15]), .A3(n258), 
        .A4(i_iccm_drd_nxt[15]), .Y(code_drd[15]) );
  AO21X1_RVT U344 ( .A1(code_ram_rdata[16]), .A2(n186), .A3(n185), .Y(
        i_iccm_drd_nxt[16]) );
  AO22X1_RVT U345 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[16]), .A3(n258), 
        .A4(i_iccm_drd_nxt[16]), .Y(code_drd[16]) );
  AO21X1_RVT U346 ( .A1(n186), .A2(code_ram_rdata[17]), .A3(n185), .Y(
        i_iccm_drd_nxt[17]) );
  AO22X1_RVT U347 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[17]), .A3(n258), 
        .A4(i_iccm_drd_nxt[17]), .Y(code_drd[17]) );
  AO21X1_RVT U348 ( .A1(n186), .A2(code_ram_rdata[18]), .A3(n185), .Y(
        i_iccm_drd_nxt[18]) );
  AO22X1_RVT U349 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[18]), .A3(n258), 
        .A4(i_iccm_drd_nxt[18]), .Y(code_drd[18]) );
  AO21X1_RVT U350 ( .A1(n186), .A2(code_ram_rdata[19]), .A3(n185), .Y(
        i_iccm_drd_nxt[19]) );
  AO22X1_RVT U351 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[19]), .A3(n258), 
        .A4(i_iccm_drd_nxt[19]), .Y(code_drd[19]) );
  AO21X1_RVT U352 ( .A1(n186), .A2(code_ram_rdata[20]), .A3(n185), .Y(
        i_iccm_drd_nxt[20]) );
  AO22X1_RVT U353 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[20]), .A3(n258), 
        .A4(i_iccm_drd_nxt[20]), .Y(code_drd[20]) );
  AO21X1_RVT U354 ( .A1(n186), .A2(code_ram_rdata[21]), .A3(n185), .Y(
        i_iccm_drd_nxt[21]) );
  AO22X1_RVT U355 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[21]), .A3(n258), 
        .A4(i_iccm_drd_nxt[21]), .Y(code_drd[21]) );
  AO21X1_RVT U356 ( .A1(n186), .A2(code_ram_rdata[22]), .A3(n185), .Y(
        i_iccm_drd_nxt[22]) );
  AO22X1_RVT U358 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[22]), .A3(n258), 
        .A4(i_iccm_drd_nxt[22]), .Y(code_drd[22]) );
  AO21X1_RVT U359 ( .A1(n186), .A2(code_ram_rdata[23]), .A3(n185), .Y(
        i_iccm_drd_nxt[23]) );
  AO22X1_RVT U360 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[23]), .A3(n258), 
        .A4(i_iccm_drd_nxt[23]), .Y(code_drd[23]) );
  AO21X1_RVT U361 ( .A1(code_ram_rdata[24]), .A2(n186), .A3(n185), .Y(
        i_iccm_drd_nxt[24]) );
  AO22X1_RVT U362 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[24]), .A3(n258), 
        .A4(i_iccm_drd_nxt[24]), .Y(code_drd[24]) );
  AO21X1_RVT U363 ( .A1(n186), .A2(code_ram_rdata[25]), .A3(n185), .Y(
        i_iccm_drd_nxt[25]) );
  AO22X1_RVT U364 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[25]), .A3(n258), 
        .A4(i_iccm_drd_nxt[25]), .Y(code_drd[25]) );
  AO21X1_RVT U365 ( .A1(n186), .A2(code_ram_rdata[26]), .A3(n185), .Y(
        i_iccm_drd_nxt[26]) );
  AO22X1_RVT U366 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[26]), .A3(n258), 
        .A4(i_iccm_drd_nxt[26]), .Y(code_drd[26]) );
  AO21X1_RVT U367 ( .A1(n186), .A2(code_ram_rdata[27]), .A3(n185), .Y(
        i_iccm_drd_nxt[27]) );
  AO22X1_RVT U368 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[27]), .A3(n258), 
        .A4(i_iccm_drd_nxt[27]), .Y(code_drd[27]) );
  AO21X1_RVT U369 ( .A1(n186), .A2(code_ram_rdata[28]), .A3(n185), .Y(
        i_iccm_drd_nxt[28]) );
  AO22X1_RVT U370 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[28]), .A3(n258), 
        .A4(i_iccm_drd_nxt[28]), .Y(code_drd[28]) );
  AO21X1_RVT U371 ( .A1(n186), .A2(code_ram_rdata[29]), .A3(n185), .Y(
        i_iccm_drd_nxt[29]) );
  AO22X1_RVT U372 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[29]), .A3(n258), 
        .A4(i_iccm_drd_nxt[29]), .Y(code_drd[29]) );
  AO21X1_RVT U373 ( .A1(n186), .A2(code_ram_rdata[30]), .A3(n185), .Y(
        i_iccm_drd_nxt[30]) );
  AO22X1_RVT U374 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[30]), .A3(n260), 
        .A4(i_iccm_drd_nxt[30]), .Y(code_drd[30]) );
  AO21X1_RVT U375 ( .A1(n186), .A2(code_ram_rdata[31]), .A3(n185), .Y(
        i_iccm_drd_nxt[31]) );
  AO22X1_RVT U376 ( .A1(i_ld_rtn_again_r), .A2(i_iccm_drd_r[31]), .A3(n258), 
        .A4(i_iccm_drd_nxt[31]), .Y(code_drd[31]) );
  INVX1_RVT U377 ( .A(dmp_size[1]), .Y(n193) );
  INVX1_RVT U378 ( .A(dmp_size[0]), .Y(n192) );
  NAND2X0_RVT U379 ( .A1(n190), .A2(n189), .Y(n191) );
  AO221X1_RVT U381 ( .A1(dmp_size[1]), .A2(dmp_size[0]), .A3(n193), .A4(n192), 
        .A5(n203), .Y(n198) );
  AO21X1_RVT U382 ( .A1(dmp_size[1]), .A2(n269), .A3(n198), .Y(n196) );
  OA22X1_RVT U383 ( .A1(code_dmi_be[0]), .A2(n256), .A3(n195), .A4(n196), .Y(
        code_ram_be[0]) );
  OA22X1_RVT U384 ( .A1(code_dmi_be[1]), .A2(n256), .A3(n197), .A4(n196), .Y(
        code_ram_be[1]) );
  AO21X1_RVT U385 ( .A1(dmp_size[1]), .A2(dmp_addr[1]), .A3(n198), .Y(n201) );
  OA22X1_RVT U386 ( .A1(n199), .A2(n201), .A3(code_dmi_be[2]), .A4(n256), .Y(
        code_ram_be[2]) );
  OA22X1_RVT U387 ( .A1(n202), .A2(n201), .A3(code_dmi_be[3]), .A4(n256), .Y(
        code_ram_be[3]) );
  AO222X1_RVT U390 ( .A1(code_dmi_req), .A2(code_dmi_addr[2]), .A3(n270), .A4(
        next_pc[2]), .A5(dmp_addr[2]), .A6(n271), .Y(code_ram_addr[0]) );
  AO222X1_RVT U392 ( .A1(code_dmi_req), .A2(code_dmi_addr[3]), .A3(n270), .A4(
        next_pc[3]), .A5(dmp_addr[3]), .A6(n271), .Y(code_ram_addr[1]) );
  AO222X1_RVT U393 ( .A1(code_dmi_req), .A2(code_dmi_addr[4]), .A3(n270), .A4(
        next_pc[4]), .A5(dmp_addr[4]), .A6(n271), .Y(code_ram_addr[2]) );
  AO222X1_RVT U394 ( .A1(code_dmi_req), .A2(code_dmi_addr[5]), .A3(n270), .A4(
        next_pc[5]), .A5(dmp_addr[5]), .A6(n271), .Y(code_ram_addr[3]) );
  AO222X1_RVT U395 ( .A1(code_dmi_req), .A2(code_dmi_addr[6]), .A3(n270), .A4(
        next_pc[6]), .A5(dmp_addr[6]), .A6(n271), .Y(code_ram_addr[4]) );
  AO222X1_RVT U396 ( .A1(code_dmi_req), .A2(code_dmi_addr[7]), .A3(n270), .A4(
        next_pc[7]), .A5(dmp_addr[7]), .A6(n271), .Y(code_ram_addr[5]) );
  AO222X1_RVT U397 ( .A1(code_dmi_req), .A2(code_dmi_addr[8]), .A3(n270), .A4(
        next_pc[8]), .A5(dmp_addr[8]), .A6(n271), .Y(code_ram_addr[6]) );
  AO222X1_RVT U398 ( .A1(code_dmi_req), .A2(code_dmi_addr[9]), .A3(n270), .A4(
        next_pc[9]), .A5(dmp_addr[9]), .A6(n271), .Y(code_ram_addr[7]) );
  AO222X1_RVT U399 ( .A1(code_dmi_req), .A2(code_dmi_addr[10]), .A3(n270), 
        .A4(next_pc[10]), .A5(dmp_addr[10]), .A6(n271), .Y(code_ram_addr[8])
         );
  AO222X1_RVT U401 ( .A1(code_dmi_req), .A2(code_dmi_addr[11]), .A3(n270), 
        .A4(next_pc[11]), .A5(dmp_addr[11]), .A6(n271), .Y(code_ram_addr[9])
         );
  AO222X1_RVT U402 ( .A1(code_dmi_req), .A2(code_dmi_addr[12]), .A3(n270), 
        .A4(next_pc[12]), .A5(dmp_addr[12]), .A6(n271), .Y(code_ram_addr[10])
         );
  AO222X1_RVT U403 ( .A1(code_dmi_req), .A2(code_dmi_addr[13]), .A3(n270), 
        .A4(next_pc[13]), .A5(dmp_addr[13]), .A6(n271), .Y(code_ram_addr[11])
         );
  AO222X1_RVT U404 ( .A1(code_dmi_req), .A2(code_dmi_addr[14]), .A3(n270), 
        .A4(next_pc[14]), .A5(dmp_addr[14]), .A6(n271), .Y(code_ram_addr[12])
         );
  AO222X1_RVT U405 ( .A1(code_dmi_req), .A2(code_dmi_addr[15]), .A3(n270), 
        .A4(next_pc[15]), .A5(dmp_addr[15]), .A6(n271), .Y(code_ram_addr[13])
         );
  AO222X1_RVT U406 ( .A1(code_dmi_req), .A2(code_dmi_addr[16]), .A3(n270), 
        .A4(next_pc[16]), .A5(dmp_addr[16]), .A6(n271), .Y(code_ram_addr[14])
         );
  AO222X1_RVT U407 ( .A1(code_dmi_req), .A2(code_dmi_addr[17]), .A3(n270), 
        .A4(next_pc[17]), .A5(dmp_addr[17]), .A6(n271), .Y(code_ram_addr[15])
         );
  AO222X1_RVT U408 ( .A1(code_dmi_req), .A2(code_dmi_addr[18]), .A3(n270), 
        .A4(next_pc[18]), .A5(dmp_addr[18]), .A6(n271), .Y(code_ram_addr[16])
         );
  INVX1_RVT U409 ( .A(ivic), .Y(n209) );
  AND2X1_RVT U410 ( .A1(ivalid), .A2(n209), .Y(n212) );
  OA221X1_RVT U411 ( .A1(i_iccm_state_r[1]), .A2(ifetch), .A3(n251), .A4(
        i_iccm_state_r[0]), .A5(n209), .Y(n210) );
  OA21X1_RVT U412 ( .A1(n212), .A2(n210), .A3(i_iccm_busy_nxt), .Y(N99) );
  AO221X1_RVT U413 ( .A1(n212), .A2(n270), .A3(n212), .A4(ifetch), .A5(n210), 
        .Y(N98) );
  NAND2X0_RVT U380 ( .A1(n256), .A2(n191), .Y(n203) );
  INVX1_RVT U39 ( .A(code_dmi_req), .Y(n254) );
  INVX1_RVT U48 ( .A(rst_a), .Y(n261) );
  INVX1_RVT U49 ( .A(rst_a), .Y(n262) );
  INVX1_RVT U50 ( .A(rst_a), .Y(n263) );
  INVX1_RVT U63 ( .A(dmp_addr[0]), .Y(n268) );
  INVX1_RVT U65 ( .A(dmp_addr[1]), .Y(n269) );
  NBUFFX2_RVT U3 ( .A(code_ram_rdata[0]), .Y(code_dmi_rdata[0]) );
  NBUFFX2_RVT U5 ( .A(code_ram_rdata[2]), .Y(code_dmi_rdata[2]) );
  NBUFFX2_RVT U4 ( .A(code_ram_rdata[1]), .Y(code_dmi_rdata[1]) );
  NBUFFX2_RVT U7 ( .A(code_ram_rdata[4]), .Y(code_dmi_rdata[4]) );
  NBUFFX2_RVT U6 ( .A(code_ram_rdata[3]), .Y(code_dmi_rdata[3]) );
  NBUFFX2_RVT U9 ( .A(code_ram_rdata[6]), .Y(code_dmi_rdata[6]) );
  NBUFFX2_RVT U8 ( .A(code_ram_rdata[5]), .Y(code_dmi_rdata[5]) );
  NBUFFX2_RVT U11 ( .A(code_ram_rdata[8]), .Y(code_dmi_rdata[8]) );
  NBUFFX2_RVT U10 ( .A(code_ram_rdata[7]), .Y(code_dmi_rdata[7]) );
  NBUFFX2_RVT U13 ( .A(code_ram_rdata[10]), .Y(code_dmi_rdata[10]) );
  NBUFFX2_RVT U12 ( .A(code_ram_rdata[9]), .Y(code_dmi_rdata[9]) );
  NBUFFX2_RVT U15 ( .A(code_ram_rdata[12]), .Y(code_dmi_rdata[12]) );
  NBUFFX2_RVT U14 ( .A(code_ram_rdata[11]), .Y(code_dmi_rdata[11]) );
  NBUFFX2_RVT U21 ( .A(code_ram_rdata[18]), .Y(code_dmi_rdata[18]) );
  NBUFFX2_RVT U18 ( .A(code_ram_rdata[15]), .Y(code_dmi_rdata[15]) );
  NBUFFX2_RVT U23 ( .A(code_ram_rdata[20]), .Y(code_dmi_rdata[20]) );
  NBUFFX2_RVT U22 ( .A(code_ram_rdata[19]), .Y(code_dmi_rdata[19]) );
  NBUFFX2_RVT U26 ( .A(code_ram_rdata[23]), .Y(code_dmi_rdata[23]) );
  NBUFFX2_RVT U25 ( .A(code_ram_rdata[22]), .Y(code_dmi_rdata[22]) );
  NBUFFX2_RVT U28 ( .A(code_ram_rdata[25]), .Y(code_dmi_rdata[25]) );
  NBUFFX2_RVT U27 ( .A(code_ram_rdata[24]), .Y(code_dmi_rdata[24]) );
  NBUFFX2_RVT U30 ( .A(code_ram_rdata[27]), .Y(code_dmi_rdata[27]) );
  NBUFFX2_RVT U29 ( .A(code_ram_rdata[26]), .Y(code_dmi_rdata[26]) );
  NBUFFX2_RVT U32 ( .A(code_ram_rdata[29]), .Y(code_dmi_rdata[29]) );
  NBUFFX2_RVT U31 ( .A(code_ram_rdata[28]), .Y(code_dmi_rdata[28]) );
  NBUFFX2_RVT U34 ( .A(code_ram_rdata[31]), .Y(code_dmi_rdata[31]) );
  NBUFFX2_RVT U33 ( .A(code_ram_rdata[30]), .Y(code_dmi_rdata[30]) );
  AND2X1_RVT U64 ( .A1(n197), .A2(n256), .Y(n114) );
  NAND2X0_RVT U35 ( .A1(code_ldvalid_r), .A2(hold_loc), .Y(n120) );
  AND2X1_RVT U72 ( .A1(n195), .A2(n256), .Y(n110) );
  AND2X1_RVT U74 ( .A1(n199), .A2(n256), .Y(n109) );
  AND2X1_RVT U68 ( .A1(n202), .A2(n256), .Y(n108) );
  NAND3X0_RVT U57 ( .A1(n254), .A2(n190), .A3(n189), .Y(i_iccm_busy_nxt) );
  OR2X1_RVT U51 ( .A1(N122), .A2(n267), .Y(ivalid) );
  AO21X1_RVT U343 ( .A1(i_dmp_sex_r), .A2(n183), .A3(n182), .Y(n185) );
  NAND2X0_RVT U216 ( .A1(i_dmp_sex_r), .A2(n154), .Y(n180) );
  OR2X1_RVT U47 ( .A1(i_iccm_state_r[0]), .A2(n251), .Y(n4) );
  INVX1_RVT U67 ( .A(i_iccm_busy_nxt), .Y(n270) );
  INVX1_RVT U70 ( .A(n203), .Y(n271) );
  INVX1_RVT U53 ( .A(n4), .Y(n265) );
  INVX1_RVT U41 ( .A(code_dmi_req), .Y(n256) );
  INVX1_RVT U43 ( .A(i_ld_rtn_again_r), .Y(n258) );
  INVX1_RVT U45 ( .A(i_ld_rtn_again_r), .Y(n260) );
  INVX1_RVT U61 ( .A(n4), .Y(n267) );
  NOR2X0_RVT U205 ( .A1(i_dmp_size_r[0]), .A2(i_dmp_size_r[1]), .Y(n186) );
  OR3X2_RVT U60 ( .A1(test_mode), .A2(i_iccm_busy_r), .A3(n8), .Y(
        code_ram_ck_en) );
endmodule


module cpu_isle_if_sys_0 ( clk_ungated, code_ram_rdata, rst_a, test_mode, 
        ck_disable, ivic, dmp_mload, dmp_mstore, next_pc, ifetch, dmp_dwr, 
        dmp_en3, dmp_addr, dmp_size, dmp_sex, hold_loc, is_code_ram, 
        code_dmi_req, code_dmi_addr, code_dmi_wdata, code_dmi_wr, code_dmi_be, 
        code_ram_addr, code_ram_wdata, code_ram_wr, code_ram_be, 
        code_ram_ck_en, code_stall_ldst, ic_busy, ivalid, p1iw, code_drd, 
        code_ldvalid_r, code_dmi_rdata );
  input [31:0] code_ram_rdata;
  input [23:0] next_pc;
  input [31:0] dmp_dwr;
  input [31:0] dmp_addr;
  input [1:0] dmp_size;
  input [31:0] code_dmi_addr;
  input [31:0] code_dmi_wdata;
  input [3:0] code_dmi_be;
  output [16:0] code_ram_addr;
  output [31:0] code_ram_wdata;
  output [3:0] code_ram_be;
  output [31:0] p1iw;
  output [31:0] code_drd;
  output [31:0] code_dmi_rdata;
  input clk_ungated, rst_a, test_mode, ck_disable, ivic, dmp_mload, dmp_mstore,
         ifetch, dmp_en3, dmp_sex, hold_loc, is_code_ram, code_dmi_req,
         code_dmi_wr;
  output code_ram_wr, code_ram_ck_en, code_stall_ldst, ic_busy, ivalid,
         code_ldvalid_r;
  wire   n35, n36;

  cpu_isle_iccm_control_0 iiccm_control ( .clk_ungated(clk_ungated), .rst_a(
        rst_a), .ck_disable(ck_disable), .test_mode(test_mode), .ivic(ivic), 
        .code_ram_rdata(code_ram_rdata), .ifetch(ifetch), .next_pc({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, next_pc[18:2], 1'b0, 1'b0}), .dmp_dwr(dmp_dwr), 
        .dmp_en3(dmp_en3), .dmp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, dmp_addr[18:2], n36, n35}), 
        .dmp_mload(dmp_mload), .dmp_mstore(dmp_mstore), .dmp_size(dmp_size), 
        .dmp_sex(dmp_sex), .hold_loc(hold_loc), .is_code_ram(is_code_ram), 
        .code_dmi_req(code_dmi_req), .code_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        code_dmi_addr[18:2], 1'b0, 1'b0}), .code_dmi_wdata(code_dmi_wdata), 
        .code_dmi_wr(code_dmi_wr), .code_dmi_be(code_dmi_be), .code_ram_addr(
        code_ram_addr), .code_ram_wdata(code_ram_wdata), .code_ram_wr(
        code_ram_wr), .code_ram_be(code_ram_be), .code_ram_ck_en(
        code_ram_ck_en), .p1iw(p1iw), .ivalid(ivalid), .code_drd(code_drd), 
        .code_ldvalid_r(code_ldvalid_r), .code_dmi_rdata(code_dmi_rdata) );
  NBUFFX2_RVT U36 ( .A(dmp_addr[1]), .Y(n36) );
  NBUFFX2_RVT U35 ( .A(dmp_addr[0]), .Y(n35) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_inst_align_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_inst_align_0 ( clk, rst_a, p4_docmprel, p2b_dojcc, p2_dorel, 
        p2_dopred, do_loop_a, do_inst_step_r, en1, en2, en2b, h_pcwr, h_pcwr32, 
        h_status32, ifetch_aligned, ivalid, ivic, kill_tagged_p1, 
        misaligned_target, p1iw, pcounter_jmp_restart_r, p2int, p2limm, 
        pcen_niv, ifetch, ivalid_aligned, p1inst_16, p1iw_aligned_a, 
        aligner_do_pc_plus_8, aligner_pc_enable );
  input [31:0] p1iw;
  output [31:0] p1iw_aligned_a;
  input clk, rst_a, p4_docmprel, p2b_dojcc, p2_dorel, p2_dopred, do_loop_a,
         do_inst_step_r, en1, en2, en2b, h_pcwr, h_pcwr32, h_status32,
         ifetch_aligned, ivalid, ivic, kill_tagged_p1, misaligned_target,
         pcounter_jmp_restart_r, p2int, p2limm, pcen_niv;
  output ifetch, ivalid_aligned, p1inst_16, aligner_do_pc_plus_8,
         aligner_pc_enable;
  wire   i_instword_2_is_16_bit_a, i_buffer_valid_r, N44, net20381, n49, n3,
         n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18,
         n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n31, n32, n33,
         n34, n35, n36, n38, n40, n41, n42, n43, n440, n45, n46, n47, n50, n51,
         n52, n53, n56, n57, n58, n59, n60, n61;
  wire   [16:0] i_buffer_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_inst_align_0 clk_gate_i_buffer_r_reg ( .CLK(
        clk), .EN(N44), .ENCLK(net20381), .TE(1'b0) );
  DFFARX1_RVT i_buffer_r_reg_16_ ( .D(i_instword_2_is_16_bit_a), .CLK(net20381), .RSTB(n57), .Q(i_buffer_r[16]) );
  DFFARX1_RVT i_buffer_r_reg_15_ ( .D(p1iw[31]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[15]) );
  DFFARX1_RVT i_buffer_r_reg_14_ ( .D(p1iw[30]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[14]) );
  DFFARX1_RVT i_buffer_r_reg_13_ ( .D(p1iw[29]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[13]) );
  DFFARX1_RVT i_buffer_r_reg_12_ ( .D(p1iw[28]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[12]) );
  DFFARX1_RVT i_buffer_r_reg_11_ ( .D(p1iw[27]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[11]) );
  DFFARX1_RVT i_buffer_r_reg_10_ ( .D(p1iw[26]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[10]) );
  DFFARX1_RVT i_buffer_r_reg_9_ ( .D(p1iw[25]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[9]) );
  DFFARX1_RVT i_buffer_r_reg_8_ ( .D(p1iw[24]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[8]) );
  DFFARX1_RVT i_buffer_r_reg_7_ ( .D(p1iw[23]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[7]) );
  DFFARX1_RVT i_buffer_r_reg_6_ ( .D(p1iw[22]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[6]) );
  DFFARX1_RVT i_buffer_r_reg_5_ ( .D(p1iw[21]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[5]) );
  DFFARX1_RVT i_buffer_r_reg_4_ ( .D(p1iw[20]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[4]) );
  DFFARX1_RVT i_buffer_r_reg_3_ ( .D(p1iw[19]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[3]) );
  DFFARX1_RVT i_buffer_r_reg_2_ ( .D(p1iw[18]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[2]) );
  DFFARX1_RVT i_buffer_r_reg_1_ ( .D(p1iw[17]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[1]) );
  DFFARX1_RVT i_buffer_r_reg_0_ ( .D(p1iw[16]), .CLK(net20381), .RSTB(n57), 
        .Q(i_buffer_r[0]) );
  DFFARX1_RVT i_buffer_valid_r_reg ( .D(n49), .CLK(clk), .RSTB(n57), .Q(
        i_buffer_valid_r), .QN(n56) );
  AO21X1_RVT U7 ( .A1(p1iw[29]), .A2(p1iw[30]), .A3(p1iw[31]), .Y(
        i_instword_2_is_16_bit_a) );
  AO21X1_RVT U12 ( .A1(p1iw[13]), .A2(p1iw[14]), .A3(p1iw[15]), .Y(n45) );
  NAND3X0_RVT U13 ( .A1(n46), .A2(n58), .A3(n45), .Y(n32) );
  NAND3X0_RVT U16 ( .A1(i_buffer_r[16]), .A2(n59), .A3(n46), .Y(n7) );
  INVX1_RVT U18 ( .A(i_instword_2_is_16_bit_a), .Y(n4) );
  INVX1_RVT U19 ( .A(kill_tagged_p1), .Y(n22) );
  AND2X1_RVT U20 ( .A1(n22), .A2(n38), .Y(n3) );
  INVX1_RVT U22 ( .A(aligner_pc_enable), .Y(n5) );
  NAND2X0_RVT U24 ( .A1(i_buffer_r[16]), .A2(n46), .Y(n6) );
  INVX1_RVT U27 ( .A(n7), .Y(n24) );
  AO22X1_RVT U28 ( .A1(n24), .A2(i_buffer_r[10]), .A3(aligner_do_pc_plus_8), 
        .A4(p1iw[12]), .Y(n11) );
  INVX1_RVT U29 ( .A(n32), .Y(n25) );
  AO22X1_RVT U32 ( .A1(n25), .A2(p1iw[10]), .A3(n61), .A4(p1iw[28]), .Y(n10)
         );
  OR2X1_RVT U33 ( .A1(n11), .A2(n10), .Y(n12) );
  AO21X1_RVT U34 ( .A1(n60), .A2(p1iw[26]), .A3(n12), .Y(p1iw_aligned_a[12])
         );
  AO22X1_RVT U35 ( .A1(p1iw[7]), .A2(aligner_do_pc_plus_8), .A3(n24), .A4(
        i_buffer_r[6]), .Y(n14) );
  AO22X1_RVT U36 ( .A1(p1iw[23]), .A2(n61), .A3(n25), .A4(p1iw[6]), .Y(n13) );
  OR2X1_RVT U37 ( .A1(n14), .A2(n13), .Y(n15) );
  AO21X1_RVT U38 ( .A1(n60), .A2(p1iw[22]), .A3(n15), .Y(p1iw_aligned_a[7]) );
  AO22X1_RVT U39 ( .A1(n24), .A2(i_buffer_r[5]), .A3(aligner_do_pc_plus_8), 
        .A4(p1iw[6]), .Y(n17) );
  AO22X1_RVT U40 ( .A1(n25), .A2(p1iw[5]), .A3(n61), .A4(p1iw[22]), .Y(n16) );
  OR2X1_RVT U41 ( .A1(n17), .A2(n16), .Y(n18) );
  AO21X1_RVT U42 ( .A1(n60), .A2(p1iw[21]), .A3(n18), .Y(p1iw_aligned_a[6]) );
  AO21X1_RVT U44 ( .A1(aligner_pc_enable), .A2(ivalid), .A3(ifetch_aligned), 
        .Y(ifetch) );
  AO21X1_RVT U45 ( .A1(pcen_niv), .A2(en1), .A3(aligner_pc_enable), .Y(n21) );
  OR2X1_RVT U46 ( .A1(misaligned_target), .A2(p1iw[15]), .Y(n19) );
  NAND4X0_RVT U48 ( .A1(ivalid), .A2(n22), .A3(n21), .A4(n20), .Y(n50) );
  INVX1_RVT U49 ( .A(n50), .Y(n23) );
  AND2X1_RVT U50 ( .A1(n23), .A2(ifetch), .Y(N44) );
  AO22X1_RVT U51 ( .A1(n61), .A2(p1iw[16]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[0]), .Y(p1iw_aligned_a[0]) );
  AO22X1_RVT U52 ( .A1(n61), .A2(p1iw[17]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[1]), .Y(p1iw_aligned_a[1]) );
  AO22X1_RVT U53 ( .A1(n61), .A2(p1iw[18]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[2]), .Y(p1iw_aligned_a[2]) );
  AO22X1_RVT U54 ( .A1(n61), .A2(p1iw[19]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[3]), .Y(p1iw_aligned_a[3]) );
  AO22X1_RVT U55 ( .A1(n61), .A2(p1iw[20]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[4]), .Y(p1iw_aligned_a[4]) );
  AO22X1_RVT U56 ( .A1(n61), .A2(p1iw[21]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[5]), .Y(p1iw_aligned_a[5]) );
  AO22X1_RVT U57 ( .A1(n25), .A2(p1iw[7]), .A3(n24), .A4(i_buffer_r[7]), .Y(
        n26) );
  AO21X1_RVT U58 ( .A1(n60), .A2(p1iw[23]), .A3(n26), .Y(n29) );
  AO22X1_RVT U59 ( .A1(n61), .A2(p1iw[24]), .A3(p1iw[8]), .A4(
        aligner_do_pc_plus_8), .Y(n27) );
  AO22X1_RVT U61 ( .A1(n61), .A2(p1iw[25]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[9]), .Y(n28) );
  AO22X1_RVT U63 ( .A1(n61), .A2(p1iw[26]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[10]), .Y(p1iw_aligned_a[10]) );
  AO22X1_RVT U64 ( .A1(n61), .A2(p1iw[27]), .A3(aligner_do_pc_plus_8), .A4(
        p1iw[11]), .Y(p1iw_aligned_a[11]) );
  AO22X1_RVT U65 ( .A1(p1iw[29]), .A2(n61), .A3(p1iw[13]), .A4(
        aligner_do_pc_plus_8), .Y(p1iw_aligned_a[13]) );
  AO22X1_RVT U66 ( .A1(p1iw[30]), .A2(n61), .A3(p1iw[14]), .A4(
        aligner_do_pc_plus_8), .Y(p1iw_aligned_a[14]) );
  AO22X1_RVT U67 ( .A1(p1iw[31]), .A2(n61), .A3(p1iw[15]), .A4(
        aligner_do_pc_plus_8), .Y(p1iw_aligned_a[15]) );
  AO22X1_RVT U74 ( .A1(n60), .A2(p1iw[21]), .A3(n59), .A4(i_buffer_r[5]), .Y(
        n33) );
  AO21X1_RVT U75 ( .A1(p1iw[5]), .A2(n40), .A3(n33), .Y(p1iw_aligned_a[21]) );
  AO22X1_RVT U76 ( .A1(n60), .A2(p1iw[22]), .A3(n59), .A4(i_buffer_r[6]), .Y(
        n34) );
  AO21X1_RVT U77 ( .A1(p1iw[6]), .A2(n40), .A3(n34), .Y(p1iw_aligned_a[22]) );
  AO22X1_RVT U78 ( .A1(p1iw[7]), .A2(n40), .A3(n59), .A4(i_buffer_r[7]), .Y(
        n35) );
  AO21X1_RVT U79 ( .A1(n60), .A2(p1iw[23]), .A3(n35), .Y(p1iw_aligned_a[23])
         );
  AO222X1_RVT U80 ( .A1(n40), .A2(p1iw[8]), .A3(n59), .A4(i_buffer_r[8]), .A5(
        n60), .A6(p1iw[24]), .Y(p1iw_aligned_a[24]) );
  AO22X1_RVT U82 ( .A1(n60), .A2(p1iw[26]), .A3(n59), .A4(i_buffer_r[10]), .Y(
        n36) );
  AO21X1_RVT U83 ( .A1(p1iw[10]), .A2(n40), .A3(n36), .Y(p1iw_aligned_a[26])
         );
  AO222X1_RVT U87 ( .A1(n40), .A2(p1iw[14]), .A3(n59), .A4(i_buffer_r[14]), 
        .A5(p1iw[30]), .A6(n60), .Y(p1iw_aligned_a[30]) );
  AO222X1_RVT U88 ( .A1(n40), .A2(p1iw[15]), .A3(n59), .A4(i_buffer_r[15]), 
        .A5(p1iw[31]), .A6(n38), .Y(p1iw_aligned_a[31]) );
  AO222X1_RVT U89 ( .A1(en2), .A2(p2_dorel), .A3(en2), .A4(p2_dopred), .A5(en2), .A6(p2int), .Y(n41) );
  OR2X1_RVT U90 ( .A1(n41), .A2(p4_docmprel), .Y(n42) );
  AO21X1_RVT U91 ( .A1(en2b), .A2(p2b_dojcc), .A3(n42), .Y(n43) );
  OA221X1_RVT U92 ( .A1(pcounter_jmp_restart_r), .A2(pcen_niv), .A3(
        pcounter_jmp_restart_r), .A4(n43), .A5(ivalid), .Y(n53) );
  AND4X1_RVT U93 ( .A1(misaligned_target), .A2(i_buffer_r[16]), .A3(
        ifetch_aligned), .A4(n46), .Y(n440) );
  OA21X1_RVT U94 ( .A1(do_loop_a), .A2(n440), .A3(en1), .Y(n52) );
  NAND2X0_RVT U95 ( .A1(n46), .A2(n45), .Y(n47) );
  AO22X1_RVT U96 ( .A1(n56), .A2(n50), .A3(n58), .A4(n47), .Y(n51) );
  NOR4X1_RVT U97 ( .A1(n53), .A2(n52), .A3(ivic), .A4(n51), .Y(n49) );
  NAND3X0_RVT U30 ( .A1(n9), .A2(n32), .A3(n8), .Y(n31) );
  NAND2X0_RVT U9 ( .A1(n38), .A2(i_instword_2_is_16_bit_a), .Y(n9) );
  INVX1_RVT U3 ( .A(rst_a), .Y(n57) );
  OR2X1_RVT U60 ( .A1(n29), .A2(n27), .Y(p1iw_aligned_a[8]) );
  OR2X1_RVT U62 ( .A1(n29), .A2(n28), .Y(p1iw_aligned_a[9]) );
  AO222X1_RVT U70 ( .A1(n40), .A2(p1iw[1]), .A3(n59), .A4(i_buffer_r[1]), .A5(
        n60), .A6(p1iw[17]), .Y(p1iw_aligned_a[17]) );
  AO222X1_RVT U69 ( .A1(n40), .A2(p1iw[0]), .A3(n59), .A4(i_buffer_r[0]), .A5(
        n60), .A6(p1iw[16]), .Y(p1iw_aligned_a[16]) );
  AO222X1_RVT U72 ( .A1(n40), .A2(p1iw[3]), .A3(n59), .A4(i_buffer_r[3]), .A5(
        n60), .A6(p1iw[19]), .Y(p1iw_aligned_a[19]) );
  AO222X1_RVT U71 ( .A1(n40), .A2(p1iw[2]), .A3(n59), .A4(i_buffer_r[2]), .A5(
        n60), .A6(p1iw[18]), .Y(p1iw_aligned_a[18]) );
  AO222X1_RVT U81 ( .A1(n40), .A2(p1iw[9]), .A3(n59), .A4(i_buffer_r[9]), .A5(
        n60), .A6(p1iw[25]), .Y(p1iw_aligned_a[25]) );
  AO222X1_RVT U73 ( .A1(n40), .A2(p1iw[4]), .A3(n59), .A4(i_buffer_r[4]), .A5(
        n60), .A6(p1iw[20]), .Y(p1iw_aligned_a[20]) );
  AO222X1_RVT U85 ( .A1(n40), .A2(p1iw[12]), .A3(n59), .A4(i_buffer_r[12]), 
        .A5(n60), .A6(p1iw[28]), .Y(p1iw_aligned_a[28]) );
  AO222X1_RVT U84 ( .A1(n40), .A2(p1iw[11]), .A3(n59), .A4(i_buffer_r[11]), 
        .A5(n60), .A6(p1iw[27]), .Y(p1iw_aligned_a[27]) );
  AO222X1_RVT U86 ( .A1(n40), .A2(p1iw[13]), .A3(n59), .A4(i_buffer_r[13]), 
        .A5(p1iw[29]), .A6(n60), .Y(p1iw_aligned_a[29]) );
  NAND2X0_RVT U68 ( .A1(n32), .A2(n31), .Y(n40) );
  AO21X1_RVT U47 ( .A1(p1iw[13]), .A2(p1iw[14]), .A3(n19), .Y(n20) );
  NAND3X0_RVT U17 ( .A1(n9), .A2(n32), .A3(n7), .Y(p1inst_16) );
  AND2X1_RVT U23 ( .A1(ivalid), .A2(n5), .Y(ivalid_aligned) );
  AND2X1_RVT U25 ( .A1(n59), .A2(n6), .Y(aligner_do_pc_plus_8) );
  OA21X1_RVT U21 ( .A1(n4), .A2(p2limm), .A3(n3), .Y(aligner_pc_enable) );
  NAND2X0_RVT U14 ( .A1(i_buffer_valid_r), .A2(misaligned_target), .Y(n8) );
  AND2X1_RVT U8 ( .A1(misaligned_target), .A2(n56), .Y(n38) );
  INVX1_RVT U6 ( .A(n9), .Y(n60) );
  INVX1_RVT U11 ( .A(n31), .Y(n61) );
  INVX1_RVT U4 ( .A(misaligned_target), .Y(n58) );
  INVX1_RVT U5 ( .A(n8), .Y(n59) );
  INVX1_RVT U10 ( .A(p2limm), .Y(n46) );
endmodule


module cpu_isle_registers_0 ( clk_ungated, code_ram_rdata, en, rst_a, 
        test_mode, ck_disable, clk, s1en, s2en, en2, mstore2b, p2opcode, 
        p2subopcode, p2iv, en2b, p2b_iv, aux_addr, aux_dataw, aux_write, 
        h_addr, h_read, s1a, s2a, fs2a, wba, wbdata, wben, core_access, 
        sc_reg1, sc_reg2, ux2data_2_pc, ux1data, ux2data, do_inst_step_r, 
        h_pcwr, h_pcwr32, ivic, ldvalid, dmp_mload, dmp_mstore, p1int, p2int, 
        p2bint, pcounter_jmp_restart_r, regadr, x_idecode2b, en1, 
        ifetch_aligned, pcen, pcen_niv, p2_dopred, p2_dorel, p2_iw_r, 
        p2_lp_instr, p2_s1a, p2_s2a, p2condtrue, p2limm, p2minoropcode, 
        p2subopcode3_r, p2subopcode4_r, p2subopcode5_r, p2subopcode6_r, 
        p2subopcode7_r, p2b_abs_op, p2b_alu_op, p2b_arithiv, p2b_blcc_a, 
        p2b_delay_slot, p2b_dojcc, p2b_jlcc_a, p2b_limm, p2b_lr, p2b_neg_op, 
        p2b_not_op, p2b_shift_by_one_a, p2b_shift_by_three_a, 
        p2b_shift_by_two_a, p2b_shift_by_zero_a, p2b_shimm_data, 
        p2b_shimm_s1_a, p2b_shimm_s2_a, sc_load1, sc_load2, p4_docmprel, 
        loopcount_hit_a, kill_p1_nlp_a, kill_tagged_p1, currentpc_r, 
        misaligned_target, pc_is_linear_r, next_pc, last_pc_plus_len, p2b_pc_r, 
        p2_target, p2_s1val_tmp_r, drd, p3res_sc, p3result, lmulres_r, 
        hold_host, cr_hostr, h_status32, dmp_dwr, dmp_en3, dmp_addr, dmp_size, 
        dmp_sex, hold_loc, is_code_ram, code_dmi_req, code_dmi_addr, 
        code_dmi_wdata, code_dmi_wr, code_dmi_be, code_ram_addr, 
        code_ram_wdata, code_ram_wr, code_ram_be, code_ram_ck_en, s1bus, s2bus, 
        ext_s1val, ext_s2val, ivalid_aligned, loop_kill_p1_a, 
        loop_int_holdoff_a, loopend_hit_a, p1iw_aligned_a, code_stall_ldst, 
        s2val, ic_busy, aligner_do_pc_plus_8, aligner_pc_enable, ivalid, 
        loopstart_r, p1inst_16, do_loop_a, qd_b, x2data_2_pc, s1val, 
        s2val_inverted_r, dwr, h_rr_data, loopend_r, sr_xhold_host_a, p1iw, 
        code_drd, code_ldvalid_r, code_dmi_rdata );
  input [31:0] code_ram_rdata;
  input [4:0] p2opcode;
  input [5:0] p2subopcode;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [5:0] s1a;
  input [5:0] s2a;
  input [5:0] fs2a;
  input [5:0] wba;
  input [31:0] wbdata;
  input [31:0] ux2data_2_pc;
  input [31:0] ux1data;
  input [31:0] ux2data;
  input [5:0] regadr;
  input [31:0] p2_iw_r;
  input [5:0] p2_s1a;
  input [5:0] p2_s2a;
  input [5:0] p2minoropcode;
  input [2:0] p2subopcode3_r;
  input [1:0] p2subopcode5_r;
  input [2:0] p2subopcode6_r;
  input [1:0] p2subopcode7_r;
  input [1:0] p2b_alu_op;
  input [12:0] p2b_shimm_data;
  input [23:0] currentpc_r;
  input [23:0] next_pc;
  input [23:0] last_pc_plus_len;
  input [23:0] p2b_pc_r;
  input [23:0] p2_target;
  input [31:0] p2_s1val_tmp_r;
  input [31:0] drd;
  input [31:0] p3res_sc;
  input [31:0] p3result;
  input [63:0] lmulres_r;
  input [31:0] dmp_dwr;
  input [31:0] dmp_addr;
  input [1:0] dmp_size;
  input [31:0] code_dmi_addr;
  input [31:0] code_dmi_wdata;
  input [3:0] code_dmi_be;
  output [16:0] code_ram_addr;
  output [31:0] code_ram_wdata;
  output [3:0] code_ram_be;
  output [31:0] s1bus;
  output [31:0] s2bus;
  output [31:0] ext_s1val;
  output [31:0] ext_s2val;
  output [31:0] p1iw_aligned_a;
  output [31:0] s2val;
  output [23:0] loopstart_r;
  output [31:0] qd_b;
  output [31:0] x2data_2_pc;
  output [31:0] s1val;
  output [31:0] dwr;
  output [31:0] h_rr_data;
  output [23:0] loopend_r;
  output [31:0] p1iw;
  output [31:0] code_drd;
  output [31:0] code_dmi_rdata;
  input clk_ungated, en, rst_a, test_mode, ck_disable, clk, s1en, s2en, en2,
         mstore2b, p2iv, en2b, p2b_iv, aux_write, h_read, wben, core_access,
         sc_reg1, sc_reg2, do_inst_step_r, h_pcwr, h_pcwr32, ivic, ldvalid,
         dmp_mload, dmp_mstore, p1int, p2int, p2bint, pcounter_jmp_restart_r,
         x_idecode2b, en1, ifetch_aligned, pcen, pcen_niv, p2_dopred, p2_dorel,
         p2_lp_instr, p2condtrue, p2limm, p2subopcode4_r, p2b_abs_op,
         p2b_arithiv, p2b_blcc_a, p2b_delay_slot, p2b_dojcc, p2b_jlcc_a,
         p2b_limm, p2b_lr, p2b_neg_op, p2b_not_op, p2b_shift_by_one_a,
         p2b_shift_by_three_a, p2b_shift_by_two_a, p2b_shift_by_zero_a,
         p2b_shimm_s1_a, p2b_shimm_s2_a, sc_load1, sc_load2, p4_docmprel,
         loopcount_hit_a, kill_p1_nlp_a, kill_tagged_p1, misaligned_target,
         pc_is_linear_r, hold_host, cr_hostr, h_status32, dmp_en3, dmp_sex,
         hold_loc, is_code_ram, code_dmi_req, code_dmi_wr;
  output code_ram_wr, code_ram_ck_en, ivalid_aligned, loop_kill_p1_a,
         loop_int_holdoff_a, loopend_hit_a, code_stall_ldst, ic_busy,
         aligner_do_pc_plus_8, aligner_pc_enable, ivalid, p1inst_16, do_loop_a,
         s2val_inverted_r, sr_xhold_host_a, code_ldvalid_r;
  wire   n391, i_ifetch, n335, n337, n338, n339, n340, n341, n342, n343, n344,
         n345, n346, n347, n348, n349, n350, n351, n352, n353, n354, n355,
         n356, n357, n358, n359, n360, n361, n362, n363, n364, n365, n366,
         n367, n368, n369, n370, n371, n372, n373, n374, n375, n376, n377,
         n378, n379, n380, n381, n382, n383, n384, n385, n386, n387, n388,
         n389, n390, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116;
  wire   [303:334] n;
  wire   [31:0] i_x1data;
  wire   [31:0] i_x2data;

  cpu_isle_coreregs_0 icoreregs ( .en(1'b0), .rst_a(rst_a), .test_mode(
        test_mode), .clk(clk), .s1en(s1en), .s2en(s2en), .en2(en2), .mstore2b(
        mstore2b), .p2iv(p2iv), .en2b(en2b), .p2b_iv(p2b_iv), .aux_addr({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, aux_addr[15:1], n387}), .aux_dataw({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, aux_dataw[23:3], n388, n389, 1'b0}), 
        .aux_write(aux_write), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .h_read(1'b0), .s1a(s1a), .s2a(s2a), .fs2a({n342, n341, 
        n340, n339, n338, n337}), .wba(wba), .wbdata({n386, n385, n384, n383, 
        n382, n381, n380, n379, n378, n377, n376, n375, n374, n373, n372, n371, 
        n370, n369, n368, n367, n366, n365, n364, n363, n362, n361, n360, n359, 
        n358, n357, n356, n355}), .wben(wben), .core_access(1'b0), .sc_reg1(
        sc_reg1), .sc_reg2(sc_reg2), .ldvalid(1'b0), .p1int(p1int), .p2int(
        p2int), .p2bint(p2bint), .pcounter_jmp_restart_r(
        pcounter_jmp_restart_r), .regadr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .x_idecode2b(x_idecode2b), .en1(en1), .pcen(pcen), .p2_iw_r({n353, 
        n352, p2_iw_r[29], n351, p2_iw_r[27], n350, p2_iw_r[25], n349, 
        p2_iw_r[23:21], n348, n347, p2_iw_r[18:6], n346, n345, n344, n343, 
        p2_iw_r[1:0]}), .p2_lp_instr(p2_lp_instr), .p2_s1a({1'b0, p2_s1a[4:0]}), .p2_s2a({1'b0, p2_s2a[4:0]}), .p2condtrue(p2condtrue), .p2b_abs_op(
        p2b_abs_op), .p2b_alu_op({p2b_alu_op[1], 1'b0}), .p2b_arithiv(
        p2b_arithiv), .p2b_blcc_a(p2b_blcc_a), .p2b_delay_slot(p2b_delay_slot), 
        .p2b_jlcc_a(p2b_jlcc_a), .p2b_limm(p2b_limm), .p2b_lr(p2b_lr), 
        .p2b_neg_op(p2b_neg_op), .p2b_not_op(p2b_not_op), .p2b_shift_by_one_a(
        p2b_shift_by_one_a), .p2b_shift_by_three_a(p2b_shift_by_three_a), 
        .p2b_shift_by_two_a(p2b_shift_by_two_a), .p2b_shift_by_zero_a(
        p2b_shift_by_zero_a), .p2b_shimm_data(p2b_shimm_data), 
        .p2b_shimm_s1_a(p2b_shimm_s1_a), .p2b_shimm_s2_a(p2b_shimm_s2_a), 
        .sc_load1(sc_load1), .sc_load2(sc_load2), .loopcount_hit_a(
        loopcount_hit_a), .kill_p1_nlp_a(kill_p1_nlp_a), .currentpc_r({
        currentpc_r[23:1], 1'b0}), .pc_is_linear_r(pc_is_linear_r), 
        .last_pc_plus_len({last_pc_plus_len[23:1], 1'b0}), .p2b_pc_r({
        p2b_pc_r[23:2], 1'b0, 1'b0}), .p2_target({p2_target[23:1], 1'b0}), 
        .p2_s1val_tmp_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        p2_s1val_tmp_r[23:1], 1'b0}), .drd(drd), .p3res_sc(p3res_sc), 
        .p3result({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, p3result[7:0]}), .x1data(i_x1data), .x2data(i_x2data), 
        .hold_host(1'b0), .cr_hostr(1'b0), .s1bus({SYNOPSYS_UNCONNECTED_1, 
        SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
        SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25, 
        SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
        SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29, 
        SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
        SYNOPSYS_UNCONNECTED_32}), .s2bus({SYNOPSYS_UNCONNECTED_33, 
        SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
        SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
        SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39, 
        SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
        SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
        SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
        SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
        SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
        SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55, 
        SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57, 
        SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59, 
        SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61, 
        SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
        SYNOPSYS_UNCONNECTED_64}), .ext_s1val(ext_s1val), .ext_s2val(ext_s2val), .loop_kill_p1_a(loop_kill_p1_a), .loop_int_holdoff_a(loop_int_holdoff_a), 
        .loopend_hit_a(loopend_hit_a), .s2val({s2val[31:3], n391, s2val[1:0]}), 
        .loopstart_r({loopstart_r[23:1], SYNOPSYS_UNCONNECTED_65}), 
        .do_loop_a(do_loop_a), .qd_b({SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, qd_b[23:1], SYNOPSYS_UNCONNECTED_74}), 
        .s1val(s1val), .s2val_inverted_r(s2val_inverted_r), .dwr(dwr), 
        .h_rr_data({SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84, 
        SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86, 
        SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88, 
        SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90, 
        SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92, 
        SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94, 
        SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96, 
        SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98, 
        SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100, 
        SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102, 
        SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104, 
        SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106}), .loopend_r({
        loopend_r[23:1], SYNOPSYS_UNCONNECTED_107}) );
  cpu_isle_xcoreregs_0 ixcoreregs ( .clk(1'b0), .rst_a(1'b0), .p2minoropcode({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2opcode({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p2subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2subopcode3_r({1'b0, 1'b0, 1'b0}), .p2subopcode4_r(1'b0), 
        .p2subopcode5_r({1'b0, 1'b0}), .p2subopcode6_r({1'b0, 1'b0, 1'b0}), 
        .p2subopcode7_r({1'b0, 1'b0}), .lmulres_r(lmulres_r), .s1a(s1a), .s2a(
        s2a), .wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .wbdata({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .wben(1'b0), .ux2data_2_pc({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ux1data({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ux2data({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .x2data_2_pc({SYNOPSYS_UNCONNECTED_108, 
        SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110, 
        SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112, 
        SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114, 
        SYNOPSYS_UNCONNECTED_115, x2data_2_pc[23:1], SYNOPSYS_UNCONNECTED_116}), .x1data(i_x1data), .x2data(i_x2data) );
  cpu_isle_inst_align_0 iinst_align ( .clk(clk), .rst_a(rst_a), .p4_docmprel(
        p4_docmprel), .p2b_dojcc(p2b_dojcc), .p2_dorel(p2_dorel), .p2_dopred(
        p2_dopred), .do_loop_a(do_loop_a), .do_inst_step_r(1'b0), .en1(en1), 
        .en2(en2), .en2b(en2b), .h_pcwr(1'b0), .h_pcwr32(1'b0), .h_status32(
        1'b0), .ifetch_aligned(ifetch_aligned), .ivalid(ivalid), .ivic(ivic), 
        .kill_tagged_p1(kill_tagged_p1), .misaligned_target(n354), .p1iw(n), 
        .pcounter_jmp_restart_r(pcounter_jmp_restart_r), .p2int(p2int), 
        .p2limm(p2limm), .pcen_niv(pcen_niv), .ifetch(i_ifetch), 
        .ivalid_aligned(ivalid_aligned), .p1inst_16(p1inst_16), 
        .p1iw_aligned_a(p1iw_aligned_a), .aligner_do_pc_plus_8(
        aligner_do_pc_plus_8), .aligner_pc_enable(aligner_pc_enable) );
  cpu_isle_if_sys_0 iif_sys ( .clk_ungated(clk_ungated), .code_ram_rdata(
        code_ram_rdata), .rst_a(rst_a), .test_mode(test_mode), .ck_disable(
        ck_disable), .ivic(ivic), .dmp_mload(dmp_mload), .dmp_mstore(
        dmp_mstore), .next_pc({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, next_pc[18:2], 
        1'b0, 1'b0}), .ifetch(i_ifetch), .dmp_dwr(dmp_dwr), .dmp_en3(n390), 
        .dmp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, dmp_addr[18:0]}), .dmp_size(dmp_size), .dmp_sex(
        dmp_sex), .hold_loc(hold_loc), .is_code_ram(is_code_ram), 
        .code_dmi_req(n335), .code_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, code_dmi_addr[18:2], 
        1'b0, 1'b0}), .code_dmi_wdata(code_dmi_wdata), .code_dmi_wr(
        code_dmi_wr), .code_dmi_be(code_dmi_be), .code_ram_addr(code_ram_addr), 
        .code_ram_wdata(code_ram_wdata), .code_ram_wr(code_ram_wr), 
        .code_ram_be(code_ram_be), .code_ram_ck_en(code_ram_ck_en), .ivalid(
        ivalid), .p1iw(n), .code_drd(code_drd), .code_ldvalid_r(code_ldvalid_r), .code_dmi_rdata(code_dmi_rdata) );
  NBUFFX2_RVT U2 ( .A(code_dmi_req), .Y(n335) );
  NBUFFX4_RVT U3 ( .A(n391), .Y(s2val[2]) );
  NBUFFX2_RVT U169 ( .A(fs2a[0]), .Y(n337) );
  NBUFFX2_RVT U170 ( .A(fs2a[1]), .Y(n338) );
  NBUFFX2_RVT U171 ( .A(fs2a[2]), .Y(n339) );
  NBUFFX2_RVT U172 ( .A(fs2a[3]), .Y(n340) );
  NBUFFX2_RVT U173 ( .A(fs2a[4]), .Y(n341) );
  NBUFFX2_RVT U174 ( .A(fs2a[5]), .Y(n342) );
  NBUFFX2_RVT U175 ( .A(p2_iw_r[2]), .Y(n343) );
  NBUFFX2_RVT U176 ( .A(p2_iw_r[3]), .Y(n344) );
  NBUFFX2_RVT U177 ( .A(p2_iw_r[4]), .Y(n345) );
  NBUFFX2_RVT U178 ( .A(p2_iw_r[5]), .Y(n346) );
  NBUFFX2_RVT U179 ( .A(p2_iw_r[19]), .Y(n347) );
  NBUFFX2_RVT U181 ( .A(p2_iw_r[24]), .Y(n349) );
  NBUFFX2_RVT U182 ( .A(p2_iw_r[26]), .Y(n350) );
  NBUFFX2_RVT U183 ( .A(p2_iw_r[28]), .Y(n351) );
  NBUFFX2_RVT U184 ( .A(p2_iw_r[30]), .Y(n352) );
  NBUFFX2_RVT U185 ( .A(p2_iw_r[31]), .Y(n353) );
  NBUFFX2_RVT U219 ( .A(aux_addr[0]), .Y(n387) );
  NBUFFX2_RVT U220 ( .A(aux_dataw[2]), .Y(n388) );
  NBUFFX2_RVT U221 ( .A(aux_dataw[1]), .Y(n389) );
  NBUFFX2_RVT U222 ( .A(dmp_en3), .Y(n390) );
  NBUFFX2_RVT U180 ( .A(p2_iw_r[20]), .Y(n348) );
  NBUFFX2_RVT U212 ( .A(wbdata[25]), .Y(n380) );
  NBUFFX2_RVT U211 ( .A(wbdata[24]), .Y(n379) );
  NBUFFX2_RVT U214 ( .A(wbdata[27]), .Y(n382) );
  NBUFFX2_RVT U213 ( .A(wbdata[26]), .Y(n381) );
  NBUFFX2_RVT U216 ( .A(wbdata[29]), .Y(n384) );
  NBUFFX2_RVT U215 ( .A(wbdata[28]), .Y(n383) );
  NBUFFX2_RVT U218 ( .A(wbdata[31]), .Y(n386) );
  NBUFFX2_RVT U217 ( .A(wbdata[30]), .Y(n385) );
  NBUFFX2_RVT U189 ( .A(wbdata[2]), .Y(n357) );
  NBUFFX2_RVT U187 ( .A(wbdata[0]), .Y(n355) );
  NBUFFX2_RVT U195 ( .A(wbdata[8]), .Y(n363) );
  NBUFFX2_RVT U188 ( .A(wbdata[1]), .Y(n356) );
  NBUFFX2_RVT U196 ( .A(wbdata[9]), .Y(n364) );
  NBUFFX2_RVT U190 ( .A(wbdata[3]), .Y(n358) );
  NBUFFX2_RVT U192 ( .A(wbdata[5]), .Y(n360) );
  NBUFFX2_RVT U191 ( .A(wbdata[4]), .Y(n359) );
  NBUFFX2_RVT U194 ( .A(wbdata[7]), .Y(n362) );
  NBUFFX2_RVT U193 ( .A(wbdata[6]), .Y(n361) );
  NBUFFX2_RVT U198 ( .A(wbdata[11]), .Y(n366) );
  NBUFFX2_RVT U197 ( .A(wbdata[10]), .Y(n365) );
  NBUFFX2_RVT U200 ( .A(wbdata[13]), .Y(n368) );
  NBUFFX2_RVT U199 ( .A(wbdata[12]), .Y(n367) );
  NBUFFX2_RVT U202 ( .A(wbdata[15]), .Y(n370) );
  NBUFFX2_RVT U201 ( .A(wbdata[14]), .Y(n369) );
  NBUFFX2_RVT U204 ( .A(wbdata[17]), .Y(n372) );
  NBUFFX2_RVT U203 ( .A(wbdata[16]), .Y(n371) );
  NBUFFX2_RVT U206 ( .A(wbdata[19]), .Y(n374) );
  NBUFFX2_RVT U205 ( .A(wbdata[18]), .Y(n373) );
  NBUFFX2_RVT U208 ( .A(wbdata[21]), .Y(n376) );
  NBUFFX2_RVT U207 ( .A(wbdata[20]), .Y(n375) );
  NBUFFX2_RVT U210 ( .A(wbdata[23]), .Y(n378) );
  NBUFFX2_RVT U209 ( .A(wbdata[22]), .Y(n377) );
  NBUFFX2_RVT U186 ( .A(misaligned_target), .Y(n354) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_flags_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_flags_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_flags_0 ( clk, rst_a, actionpt_hit_a, actionpt_pc_brk_a, 
        ctrl_cpu_start_r, arc_start_a, halt, step, inst_step, aux_dataw, 
        aux_l1_wr, aux_l2_wr, h_dataw, h_write, h_pchit, h_dbhit, h_l1_wr, 
        h_l2_wr, h_pcwr, h_status32hit, h_status32wr, xflags, x_flgen, 
        xsetflags, x_idecode3, xcache_hold_host, brk_inst_a, en2b, fs2a, 
        instr_pending_r, p1int, p2int, p2b_opcode, p2b_subopcode, p2b_iv, 
        p2b_condtrue, p2b_setflags, p2bint, p4_disable_r, p3_flag_instr, 
        p3_sync_instr, p3iv, p3condtrue, p3_docmprel_a, p3setflags, p3int, 
        p3ilev1, p3wba, en3, sleeping, s2val, alurflags, stop_step, debug_if_r, 
        debug_if_a, x_multic_busy, pcounter_jmp_restart_a, aluflags_nxt, 
        aluflags_r, do_inst_step_r, en_r, e1flag_r, e2flag_r, 
        hold_host_intrpt_a, hold_host_multic_a, host_write_en_n_a, 
        status32_l1_r, status32_l2_r, starting, breakhalt_r, actionhalt, 
        selfhalt_r );
  input [31:0] aux_dataw;
  input [31:0] h_dataw;
  input [3:0] xflags;
  input [5:0] fs2a;
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [5:0] p3wba;
  input [31:0] s2val;
  input [3:0] alurflags;
  output [3:0] aluflags_nxt;
  output [3:0] aluflags_r;
  output [31:0] status32_l1_r;
  output [31:0] status32_l2_r;
  input clk, rst_a, actionpt_hit_a, actionpt_pc_brk_a, ctrl_cpu_start_r,
         arc_start_a, halt, step, inst_step, aux_l1_wr, aux_l2_wr, h_write,
         h_pchit, h_dbhit, h_l1_wr, h_l2_wr, h_pcwr, h_status32hit,
         h_status32wr, x_flgen, xsetflags, x_idecode3, xcache_hold_host,
         brk_inst_a, en2b, instr_pending_r, p1int, p2int, p2b_iv, p2b_condtrue,
         p2b_setflags, p2bint, p4_disable_r, p3_flag_instr, p3_sync_instr,
         p3iv, p3condtrue, p3_docmprel_a, p3setflags, p3int, p3ilev1, en3,
         sleeping, stop_step, debug_if_r, debug_if_a, x_multic_busy,
         pcounter_jmp_restart_a;
  output do_inst_step_r, en_r, e1flag_r, e2flag_r, hold_host_intrpt_a,
         hold_host_multic_a, host_write_en_n_a, starting, breakhalt_r,
         actionhalt, selfhalt_r;
  wire   i_p3do_ilink1_r, i_p3do_ilink2_r, i_e2flag_nxt, i_r1q_r,
         i_selfhalt_nxt, i_breakhalt_nxt, i_actionhalt_r, N144, N136, net20331,
         net20337, n3, n22, n43, n55, n82, n86, n87, n8, n9, n10, n11, n12,
         n13, n14, n15, n16, n17, n18, n19, n20, n21, n23, n24, n25, n26, n27,
         n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41,
         n42, n44, n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n56, n57,
         n58, n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71,
         n72, n73, n74, n75, n76, n77, n81, n84, n85, n88, n94;
  wire   [90:93] n;
  wire   [5:0] i_status_l1_nxt;
  wire   [5:0] i_status_l2_nxt;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_flags_0 clk_gate_i_status_l2_r_reg ( .CLK(clk), 
        .EN(N144), .ENCLK(net20331), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_flags_1 clk_gate_i_status_l1_r_reg ( .CLK(clk), 
        .EN(N136), .ENCLK(net20337), .TE(1'b0) );
  DFFARX1_RVT i_r1q_r_reg ( .D(1'b1), .CLK(clk), .RSTB(n94), .Q(i_r1q_r) );
  DFFASX1_RVT i_r2q_r_reg ( .D(n3), .CLK(clk), .SETB(n94), .Q(n22) );
  DFFARX1_RVT i_actionhalt_r_reg ( .D(actionhalt), .CLK(clk), .RSTB(n94), .Q(
        i_actionhalt_r) );
  SDFFARX1_RVT i_breakhalt_r_reg ( .D(brk_inst_a), .SI(1'b1), .SE(
        i_breakhalt_nxt), .CLK(clk), .RSTB(n94), .Q(breakhalt_r) );
  SDFFASX1_RVT i_selfhalt_r_reg ( .D(n55), .SI(1'b0), .SE(i_selfhalt_nxt), 
        .CLK(clk), .SETB(n94), .QN(selfhalt_r) );
  DFFARX1_RVT i_status_l1_r_reg_5_ ( .D(i_status_l1_nxt[5]), .CLK(net20337), 
        .RSTB(n94), .Q(status32_l1_r[11]) );
  DFFARX1_RVT i_status_l2_r_reg_5_ ( .D(i_status_l2_nxt[5]), .CLK(net20331), 
        .RSTB(n94), .Q(status32_l2_r[11]) );
  DFFARX1_RVT i_status_l1_r_reg_4_ ( .D(i_status_l1_nxt[4]), .CLK(net20337), 
        .RSTB(n94), .Q(status32_l1_r[10]) );
  DFFARX1_RVT i_status_l2_r_reg_4_ ( .D(i_status_l2_nxt[4]), .CLK(net20331), 
        .RSTB(n94), .Q(status32_l2_r[10]) );
  DFFARX1_RVT i_status_l1_r_reg_3_ ( .D(i_status_l1_nxt[3]), .CLK(net20337), 
        .RSTB(n94), .Q(status32_l1_r[9]) );
  DFFARX1_RVT i_status_l2_r_reg_3_ ( .D(i_status_l2_nxt[3]), .CLK(net20331), 
        .RSTB(n94), .Q(status32_l2_r[9]) );
  DFFARX1_RVT i_status_l1_r_reg_2_ ( .D(i_status_l1_nxt[2]), .CLK(net20337), 
        .RSTB(n94), .Q(status32_l1_r[8]) );
  DFFARX1_RVT i_status_l2_r_reg_2_ ( .D(i_status_l2_nxt[2]), .CLK(net20331), 
        .RSTB(n94), .Q(status32_l2_r[8]) );
  DFFARX1_RVT i_status_l1_r_reg_1_ ( .D(i_status_l1_nxt[1]), .CLK(net20337), 
        .RSTB(n94), .Q(status32_l1_r[2]) );
  DFFARX1_RVT i_status_l2_r_reg_1_ ( .D(i_status_l2_nxt[1]), .CLK(net20331), 
        .RSTB(n94), .Q(status32_l2_r[2]) );
  DFFARX1_RVT i_status_l1_r_reg_0_ ( .D(i_status_l1_nxt[0]), .CLK(net20337), 
        .RSTB(n94), .Q(status32_l1_r[1]) );
  DFFARX1_RVT i_status_l2_r_reg_0_ ( .D(i_status_l2_nxt[0]), .CLK(net20331), 
        .RSTB(n94), .Q(status32_l2_r[1]) );
  DFFARX1_RVT i_e2flag_r_reg ( .D(i_e2flag_nxt), .CLK(clk), .RSTB(n94), .Q(
        e2flag_r), .QN(n84) );
  DFFARX1_RVT i_e1flag_r_reg ( .D(n82), .CLK(clk), .RSTB(n94), .Q(e1flag_r) );
  DFFARX1_RVT i_aluflags_r_reg_0_ ( .D(n[93]), .CLK(clk), .RSTB(n94), .Q(
        aluflags_r[0]) );
  DFFARX1_RVT i_aluflags_r_reg_2_ ( .D(n[91]), .CLK(clk), .RSTB(n94), .Q(
        aluflags_r[2]) );
  DFFARX1_RVT i_aluflags_r_reg_3_ ( .D(n[90]), .CLK(clk), .RSTB(n94), .Q(
        aluflags_r[3]) );
  DFFARX1_RVT i_p3do_ilink2_r_reg ( .D(n87), .CLK(clk), .RSTB(n94), .Q(
        i_p3do_ilink2_r), .QN(n85) );
  DFFARX1_RVT i_p3do_ilink1_r_reg ( .D(n86), .CLK(clk), .RSTB(n94), .Q(
        i_p3do_ilink1_r), .QN(n88) );
  INVX1_RVT U3 ( .A(i_r1q_r), .Y(n3) );
  INVX1_RVT U10 ( .A(n15), .Y(n8) );
  NAND2X0_RVT U11 ( .A1(s2val[0]), .A2(n8), .Y(n55) );
  NAND3X0_RVT U12 ( .A1(i_r1q_r), .A2(n22), .A3(arc_start_a), .Y(n14) );
  NAND2X0_RVT U13 ( .A1(ctrl_cpu_start_r), .A2(n81), .Y(n13) );
  OR3X2_RVT U14 ( .A1(brk_inst_a), .A2(actionpt_pc_brk_a), .A3(actionhalt), 
        .Y(n9) );
  AOI22X1_RVT U15 ( .A1(p4_disable_r), .A2(n9), .A3(n15), .A4(n81), .Y(n11) );
  NAND2X0_RVT U16 ( .A1(i_r1q_r), .A2(n22), .Y(n10) );
  NAND3X0_RVT U17 ( .A1(n11), .A2(n55), .A3(n10), .Y(n12) );
  NAND3X0_RVT U18 ( .A1(n14), .A2(n13), .A3(n12), .Y(n40) );
  INVX1_RVT U19 ( .A(n40), .Y(n43) );
  AND2X1_RVT U24 ( .A1(p3setflags), .A2(x_flgen), .Y(n33) );
  AO22X1_RVT U25 ( .A1(i_p3do_ilink2_r), .A2(status32_l2_r[11]), .A3(n33), 
        .A4(xflags[3]), .Y(n21) );
  NAND2X0_RVT U26 ( .A1(n88), .A2(n85), .Y(n53) );
  NAND2X0_RVT U27 ( .A1(en3), .A2(p3iv), .Y(n19) );
  INVX1_RVT U28 ( .A(p3_flag_instr), .Y(n17) );
  INVX1_RVT U29 ( .A(p3_sync_instr), .Y(n16) );
  NAND4X0_RVT U30 ( .A1(p3condtrue), .A2(p3setflags), .A3(n17), .A4(n16), .Y(
        n18) );
  NOR4X1_RVT U31 ( .A1(x_idecode3), .A2(n53), .A3(n19), .A4(n18), .Y(n35) );
  NOR4X1_RVT U32 ( .A1(n53), .A2(n71), .A3(n35), .A4(n33), .Y(n34) );
  AO22X1_RVT U33 ( .A1(n35), .A2(alurflags[3]), .A3(aluflags_r[3]), .A4(n34), 
        .Y(n20) );
  OR2X1_RVT U34 ( .A1(n21), .A2(n20), .Y(n23) );
  AO21X1_RVT U35 ( .A1(i_p3do_ilink1_r), .A2(status32_l1_r[11]), .A3(n23), .Y(
        n24) );
  AO21X1_RVT U36 ( .A1(n71), .A2(s2val[11]), .A3(n24), .Y(n[90]) );
  AO22X1_RVT U37 ( .A1(i_p3do_ilink2_r), .A2(status32_l2_r[10]), .A3(n33), 
        .A4(xflags[2]), .Y(n26) );
  AO22X1_RVT U38 ( .A1(n35), .A2(alurflags[2]), .A3(n34), .A4(aluflags_r[2]), 
        .Y(n25) );
  OR2X1_RVT U39 ( .A1(n26), .A2(n25), .Y(n27) );
  AO21X1_RVT U40 ( .A1(i_p3do_ilink1_r), .A2(status32_l1_r[10]), .A3(n27), .Y(
        n28) );
  AO21X1_RVT U41 ( .A1(n71), .A2(s2val[10]), .A3(n28), .Y(n[91]) );
  AO22X1_RVT U42 ( .A1(i_p3do_ilink2_r), .A2(status32_l2_r[9]), .A3(n33), .A4(
        xflags[1]), .Y(n30) );
  AO22X1_RVT U43 ( .A1(n35), .A2(alurflags[1]), .A3(n34), .A4(aluflags_r[1]), 
        .Y(n29) );
  OR2X1_RVT U44 ( .A1(n30), .A2(n29), .Y(n31) );
  AO21X1_RVT U45 ( .A1(i_p3do_ilink1_r), .A2(status32_l1_r[9]), .A3(n31), .Y(
        n32) );
  AO21X1_RVT U46 ( .A1(n71), .A2(s2val[9]), .A3(n32), .Y(n[92]) );
  AO22X1_RVT U47 ( .A1(i_p3do_ilink2_r), .A2(status32_l2_r[8]), .A3(n33), .A4(
        xflags[0]), .Y(n37) );
  AO22X1_RVT U48 ( .A1(n35), .A2(alurflags[0]), .A3(n34), .A4(aluflags_r[0]), 
        .Y(n36) );
  OR2X1_RVT U49 ( .A1(n37), .A2(n36), .Y(n38) );
  AO21X1_RVT U50 ( .A1(i_p3do_ilink1_r), .A2(status32_l1_r[8]), .A3(n38), .Y(
        n39) );
  AO21X1_RVT U51 ( .A1(n71), .A2(s2val[8]), .A3(n39), .Y(n[93]) );
  AND2X1_RVT U52 ( .A1(n81), .A2(n40), .Y(starting) );
  INVX1_RVT U53 ( .A(p3int), .Y(n42) );
  NAND3X0_RVT U54 ( .A1(p3wba[4]), .A2(p3wba[3]), .A3(p3wba[2]), .Y(n41) );
  NOR3X0_RVT U55 ( .A1(p3wba[5]), .A2(n42), .A3(n41), .Y(n46) );
  INVX1_RVT U56 ( .A(p3wba[1]), .Y(n44) );
  OR2X1_RVT U59 ( .A1(n49), .A2(aux_l1_wr), .Y(N136) );
  INVX1_RVT U60 ( .A(p3wba[0]), .Y(n45) );
  INVX1_RVT U62 ( .A(n50), .Y(n52) );
  OR2X1_RVT U63 ( .A1(n52), .A2(aux_l2_wr), .Y(N144) );
  AND2X1_RVT U64 ( .A1(aux_l1_wr), .A2(n47), .Y(n48) );
  AO22X1_RVT U65 ( .A1(e1flag_r), .A2(n49), .A3(aux_dataw[1]), .A4(n48), .Y(
        i_status_l1_nxt[0]) );
  AO22X1_RVT U66 ( .A1(n49), .A2(e2flag_r), .A3(n48), .A4(aux_dataw[2]), .Y(
        i_status_l1_nxt[1]) );
  AO22X1_RVT U67 ( .A1(aluflags_r[0]), .A2(n49), .A3(n48), .A4(aux_dataw[8]), 
        .Y(i_status_l1_nxt[2]) );
  AO22X1_RVT U68 ( .A1(aluflags_r[1]), .A2(n49), .A3(n48), .A4(aux_dataw[9]), 
        .Y(i_status_l1_nxt[3]) );
  AO22X1_RVT U69 ( .A1(aluflags_r[2]), .A2(n49), .A3(n48), .A4(aux_dataw[10]), 
        .Y(i_status_l1_nxt[4]) );
  AO22X1_RVT U70 ( .A1(aluflags_r[3]), .A2(n49), .A3(n48), .A4(aux_dataw[11]), 
        .Y(i_status_l1_nxt[5]) );
  AND2X1_RVT U71 ( .A1(aux_l2_wr), .A2(n50), .Y(n51) );
  AO22X1_RVT U72 ( .A1(e1flag_r), .A2(n52), .A3(aux_dataw[1]), .A4(n51), .Y(
        i_status_l2_nxt[0]) );
  AO22X1_RVT U73 ( .A1(aux_dataw[2]), .A2(n51), .A3(e2flag_r), .A4(n52), .Y(
        i_status_l2_nxt[1]) );
  AO22X1_RVT U74 ( .A1(aluflags_r[0]), .A2(n52), .A3(aux_dataw[8]), .A4(n51), 
        .Y(i_status_l2_nxt[2]) );
  AO22X1_RVT U75 ( .A1(aluflags_r[1]), .A2(n52), .A3(aux_dataw[9]), .A4(n51), 
        .Y(i_status_l2_nxt[3]) );
  AO22X1_RVT U76 ( .A1(aluflags_r[2]), .A2(n52), .A3(aux_dataw[10]), .A4(n51), 
        .Y(i_status_l2_nxt[4]) );
  AO22X1_RVT U77 ( .A1(aluflags_r[3]), .A2(n52), .A3(aux_dataw[11]), .A4(n51), 
        .Y(i_status_l2_nxt[5]) );
  AND2X1_RVT U78 ( .A1(n43), .A2(breakhalt_r), .Y(i_breakhalt_nxt) );
  AND2X1_RVT U79 ( .A1(n43), .A2(selfhalt_r), .Y(i_selfhalt_nxt) );
  OA22X1_RVT U81 ( .A1(s2val[2]), .A2(n70), .A3(p3ilev1), .A4(n73), .Y(n57) );
  NAND2X0_RVT U82 ( .A1(en3), .A2(n53), .Y(n72) );
  NAND3X0_RVT U83 ( .A1(en3), .A2(s2val[1]), .A3(sleeping), .Y(n54) );
  NAND3X0_RVT U84 ( .A1(n70), .A2(n84), .A3(n54), .Y(n56) );
  NAND3X0_RVT U85 ( .A1(n57), .A2(n72), .A3(n56), .Y(n60) );
  NAND3X0_RVT U86 ( .A1(en3), .A2(i_p3do_ilink1_r), .A3(status32_l1_r[2]), .Y(
        n59) );
  NAND4X0_RVT U87 ( .A1(en3), .A2(i_p3do_ilink2_r), .A3(status32_l2_r[2]), 
        .A4(n88), .Y(n58) );
  NAND3X0_RVT U88 ( .A1(n60), .A2(n59), .A3(n58), .Y(i_e2flag_nxt) );
  NAND3X0_RVT U89 ( .A1(p2b_iv), .A2(p2b_setflags), .A3(p2b_condtrue), .Y(n65)
         );
  NAND4X0_RVT U90 ( .A1(fs2a[2]), .A2(p2b_opcode[2]), .A3(p2b_subopcode[5]), 
        .A4(en2b), .Y(n64) );
  NOR4X1_RVT U91 ( .A1(p2b_opcode[4]), .A2(p2b_subopcode[1]), .A3(
        p2b_subopcode[2]), .A4(fs2a[5]), .Y(n62) );
  NOR4X1_RVT U92 ( .A1(p2b_opcode[1]), .A2(p2b_subopcode[4]), .A3(
        p2b_opcode[0]), .A4(p2b_opcode[3]), .Y(n61) );
  NAND4X0_RVT U93 ( .A1(n62), .A2(fs2a[3]), .A3(fs2a[4]), .A4(n61), .Y(n63) );
  NOR4X1_RVT U94 ( .A1(p2b_subopcode[3]), .A2(n65), .A3(n64), .A4(n63), .Y(n67) );
  NAND2X0_RVT U95 ( .A1(n67), .A2(fs2a[1]), .Y(n66) );
  NAND2X0_RVT U97 ( .A1(n67), .A2(fs2a[0]), .Y(n68) );
  AND3X1_RVT U99 ( .A1(s2val[0]), .A2(en3), .A3(sleeping), .Y(n69) );
  AO221X1_RVT U100 ( .A1(n71), .A2(s2val[1]), .A3(n70), .A4(e1flag_r), .A5(n69), .Y(n74) );
  NAND3X0_RVT U101 ( .A1(n74), .A2(n73), .A3(n72), .Y(n77) );
  NAND3X0_RVT U102 ( .A1(en3), .A2(i_p3do_ilink1_r), .A3(status32_l1_r[1]), 
        .Y(n76) );
  NAND4X0_RVT U103 ( .A1(en3), .A2(i_p3do_ilink2_r), .A3(status32_l2_r[1]), 
        .A4(n88), .Y(n75) );
  NAND3X0_RVT U104 ( .A1(n77), .A2(n76), .A3(n75), .Y(n82) );
  INVX1_RVT U4 ( .A(rst_a), .Y(n94) );
  OAI22X1_RVT U98 ( .A1(en2b), .A2(n88), .A3(fs2a[1]), .A4(n68), .Y(n86) );
  OAI22X1_RVT U96 ( .A1(en2b), .A2(n85), .A3(fs2a[0]), .A4(n66), .Y(n87) );
  NAND3X0_RVT U61 ( .A1(n46), .A2(p3wba[1]), .A3(n45), .Y(n50) );
  NAND3X0_RVT U57 ( .A1(p3wba[0]), .A2(n46), .A3(n44), .Y(n47) );
  NAND2X0_RVT U80 ( .A1(en3), .A2(p3int), .Y(n73) );
  OR2X1_RVT U22 ( .A1(s2val[0]), .A2(n15), .Y(n70) );
  NAND4X0_RVT U9 ( .A1(en3), .A2(p3iv), .A3(p3condtrue), .A4(p3_flag_instr), 
        .Y(n15) );
  OR2X1_RVT U8 ( .A1(i_actionhalt_r), .A2(actionpt_hit_a), .Y(actionhalt) );
  INVX1_RVT U58 ( .A(n47), .Y(n49) );
  INVX1_RVT U23 ( .A(n70), .Y(n71) );
  DFFASX2_RVT i_en_r_reg ( .D(n43), .CLK(clk), .SETB(n94), .Q(n81), .QN(en_r)
         );
  DFFARX2_RVT i_aluflags_r_reg_1_ ( .D(n[92]), .CLK(clk), .RSTB(n94), .Q(
        aluflags_r[1]) );
endmodule


module cpu_isle_debug_0 ( clk, rst_a, aux_dataw, h_a_write, aux_dbhit, 
        actionpt_status_r, en_debug_r, actionhalt, lpending, breakhalt_r, 
        selfhalt_r, xstep, p2sleep_inst, starting, p1int, inst_stepping, en2, 
        debug_r, sleeping, sleeping_r2, step, inst_step, reset_applied_r );
  input [31:0] aux_dataw;
  input [1:0] actionpt_status_r;
  output [31:0] debug_r;
  input clk, rst_a, h_a_write, aux_dbhit, en_debug_r, actionhalt, lpending,
         breakhalt_r, selfhalt_r, xstep, p2sleep_inst, starting, p1int,
         inst_stepping, en2;
  output sleeping, sleeping_r2, step, inst_step, reset_applied_r;
  wire   N8, N9, n3, n5, n6, n15;

  DFFASX1_RVT i_sleeping_r2_reg ( .D(n3), .CLK(clk), .SETB(n15), .QN(
        sleeping_r2) );
  OA21X1_RVT U8 ( .A1(N9), .A2(sleeping), .A3(n5), .Y(n6) );
  INVX1_RVT U9 ( .A(N8), .Y(n5) );
  DFFARX1_RVT i_sleeping_r_reg ( .D(n6), .CLK(clk), .RSTB(n15), .Q(sleeping), 
        .QN(n3) );
  NBUFFX2_RVT U4 ( .A(selfhalt_r), .Y(debug_r[30]) );
  NBUFFX2_RVT U6 ( .A(actionpt_status_r[0]), .Y(debug_r[3]) );
  NBUFFX2_RVT U7 ( .A(actionpt_status_r[1]), .Y(debug_r[4]) );
  NBUFFX2_RVT U11 ( .A(actionhalt), .Y(debug_r[2]) );
  NBUFFX2_RVT U12 ( .A(lpending), .Y(debug_r[31]) );
  NBUFFX2_RVT U13 ( .A(en_debug_r), .Y(debug_r[24]) );
  AND2X1_RVT U15 ( .A1(p2sleep_inst), .A2(en2), .Y(N9) );
  OR2X1_RVT U16 ( .A1(p1int), .A2(starting), .Y(N8) );
  INVX1_RVT U14 ( .A(rst_a), .Y(n15) );
  NBUFFX2_RVT U5 ( .A(breakhalt_r), .Y(debug_r[29]) );
  NBUFFX2_RVT U10 ( .A(sleeping), .Y(debug_r[23]) );
endmodule


module cpu_isle_aux_regs_0 ( clk, rst_a, ctrl_cpu_start_r, arc_start_a, 
        aux_addr, aux_dataw, aux_write, brk_inst_a, stop_step, currentpc_r, 
        en2, fs2a, instr_pending_r, p2int, en2b, p2b_opcode, p2b_subopcode, 
        p2b_iv, p2b_condtrue, p2b_setflags, p1int, p2bint, p3iv, p3condtrue, 
        p3_docmprel_a, p3setflags, p3int, p3ilev1, p3wba, en3, s2val, 
        alurflags, p3_flag_instr, p3_sync_instr, debug_if_r, debug_if_a, 
        lpending, aux_access, inst_stepping, h_addr, h_dataw, h_write, 
        noaccess, xcache_hold_host, drx_reg, id_arcnum, xreg_hit, x_da_am, 
        x_dar, xflags, x_flgen, x_idecode3, xsetflags, actionpt_hit_a, 
        p4_disable_r, actionpt_status_r, en_debug_r, actionpt_pc_brk_a, 
        p2sleep_inst, halt, xstep, loopstart_r, loopend_r, x_multic_busy, 
        pcounter_jmp_restart_a, misaligned_err, en_misaligned, en, aux_datar, 
        aux_dar, aux_pchit, aux_pc32hit, da_auxam, do_inst_step_r, h_pcwr, 
        h_pcwr32, h_status32, aluflags_nxt, aluflags_r, e1flag_r, e2flag_r, 
        actionhalt, hold_host_intrpt_a, hold_host_multic_a, host_write_en_n_a, 
        reset_applied_r, sleeping_r2, sleeping, step, inst_step );
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [23:0] currentpc_r;
  input [5:0] fs2a;
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [5:0] p3wba;
  input [31:0] s2val;
  input [3:0] alurflags;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [31:0] drx_reg;
  input [7:0] id_arcnum;
  input [31:0] x_dar;
  input [3:0] xflags;
  input [1:0] actionpt_status_r;
  input [23:0] loopstart_r;
  input [23:0] loopend_r;
  output [31:0] aux_datar;
  output [31:0] aux_dar;
  output [3:0] aluflags_nxt;
  output [3:0] aluflags_r;
  input clk, rst_a, ctrl_cpu_start_r, arc_start_a, aux_write, brk_inst_a,
         stop_step, en2, instr_pending_r, p2int, en2b, p2b_iv, p2b_condtrue,
         p2b_setflags, p1int, p2bint, p3iv, p3condtrue, p3_docmprel_a,
         p3setflags, p3int, p3ilev1, en3, p3_flag_instr, p3_sync_instr,
         debug_if_r, debug_if_a, lpending, aux_access, inst_stepping, h_write,
         noaccess, xcache_hold_host, xreg_hit, x_da_am, x_flgen, x_idecode3,
         xsetflags, actionpt_hit_a, p4_disable_r, en_debug_r,
         actionpt_pc_brk_a, p2sleep_inst, halt, xstep, x_multic_busy,
         pcounter_jmp_restart_a, misaligned_err;
  output en_misaligned, en, aux_pchit, aux_pc32hit, da_auxam, do_inst_step_r,
         h_pcwr, h_pcwr32, h_status32, e1flag_r, e2flag_r, actionhalt,
         hold_host_intrpt_a, hold_host_multic_a, host_write_en_n_a,
         reset_applied_r, sleeping_r2, sleeping, step, inst_step;
  wire   i_aux_l1_wr_a, i_aux_l2_wr_a, i_misalign_ctrl_r_1_, i_starting,
         i_breakhalt_r, i_selfhalt_r, n64, n65, n20, n21, n22, n23, n24, n26,
         n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38, n39, n40,
         n41, n42, n43, n44, n45, n46, n47, n48, n49, n52, n53, n55, n56, n57,
         n58, n59, n60, n61, n62, n63, n66, n67, n68, n69, n70, n71, n72, n73,
         n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n90, n91, n92,
         n93, n94, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80;
  wire   [11:1] i_status32_l1_r;
  wire   [11:1] i_status32_l2_r;
  wire   [31:2] i_debug_r;

  cpu_isle_flags_0 U_flags ( .clk(clk), .rst_a(rst_a), .actionpt_hit_a(
        actionpt_hit_a), .actionpt_pc_brk_a(actionpt_pc_brk_a), 
        .ctrl_cpu_start_r(ctrl_cpu_start_r), .arc_start_a(arc_start_a), .halt(
        1'b0), .step(1'b0), .inst_step(1'b0), .aux_dataw({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, aux_dataw[11:8], 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, aux_dataw[2:1], 1'b0}), .aux_l1_wr(i_aux_l1_wr_a), .aux_l2_wr(
        i_aux_l2_wr_a), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .h_write(1'b0), .h_pchit(1'b0), .h_dbhit(1'b0), .h_l1_wr(1'b0), 
        .h_l2_wr(1'b0), .h_pcwr(1'b0), .h_status32hit(1'b0), .h_status32wr(
        1'b0), .xflags(xflags), .x_flgen(x_flgen), .xsetflags(1'b0), 
        .x_idecode3(x_idecode3), .xcache_hold_host(1'b0), .brk_inst_a(
        brk_inst_a), .en2b(en2b), .fs2a(fs2a), .instr_pending_r(1'b0), .p1int(
        1'b0), .p2int(1'b0), .p2b_opcode(p2b_opcode), .p2b_subopcode({
        p2b_subopcode[5:1], 1'b0}), .p2b_iv(p2b_iv), .p2b_condtrue(
        p2b_condtrue), .p2b_setflags(p2b_setflags), .p2bint(1'b0), 
        .p4_disable_r(p4_disable_r), .p3_flag_instr(p3_flag_instr), 
        .p3_sync_instr(p3_sync_instr), .p3iv(p3iv), .p3condtrue(p3condtrue), 
        .p3_docmprel_a(1'b0), .p3setflags(p3setflags), .p3int(p3int), 
        .p3ilev1(p3ilev1), .p3wba(p3wba), .en3(en3), .sleeping(sleeping), 
        .s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        s2val[11:8], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, s2val[2:0]}), .alurflags(
        alurflags), .stop_step(1'b0), .debug_if_r(1'b0), .debug_if_a(1'b0), 
        .x_multic_busy(1'b0), .pcounter_jmp_restart_a(1'b0), .aluflags_nxt({
        SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, 
        SYNOPSYS_UNCONNECTED_4}), .aluflags_r(aluflags_r), .en_r(en), 
        .e1flag_r(e1flag_r), .e2flag_r(e2flag_r), .status32_l1_r({
        SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, i_status32_l1_r[11:8], 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, i_status32_l1_r[2:1], SYNOPSYS_UNCONNECTED_30}), .status32_l2_r({SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32, 
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        i_status32_l2_r[11:8], SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55, i_status32_l2_r[2:1], 
        SYNOPSYS_UNCONNECTED_56}), .starting(i_starting), .breakhalt_r(
        i_breakhalt_r), .actionhalt(actionhalt), .selfhalt_r(i_selfhalt_r) );
  cpu_isle_debug_0 U_debug ( .clk(clk), .rst_a(rst_a), .aux_dataw({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_a_write(1'b0), .aux_dbhit(
        1'b0), .actionpt_status_r(actionpt_status_r), .en_debug_r(en_debug_r), 
        .actionhalt(actionhalt), .lpending(lpending), .breakhalt_r(
        i_breakhalt_r), .selfhalt_r(i_selfhalt_r), .xstep(1'b0), 
        .p2sleep_inst(p2sleep_inst), .starting(i_starting), .p1int(p1int), 
        .inst_stepping(1'b0), .en2(en2), .debug_r({i_debug_r[31:29], 
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58, 
        SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60, i_debug_r[24:23], 
        SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62, 
        SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64, 
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, i_debug_r[4:2], 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80}), .sleeping(sleeping), .sleeping_r2(sleeping_r2) );
  DFFARX1_RVT i_misalign_ctrl_r_reg_0_ ( .D(n64), .CLK(clk), .RSTB(n90), .Q(
        en_misaligned) );
  DFFARX1_RVT i_misalign_ctrl_r_reg_1_ ( .D(n65), .CLK(clk), .RSTB(n90), .Q(
        i_misalign_ctrl_r_1_) );
  NOR3X0_RVT U7 ( .A1(aux_addr[7]), .A2(aux_addr[4]), .A3(aux_addr[13]), .Y(
        n22) );
  NOR4X1_RVT U8 ( .A1(aux_addr[6]), .A2(aux_addr[10]), .A3(aux_addr[14]), .A4(
        aux_addr[5]), .Y(n21) );
  NOR4X1_RVT U9 ( .A1(aux_addr[11]), .A2(aux_addr[8]), .A3(aux_addr[15]), .A4(
        aux_addr[12]), .Y(n20) );
  NAND3X0_RVT U10 ( .A1(n22), .A2(n21), .A3(n20), .Y(n24) );
  NOR2X0_RVT U11 ( .A1(aux_addr[9]), .A2(n24), .Y(n23) );
  NAND3X0_RVT U13 ( .A1(aux_addr[1]), .A2(n23), .A3(n93), .Y(n30) );
  INVX1_RVT U14 ( .A(n30), .Y(n31) );
  AO22X1_RVT U18 ( .A1(n66), .A2(aluflags_r[3]), .A3(n68), .A4(
        i_status32_l1_r[11]), .Y(n35) );
  NAND2X0_RVT U19 ( .A1(aux_addr[2]), .A2(n23), .Y(n49) );
  NOR2X0_RVT U20 ( .A1(aux_addr[1]), .A2(n49), .Y(n28) );
  NAND3X0_RVT U21 ( .A1(aux_addr[3]), .A2(n28), .A3(n92), .Y(n29) );
  AND3X1_RVT U24 ( .A1(n31), .A2(n94), .A3(n92), .Y(n76) );
  AO22X1_RVT U25 ( .A1(n67), .A2(i_status32_l2_r[11]), .A3(n76), .A4(
        loopstart_r[11]), .Y(n34) );
  INVX1_RVT U26 ( .A(n24), .Y(n27) );
  AND2X1_RVT U27 ( .A1(aux_addr[0]), .A2(n94), .Y(n32) );
  AND2X1_RVT U28 ( .A1(aux_addr[1]), .A2(n93), .Y(n26) );
  NAND4X0_RVT U29 ( .A1(n27), .A2(n32), .A3(n26), .A4(aux_addr[9]), .Y(n53) );
  NAND3X0_RVT U30 ( .A1(aux_addr[0]), .A2(n28), .A3(n94), .Y(n42) );
  AND4X1_RVT U31 ( .A1(n53), .A2(n30), .A3(n29), .A4(n42), .Y(n74) );
  AND2X1_RVT U32 ( .A1(n74), .A2(xreg_hit), .Y(n80) );
  AO22X1_RVT U34 ( .A1(n80), .A2(drx_reg[11]), .A3(n75), .A4(loopend_r[11]), 
        .Y(n33) );
  OR3X1_RVT U35 ( .A1(n35), .A2(n34), .A3(n33), .Y(aux_datar[11]) );
  AO22X1_RVT U36 ( .A1(n66), .A2(aluflags_r[2]), .A3(n68), .A4(
        i_status32_l1_r[10]), .Y(n38) );
  AO22X1_RVT U37 ( .A1(n67), .A2(i_status32_l2_r[10]), .A3(n76), .A4(
        loopstart_r[10]), .Y(n37) );
  AO22X1_RVT U38 ( .A1(n80), .A2(drx_reg[10]), .A3(n75), .A4(loopend_r[10]), 
        .Y(n36) );
  OR3X1_RVT U39 ( .A1(n38), .A2(n37), .A3(n36), .Y(aux_datar[10]) );
  AO22X1_RVT U40 ( .A1(n66), .A2(aluflags_r[1]), .A3(n68), .A4(
        i_status32_l1_r[9]), .Y(n41) );
  AO22X1_RVT U41 ( .A1(n67), .A2(i_status32_l2_r[9]), .A3(n76), .A4(
        loopstart_r[9]), .Y(n40) );
  AO22X1_RVT U42 ( .A1(n80), .A2(drx_reg[9]), .A3(n75), .A4(loopend_r[9]), .Y(
        n39) );
  OR3X1_RVT U43 ( .A1(n41), .A2(n40), .A3(n39), .Y(aux_datar[9]) );
  AO22X1_RVT U44 ( .A1(n67), .A2(i_status32_l2_r[2]), .A3(n68), .A4(
        i_status32_l1_r[2]), .Y(n46) );
  INVX1_RVT U45 ( .A(n42), .Y(n79) );
  AO22X1_RVT U46 ( .A1(n79), .A2(i_debug_r[2]), .A3(n66), .A4(e2flag_r), .Y(
        n45) );
  INVX1_RVT U47 ( .A(xreg_hit), .Y(n73) );
  AO22X1_RVT U48 ( .A1(n75), .A2(loopend_r[2]), .A3(n76), .A4(loopstart_r[2]), 
        .Y(n43) );
  AO221X1_RVT U49 ( .A1(n74), .A2(drx_reg[2]), .A3(n74), .A4(n73), .A5(n43), 
        .Y(n44) );
  AO22X1_RVT U51 ( .A1(n75), .A2(loopend_r[22]), .A3(n76), .A4(loopstart_r[22]), .Y(n47) );
  OR2X1_RVT U52 ( .A1(n79), .A2(n47), .Y(n48) );
  AO21X1_RVT U53 ( .A1(n80), .A2(drx_reg[22]), .A3(n48), .Y(aux_datar[22]) );
  INVX1_RVT U55 ( .A(n49), .Y(n52) );
  AND4X1_RVT U56 ( .A1(aux_addr[1]), .A2(n52), .A3(n94), .A4(n92), .Y(
        aux_pc32hit) );
  AND2X1_RVT U57 ( .A1(n68), .A2(aux_write), .Y(i_aux_l1_wr_a) );
  AND2X1_RVT U58 ( .A1(n67), .A2(aux_write), .Y(i_aux_l2_wr_a) );
  INVX1_RVT U59 ( .A(n53), .Y(n81) );
  AO222X1_RVT U60 ( .A1(n91), .A2(n66), .A3(n80), .A4(drx_reg[0]), .A5(n81), 
        .A6(en_misaligned), .Y(aux_datar[0]) );
  AO22X1_RVT U61 ( .A1(n67), .A2(i_status32_l2_r[1]), .A3(n75), .A4(
        loopend_r[1]), .Y(n56) );
  AO22X1_RVT U62 ( .A1(n68), .A2(i_status32_l1_r[1]), .A3(n76), .A4(
        loopstart_r[1]), .Y(n55) );
  OR2X1_RVT U63 ( .A1(n56), .A2(n55), .Y(n57) );
  AO21X1_RVT U64 ( .A1(n66), .A2(e1flag_r), .A3(n57), .Y(n58) );
  AO221X1_RVT U65 ( .A1(n74), .A2(drx_reg[1]), .A3(n74), .A4(n73), .A5(n58), 
        .Y(aux_datar[1]) );
  AO22X1_RVT U66 ( .A1(n79), .A2(i_debug_r[3]), .A3(n75), .A4(loopend_r[3]), 
        .Y(n60) );
  AO22X1_RVT U67 ( .A1(n80), .A2(drx_reg[3]), .A3(n76), .A4(loopstart_r[3]), 
        .Y(n59) );
  AO22X1_RVT U69 ( .A1(n79), .A2(i_debug_r[4]), .A3(n75), .A4(loopend_r[4]), 
        .Y(n62) );
  AO22X1_RVT U70 ( .A1(n80), .A2(drx_reg[4]), .A3(n76), .A4(loopstart_r[4]), 
        .Y(n61) );
  AO22X1_RVT U72 ( .A1(n75), .A2(loopend_r[5]), .A3(n76), .A4(loopstart_r[5]), 
        .Y(n63) );
  AO221X1_RVT U73 ( .A1(n74), .A2(drx_reg[5]), .A3(n74), .A4(n73), .A5(n63), 
        .Y(aux_datar[5]) );
  AO222X1_RVT U74 ( .A1(n80), .A2(drx_reg[6]), .A3(n76), .A4(loopstart_r[6]), 
        .A5(n75), .A6(loopend_r[6]), .Y(aux_datar[6]) );
  AO22X1_RVT U76 ( .A1(n67), .A2(i_status32_l2_r[8]), .A3(n66), .A4(
        aluflags_r[0]), .Y(n70) );
  AO22X1_RVT U77 ( .A1(n68), .A2(i_status32_l1_r[8]), .A3(n76), .A4(
        loopstart_r[8]), .Y(n69) );
  OR2X1_RVT U78 ( .A1(n70), .A2(n69), .Y(n71) );
  AO21X1_RVT U79 ( .A1(n75), .A2(loopend_r[8]), .A3(n71), .Y(n72) );
  AO221X1_RVT U80 ( .A1(n74), .A2(drx_reg[8]), .A3(n74), .A4(n73), .A5(n72), 
        .Y(aux_datar[8]) );
  AO222X1_RVT U81 ( .A1(n80), .A2(drx_reg[12]), .A3(n76), .A4(loopstart_r[12]), 
        .A5(n75), .A6(loopend_r[12]), .Y(aux_datar[12]) );
  AO222X1_RVT U82 ( .A1(n80), .A2(drx_reg[13]), .A3(n76), .A4(loopstart_r[13]), 
        .A5(n75), .A6(loopend_r[13]), .Y(aux_datar[13]) );
  AO222X1_RVT U83 ( .A1(n80), .A2(drx_reg[14]), .A3(n76), .A4(loopstart_r[14]), 
        .A5(n75), .A6(loopend_r[14]), .Y(aux_datar[14]) );
  AO222X1_RVT U84 ( .A1(n80), .A2(drx_reg[15]), .A3(n76), .A4(loopstart_r[15]), 
        .A5(n75), .A6(loopend_r[15]), .Y(aux_datar[15]) );
  AO222X1_RVT U85 ( .A1(n80), .A2(drx_reg[16]), .A3(n76), .A4(loopstart_r[16]), 
        .A5(n75), .A6(loopend_r[16]), .Y(aux_datar[16]) );
  AO222X1_RVT U86 ( .A1(n80), .A2(drx_reg[17]), .A3(n76), .A4(loopstart_r[17]), 
        .A5(n75), .A6(loopend_r[17]), .Y(aux_datar[17]) );
  AO222X1_RVT U87 ( .A1(n80), .A2(drx_reg[18]), .A3(n76), .A4(loopstart_r[18]), 
        .A5(n75), .A6(loopend_r[18]), .Y(aux_datar[18]) );
  AO222X1_RVT U88 ( .A1(n80), .A2(drx_reg[19]), .A3(n76), .A4(loopstart_r[19]), 
        .A5(n75), .A6(loopend_r[19]), .Y(aux_datar[19]) );
  AO222X1_RVT U89 ( .A1(n80), .A2(drx_reg[20]), .A3(n76), .A4(loopstart_r[20]), 
        .A5(n75), .A6(loopend_r[20]), .Y(aux_datar[20]) );
  AO222X1_RVT U90 ( .A1(n80), .A2(drx_reg[21]), .A3(n76), .A4(loopstart_r[21]), 
        .A5(n75), .A6(loopend_r[21]), .Y(aux_datar[21]) );
  AO22X1_RVT U91 ( .A1(n79), .A2(i_debug_r[23]), .A3(n75), .A4(loopend_r[23]), 
        .Y(n78) );
  AO22X1_RVT U92 ( .A1(n80), .A2(drx_reg[23]), .A3(n76), .A4(loopstart_r[23]), 
        .Y(n77) );
  OR2X1_RVT U93 ( .A1(n78), .A2(n77), .Y(aux_datar[23]) );
  AO22X1_RVT U94 ( .A1(n79), .A2(i_debug_r[24]), .A3(n80), .A4(drx_reg[24]), 
        .Y(aux_datar[24]) );
  AND2X1_RVT U95 ( .A1(n80), .A2(drx_reg[25]), .Y(aux_datar[25]) );
  AND2X1_RVT U96 ( .A1(n80), .A2(drx_reg[26]), .Y(aux_datar[26]) );
  AND2X1_RVT U97 ( .A1(n80), .A2(drx_reg[27]), .Y(aux_datar[27]) );
  AND2X1_RVT U98 ( .A1(n80), .A2(drx_reg[28]), .Y(aux_datar[28]) );
  AO22X1_RVT U99 ( .A1(n79), .A2(i_debug_r[29]), .A3(n80), .A4(drx_reg[29]), 
        .Y(aux_datar[29]) );
  AO22X1_RVT U100 ( .A1(n79), .A2(i_debug_r[30]), .A3(n80), .A4(drx_reg[30]), 
        .Y(aux_datar[30]) );
  AO222X1_RVT U101 ( .A1(n81), .A2(i_misalign_ctrl_r_1_), .A3(n80), .A4(
        drx_reg[31]), .A5(n79), .A6(i_debug_r[31]), .Y(aux_datar[31]) );
  NAND3X0_RVT U102 ( .A1(n81), .A2(aux_write), .A3(aux_dataw[31]), .Y(n82) );
  NAND2X0_RVT U103 ( .A1(n81), .A2(aux_write), .Y(n83) );
  AO22X1_RVT U104 ( .A1(i_misalign_ctrl_r_1_), .A2(n82), .A3(misaligned_err), 
        .A4(n83), .Y(n65) );
  INVX1_RVT U105 ( .A(n83), .Y(n84) );
  AO22X1_RVT U106 ( .A1(n84), .A2(aux_dataw[0]), .A3(n83), .A4(en_misaligned), 
        .Y(n64) );
  AND2X1_RVT U33 ( .A1(n32), .A2(n31), .Y(n75) );
  INVX1_RVT U3 ( .A(rst_a), .Y(n90) );
  INVX1_RVT U4 ( .A(en), .Y(n91) );
  INVX1_RVT U5 ( .A(aux_addr[0]), .Y(n92) );
  INVX1_RVT U6 ( .A(aux_addr[2]), .Y(n93) );
  INVX1_RVT U12 ( .A(aux_addr[3]), .Y(n94) );
  OR2X1_RVT U71 ( .A1(n62), .A2(n61), .Y(aux_datar[4]) );
  OR2X1_RVT U68 ( .A1(n60), .A2(n59), .Y(aux_datar[3]) );
  AO222X1_RVT U75 ( .A1(n80), .A2(drx_reg[7]), .A3(n76), .A4(loopstart_r[7]), 
        .A5(n75), .A6(loopend_r[7]), .Y(aux_datar[7]) );
  AND3X1_RVT U16 ( .A1(aux_addr[3]), .A2(n31), .A3(n92), .Y(n66) );
  AND3X1_RVT U17 ( .A1(aux_addr[3]), .A2(aux_addr[0]), .A3(n31), .Y(n68) );
  INVX1_RVT U22 ( .A(n29), .Y(n67) );
  OR3X2_RVT U50 ( .A1(n46), .A2(n45), .A3(n44), .Y(aux_datar[2]) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xaux_regs_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_xaux_regs_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_xaux_regs_0 ( clk, rst_a, en, aux_addr, aux_dataw, aux_write, 
        aux_read, h_addr, h_dataw, h_write, h_read, aux_access, core_access, 
        en2b, en3, s1val, s2val, x_s_flag, x_set_sflag, l_irq_4, l_irq_5, 
        l_irq_6, l_irq_7, l_irq_8, l_irq_9, l_irq_10, l_irq_11, l_irq_12, 
        l_irq_13, l_irq_14, l_irq_15, l_irq_16, l_irq_17, l_irq_18, l_irq_19, 
        l_irq_3, sr_xhold_host_a, ic_busy, p3lr, p3sr, aux_lv12, aux_hint, 
        aux_lev, uxdrx_reg, uxreg_hit, ux_da_am, ux_dar, uxivic, uxhold_host, 
        uxnoaccess, ap_ahv0, ap_ahv1, ap_ahv2, ap_ahv3, ap_ahv4, ap_ahv5, 
        ap_ahv6, ap_ahv7, ap_ahc0, ap_ahc1, ap_ahc2, ap_ahc3, ap_ahc4, ap_ahc5, 
        ap_ahc6, ap_ahc7, ap_ahm0, ap_ahm1, ap_ahm2, ap_ahm3, ap_ahm4, ap_ahm5, 
        ap_ahm6, ap_ahm7, timer_r, tlimit_r, timer_pirq_r, tcontrol_r, 
        timer_mode_r, timer_clr_r, twatchdog_r, drx_reg, xreg_hit, x_da_am, 
        x_dar, id_arcnum, xnoaccess, xhold_host, xcache_hold_host, 
        dc_disable_r, power_toggle, lram_base, pc_sel_r, aux_st_mulhi_a, 
        int_vector_base_r, irq, ivic, wd_clear );
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [31:0] s1val;
  input [31:0] s2val;
  input [1:0] x_s_flag;
  input [1:0] aux_lv12;
  input [4:0] aux_hint;
  input [31:3] aux_lev;
  input [31:0] uxdrx_reg;
  input [31:0] ux_dar;
  input [31:0] ap_ahv0;
  input [31:0] ap_ahv1;
  input [31:0] ap_ahv2;
  input [31:0] ap_ahv3;
  input [31:0] ap_ahv4;
  input [31:0] ap_ahv5;
  input [31:0] ap_ahv6;
  input [31:0] ap_ahv7;
  input [31:0] ap_ahc0;
  input [31:0] ap_ahc1;
  input [31:0] ap_ahc2;
  input [31:0] ap_ahc3;
  input [31:0] ap_ahc4;
  input [31:0] ap_ahc5;
  input [31:0] ap_ahc6;
  input [31:0] ap_ahc7;
  input [31:0] ap_ahm0;
  input [31:0] ap_ahm1;
  input [31:0] ap_ahm2;
  input [31:0] ap_ahm3;
  input [31:0] ap_ahm4;
  input [31:0] ap_ahm5;
  input [31:0] ap_ahm6;
  input [31:0] ap_ahm7;
  input [31:0] timer_r;
  input [31:0] tlimit_r;
  output [31:0] drx_reg;
  output [31:0] x_dar;
  output [7:0] id_arcnum;
  output [23:19] lram_base;
  output [23:10] int_vector_base_r;
  output [31:3] irq;
  input clk, rst_a, en, aux_write, aux_read, h_write, h_read, aux_access,
         core_access, en2b, en3, x_set_sflag, l_irq_4, l_irq_5, l_irq_6,
         l_irq_7, l_irq_8, l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13,
         l_irq_14, l_irq_15, l_irq_16, l_irq_17, l_irq_18, l_irq_19, l_irq_3,
         sr_xhold_host_a, ic_busy, p3lr, p3sr, uxreg_hit, ux_da_am, uxivic,
         uxhold_host, uxnoaccess, timer_pirq_r, tcontrol_r, timer_mode_r,
         timer_clr_r, twatchdog_r;
  output xreg_hit, x_da_am, xnoaccess, xhold_host, xcache_hold_host,
         dc_disable_r, power_toggle, pc_sel_r, aux_st_mulhi_a, ivic, wd_clear;
  wire   N471, N472, N473, N474, N475, N476, N477, N478, N479, N480, N481,
         N482, N483, N484, N485, N491, net20308, net20314, n247, n685, n686,
         n687, n688, n689, n690, n691, n692, n693, n695, n696, n697, n698,
         n701, n703, n704, n705, n706, n707, n708, n709, n710, n711, n712,
         n713, n714, n715, n716, n717, n718, n719, n720, n721, n722, n723,
         n724, n725, n726, n727, n728, n729, n730, n731, n732, n733, n734,
         n735, n736, n737, n738, n739, n740, n741, n742, n743, n744, n745,
         n746, n747, n748, n749, n750, n751, n752, n753, n754, n755, n756,
         n757, n758, n759, n760, n761, n762, n763, n764, n765, n766, n767,
         n768, n769, n770, n771, n772, n773, n774, n776, n777, n778, n779,
         n780, n781, n782, n783, n784, n787, n788, n789, n790, n791, n792,
         n793, n795, n796, n797, n798, n799, n800, n801, n802, n803, n804,
         n805, n806, n807, n808, n809, n810, n811, n812, n813, n814, n815,
         n816, n817, n818, n819, n820, n821, n822, n823, n824, n825, n826,
         n827, n828, n829, n830, n831, n832, n833, n834, n835, n836, n837,
         n838, n839, n840, n841, n844, n845, n846, n847, n848, n849, n850,
         n851, n852, n853, n854, n855, n856, n857, n858, n859, n861, n862,
         n863, n864, n865, n866, n867, n868, n869, n870, n871, n872, n873,
         n874, n875, n876, n877, n878, n879, n880, n881, n882, n883, n884,
         n885, n886, n887, n888, n889, n890, n892, n893, n894, n895, n896,
         n897, n898, n899, n900, n901, n902, n903, n904, n905, n906, n907,
         n908, n909, n910, n911, n912, n913, n915, n916, n917, n918, n919,
         n920, n921, n922, n923, n924, n925, n926, n927, n928, n929, n930,
         n931, n932, n933, n934, n935, n936, n937, n938, n939, n940, n941,
         n942, n943, n944, n945, n946, n947, n948, n949, n950, n951, n952,
         n953, n954, n955, n958, n959, n960, n961, n962, n963, n964, n965,
         n966, n967, n988, n989, n990, n991, n992, n993, n994, n995, n996,
         n997, n998, n1007, n1009;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_xaux_regs_0 clk_gate_i_int_vector_base_r_reg ( 
        .CLK(clk), .EN(N471), .ENCLK(net20308), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_xaux_regs_1 clk_gate_i_ldst_ram_base_addr_r_reg ( 
        .CLK(clk), .EN(N491), .ENCLK(net20314), .TE(1'b0) );
  DFFARX1_RVT i_int_vector_base_r_reg_23_ ( .D(N485), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[23]) );
  DFFARX1_RVT i_int_vector_base_r_reg_22_ ( .D(N484), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[22]) );
  DFFARX1_RVT i_int_vector_base_r_reg_21_ ( .D(N483), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[21]) );
  DFFARX1_RVT i_int_vector_base_r_reg_20_ ( .D(N482), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[20]) );
  DFFARX1_RVT i_int_vector_base_r_reg_19_ ( .D(N481), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[19]) );
  DFFARX1_RVT i_int_vector_base_r_reg_18_ ( .D(N480), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[18]) );
  DFFARX1_RVT i_int_vector_base_r_reg_17_ ( .D(N479), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[17]) );
  DFFARX1_RVT i_int_vector_base_r_reg_16_ ( .D(N478), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[16]) );
  DFFARX1_RVT i_int_vector_base_r_reg_15_ ( .D(N477), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[15]) );
  DFFARX1_RVT i_int_vector_base_r_reg_14_ ( .D(N476), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[14]) );
  DFFARX1_RVT i_int_vector_base_r_reg_13_ ( .D(N475), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[13]) );
  DFFARX1_RVT i_int_vector_base_r_reg_12_ ( .D(N474), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[12]) );
  DFFARX1_RVT i_int_vector_base_r_reg_11_ ( .D(N473), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[11]) );
  DFFARX1_RVT i_int_vector_base_r_reg_10_ ( .D(N472), .CLK(net20308), .RSTB(
        n988), .Q(int_vector_base_r[10]) );
  DFFARX1_RVT i_ldst_ram_base_addr_r_reg_22_ ( .D(aux_dataw[22]), .CLK(
        net20314), .RSTB(n988), .Q(lram_base[22]) );
  DFFARX1_RVT i_ldst_ram_base_addr_r_reg_21_ ( .D(aux_dataw[21]), .CLK(
        net20314), .RSTB(n988), .Q(lram_base[21]) );
  DFFARX1_RVT i_ldst_ram_base_addr_r_reg_20_ ( .D(aux_dataw[20]), .CLK(
        net20314), .RSTB(n988), .Q(lram_base[20]) );
  DFFARX1_RVT i_ldst_ram_base_addr_r_reg_19_ ( .D(aux_dataw[19]), .CLK(
        net20314), .RSTB(n988), .Q(lram_base[19]) );
  DFFARX1_RVT power_toggle_reg ( .D(n247), .CLK(clk), .RSTB(n988), .Q(
        power_toggle) );
  NBUFFX2_RVT U4 ( .A(l_irq_19), .Y(irq[19]) );
  NBUFFX2_RVT U5 ( .A(l_irq_18), .Y(irq[18]) );
  NBUFFX2_RVT U6 ( .A(l_irq_17), .Y(irq[17]) );
  NBUFFX2_RVT U7 ( .A(l_irq_16), .Y(irq[16]) );
  NBUFFX2_RVT U8 ( .A(l_irq_15), .Y(irq[15]) );
  NBUFFX2_RVT U9 ( .A(l_irq_14), .Y(irq[14]) );
  NBUFFX2_RVT U10 ( .A(l_irq_13), .Y(irq[13]) );
  NBUFFX2_RVT U11 ( .A(l_irq_12), .Y(irq[12]) );
  NBUFFX2_RVT U13 ( .A(l_irq_10), .Y(irq[10]) );
  NBUFFX2_RVT U14 ( .A(l_irq_9), .Y(irq[9]) );
  NBUFFX2_RVT U15 ( .A(l_irq_8), .Y(irq[8]) );
  NBUFFX2_RVT U16 ( .A(l_irq_7), .Y(irq[7]) );
  NBUFFX2_RVT U17 ( .A(l_irq_6), .Y(irq[6]) );
  NBUFFX2_RVT U18 ( .A(l_irq_5), .Y(irq[5]) );
  NBUFFX2_RVT U19 ( .A(l_irq_4), .Y(irq[4]) );
  OR2X1_RVT U22 ( .A1(aux_addr[12]), .A2(aux_addr[15]), .Y(n708) );
  OR3X1_RVT U23 ( .A1(aux_addr[10]), .A2(aux_addr[8]), .A3(n708), .Y(n685) );
  NOR4X1_RVT U24 ( .A1(aux_addr[11]), .A2(aux_addr[13]), .A3(aux_addr[14]), 
        .A4(n685), .Y(n688) );
  NAND3X0_RVT U26 ( .A1(n688), .A2(aux_addr[6]), .A3(n992), .Y(n687) );
  NAND2X0_RVT U29 ( .A1(n995), .A2(n993), .Y(n707) );
  INVX1_RVT U30 ( .A(n707), .Y(n690) );
  INVX1_RVT U31 ( .A(aux_addr[6]), .Y(n703) );
  AND4X1_RVT U32 ( .A1(n688), .A2(aux_addr[9]), .A3(n993), .A4(n703), .Y(n693)
         );
  AND3X1_RVT U36 ( .A1(n996), .A2(n994), .A3(n991), .Y(n715) );
  AND2X1_RVT U40 ( .A1(n715), .A2(n868), .Y(n886) );
  INVX1_RVT U44 ( .A(n687), .Y(n776) );
  AND4X1_RVT U45 ( .A1(aux_addr[0]), .A2(n776), .A3(n715), .A4(n995), .Y(n861)
         );
  NAND3X0_RVT U46 ( .A1(aux_addr[1]), .A2(n861), .A3(n993), .Y(n793) );
  AND2X1_RVT U47 ( .A1(n714), .A2(n793), .Y(n686) );
  OA21X1_RVT U48 ( .A1(n687), .A2(n690), .A3(n686), .Y(n698) );
  AND3X1_RVT U49 ( .A1(n992), .A2(n703), .A3(n688), .Y(n695) );
  AND4X1_RVT U50 ( .A1(aux_addr[5]), .A2(n715), .A3(n695), .A4(n993), .Y(n689)
         );
  NAND2X0_RVT U51 ( .A1(aux_addr[1]), .A2(n689), .Y(n717) );
  NAND2X0_RVT U52 ( .A1(aux_addr[0]), .A2(n989), .Y(n788) );
  INVX1_RVT U53 ( .A(n788), .Y(n743) );
  NAND2X0_RVT U55 ( .A1(aux_addr[3]), .A2(aux_addr[4]), .Y(n691) );
  INVX1_RVT U56 ( .A(n691), .Y(n889) );
  AND2X1_RVT U57 ( .A1(n695), .A2(n690), .Y(n710) );
  NAND4X0_RVT U58 ( .A1(n868), .A2(n889), .A3(n710), .A4(n991), .Y(n805) );
  AND2X1_RVT U59 ( .A1(aux_addr[5]), .A2(n693), .Y(n716) );
  NAND2X0_RVT U60 ( .A1(n716), .A2(n691), .Y(n692) );
  AND4X1_RVT U61 ( .A1(n717), .A2(n713), .A3(n805), .A4(n692), .Y(n697) );
  NAND4X0_RVT U62 ( .A1(n995), .A2(n743), .A3(n715), .A4(n693), .Y(n758) );
  AND4X1_RVT U63 ( .A1(aux_addr[5]), .A2(n695), .A3(n996), .A4(n993), .Y(n696)
         );
  NAND4X0_RVT U65 ( .A1(n698), .A2(n697), .A3(n758), .A4(n802), .Y(n762) );
  OR2X1_RVT U66 ( .A1(uxreg_hit), .A2(n762), .Y(xreg_hit) );
  INVX1_RVT U73 ( .A(aux_addr[14]), .Y(n701) );
  NAND4X0_RVT U74 ( .A1(aux_addr[10]), .A2(aux_addr[8]), .A3(aux_write), .A4(
        n701), .Y(n706) );
  NOR2X0_RVT U75 ( .A1(aux_addr[11]), .A2(aux_addr[13]), .Y(n704) );
  NAND4X0_RVT U76 ( .A1(n704), .A2(n886), .A3(n703), .A4(n992), .Y(n705) );
  NOR4X1_RVT U77 ( .A1(n708), .A2(n707), .A3(n706), .A4(n705), .Y(n709) );
  AND2X1_RVT U79 ( .A1(n996), .A2(n991), .Y(n711) );
  AND4X1_RVT U80 ( .A1(aux_addr[4]), .A2(n711), .A3(n710), .A4(aux_write), .Y(
        n712) );
  AND3X1_RVT U81 ( .A1(aux_addr[1]), .A2(n712), .A3(n990), .Y(aux_st_mulhi_a)
         );
  AO22X1_RVT U85 ( .A1(n1007), .A2(timer_r[21]), .A3(n997), .A4(aux_lev[21]), 
        .Y(n723) );
  AND2X1_RVT U86 ( .A1(n715), .A2(n716), .Y(n744) );
  AND2X1_RVT U87 ( .A1(n743), .A2(n744), .Y(n961) );
  AND4X1_RVT U88 ( .A1(aux_addr[2]), .A2(n716), .A3(n996), .A4(n994), .Y(n742)
         );
  AND2X1_RVT U89 ( .A1(n868), .A2(n742), .Y(n965) );
  AO22X1_RVT U90 ( .A1(n961), .A2(ap_ahm0[21]), .A3(n965), .A4(ap_ahm1[21]), 
        .Y(n722) );
  AND3X1_RVT U91 ( .A1(aux_addr[1]), .A2(aux_addr[0]), .A3(n744), .Y(n960) );
  INVX1_RVT U92 ( .A(n717), .Y(n757) );
  AND2X1_RVT U94 ( .A1(n744), .A2(n868), .Y(n958) );
  AO22X1_RVT U95 ( .A1(n959), .A2(tlimit_r[21]), .A3(n958), .A4(ap_ahv0[21]), 
        .Y(n719) );
  INVX1_RVT U96 ( .A(n805), .Y(n884) );
  AO22X1_RVT U97 ( .A1(n998), .A2(int_vector_base_r[21]), .A3(n884), .A4(
        lram_base[21]), .Y(n718) );
  OR2X1_RVT U98 ( .A1(n719), .A2(n718), .Y(n720) );
  AO21X1_RVT U99 ( .A1(n960), .A2(ap_ahv1[21]), .A3(n720), .Y(n721) );
  OR3X2_RVT U100 ( .A1(n723), .A2(n722), .A3(n721), .Y(drx_reg[21]) );
  AO22X1_RVT U101 ( .A1(n1007), .A2(timer_r[22]), .A3(n997), .A4(aux_lev[22]), 
        .Y(n729) );
  AO22X1_RVT U102 ( .A1(n961), .A2(ap_ahm0[22]), .A3(n965), .A4(ap_ahm1[22]), 
        .Y(n728) );
  AO22X1_RVT U103 ( .A1(n959), .A2(tlimit_r[22]), .A3(n958), .A4(ap_ahv0[22]), 
        .Y(n725) );
  AO22X1_RVT U104 ( .A1(n998), .A2(int_vector_base_r[22]), .A3(n884), .A4(
        lram_base[22]), .Y(n724) );
  OR2X1_RVT U105 ( .A1(n725), .A2(n724), .Y(n726) );
  AO21X1_RVT U106 ( .A1(n960), .A2(ap_ahv1[22]), .A3(n726), .Y(n727) );
  AO22X1_RVT U108 ( .A1(n1007), .A2(timer_r[20]), .A3(n997), .A4(aux_lev[20]), 
        .Y(n735) );
  AO22X1_RVT U109 ( .A1(n961), .A2(ap_ahm0[20]), .A3(n965), .A4(ap_ahm1[20]), 
        .Y(n734) );
  AO22X1_RVT U110 ( .A1(n959), .A2(tlimit_r[20]), .A3(n958), .A4(ap_ahv0[20]), 
        .Y(n731) );
  AO22X1_RVT U111 ( .A1(n998), .A2(int_vector_base_r[20]), .A3(n884), .A4(
        lram_base[20]), .Y(n730) );
  OR2X1_RVT U112 ( .A1(n731), .A2(n730), .Y(n732) );
  AO21X1_RVT U113 ( .A1(n960), .A2(ap_ahv1[20]), .A3(n732), .Y(n733) );
  OR3X2_RVT U114 ( .A1(n735), .A2(n734), .A3(n733), .Y(drx_reg[20]) );
  AO22X1_RVT U115 ( .A1(n1007), .A2(timer_r[19]), .A3(n997), .A4(aux_lev[19]), 
        .Y(n741) );
  AO22X1_RVT U116 ( .A1(n961), .A2(ap_ahm0[19]), .A3(n965), .A4(ap_ahm1[19]), 
        .Y(n740) );
  AO22X1_RVT U117 ( .A1(n959), .A2(tlimit_r[19]), .A3(n958), .A4(ap_ahv0[19]), 
        .Y(n737) );
  AO22X1_RVT U118 ( .A1(n998), .A2(int_vector_base_r[19]), .A3(n884), .A4(
        lram_base[19]), .Y(n736) );
  OR2X1_RVT U119 ( .A1(n737), .A2(n736), .Y(n738) );
  AO21X1_RVT U120 ( .A1(n960), .A2(ap_ahv1[19]), .A3(n738), .Y(n739) );
  AND2X1_RVT U122 ( .A1(n743), .A2(n742), .Y(n905) );
  AO22X1_RVT U123 ( .A1(n905), .A2(ap_ahc1[6]), .A3(n965), .A4(ap_ahm1[6]), 
        .Y(n750) );
  AO22X1_RVT U124 ( .A1(n961), .A2(ap_ahm0[6]), .A3(n960), .A4(ap_ahv1[6]), 
        .Y(n749) );
  AO22X1_RVT U126 ( .A1(n959), .A2(tlimit_r[6]), .A3(n958), .A4(ap_ahv0[6]), 
        .Y(n746) );
  AO22X1_RVT U127 ( .A1(n1007), .A2(timer_r[6]), .A3(n997), .A4(aux_lev[6]), 
        .Y(n745) );
  OR2X1_RVT U128 ( .A1(n746), .A2(n745), .Y(n747) );
  AO21X1_RVT U129 ( .A1(n906), .A2(ap_ahc0[6]), .A3(n747), .Y(n748) );
  AO22X1_RVT U131 ( .A1(n905), .A2(ap_ahc1[5]), .A3(n965), .A4(ap_ahm1[5]), 
        .Y(n756) );
  AO22X1_RVT U132 ( .A1(n961), .A2(ap_ahm0[5]), .A3(n960), .A4(ap_ahv1[5]), 
        .Y(n755) );
  AO22X1_RVT U133 ( .A1(n959), .A2(tlimit_r[5]), .A3(n958), .A4(ap_ahv0[5]), 
        .Y(n752) );
  AO22X1_RVT U134 ( .A1(n1007), .A2(timer_r[5]), .A3(n997), .A4(aux_lev[5]), 
        .Y(n751) );
  OR2X1_RVT U135 ( .A1(n752), .A2(n751), .Y(n753) );
  AO21X1_RVT U136 ( .A1(n906), .A2(ap_ahc0[5]), .A3(n753), .Y(n754) );
  OR3X2_RVT U137 ( .A1(n756), .A2(n755), .A3(n754), .Y(drx_reg[5]) );
  AND2X1_RVT U138 ( .A1(n757), .A2(n990), .Y(n888) );
  AO22X1_RVT U139 ( .A1(n965), .A2(ap_ahm1[3]), .A3(n888), .A4(timer_pirq_r), 
        .Y(n768) );
  INVX1_RVT U140 ( .A(n758), .Y(n907) );
  AO22X1_RVT U141 ( .A1(n907), .A2(aux_hint[3]), .A3(n997), .A4(aux_lev[3]), 
        .Y(n760) );
  AO22X1_RVT U142 ( .A1(n959), .A2(tlimit_r[3]), .A3(n1009), .A4(timer_r[3]), 
        .Y(n759) );
  OR2X1_RVT U143 ( .A1(n760), .A2(n759), .Y(n761) );
  AO21X1_RVT U144 ( .A1(n958), .A2(ap_ahv0[3]), .A3(n761), .Y(n767) );
  INVX1_RVT U145 ( .A(n762), .Y(n900) );
  AO22X1_RVT U146 ( .A1(n961), .A2(ap_ahm0[3]), .A3(n960), .A4(ap_ahv1[3]), 
        .Y(n764) );
  AO22X1_RVT U147 ( .A1(n906), .A2(ap_ahc0[3]), .A3(n905), .A4(ap_ahc1[3]), 
        .Y(n763) );
  OR2X1_RVT U148 ( .A1(n764), .A2(n763), .Y(n765) );
  AO21X1_RVT U149 ( .A1(n900), .A2(uxdrx_reg[3]), .A3(n765), .Y(n766) );
  OR3X2_RVT U150 ( .A1(n768), .A2(n767), .A3(n766), .Y(drx_reg[3]) );
  AO22X1_RVT U151 ( .A1(n905), .A2(ap_ahc1[7]), .A3(n965), .A4(ap_ahm1[7]), 
        .Y(n774) );
  AO22X1_RVT U152 ( .A1(n961), .A2(ap_ahm0[7]), .A3(n960), .A4(ap_ahv1[7]), 
        .Y(n773) );
  AO22X1_RVT U153 ( .A1(n959), .A2(tlimit_r[7]), .A3(n958), .A4(ap_ahv0[7]), 
        .Y(n770) );
  AO22X1_RVT U154 ( .A1(n1007), .A2(timer_r[7]), .A3(n997), .A4(aux_lev[7]), 
        .Y(n769) );
  OR2X1_RVT U155 ( .A1(n770), .A2(n769), .Y(n771) );
  AO21X1_RVT U156 ( .A1(n906), .A2(ap_ahc0[7]), .A3(n771), .Y(n772) );
  AO22X1_RVT U158 ( .A1(n998), .A2(int_vector_base_r[10]), .A3(n997), .A4(
        aux_lev[10]), .Y(n781) );
  AOI22X1_RVT U159 ( .A1(n961), .A2(ap_ahm0[10]), .A3(n965), .A4(ap_ahm1[10]), 
        .Y(n779) );
  AOI22X1_RVT U160 ( .A1(n959), .A2(tlimit_r[10]), .A3(n958), .A4(ap_ahv0[10]), 
        .Y(n778) );
  AND3X1_RVT U161 ( .A1(aux_addr[5]), .A2(n776), .A3(n993), .Y(n887) );
  AND2X1_RVT U162 ( .A1(aux_addr[2]), .A2(n887), .Y(n890) );
  NAND3X0_RVT U163 ( .A1(aux_addr[4]), .A2(n890), .A3(n996), .Y(n787) );
  INVX1_RVT U164 ( .A(n787), .Y(n870) );
  NAND3X0_RVT U165 ( .A1(aux_addr[1]), .A2(n870), .A3(n990), .Y(n850) );
  NAND2X0_RVT U166 ( .A1(n960), .A2(ap_ahv1[10]), .Y(n777) );
  NAND4X0_RVT U167 ( .A1(n779), .A2(n778), .A3(n850), .A4(n777), .Y(n780) );
  OR2X1_RVT U168 ( .A1(n781), .A2(n780), .Y(n782) );
  AO21X1_RVT U169 ( .A1(n1009), .A2(timer_r[10]), .A3(n782), .Y(drx_reg[10])
         );
  AO22X1_RVT U170 ( .A1(n907), .A2(aux_hint[0]), .A3(n900), .A4(uxdrx_reg[0]), 
        .Y(n784) );
  OA221X1_RVT U171 ( .A1(aux_addr[2]), .A2(n994), .A3(n991), .A4(aux_addr[4]), 
        .A5(n887), .Y(n783) );
  OA222X1_RVT U172 ( .A1(n784), .A2(aux_addr[3]), .A3(n784), .A4(n868), .A5(
        n784), .A6(n783), .Y(n800) );
  AND3X1_RVT U173 ( .A1(aux_addr[1]), .A2(n890), .A3(n994), .Y(n795) );
  NAND2X0_RVT U174 ( .A1(n795), .A2(n996), .Y(n804) );
  OA22X1_RVT U175 ( .A1(n990), .A2(n804), .A3(n788), .A4(n787), .Y(n798) );
  AO22X1_RVT U176 ( .A1(n958), .A2(ap_ahv0[0]), .A3(n961), .A4(ap_ahm0[0]), 
        .Y(n792) );
  AO22X1_RVT U177 ( .A1(n959), .A2(tlimit_r[0]), .A3(n906), .A4(ap_ahc0[0]), 
        .Y(n791) );
  AO22X1_RVT U178 ( .A1(n965), .A2(ap_ahm1[0]), .A3(n888), .A4(tcontrol_r), 
        .Y(n790) );
  AO22X1_RVT U179 ( .A1(n960), .A2(ap_ahv1[0]), .A3(n905), .A4(ap_ahc1[0]), 
        .Y(n789) );
  NOR4X1_RVT U180 ( .A1(n792), .A2(n791), .A3(n790), .A4(n789), .Y(n797) );
  INVX1_RVT U181 ( .A(n793), .Y(n885) );
  NAND2X0_RVT U182 ( .A1(n885), .A2(aux_lv12[0]), .Y(n796) );
  NAND3X0_RVT U183 ( .A1(aux_addr[3]), .A2(n795), .A3(n990), .Y(n872) );
  NAND4X0_RVT U184 ( .A1(n798), .A2(n797), .A3(n796), .A4(n872), .Y(n799) );
  OR2X1_RVT U185 ( .A1(n800), .A2(n799), .Y(n801) );
  AO21X1_RVT U186 ( .A1(n1007), .A2(timer_r[0]), .A3(n801), .Y(drx_reg[0]) );
  AO22X1_RVT U187 ( .A1(n1007), .A2(timer_r[23]), .A3(n997), .A4(aux_lev[23]), 
        .Y(n810) );
  AOI22X1_RVT U188 ( .A1(n960), .A2(ap_ahv1[23]), .A3(n965), .A4(ap_ahm1[23]), 
        .Y(n808) );
  AOI22X1_RVT U189 ( .A1(n959), .A2(tlimit_r[23]), .A3(n961), .A4(ap_ahm0[23]), 
        .Y(n807) );
  INVX1_RVT U190 ( .A(int_vector_base_r[23]), .Y(n803) );
  OA22X1_RVT U191 ( .A1(aux_addr[0]), .A2(n804), .A3(n803), .A4(n802), .Y(n806) );
  NAND4X0_RVT U192 ( .A1(n808), .A2(n807), .A3(n806), .A4(n805), .Y(n809) );
  OR2X1_RVT U193 ( .A1(n810), .A2(n809), .Y(n811) );
  AO21X1_RVT U194 ( .A1(n958), .A2(ap_ahv0[23]), .A3(n811), .Y(drx_reg[23]) );
  AO22X1_RVT U195 ( .A1(n959), .A2(tlimit_r[18]), .A3(n958), .A4(ap_ahv0[18]), 
        .Y(n816) );
  AO22X1_RVT U196 ( .A1(n961), .A2(ap_ahm0[18]), .A3(n960), .A4(ap_ahv1[18]), 
        .Y(n813) );
  AO22X1_RVT U197 ( .A1(n998), .A2(int_vector_base_r[18]), .A3(n997), .A4(
        aux_lev[18]), .Y(n812) );
  OR2X1_RVT U198 ( .A1(n813), .A2(n812), .Y(n814) );
  AO21X1_RVT U199 ( .A1(n1009), .A2(timer_r[18]), .A3(n814), .Y(n815) );
  OR2X1_RVT U200 ( .A1(n816), .A2(n815), .Y(n817) );
  AO21X1_RVT U201 ( .A1(n965), .A2(ap_ahm1[18]), .A3(n817), .Y(drx_reg[18]) );
  AO22X1_RVT U202 ( .A1(n959), .A2(tlimit_r[16]), .A3(n958), .A4(ap_ahv0[16]), 
        .Y(n822) );
  AO22X1_RVT U203 ( .A1(n961), .A2(ap_ahm0[16]), .A3(n960), .A4(ap_ahv1[16]), 
        .Y(n819) );
  AO22X1_RVT U204 ( .A1(n998), .A2(int_vector_base_r[16]), .A3(n997), .A4(
        aux_lev[16]), .Y(n818) );
  OR2X1_RVT U205 ( .A1(n819), .A2(n818), .Y(n820) );
  AO21X1_RVT U206 ( .A1(n1009), .A2(timer_r[16]), .A3(n820), .Y(n821) );
  OR2X1_RVT U207 ( .A1(n822), .A2(n821), .Y(n823) );
  AO21X1_RVT U208 ( .A1(n965), .A2(ap_ahm1[16]), .A3(n823), .Y(drx_reg[16]) );
  AO22X1_RVT U209 ( .A1(n959), .A2(tlimit_r[15]), .A3(n958), .A4(ap_ahv0[15]), 
        .Y(n828) );
  AO22X1_RVT U210 ( .A1(n961), .A2(ap_ahm0[15]), .A3(n960), .A4(ap_ahv1[15]), 
        .Y(n825) );
  AO22X1_RVT U211 ( .A1(n998), .A2(int_vector_base_r[15]), .A3(n997), .A4(
        aux_lev[15]), .Y(n824) );
  OR2X1_RVT U212 ( .A1(n825), .A2(n824), .Y(n826) );
  AO21X1_RVT U213 ( .A1(n1009), .A2(timer_r[15]), .A3(n826), .Y(n827) );
  OR2X1_RVT U214 ( .A1(n828), .A2(n827), .Y(n829) );
  AO21X1_RVT U215 ( .A1(n965), .A2(ap_ahm1[15]), .A3(n829), .Y(drx_reg[15]) );
  AO22X1_RVT U216 ( .A1(n959), .A2(tlimit_r[14]), .A3(n958), .A4(ap_ahv0[14]), 
        .Y(n834) );
  AO22X1_RVT U217 ( .A1(n961), .A2(ap_ahm0[14]), .A3(n960), .A4(ap_ahv1[14]), 
        .Y(n831) );
  AO22X1_RVT U218 ( .A1(n998), .A2(int_vector_base_r[14]), .A3(n997), .A4(
        aux_lev[14]), .Y(n830) );
  OR2X1_RVT U219 ( .A1(n831), .A2(n830), .Y(n832) );
  AO21X1_RVT U220 ( .A1(n1009), .A2(timer_r[14]), .A3(n832), .Y(n833) );
  OR2X1_RVT U221 ( .A1(n834), .A2(n833), .Y(n835) );
  AO21X1_RVT U222 ( .A1(n965), .A2(ap_ahm1[14]), .A3(n835), .Y(drx_reg[14]) );
  AO22X1_RVT U223 ( .A1(n959), .A2(tlimit_r[13]), .A3(n958), .A4(ap_ahv0[13]), 
        .Y(n840) );
  AO22X1_RVT U224 ( .A1(n961), .A2(ap_ahm0[13]), .A3(n960), .A4(ap_ahv1[13]), 
        .Y(n837) );
  AO22X1_RVT U225 ( .A1(n998), .A2(int_vector_base_r[13]), .A3(n997), .A4(
        aux_lev[13]), .Y(n836) );
  OR2X1_RVT U226 ( .A1(n837), .A2(n836), .Y(n838) );
  AO21X1_RVT U227 ( .A1(n1009), .A2(timer_r[13]), .A3(n838), .Y(n839) );
  OR2X1_RVT U228 ( .A1(n840), .A2(n839), .Y(n841) );
  AO21X1_RVT U229 ( .A1(n965), .A2(ap_ahm1[13]), .A3(n841), .Y(drx_reg[13]) );
  AOI22X1_RVT U231 ( .A1(n906), .A2(ap_ahc0[2]), .A3(n960), .A4(ap_ahv1[2]), 
        .Y(n852) );
  AO22X1_RVT U232 ( .A1(n1007), .A2(timer_r[2]), .A3(n907), .A4(aux_hint[2]), 
        .Y(n848) );
  AND2X1_RVT U233 ( .A1(aux_addr[1]), .A2(aux_addr[0]), .Y(n844) );
  AND3X1_RVT U234 ( .A1(n887), .A2(n889), .A3(n991), .Y(n869) );
  AO22X1_RVT U235 ( .A1(n844), .A2(n869), .A3(n888), .A4(twatchdog_r), .Y(n847) );
  AO22X1_RVT U236 ( .A1(n905), .A2(ap_ahc1[2]), .A3(n965), .A4(ap_ahm1[2]), 
        .Y(n846) );
  AO22X1_RVT U237 ( .A1(n958), .A2(ap_ahv0[2]), .A3(n961), .A4(ap_ahm0[2]), 
        .Y(n845) );
  NOR4X1_RVT U238 ( .A1(n848), .A2(n847), .A3(n846), .A4(n845), .Y(n851) );
  NAND2X0_RVT U239 ( .A1(n959), .A2(tlimit_r[2]), .Y(n849) );
  NAND4X0_RVT U240 ( .A1(n852), .A2(n851), .A3(n850), .A4(n849), .Y(n853) );
  AO21X1_RVT U241 ( .A1(n900), .A2(uxdrx_reg[2]), .A3(n853), .Y(drx_reg[2]) );
  AO22X1_RVT U242 ( .A1(n906), .A2(ap_ahc0[8]), .A3(n961), .A4(ap_ahm0[8]), 
        .Y(n859) );
  AO22X1_RVT U243 ( .A1(n869), .A2(n868), .A3(n870), .A4(n989), .Y(n899) );
  AO22X1_RVT U244 ( .A1(n959), .A2(tlimit_r[8]), .A3(n958), .A4(ap_ahv0[8]), 
        .Y(n858) );
  AO22X1_RVT U245 ( .A1(n960), .A2(ap_ahv1[8]), .A3(n965), .A4(ap_ahm1[8]), 
        .Y(n855) );
  AO22X1_RVT U246 ( .A1(n1007), .A2(timer_r[8]), .A3(n997), .A4(aux_lev[8]), 
        .Y(n854) );
  OR2X1_RVT U247 ( .A1(n855), .A2(n854), .Y(n856) );
  AO21X1_RVT U248 ( .A1(n905), .A2(ap_ahc1[8]), .A3(n856), .Y(n857) );
  OR4X2_RVT U249 ( .A1(n859), .A2(n899), .A3(n858), .A4(n857), .Y(drx_reg[8])
         );
  AO22X1_RVT U250 ( .A1(n960), .A2(ap_ahv1[9]), .A3(n905), .A4(ap_ahc1[9]), 
        .Y(n867) );
  AO22X1_RVT U251 ( .A1(n958), .A2(ap_ahv0[9]), .A3(n961), .A4(ap_ahm0[9]), 
        .Y(n866) );
  NAND3X0_RVT U252 ( .A1(aux_addr[7]), .A2(n861), .A3(n989), .Y(n893) );
  NAND2X0_RVT U253 ( .A1(n965), .A2(ap_ahm1[9]), .Y(n863) );
  NAND2X0_RVT U254 ( .A1(n997), .A2(aux_lev[9]), .Y(n862) );
  NAND3X0_RVT U255 ( .A1(n893), .A2(n863), .A3(n862), .Y(n865) );
  AO22X1_RVT U256 ( .A1(n959), .A2(tlimit_r[9]), .A3(n906), .A4(ap_ahc0[9]), 
        .Y(n864) );
  NOR4X1_RVT U257 ( .A1(n867), .A2(n866), .A3(n865), .A4(n864), .Y(n873) );
  OAI21X1_RVT U258 ( .A1(n870), .A2(n869), .A3(n868), .Y(n919) );
  NAND2X0_RVT U259 ( .A1(n1009), .A2(timer_r[9]), .Y(n871) );
  NAND4X0_RVT U260 ( .A1(n873), .A2(n872), .A3(n919), .A4(n871), .Y(drx_reg[9]) );
  AOI22X1_RVT U261 ( .A1(n960), .A2(ap_ahv1[12]), .A3(n998), .A4(
        int_vector_base_r[12]), .Y(n878) );
  AO22X1_RVT U262 ( .A1(n1007), .A2(timer_r[12]), .A3(n997), .A4(aux_lev[12]), 
        .Y(n876) );
  AO22X1_RVT U263 ( .A1(n961), .A2(ap_ahm0[12]), .A3(n965), .A4(ap_ahm1[12]), 
        .Y(n875) );
  AO22X1_RVT U264 ( .A1(n959), .A2(tlimit_r[12]), .A3(n958), .A4(ap_ahv0[12]), 
        .Y(n874) );
  NOR3X0_RVT U265 ( .A1(n876), .A2(n875), .A3(n874), .Y(n877) );
  NAND3X0_RVT U266 ( .A1(n878), .A2(n877), .A3(n893), .Y(drx_reg[12]) );
  AOI22X1_RVT U267 ( .A1(n960), .A2(ap_ahv1[17]), .A3(n998), .A4(
        int_vector_base_r[17]), .Y(n883) );
  AO22X1_RVT U268 ( .A1(n1007), .A2(timer_r[17]), .A3(n997), .A4(aux_lev[17]), 
        .Y(n881) );
  AO22X1_RVT U269 ( .A1(n961), .A2(ap_ahm0[17]), .A3(n965), .A4(ap_ahm1[17]), 
        .Y(n880) );
  AO22X1_RVT U270 ( .A1(n959), .A2(tlimit_r[17]), .A3(n958), .A4(ap_ahv0[17]), 
        .Y(n879) );
  NOR3X0_RVT U271 ( .A1(n881), .A2(n880), .A3(n879), .Y(n882) );
  NAND3X0_RVT U272 ( .A1(n883), .A2(n882), .A3(n893), .Y(drx_reg[17]) );
  AND2X1_RVT U273 ( .A1(n884), .A2(aux_write), .Y(N491) );
  AND2X1_RVT U274 ( .A1(N471), .A2(aux_dataw[10]), .Y(N472) );
  AND2X1_RVT U275 ( .A1(N471), .A2(aux_dataw[11]), .Y(N473) );
  AND2X1_RVT U276 ( .A1(N471), .A2(aux_dataw[12]), .Y(N474) );
  AND2X1_RVT U277 ( .A1(N471), .A2(aux_dataw[13]), .Y(N475) );
  AND2X1_RVT U278 ( .A1(N471), .A2(aux_dataw[14]), .Y(N476) );
  AND2X1_RVT U279 ( .A1(N471), .A2(aux_dataw[15]), .Y(N477) );
  AND2X1_RVT U280 ( .A1(N471), .A2(aux_dataw[16]), .Y(N478) );
  AND2X1_RVT U281 ( .A1(N471), .A2(aux_dataw[17]), .Y(N479) );
  AND2X1_RVT U282 ( .A1(N471), .A2(aux_dataw[18]), .Y(N480) );
  AND2X1_RVT U283 ( .A1(N471), .A2(aux_dataw[19]), .Y(N481) );
  AND2X1_RVT U284 ( .A1(N471), .A2(aux_dataw[20]), .Y(N482) );
  AND2X1_RVT U285 ( .A1(N471), .A2(aux_dataw[21]), .Y(N483) );
  AND2X1_RVT U286 ( .A1(N471), .A2(aux_dataw[22]), .Y(N484) );
  AND2X1_RVT U287 ( .A1(N471), .A2(aux_dataw[23]), .Y(N485) );
  AOI22X1_RVT U288 ( .A1(n960), .A2(ap_ahv1[1]), .A3(n905), .A4(ap_ahc1[1]), 
        .Y(n904) );
  AOI22X1_RVT U289 ( .A1(n958), .A2(ap_ahv0[1]), .A3(n961), .A4(ap_ahm0[1]), 
        .Y(n903) );
  AO22X1_RVT U290 ( .A1(n959), .A2(tlimit_r[1]), .A3(n906), .A4(ap_ahc0[1]), 
        .Y(n898) );
  AO22X1_RVT U291 ( .A1(n885), .A2(aux_lv12[1]), .A3(n1009), .A4(timer_r[1]), 
        .Y(n897) );
  AOI22X1_RVT U292 ( .A1(n887), .A2(n886), .A3(n907), .A4(aux_hint[1]), .Y(
        n895) );
  AOI22X1_RVT U293 ( .A1(n965), .A2(ap_ahm1[1]), .A3(n888), .A4(timer_mode_r), 
        .Y(n894) );
  NAND3X0_RVT U294 ( .A1(aux_addr[0]), .A2(n890), .A3(n889), .Y(n892) );
  NAND4X0_RVT U295 ( .A1(n895), .A2(n894), .A3(n893), .A4(n892), .Y(n896) );
  NOR4X1_RVT U296 ( .A1(n899), .A2(n898), .A3(n897), .A4(n896), .Y(n902) );
  NAND2X0_RVT U297 ( .A1(n900), .A2(uxdrx_reg[1]), .Y(n901) );
  NAND4X0_RVT U298 ( .A1(n904), .A2(n903), .A3(n902), .A4(n901), .Y(drx_reg[1]) );
  AOI22X1_RVT U299 ( .A1(n905), .A2(ap_ahc1[4]), .A3(n965), .A4(ap_ahm1[4]), 
        .Y(n913) );
  AO22X1_RVT U300 ( .A1(n961), .A2(ap_ahm0[4]), .A3(n960), .A4(ap_ahv1[4]), 
        .Y(n911) );
  AO22X1_RVT U301 ( .A1(n959), .A2(tlimit_r[4]), .A3(n958), .A4(ap_ahv0[4]), 
        .Y(n910) );
  AO22X1_RVT U302 ( .A1(n906), .A2(ap_ahc0[4]), .A3(n1009), .A4(timer_r[4]), 
        .Y(n909) );
  AO22X1_RVT U303 ( .A1(n907), .A2(aux_hint[4]), .A3(n997), .A4(aux_lev[4]), 
        .Y(n908) );
  NOR4X1_RVT U304 ( .A1(n911), .A2(n910), .A3(n909), .A4(n908), .Y(n912) );
  NAND2X0_RVT U305 ( .A1(n913), .A2(n912), .Y(drx_reg[4]) );
  AO22X1_RVT U306 ( .A1(n961), .A2(ap_ahm0[11]), .A3(n965), .A4(ap_ahm1[11]), 
        .Y(n918) );
  AO22X1_RVT U307 ( .A1(n958), .A2(ap_ahv0[11]), .A3(n960), .A4(ap_ahv1[11]), 
        .Y(n917) );
  AO22X1_RVT U308 ( .A1(n959), .A2(tlimit_r[11]), .A3(n1009), .A4(timer_r[11]), 
        .Y(n916) );
  AO22X1_RVT U309 ( .A1(n998), .A2(int_vector_base_r[11]), .A3(n997), .A4(
        aux_lev[11]), .Y(n915) );
  NOR4X1_RVT U310 ( .A1(n918), .A2(n917), .A3(n916), .A4(n915), .Y(n920) );
  NAND2X0_RVT U311 ( .A1(n920), .A2(n919), .Y(drx_reg[11]) );
  AO22X1_RVT U312 ( .A1(n1007), .A2(timer_r[24]), .A3(n997), .A4(aux_lev[24]), 
        .Y(n925) );
  AO22X1_RVT U313 ( .A1(n959), .A2(tlimit_r[24]), .A3(n958), .A4(ap_ahv0[24]), 
        .Y(n922) );
  AO22X1_RVT U314 ( .A1(n961), .A2(ap_ahm0[24]), .A3(n960), .A4(ap_ahv1[24]), 
        .Y(n921) );
  OR2X1_RVT U315 ( .A1(n922), .A2(n921), .Y(n923) );
  AO21X1_RVT U316 ( .A1(n965), .A2(ap_ahm1[24]), .A3(n923), .Y(n924) );
  OR2X1_RVT U317 ( .A1(n925), .A2(n924), .Y(drx_reg[24]) );
  AO22X1_RVT U318 ( .A1(n1007), .A2(timer_r[25]), .A3(n997), .A4(aux_lev[25]), 
        .Y(n930) );
  AO22X1_RVT U319 ( .A1(n959), .A2(tlimit_r[25]), .A3(n958), .A4(ap_ahv0[25]), 
        .Y(n927) );
  AO22X1_RVT U320 ( .A1(n961), .A2(ap_ahm0[25]), .A3(n960), .A4(ap_ahv1[25]), 
        .Y(n926) );
  OR2X1_RVT U321 ( .A1(n927), .A2(n926), .Y(n928) );
  AO21X1_RVT U322 ( .A1(n965), .A2(ap_ahm1[25]), .A3(n928), .Y(n929) );
  OR2X1_RVT U323 ( .A1(n930), .A2(n929), .Y(drx_reg[25]) );
  AO22X1_RVT U324 ( .A1(n1007), .A2(timer_r[26]), .A3(n997), .A4(aux_lev[26]), 
        .Y(n935) );
  AO22X1_RVT U325 ( .A1(n959), .A2(tlimit_r[26]), .A3(n958), .A4(ap_ahv0[26]), 
        .Y(n932) );
  AO22X1_RVT U326 ( .A1(n961), .A2(ap_ahm0[26]), .A3(n960), .A4(ap_ahv1[26]), 
        .Y(n931) );
  OR2X1_RVT U327 ( .A1(n932), .A2(n931), .Y(n933) );
  AO21X1_RVT U328 ( .A1(n965), .A2(ap_ahm1[26]), .A3(n933), .Y(n934) );
  OR2X1_RVT U329 ( .A1(n935), .A2(n934), .Y(drx_reg[26]) );
  AO22X1_RVT U330 ( .A1(n1007), .A2(timer_r[27]), .A3(n997), .A4(aux_lev[27]), 
        .Y(n940) );
  AO22X1_RVT U331 ( .A1(n959), .A2(tlimit_r[27]), .A3(n958), .A4(ap_ahv0[27]), 
        .Y(n937) );
  AO22X1_RVT U332 ( .A1(n961), .A2(ap_ahm0[27]), .A3(n960), .A4(ap_ahv1[27]), 
        .Y(n936) );
  OR2X1_RVT U333 ( .A1(n937), .A2(n936), .Y(n938) );
  AO21X1_RVT U334 ( .A1(n965), .A2(ap_ahm1[27]), .A3(n938), .Y(n939) );
  OR2X1_RVT U335 ( .A1(n940), .A2(n939), .Y(drx_reg[27]) );
  AO22X1_RVT U336 ( .A1(n1007), .A2(timer_r[28]), .A3(n997), .A4(aux_lev[28]), 
        .Y(n945) );
  AO22X1_RVT U337 ( .A1(n959), .A2(tlimit_r[28]), .A3(n958), .A4(ap_ahv0[28]), 
        .Y(n942) );
  AO22X1_RVT U338 ( .A1(n961), .A2(ap_ahm0[28]), .A3(n960), .A4(ap_ahv1[28]), 
        .Y(n941) );
  OR2X1_RVT U339 ( .A1(n942), .A2(n941), .Y(n943) );
  AO21X1_RVT U340 ( .A1(n965), .A2(ap_ahm1[28]), .A3(n943), .Y(n944) );
  OR2X1_RVT U341 ( .A1(n945), .A2(n944), .Y(drx_reg[28]) );
  AO22X1_RVT U342 ( .A1(n1007), .A2(timer_r[29]), .A3(n997), .A4(aux_lev[29]), 
        .Y(n950) );
  AO22X1_RVT U343 ( .A1(n959), .A2(tlimit_r[29]), .A3(n958), .A4(ap_ahv0[29]), 
        .Y(n947) );
  AO22X1_RVT U344 ( .A1(n961), .A2(ap_ahm0[29]), .A3(n960), .A4(ap_ahv1[29]), 
        .Y(n946) );
  OR2X1_RVT U345 ( .A1(n947), .A2(n946), .Y(n948) );
  AO21X1_RVT U346 ( .A1(n965), .A2(ap_ahm1[29]), .A3(n948), .Y(n949) );
  OR2X1_RVT U347 ( .A1(n950), .A2(n949), .Y(drx_reg[29]) );
  AO22X1_RVT U348 ( .A1(n1007), .A2(timer_r[30]), .A3(n997), .A4(aux_lev[30]), 
        .Y(n955) );
  AO22X1_RVT U349 ( .A1(n959), .A2(tlimit_r[30]), .A3(n958), .A4(ap_ahv0[30]), 
        .Y(n952) );
  AO22X1_RVT U350 ( .A1(n961), .A2(ap_ahm0[30]), .A3(n960), .A4(ap_ahv1[30]), 
        .Y(n951) );
  OR2X1_RVT U351 ( .A1(n952), .A2(n951), .Y(n953) );
  AO21X1_RVT U352 ( .A1(n965), .A2(ap_ahm1[30]), .A3(n953), .Y(n954) );
  OR2X1_RVT U353 ( .A1(n955), .A2(n954), .Y(drx_reg[30]) );
  AO22X1_RVT U354 ( .A1(n1007), .A2(timer_r[31]), .A3(n997), .A4(aux_lev[31]), 
        .Y(n967) );
  AO22X1_RVT U355 ( .A1(n959), .A2(tlimit_r[31]), .A3(n958), .A4(ap_ahv0[31]), 
        .Y(n963) );
  AO22X1_RVT U356 ( .A1(n961), .A2(ap_ahm0[31]), .A3(n960), .A4(ap_ahv1[31]), 
        .Y(n962) );
  OR2X1_RVT U357 ( .A1(n963), .A2(n962), .Y(n964) );
  AO21X1_RVT U358 ( .A1(n965), .A2(ap_ahm1[31]), .A3(n964), .Y(n966) );
  OR2X1_RVT U359 ( .A1(n967), .A2(n966), .Y(drx_reg[31]) );
  AND2X1_RVT U93 ( .A1(aux_addr[0]), .A2(n757), .Y(n959) );
  NAND2X0_RVT U54 ( .A1(n743), .A2(n689), .Y(n713) );
  NAND4X0_RVT U64 ( .A1(n743), .A2(aux_addr[2]), .A3(n696), .A4(n994), .Y(n802) );
  NAND3X0_RVT U41 ( .A1(n693), .A2(n886), .A3(n995), .Y(n714) );
  INVX1_RVT U25 ( .A(rst_a), .Y(n988) );
  INVX1_RVT U27 ( .A(aux_addr[1]), .Y(n989) );
  INVX1_RVT U33 ( .A(aux_addr[2]), .Y(n991) );
  INVX1_RVT U34 ( .A(aux_addr[9]), .Y(n992) );
  INVX1_RVT U37 ( .A(aux_addr[4]), .Y(n994) );
  INVX1_RVT U38 ( .A(aux_addr[5]), .Y(n995) );
  MUX21X1_RVT U78 ( .A1(power_toggle), .A2(aux_dataw[0]), .S0(n709), .Y(n247)
         );
  AND2X1_RVT U72 ( .A1(n998), .A2(aux_write), .Y(N471) );
  AND2X1_RVT U82 ( .A1(n868), .A2(n712), .Y(ivic) );
  NBUFFX2_RVT U3 ( .A(l_irq_3), .Y(irq[3]) );
  NBUFFX2_RVT U12 ( .A(l_irq_11), .Y(irq[11]) );
  AND3X1_RVT U125 ( .A1(aux_addr[1]), .A2(n744), .A3(n990), .Y(n906) );
  AND2X1_RVT U39 ( .A1(n989), .A2(n990), .Y(n868) );
  INVX1_RVT U67 ( .A(n802), .Y(n998) );
  INVX1_RVT U362 ( .A(n713), .Y(n1007) );
  INVX1_RVT U364 ( .A(n713), .Y(n1009) );
  INVX1_RVT U43 ( .A(n714), .Y(n997) );
  INVX1_RVT U28 ( .A(aux_addr[0]), .Y(n990) );
  INVX1_RVT U35 ( .A(aux_addr[7]), .Y(n993) );
  INVX1_RVT U42 ( .A(aux_addr[3]), .Y(n996) );
  OR3X1_RVT U157 ( .A1(n774), .A2(n773), .A3(n772), .Y(drx_reg[7]) );
  OR3X2_RVT U107 ( .A1(n729), .A2(n728), .A3(n727), .Y(drx_reg[22]) );
  OR3X1_RVT U121 ( .A1(n741), .A2(n740), .A3(n739), .Y(drx_reg[19]) );
  OR3X1_RVT U130 ( .A1(n750), .A2(n749), .A3(n748), .Y(drx_reg[6]) );
  NBUFFX2_RVT U20 ( .A(timer_clr_r), .Y(wd_clear) );
endmodule


module cpu_isle_hostif_0 ( clk, rst_a, en, fs2a, h_rr_data, s1val, s2val, p3lr, 
        p3sr, aux_datar, aux_dar, da_auxam, en3_niv_a, p3_docmprel_a, 
        pcounter_jmp_restart_a, ldvalid, instr_pending_r, do_inst_step_r, 
        ck_gated, hold_host_intrpt_a, hold_host_multic_a, host_write_en_n_a, 
        xnoaccess, xhold_host, xcache_hold_host, h_addr, h_dataw, h_write, 
        h_read, aux_access, core_access, s2a, aux_addr, aux_dataw, aux_read, 
        aux_write, cr_hostr, cr_hostw, h_regadr, host_rw, h_datar, noaccess, 
        hold_host );
  input [5:0] fs2a;
  input [31:0] h_rr_data;
  input [31:0] s1val;
  input [31:0] s2val;
  input [31:0] aux_datar;
  input [31:0] aux_dar;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  output [5:0] s2a;
  output [31:0] aux_addr;
  output [31:0] aux_dataw;
  output [5:0] h_regadr;
  output [31:0] h_datar;
  input clk, rst_a, en, p3lr, p3sr, da_auxam, en3_niv_a, p3_docmprel_a,
         pcounter_jmp_restart_a, ldvalid, instr_pending_r, do_inst_step_r,
         ck_gated, hold_host_intrpt_a, hold_host_multic_a, host_write_en_n_a,
         xnoaccess, xhold_host, xcache_hold_host, h_write, h_read, aux_access,
         core_access;
  output aux_read, aux_write, cr_hostr, cr_hostw, host_rw, noaccess, hold_host;
  wire   n38;

  AND3X1_RVT U5 ( .A1(en), .A2(en3_niv_a), .A3(p3sr), .Y(aux_write) );
  AND2X1_RVT U38 ( .A1(en), .A2(s2val[3]), .Y(aux_addr[3]) );
  AND2X1_RVT U53 ( .A1(en), .A2(s2val[0]), .Y(aux_addr[0]) );
  AND2X1_RVT U54 ( .A1(en), .A2(s2val[1]), .Y(aux_addr[1]) );
  AND2X1_RVT U55 ( .A1(n38), .A2(s2val[16]), .Y(aux_addr[16]) );
  AND2X1_RVT U56 ( .A1(n38), .A2(s2val[17]), .Y(aux_addr[17]) );
  AND2X1_RVT U57 ( .A1(n38), .A2(s2val[18]), .Y(aux_addr[18]) );
  AND2X1_RVT U58 ( .A1(n38), .A2(s2val[19]), .Y(aux_addr[19]) );
  AND2X1_RVT U59 ( .A1(n38), .A2(s2val[20]), .Y(aux_addr[20]) );
  AND2X1_RVT U60 ( .A1(n38), .A2(s2val[21]), .Y(aux_addr[21]) );
  AND2X1_RVT U61 ( .A1(n38), .A2(s2val[22]), .Y(aux_addr[22]) );
  AND2X1_RVT U62 ( .A1(n38), .A2(s2val[23]), .Y(aux_addr[23]) );
  AND2X1_RVT U64 ( .A1(n38), .A2(s2val[25]), .Y(aux_addr[25]) );
  AND2X1_RVT U71 ( .A1(en), .A2(fs2a[2]), .Y(s2a[2]) );
  AND2X1_RVT U72 ( .A1(en), .A2(fs2a[3]), .Y(s2a[3]) );
  AND2X1_RVT U73 ( .A1(en), .A2(fs2a[4]), .Y(s2a[4]) );
  AND2X1_RVT U74 ( .A1(en), .A2(fs2a[5]), .Y(s2a[5]) );
  AND2X1_RVT U10 ( .A1(n38), .A2(s1val[18]), .Y(aux_dataw[18]) );
  AND2X1_RVT U9 ( .A1(n38), .A2(s1val[19]), .Y(aux_dataw[19]) );
  AND2X1_RVT U13 ( .A1(en), .A2(s1val[7]), .Y(aux_dataw[7]) );
  AND2X1_RVT U11 ( .A1(n38), .A2(s1val[17]), .Y(aux_dataw[17]) );
  AND2X1_RVT U19 ( .A1(n38), .A2(s1val[16]), .Y(aux_dataw[16]) );
  AND2X1_RVT U14 ( .A1(n38), .A2(s1val[15]), .Y(aux_dataw[15]) );
  AND2X1_RVT U23 ( .A1(n38), .A2(s1val[13]), .Y(aux_dataw[13]) );
  AND2X1_RVT U22 ( .A1(n38), .A2(s1val[14]), .Y(aux_dataw[14]) );
  AND2X1_RVT U27 ( .A1(n38), .A2(s1val[23]), .Y(aux_dataw[23]) );
  AND2X1_RVT U24 ( .A1(n38), .A2(s1val[12]), .Y(aux_dataw[12]) );
  AND2X1_RVT U29 ( .A1(en), .A2(s1val[25]), .Y(aux_dataw[25]) );
  AND2X1_RVT U28 ( .A1(en), .A2(s1val[24]), .Y(aux_dataw[24]) );
  AND2X1_RVT U31 ( .A1(en), .A2(s1val[27]), .Y(aux_dataw[27]) );
  AND2X1_RVT U30 ( .A1(en), .A2(s1val[26]), .Y(aux_dataw[26]) );
  AND2X1_RVT U33 ( .A1(en), .A2(s1val[29]), .Y(aux_dataw[29]) );
  AND2X1_RVT U32 ( .A1(en), .A2(s1val[28]), .Y(aux_dataw[28]) );
  AND2X1_RVT U34 ( .A1(en), .A2(s1val[30]), .Y(aux_dataw[30]) );
  AND2X1_RVT U7 ( .A1(n38), .A2(s1val[21]), .Y(aux_dataw[21]) );
  AND2X1_RVT U6 ( .A1(n38), .A2(s1val[22]), .Y(aux_dataw[22]) );
  AND2X1_RVT U12 ( .A1(en), .A2(s1val[6]), .Y(aux_dataw[6]) );
  AND2X1_RVT U8 ( .A1(n38), .A2(s1val[20]), .Y(aux_dataw[20]) );
  AND2X1_RVT U16 ( .A1(en), .A2(s1val[9]), .Y(aux_dataw[9]) );
  AND2X1_RVT U15 ( .A1(en), .A2(s1val[5]), .Y(aux_dataw[5]) );
  AND2X1_RVT U18 ( .A1(n38), .A2(s1val[11]), .Y(aux_dataw[11]) );
  AND2X1_RVT U17 ( .A1(en), .A2(s1val[4]), .Y(aux_dataw[4]) );
  AND2X1_RVT U21 ( .A1(n38), .A2(s1val[10]), .Y(aux_dataw[10]) );
  AND2X1_RVT U20 ( .A1(en), .A2(s1val[3]), .Y(aux_dataw[3]) );
  AND2X1_RVT U26 ( .A1(en), .A2(s1val[2]), .Y(aux_dataw[2]) );
  AND2X1_RVT U25 ( .A1(en), .A2(s1val[8]), .Y(aux_dataw[8]) );
  AND2X1_RVT U35 ( .A1(en), .A2(s1val[31]), .Y(aux_dataw[31]) );
  AND2X1_RVT U3 ( .A1(en), .A2(s1val[0]), .Y(aux_dataw[0]) );
  AND2X1_RVT U4 ( .A1(en), .A2(s1val[1]), .Y(aux_dataw[1]) );
  AND3X1_RVT U52 ( .A1(en), .A2(en3_niv_a), .A3(p3lr), .Y(aux_read) );
  AND2X1_RVT U36 ( .A1(en), .A2(fs2a[1]), .Y(s2a[1]) );
  AND2X1_RVT U37 ( .A1(en), .A2(fs2a[0]), .Y(s2a[0]) );
  AND2X1_RVT U63 ( .A1(n38), .A2(s2val[24]), .Y(aux_addr[24]) );
  AND2X1_RVT U66 ( .A1(n38), .A2(s2val[27]), .Y(aux_addr[27]) );
  AND2X1_RVT U65 ( .A1(n38), .A2(s2val[26]), .Y(aux_addr[26]) );
  AND2X1_RVT U68 ( .A1(n38), .A2(s2val[29]), .Y(aux_addr[29]) );
  AND2X1_RVT U67 ( .A1(n38), .A2(s2val[28]), .Y(aux_addr[28]) );
  AND2X1_RVT U70 ( .A1(n38), .A2(s2val[31]), .Y(aux_addr[31]) );
  AND2X1_RVT U69 ( .A1(n38), .A2(s2val[30]), .Y(aux_addr[30]) );
  AND2X1_RVT U43 ( .A1(en), .A2(s2val[5]), .Y(aux_addr[5]) );
  AND2X1_RVT U49 ( .A1(en), .A2(s2val[7]), .Y(aux_addr[7]) );
  AND2X1_RVT U42 ( .A1(n38), .A2(s2val[11]), .Y(aux_addr[11]) );
  AND2X1_RVT U46 ( .A1(en), .A2(s2val[6]), .Y(aux_addr[6]) );
  AND2X1_RVT U44 ( .A1(n38), .A2(s2val[14]), .Y(aux_addr[14]) );
  AND2X1_RVT U48 ( .A1(en), .A2(s2val[4]), .Y(aux_addr[4]) );
  AND2X1_RVT U47 ( .A1(n38), .A2(s2val[13]), .Y(aux_addr[13]) );
  AND2X1_RVT U51 ( .A1(en), .A2(s2val[2]), .Y(aux_addr[2]) );
  AND2X1_RVT U50 ( .A1(en), .A2(s2val[9]), .Y(aux_addr[9]) );
  AND2X1_RVT U41 ( .A1(en), .A2(s2val[8]), .Y(aux_addr[8]) );
  AND2X1_RVT U45 ( .A1(n38), .A2(s2val[10]), .Y(aux_addr[10]) );
  AND2X1_RVT U40 ( .A1(n38), .A2(s2val[15]), .Y(aux_addr[15]) );
  AND2X1_RVT U39 ( .A1(n38), .A2(s2val[12]), .Y(aux_addr[12]) );
  NBUFFX2_RVT U75 ( .A(en), .Y(n38) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_timer0_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_timer0_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_timer0_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_timer0_DW01_inc_J20_0_0 ( A, SUM );
  input [31:0] A;
  output [31:0] SUM;
  wire   n99, n100, n101, n102, n103, n104, n105, n106, n107, n108, n109, n110,
         n111, n112, n113, n114, n115, n116, n117, n118, n119, n120, n121,
         n122, n123, n124, n125, n126, n127, n128;

  HADDX1_RVT U35 ( .A0(n99), .B0(A[31]), .SO(SUM[31]) );
  HADDX1_RVT U36 ( .A0(A[1]), .B0(A[0]), .C1(n100), .SO(SUM[1]) );
  HADDX1_RVT U37 ( .A0(A[2]), .B0(n100), .C1(n101), .SO(SUM[2]) );
  HADDX1_RVT U38 ( .A0(A[3]), .B0(n101), .C1(n102), .SO(SUM[3]) );
  HADDX1_RVT U39 ( .A0(A[4]), .B0(n102), .C1(n103), .SO(SUM[4]) );
  HADDX1_RVT U40 ( .A0(A[5]), .B0(n103), .C1(n104), .SO(SUM[5]) );
  HADDX1_RVT U41 ( .A0(A[6]), .B0(n104), .C1(n105), .SO(SUM[6]) );
  HADDX1_RVT U42 ( .A0(A[7]), .B0(n105), .C1(n106), .SO(SUM[7]) );
  HADDX1_RVT U43 ( .A0(A[8]), .B0(n106), .C1(n107), .SO(SUM[8]) );
  HADDX1_RVT U44 ( .A0(A[9]), .B0(n107), .C1(n108), .SO(SUM[9]) );
  HADDX1_RVT U45 ( .A0(A[10]), .B0(n108), .C1(n109), .SO(SUM[10]) );
  HADDX1_RVT U46 ( .A0(A[11]), .B0(n109), .C1(n110), .SO(SUM[11]) );
  HADDX1_RVT U47 ( .A0(A[12]), .B0(n110), .C1(n111), .SO(SUM[12]) );
  HADDX1_RVT U48 ( .A0(A[13]), .B0(n111), .C1(n112), .SO(SUM[13]) );
  HADDX1_RVT U49 ( .A0(A[14]), .B0(n112), .C1(n113), .SO(SUM[14]) );
  HADDX1_RVT U50 ( .A0(A[15]), .B0(n113), .C1(n114), .SO(SUM[15]) );
  HADDX1_RVT U51 ( .A0(A[16]), .B0(n114), .C1(n115), .SO(SUM[16]) );
  HADDX1_RVT U52 ( .A0(A[17]), .B0(n115), .C1(n116), .SO(SUM[17]) );
  HADDX1_RVT U53 ( .A0(A[18]), .B0(n116), .C1(n117), .SO(SUM[18]) );
  HADDX1_RVT U54 ( .A0(A[19]), .B0(n117), .C1(n118), .SO(SUM[19]) );
  HADDX1_RVT U55 ( .A0(A[20]), .B0(n118), .C1(n119), .SO(SUM[20]) );
  HADDX1_RVT U56 ( .A0(A[21]), .B0(n119), .C1(n120), .SO(SUM[21]) );
  HADDX1_RVT U57 ( .A0(A[22]), .B0(n120), .C1(n121), .SO(SUM[22]) );
  HADDX1_RVT U58 ( .A0(A[23]), .B0(n121), .C1(n122), .SO(SUM[23]) );
  HADDX1_RVT U59 ( .A0(A[24]), .B0(n122), .C1(n123), .SO(SUM[24]) );
  HADDX1_RVT U60 ( .A0(A[25]), .B0(n123), .C1(n124), .SO(SUM[25]) );
  HADDX1_RVT U61 ( .A0(A[26]), .B0(n124), .C1(n125), .SO(SUM[26]) );
  HADDX1_RVT U62 ( .A0(A[27]), .B0(n125), .C1(n126), .SO(SUM[27]) );
  HADDX1_RVT U63 ( .A0(A[28]), .B0(n126), .C1(n127), .SO(SUM[28]) );
  HADDX1_RVT U64 ( .A0(A[29]), .B0(n127), .C1(n128), .SO(SUM[29]) );
  HADDX1_RVT U65 ( .A0(A[30]), .B0(n128), .C1(n99), .SO(SUM[30]) );
endmodule


module cpu_isle_timer0_0 ( clk_ungated, rst_a, en, aux_write, aux_addr, 
        aux_dataw, timer_r, tlimit_r, timer_pirq_r, tcontrol_r, timer_mode_r, 
        l_irq_3, timer_clr_r, twatchdog_r );
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  output [31:0] timer_r;
  output [31:0] tlimit_r;
  input clk_ungated, rst_a, en, aux_write;
  output timer_pirq_r, tcontrol_r, timer_mode_r, l_irq_3, timer_clr_r,
         twatchdog_r;
  wire   N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29,
         N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N40, N41, N42, N43,
         N44, N45, N46, N47, N48, N51, N56, N57, N58, N59, N60, N61, N62, N63,
         N64, N65, N66, N67, N68, N69, N70, N71, N72, N73, N74, N75, N76, N77,
         N78, N79, N80, N81, N82, N83, N84, N85, N86, N87, N88, net20280,
         net20286, net20291, n10, n11, n13, n14, n160, n170, n190, n200, n260,
         n270, n290, n300, n320, n330, n350, n360, n420, n430, n450, n460,
         n480, n49, n510, n52, n580, n590, n610, n630, n640, n660, n670, n800,
         n810, n89, n90, n2, n3, n4, n5, n7, n210, n220, n230, n240, n250,
         n280, n310, n340, n370, n380, n390, n400, n410, n440, n470, n50, n53,
         n54, n55, n560, n570, n600, n620, n650, n680, n690, n700, n710, n720,
         n730, n740, n750, n760, n770, n780, n790, n830, n840, n860, n94, n106,
         n107, n108, n109, n110, n118, n119, n120, n121, n123, n124, n125,
         n127, SYNOPSYS_UNCONNECTED_1;
  wire   [31:1] i_timer_plus1_a;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_timer0_0 clk_gate_i_timer_r_reg ( .CLK(
        clk_ungated), .EN(N16), .ENCLK(net20280), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_timer0_2 clk_gate_i_tlimit_r_reg ( .CLK(
        clk_ungated), .EN(N56), .ENCLK(net20286), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_timer0_1 clk_gate_i_tcontrol_r_reg ( .CLK(
        clk_ungated), .EN(N51), .ENCLK(net20291), .TE(1'b0) );
  cpu_isle_timer0_DW01_inc_J20_0_0 add_x_1 ( .A(timer_r), .SUM({
        i_timer_plus1_a, SYNOPSYS_UNCONNECTED_1}) );
  DFFARX1_RVT i_tlimit_r_reg_31_ ( .D(N88), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[31]) );
  DFFARX1_RVT i_tlimit_r_reg_30_ ( .D(N87), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[30]) );
  DFFARX1_RVT i_tlimit_r_reg_29_ ( .D(N86), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[29]) );
  DFFARX1_RVT i_tlimit_r_reg_28_ ( .D(N85), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[28]) );
  DFFARX1_RVT i_tlimit_r_reg_27_ ( .D(N84), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[27]) );
  DFFARX1_RVT i_tlimit_r_reg_26_ ( .D(N83), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[26]) );
  DFFARX1_RVT i_tlimit_r_reg_25_ ( .D(N82), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[25]) );
  DFFARX1_RVT i_tlimit_r_reg_24_ ( .D(N81), .CLK(net20286), .RSTB(n118), .Q(
        tlimit_r[24]) );
  DFFASX1_RVT i_tlimit_r_reg_23_ ( .D(N80), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[23]) );
  DFFASX1_RVT i_tlimit_r_reg_22_ ( .D(N79), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[22]) );
  DFFASX1_RVT i_tlimit_r_reg_21_ ( .D(N78), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[21]) );
  DFFASX1_RVT i_tlimit_r_reg_20_ ( .D(N77), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[20]) );
  DFFASX1_RVT i_tlimit_r_reg_19_ ( .D(N76), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[19]) );
  DFFASX1_RVT i_tlimit_r_reg_18_ ( .D(N75), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[18]) );
  DFFASX1_RVT i_tlimit_r_reg_17_ ( .D(N74), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[17]) );
  DFFASX1_RVT i_tlimit_r_reg_16_ ( .D(N73), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[16]) );
  DFFASX1_RVT i_tlimit_r_reg_15_ ( .D(N72), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[15]) );
  DFFASX1_RVT i_tlimit_r_reg_14_ ( .D(N71), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[14]) );
  DFFASX1_RVT i_tlimit_r_reg_13_ ( .D(N70), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[13]) );
  DFFASX1_RVT i_tlimit_r_reg_12_ ( .D(N69), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[12]) );
  DFFASX1_RVT i_tlimit_r_reg_11_ ( .D(N68), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[11]) );
  DFFASX1_RVT i_tlimit_r_reg_10_ ( .D(N67), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[10]) );
  DFFASX1_RVT i_tlimit_r_reg_9_ ( .D(N66), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[9]) );
  DFFASX1_RVT i_tlimit_r_reg_8_ ( .D(N65), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[8]) );
  DFFASX1_RVT i_tlimit_r_reg_7_ ( .D(N64), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[7]) );
  DFFASX1_RVT i_tlimit_r_reg_6_ ( .D(N63), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[6]) );
  DFFASX1_RVT i_tlimit_r_reg_5_ ( .D(N62), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[5]) );
  DFFASX1_RVT i_tlimit_r_reg_4_ ( .D(N61), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[4]) );
  DFFASX1_RVT i_tlimit_r_reg_3_ ( .D(N60), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[3]) );
  DFFASX1_RVT i_tlimit_r_reg_2_ ( .D(N59), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[2]) );
  DFFASX1_RVT i_tlimit_r_reg_1_ ( .D(N58), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[1]) );
  DFFASX1_RVT i_tlimit_r_reg_0_ ( .D(N57), .CLK(net20286), .SETB(n118), .Q(
        tlimit_r[0]) );
  DFFARX1_RVT i_tcontrol_r_reg ( .D(aux_dataw[0]), .CLK(net20291), .RSTB(n119), 
        .Q(tcontrol_r) );
  DFFARX1_RVT i_timer_mode_r_reg ( .D(aux_dataw[1]), .CLK(net20291), .RSTB(
        n119), .Q(timer_mode_r), .QN(n800) );
  DFFARX1_RVT i_timer_r_reg_31_ ( .D(N48), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[31]), .QN(n170) );
  DFFARX1_RVT i_timer_r_reg_30_ ( .D(N47), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[30]), .QN(n160) );
  DFFARX1_RVT i_timer_r_reg_29_ ( .D(N46), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[29]), .QN(n200) );
  DFFARX1_RVT i_timer_r_reg_28_ ( .D(N45), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[28]), .QN(n190) );
  DFFARX1_RVT i_timer_r_reg_27_ ( .D(N44), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[27]), .QN(n11) );
  DFFARX1_RVT i_timer_r_reg_26_ ( .D(N43), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[26]), .QN(n10) );
  DFFARX1_RVT i_timer_r_reg_25_ ( .D(N42), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[25]), .QN(n14) );
  DFFARX1_RVT i_timer_r_reg_24_ ( .D(N41), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[24]), .QN(n13) );
  DFFARX1_RVT i_timer_r_reg_23_ ( .D(N40), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[23]), .QN(n330) );
  DFFARX1_RVT i_timer_r_reg_22_ ( .D(N39), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[22]), .QN(n320) );
  DFFARX1_RVT i_timer_r_reg_21_ ( .D(N38), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[21]), .QN(n360) );
  DFFARX1_RVT i_timer_r_reg_20_ ( .D(N37), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[20]), .QN(n350) );
  DFFARX1_RVT i_timer_r_reg_19_ ( .D(N36), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[19]), .QN(n270) );
  DFFARX1_RVT i_timer_r_reg_18_ ( .D(N35), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[18]), .QN(n260) );
  DFFARX1_RVT i_timer_r_reg_17_ ( .D(N34), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[17]), .QN(n300) );
  DFFARX1_RVT i_timer_r_reg_16_ ( .D(N33), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[16]), .QN(n290) );
  DFFARX1_RVT i_timer_r_reg_15_ ( .D(N32), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[15]), .QN(n49) );
  DFFARX1_RVT i_timer_r_reg_14_ ( .D(N31), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[14]), .QN(n480) );
  DFFARX1_RVT i_timer_r_reg_13_ ( .D(N30), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[13]), .QN(n52) );
  DFFARX1_RVT i_timer_r_reg_12_ ( .D(N29), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[12]), .QN(n510) );
  DFFARX1_RVT i_timer_r_reg_11_ ( .D(N28), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[11]), .QN(n430) );
  DFFARX1_RVT i_timer_r_reg_10_ ( .D(N27), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[10]), .QN(n420) );
  DFFARX1_RVT i_timer_r_reg_9_ ( .D(N26), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[9]), .QN(n460) );
  DFFARX1_RVT i_timer_r_reg_8_ ( .D(N25), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[8]), .QN(n450) );
  DFFARX1_RVT i_timer_r_reg_7_ ( .D(N24), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[7]), .QN(n640) );
  DFFARX1_RVT i_timer_r_reg_6_ ( .D(N23), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[6]), .QN(n630) );
  DFFARX1_RVT i_timer_r_reg_5_ ( .D(N22), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[5]), .QN(n670) );
  DFFARX1_RVT i_timer_r_reg_4_ ( .D(N21), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[4]), .QN(n660) );
  DFFARX1_RVT i_timer_r_reg_3_ ( .D(N20), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[3]), .QN(n590) );
  DFFARX1_RVT i_timer_r_reg_2_ ( .D(N19), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[2]), .QN(n580) );
  DFFARX1_RVT i_timer_r_reg_1_ ( .D(N18), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[1]), .QN(n610) );
  DFFARX1_RVT i_timer_r_reg_0_ ( .D(N17), .CLK(net20280), .RSTB(n119), .Q(
        timer_r[0]), .QN(n810) );
  DFFARX1_RVT i_twatchdog_r_reg ( .D(aux_dataw[2]), .CLK(net20291), .RSTB(n119), .Q(twatchdog_r) );
  DFFARX1_RVT timer_clr_r_reg ( .D(n90), .CLK(net20280), .RSTB(n119), .Q(
        timer_clr_r) );
  SDFFASX1_RVT l_irq_3_reg ( .D(1'b1), .SI(N51), .SE(n89), .CLK(clk_ungated), 
        .SETB(n119), .QN(timer_pirq_r) );
  NBUFFX2_RVT U3 ( .A(timer_pirq_r), .Y(l_irq_3) );
  NOR4X1_RVT U5 ( .A1(aux_addr[3]), .A2(aux_addr[4]), .A3(aux_addr[13]), .A4(
        aux_addr[6]), .Y(n4) );
  NOR4X1_RVT U6 ( .A1(aux_addr[7]), .A2(aux_addr[8]), .A3(aux_addr[10]), .A4(
        aux_addr[11]), .Y(n3) );
  NOR3X0_RVT U7 ( .A1(aux_addr[12]), .A2(aux_addr[14]), .A3(aux_addr[15]), .Y(
        n2) );
  NAND4X0_RVT U8 ( .A1(n4), .A2(n3), .A3(aux_addr[5]), .A4(n2), .Y(n5) );
  NOR4X1_RVT U9 ( .A1(aux_addr[9]), .A2(aux_addr[2]), .A3(n121), .A4(n5), .Y(
        n830) );
  OR2X1_RVT U15 ( .A1(n7), .A2(aux_addr[0]), .Y(N56) );
  INVX1_RVT U24 ( .A(N56), .Y(N51) );
  AOI22X1_RVT U25 ( .A1(n810), .A2(tlimit_r[0]), .A3(n610), .A4(tlimit_r[1]), 
        .Y(n210) );
  OA221X1_RVT U26 ( .A1(n810), .A2(tlimit_r[0]), .A3(n610), .A4(tlimit_r[1]), 
        .A5(n210), .Y(n340) );
  AOI22X1_RVT U27 ( .A1(n580), .A2(tlimit_r[2]), .A3(n590), .A4(tlimit_r[3]), 
        .Y(n220) );
  OA221X1_RVT U28 ( .A1(n580), .A2(tlimit_r[2]), .A3(n590), .A4(tlimit_r[3]), 
        .A5(n220), .Y(n310) );
  AOI22X1_RVT U29 ( .A1(n660), .A2(tlimit_r[4]), .A3(n670), .A4(tlimit_r[5]), 
        .Y(n230) );
  OA221X1_RVT U30 ( .A1(n660), .A2(tlimit_r[4]), .A3(n670), .A4(tlimit_r[5]), 
        .A5(n230), .Y(n280) );
  AOI22X1_RVT U31 ( .A1(n630), .A2(tlimit_r[6]), .A3(n640), .A4(tlimit_r[7]), 
        .Y(n240) );
  OA221X1_RVT U32 ( .A1(n630), .A2(tlimit_r[6]), .A3(n640), .A4(tlimit_r[7]), 
        .A5(n240), .Y(n250) );
  NAND4X0_RVT U33 ( .A1(n340), .A2(n310), .A3(n280), .A4(n250), .Y(n790) );
  AOI22X1_RVT U34 ( .A1(n450), .A2(tlimit_r[8]), .A3(n460), .A4(tlimit_r[9]), 
        .Y(n370) );
  OA221X1_RVT U35 ( .A1(n450), .A2(tlimit_r[8]), .A3(n460), .A4(tlimit_r[9]), 
        .A5(n370), .Y(n50) );
  AOI22X1_RVT U36 ( .A1(n420), .A2(tlimit_r[10]), .A3(n430), .A4(tlimit_r[11]), 
        .Y(n380) );
  OA221X1_RVT U37 ( .A1(n420), .A2(tlimit_r[10]), .A3(n430), .A4(tlimit_r[11]), 
        .A5(n380), .Y(n470) );
  AOI22X1_RVT U38 ( .A1(n510), .A2(tlimit_r[12]), .A3(n52), .A4(tlimit_r[13]), 
        .Y(n390) );
  OA221X1_RVT U39 ( .A1(n510), .A2(tlimit_r[12]), .A3(n52), .A4(tlimit_r[13]), 
        .A5(n390), .Y(n440) );
  AOI22X1_RVT U40 ( .A1(n480), .A2(tlimit_r[14]), .A3(n49), .A4(tlimit_r[15]), 
        .Y(n400) );
  OA221X1_RVT U41 ( .A1(n480), .A2(tlimit_r[14]), .A3(n49), .A4(tlimit_r[15]), 
        .A5(n400), .Y(n410) );
  NAND4X0_RVT U42 ( .A1(n50), .A2(n470), .A3(n440), .A4(n410), .Y(n780) );
  AOI22X1_RVT U43 ( .A1(n290), .A2(tlimit_r[16]), .A3(n300), .A4(tlimit_r[17]), 
        .Y(n53) );
  OA221X1_RVT U44 ( .A1(n290), .A2(tlimit_r[16]), .A3(n300), .A4(tlimit_r[17]), 
        .A5(n53), .Y(n650) );
  AOI22X1_RVT U45 ( .A1(n260), .A2(tlimit_r[18]), .A3(n270), .A4(tlimit_r[19]), 
        .Y(n54) );
  OA221X1_RVT U46 ( .A1(n260), .A2(tlimit_r[18]), .A3(n270), .A4(tlimit_r[19]), 
        .A5(n54), .Y(n620) );
  AOI22X1_RVT U47 ( .A1(n350), .A2(tlimit_r[20]), .A3(n360), .A4(tlimit_r[21]), 
        .Y(n55) );
  OA221X1_RVT U48 ( .A1(n350), .A2(tlimit_r[20]), .A3(n360), .A4(tlimit_r[21]), 
        .A5(n55), .Y(n600) );
  AOI22X1_RVT U49 ( .A1(n320), .A2(tlimit_r[22]), .A3(n330), .A4(tlimit_r[23]), 
        .Y(n560) );
  OA221X1_RVT U50 ( .A1(n320), .A2(tlimit_r[22]), .A3(n330), .A4(tlimit_r[23]), 
        .A5(n560), .Y(n570) );
  NAND4X0_RVT U51 ( .A1(n650), .A2(n620), .A3(n600), .A4(n570), .Y(n770) );
  AOI22X1_RVT U52 ( .A1(n13), .A2(tlimit_r[24]), .A3(n14), .A4(tlimit_r[25]), 
        .Y(n680) );
  OA221X1_RVT U53 ( .A1(n13), .A2(tlimit_r[24]), .A3(n14), .A4(tlimit_r[25]), 
        .A5(n680), .Y(n750) );
  AOI22X1_RVT U54 ( .A1(n10), .A2(tlimit_r[26]), .A3(n11), .A4(tlimit_r[27]), 
        .Y(n690) );
  OA221X1_RVT U55 ( .A1(n10), .A2(tlimit_r[26]), .A3(n11), .A4(tlimit_r[27]), 
        .A5(n690), .Y(n740) );
  AOI22X1_RVT U56 ( .A1(n190), .A2(tlimit_r[28]), .A3(n200), .A4(tlimit_r[29]), 
        .Y(n700) );
  OA221X1_RVT U57 ( .A1(n190), .A2(tlimit_r[28]), .A3(n200), .A4(tlimit_r[29]), 
        .A5(n700), .Y(n730) );
  AOI22X1_RVT U58 ( .A1(n160), .A2(tlimit_r[30]), .A3(n170), .A4(tlimit_r[31]), 
        .Y(n710) );
  OA221X1_RVT U59 ( .A1(n160), .A2(tlimit_r[30]), .A3(n170), .A4(tlimit_r[31]), 
        .A5(n710), .Y(n720) );
  NAND4X0_RVT U60 ( .A1(n750), .A2(n740), .A3(n730), .A4(n720), .Y(n760) );
  NOR4X1_RVT U61 ( .A1(n790), .A2(n780), .A3(n770), .A4(n760), .Y(n108) );
  NOR2X0_RVT U65 ( .A1(n108), .A2(n123), .Y(n860) );
  OA21X1_RVT U66 ( .A1(n800), .A2(en), .A3(n860), .Y(n840) );
  NAND2X0_RVT U70 ( .A1(n860), .A2(n127), .Y(N16) );
  AO22X1_RVT U73 ( .A1(tlimit_r[0]), .A2(n7), .A3(aux_dataw[0]), .A4(n94), .Y(
        N57) );
  AO22X1_RVT U74 ( .A1(tlimit_r[1]), .A2(n7), .A3(aux_dataw[1]), .A4(n94), .Y(
        N58) );
  AO22X1_RVT U75 ( .A1(tlimit_r[2]), .A2(n7), .A3(aux_dataw[2]), .A4(n94), .Y(
        N59) );
  AO22X1_RVT U76 ( .A1(tlimit_r[3]), .A2(n7), .A3(aux_dataw[3]), .A4(n94), .Y(
        N60) );
  AO22X1_RVT U77 ( .A1(tlimit_r[4]), .A2(n7), .A3(aux_dataw[4]), .A4(n94), .Y(
        N61) );
  AO22X1_RVT U78 ( .A1(tlimit_r[5]), .A2(n7), .A3(aux_dataw[5]), .A4(n94), .Y(
        N62) );
  AO22X1_RVT U79 ( .A1(tlimit_r[6]), .A2(n7), .A3(aux_dataw[6]), .A4(n94), .Y(
        N63) );
  AO22X1_RVT U80 ( .A1(tlimit_r[7]), .A2(n7), .A3(aux_dataw[7]), .A4(n94), .Y(
        N64) );
  AO22X1_RVT U81 ( .A1(tlimit_r[8]), .A2(n7), .A3(aux_dataw[8]), .A4(n94), .Y(
        N65) );
  AO22X1_RVT U82 ( .A1(tlimit_r[9]), .A2(n7), .A3(aux_dataw[9]), .A4(n94), .Y(
        N66) );
  AO22X1_RVT U85 ( .A1(tlimit_r[10]), .A2(n7), .A3(aux_dataw[10]), .A4(n94), 
        .Y(N67) );
  AO22X1_RVT U86 ( .A1(tlimit_r[11]), .A2(n7), .A3(aux_dataw[11]), .A4(n94), 
        .Y(N68) );
  AO22X1_RVT U87 ( .A1(tlimit_r[12]), .A2(n7), .A3(aux_dataw[12]), .A4(n94), 
        .Y(N69) );
  AO22X1_RVT U88 ( .A1(tlimit_r[13]), .A2(n7), .A3(aux_dataw[13]), .A4(n94), 
        .Y(N70) );
  AO22X1_RVT U89 ( .A1(tlimit_r[14]), .A2(n7), .A3(aux_dataw[14]), .A4(n94), 
        .Y(N71) );
  AO22X1_RVT U90 ( .A1(tlimit_r[15]), .A2(n7), .A3(aux_dataw[15]), .A4(n94), 
        .Y(N72) );
  AO22X1_RVT U91 ( .A1(tlimit_r[16]), .A2(n7), .A3(aux_dataw[16]), .A4(n94), 
        .Y(N73) );
  AO22X1_RVT U92 ( .A1(tlimit_r[17]), .A2(n7), .A3(aux_dataw[17]), .A4(n94), 
        .Y(N74) );
  AO22X1_RVT U93 ( .A1(tlimit_r[18]), .A2(n7), .A3(aux_dataw[18]), .A4(n94), 
        .Y(N75) );
  AO22X1_RVT U94 ( .A1(tlimit_r[19]), .A2(n7), .A3(aux_dataw[19]), .A4(n94), 
        .Y(N76) );
  AO22X1_RVT U95 ( .A1(tlimit_r[20]), .A2(n7), .A3(aux_dataw[20]), .A4(n94), 
        .Y(N77) );
  AO22X1_RVT U97 ( .A1(tlimit_r[21]), .A2(n7), .A3(aux_dataw[21]), .A4(n94), 
        .Y(N78) );
  AO22X1_RVT U98 ( .A1(tlimit_r[22]), .A2(n7), .A3(aux_dataw[22]), .A4(n94), 
        .Y(N79) );
  AO22X1_RVT U99 ( .A1(tlimit_r[23]), .A2(n7), .A3(aux_dataw[23]), .A4(n94), 
        .Y(N80) );
  AO22X1_RVT U100 ( .A1(tlimit_r[24]), .A2(n7), .A3(aux_dataw[24]), .A4(n94), 
        .Y(N81) );
  AO22X1_RVT U101 ( .A1(tlimit_r[25]), .A2(n7), .A3(aux_dataw[25]), .A4(n94), 
        .Y(N82) );
  AO22X1_RVT U102 ( .A1(tlimit_r[26]), .A2(n7), .A3(aux_dataw[26]), .A4(n94), 
        .Y(N83) );
  AO22X1_RVT U103 ( .A1(tlimit_r[27]), .A2(n7), .A3(aux_dataw[27]), .A4(n94), 
        .Y(N84) );
  AO22X1_RVT U104 ( .A1(tlimit_r[28]), .A2(n7), .A3(aux_dataw[28]), .A4(n94), 
        .Y(N85) );
  AO22X1_RVT U105 ( .A1(tlimit_r[29]), .A2(n7), .A3(aux_dataw[29]), .A4(n94), 
        .Y(N86) );
  AO22X1_RVT U106 ( .A1(tlimit_r[30]), .A2(n7), .A3(aux_dataw[30]), .A4(n94), 
        .Y(N87) );
  AO22X1_RVT U107 ( .A1(tlimit_r[31]), .A2(n7), .A3(aux_dataw[31]), .A4(n94), 
        .Y(N88) );
  AO22X1_RVT U109 ( .A1(n810), .A2(n840), .A3(n123), .A4(aux_dataw[0]), .Y(N17) );
  AO22X1_RVT U110 ( .A1(n123), .A2(aux_dataw[1]), .A3(n840), .A4(
        i_timer_plus1_a[1]), .Y(N18) );
  AO22X1_RVT U113 ( .A1(n124), .A2(aux_dataw[2]), .A3(n840), .A4(
        i_timer_plus1_a[2]), .Y(N19) );
  AO22X1_RVT U114 ( .A1(n123), .A2(aux_dataw[3]), .A3(n840), .A4(
        i_timer_plus1_a[3]), .Y(N20) );
  AO22X1_RVT U115 ( .A1(n123), .A2(aux_dataw[4]), .A3(n840), .A4(
        i_timer_plus1_a[4]), .Y(N21) );
  AO22X1_RVT U116 ( .A1(n124), .A2(aux_dataw[5]), .A3(n840), .A4(
        i_timer_plus1_a[5]), .Y(N22) );
  AO22X1_RVT U117 ( .A1(n124), .A2(aux_dataw[6]), .A3(n840), .A4(
        i_timer_plus1_a[6]), .Y(N23) );
  AO22X1_RVT U118 ( .A1(n124), .A2(aux_dataw[7]), .A3(n840), .A4(
        i_timer_plus1_a[7]), .Y(N24) );
  AO22X1_RVT U119 ( .A1(n123), .A2(aux_dataw[8]), .A3(n840), .A4(
        i_timer_plus1_a[8]), .Y(N25) );
  AO22X1_RVT U120 ( .A1(n123), .A2(aux_dataw[9]), .A3(n840), .A4(
        i_timer_plus1_a[9]), .Y(N26) );
  AO22X1_RVT U121 ( .A1(n123), .A2(aux_dataw[10]), .A3(n840), .A4(
        i_timer_plus1_a[10]), .Y(N27) );
  AO22X1_RVT U122 ( .A1(n123), .A2(aux_dataw[11]), .A3(n840), .A4(
        i_timer_plus1_a[11]), .Y(N28) );
  AO22X1_RVT U125 ( .A1(n123), .A2(aux_dataw[12]), .A3(n840), .A4(
        i_timer_plus1_a[12]), .Y(N29) );
  AO22X1_RVT U126 ( .A1(n123), .A2(aux_dataw[13]), .A3(n840), .A4(
        i_timer_plus1_a[13]), .Y(N30) );
  AO22X1_RVT U127 ( .A1(n123), .A2(aux_dataw[14]), .A3(n840), .A4(
        i_timer_plus1_a[14]), .Y(N31) );
  AO22X1_RVT U128 ( .A1(n123), .A2(aux_dataw[15]), .A3(n840), .A4(
        i_timer_plus1_a[15]), .Y(N32) );
  AO22X1_RVT U129 ( .A1(n123), .A2(aux_dataw[16]), .A3(n840), .A4(
        i_timer_plus1_a[16]), .Y(N33) );
  AO22X1_RVT U130 ( .A1(n123), .A2(aux_dataw[17]), .A3(n840), .A4(
        i_timer_plus1_a[17]), .Y(N34) );
  AO22X1_RVT U131 ( .A1(n123), .A2(aux_dataw[18]), .A3(n840), .A4(
        i_timer_plus1_a[18]), .Y(N35) );
  AO22X1_RVT U132 ( .A1(n123), .A2(aux_dataw[19]), .A3(n840), .A4(
        i_timer_plus1_a[19]), .Y(N36) );
  AO22X1_RVT U133 ( .A1(n123), .A2(aux_dataw[20]), .A3(n840), .A4(
        i_timer_plus1_a[20]), .Y(N37) );
  AO22X1_RVT U134 ( .A1(n124), .A2(aux_dataw[21]), .A3(n840), .A4(
        i_timer_plus1_a[21]), .Y(N38) );
  AO22X1_RVT U137 ( .A1(n124), .A2(aux_dataw[22]), .A3(n840), .A4(
        i_timer_plus1_a[22]), .Y(N39) );
  AO22X1_RVT U138 ( .A1(n124), .A2(aux_dataw[23]), .A3(n840), .A4(
        i_timer_plus1_a[23]), .Y(N40) );
  AO22X1_RVT U139 ( .A1(n124), .A2(aux_dataw[24]), .A3(n840), .A4(
        i_timer_plus1_a[24]), .Y(N41) );
  AO22X1_RVT U140 ( .A1(n124), .A2(aux_dataw[25]), .A3(n840), .A4(
        i_timer_plus1_a[25]), .Y(N42) );
  AO22X1_RVT U141 ( .A1(n124), .A2(aux_dataw[26]), .A3(n840), .A4(
        i_timer_plus1_a[26]), .Y(N43) );
  AO22X1_RVT U142 ( .A1(n124), .A2(aux_dataw[27]), .A3(n840), .A4(
        i_timer_plus1_a[27]), .Y(N44) );
  AO22X1_RVT U143 ( .A1(n124), .A2(aux_dataw[28]), .A3(n840), .A4(
        i_timer_plus1_a[28]), .Y(N45) );
  AO22X1_RVT U144 ( .A1(n124), .A2(aux_dataw[29]), .A3(n840), .A4(
        i_timer_plus1_a[29]), .Y(N46) );
  AO22X1_RVT U145 ( .A1(n124), .A2(aux_dataw[30]), .A3(n840), .A4(
        i_timer_plus1_a[30]), .Y(N47) );
  AO22X1_RVT U146 ( .A1(n124), .A2(aux_dataw[31]), .A3(n840), .A4(
        i_timer_plus1_a[31]), .Y(N48) );
  OA222X1_RVT U148 ( .A1(timer_clr_r), .A2(n108), .A3(timer_clr_r), .A4(
        twatchdog_r), .A5(timer_clr_r), .A6(n106), .Y(n90) );
  INVX1_RVT U149 ( .A(timer_pirq_r), .Y(n110) );
  INVX1_RVT U150 ( .A(twatchdog_r), .Y(n107) );
  NAND4X0_RVT U151 ( .A1(n108), .A2(tcontrol_r), .A3(n107), .A4(n106), .Y(n109) );
  NAND2X0_RVT U152 ( .A1(n110), .A2(n109), .Y(n89) );
  AND2X1_RVT U72 ( .A1(aux_addr[0]), .A2(n125), .Y(n94) );
  NAND3X0_RVT U63 ( .A1(n830), .A2(aux_addr[0]), .A3(n120), .Y(n106) );
  INVX1_RVT U11 ( .A(rst_a), .Y(n118) );
  INVX1_RVT U12 ( .A(rst_a), .Y(n119) );
  INVX1_RVT U13 ( .A(aux_addr[1]), .Y(n120) );
  INVX1_RVT U19 ( .A(n7), .Y(n125) );
  INVX1_RVT U21 ( .A(n840), .Y(n127) );
  NAND2X0_RVT U10 ( .A1(n830), .A2(aux_addr[1]), .Y(n7) );
  INVX1_RVT U18 ( .A(n106), .Y(n124) );
  INVX1_RVT U17 ( .A(n106), .Y(n123) );
  INVX1_RVT U14 ( .A(aux_write), .Y(n121) );
endmodule


module cpu_isle_auxiliary_0 ( clk_ungated, rst_a, l_irq_4, l_irq_5, l_irq_6, 
        l_irq_7, l_irq_8, l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13, 
        l_irq_14, l_irq_15, l_irq_16, l_irq_17, l_irq_18, l_irq_19, en_debug_r, 
        clk, en2, p2sleep_inst, en2b, p2b_iv, p2b_opcode, p2b_subopcode, en3, 
        p3iv, p3condtrue, p3setflags, x_idecode3, p3wba, p3lr, p3sr, h_addr, 
        h_dataw, h_write, h_read, aux_access, fs2a, core_access, uxdrx_reg, 
        uxreg_hit, ux_da_am, ux_dar, uxivic, uxhold_host, uxnoaccess, 
        actionpt_pc_brk_a, ldvalid, lpending, debug_if_r, p1int, p2int, p2bint, 
        p3int, x_multic_busy, inst_stepping, instr_pending_r, brk_inst_a, 
        p2b_condtrue, p2b_setflags, en3_niv_a, p3_docmprel_a, p3_flag_instr, 
        p3_sync_instr, p4_disable_r, stop_step, s2val, x_flgen, xsetflags, 
        x_set_sflag, p3ilev1, aux_lv12, aux_hint, aux_lev, ic_busy, 
        ctrl_cpu_start_r, ck_gated, loopstart_r, currentpc_r, 
        pcounter_jmp_restart_a, s1val, alurflags, x_s_flag, xflags, h_rr_data, 
        loopend_r, sr_xhold_host_a, arc_start_a, debug_if_a, actionpt_hit_a, 
        actionpt_status_r, halt, xstep, misaligned_err, ap_ahv0, ap_ahv1, 
        ap_ahv2, ap_ahv3, ap_ahv4, ap_ahv5, ap_ahv6, ap_ahv7, ap_ahc0, ap_ahc1, 
        ap_ahc2, ap_ahc3, ap_ahc4, ap_ahc5, ap_ahc6, ap_ahc7, ap_ahm0, ap_ahm1, 
        ap_ahm2, ap_ahm3, ap_ahm4, ap_ahm5, ap_ahm6, ap_ahm7, en, wd_clear, 
        aluflags_r, aux_addr, aux_dataw, aux_write, aux_read, s2a, actionhalt, 
        cr_hostw, do_inst_step_r, h_pcwr, h_pcwr32, h_regadr, ivic, sleeping, 
        sleeping_r2, irq, int_vector_base_r, e1flag_r, e2flag_r, dc_disable_r, 
        host_rw, step, inst_step, aux_datar, aux_pc32hit, aux_pchit, 
        aux_st_mulhi_a, hold_host, cr_hostr, h_status32, noaccess, 
        en_misaligned, reset_applied_r, power_toggle, lram_base, pc_sel_r, 
        h_datar );
  input [4:0] p2b_opcode;
  input [5:0] p2b_subopcode;
  input [5:0] p3wba;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [5:0] fs2a;
  input [31:0] uxdrx_reg;
  input [31:0] ux_dar;
  input [31:0] s2val;
  input [1:0] aux_lv12;
  input [4:0] aux_hint;
  input [31:3] aux_lev;
  input [23:0] loopstart_r;
  input [23:0] currentpc_r;
  input [31:0] s1val;
  input [3:0] alurflags;
  input [1:0] x_s_flag;
  input [3:0] xflags;
  input [31:0] h_rr_data;
  input [23:0] loopend_r;
  input [1:0] actionpt_status_r;
  input [31:0] ap_ahv0;
  input [31:0] ap_ahv1;
  input [31:0] ap_ahv2;
  input [31:0] ap_ahv3;
  input [31:0] ap_ahv4;
  input [31:0] ap_ahv5;
  input [31:0] ap_ahv6;
  input [31:0] ap_ahv7;
  input [31:0] ap_ahc0;
  input [31:0] ap_ahc1;
  input [31:0] ap_ahc2;
  input [31:0] ap_ahc3;
  input [31:0] ap_ahc4;
  input [31:0] ap_ahc5;
  input [31:0] ap_ahc6;
  input [31:0] ap_ahc7;
  input [31:0] ap_ahm0;
  input [31:0] ap_ahm1;
  input [31:0] ap_ahm2;
  input [31:0] ap_ahm3;
  input [31:0] ap_ahm4;
  input [31:0] ap_ahm5;
  input [31:0] ap_ahm6;
  input [31:0] ap_ahm7;
  output [3:0] aluflags_r;
  output [31:0] aux_addr;
  output [31:0] aux_dataw;
  output [5:0] s2a;
  output [5:0] h_regadr;
  output [31:3] irq;
  output [23:10] int_vector_base_r;
  output [31:0] aux_datar;
  output [23:19] lram_base;
  output [31:0] h_datar;
  input clk_ungated, rst_a, l_irq_4, l_irq_5, l_irq_6, l_irq_7, l_irq_8,
         l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13, l_irq_14, l_irq_15,
         l_irq_16, l_irq_17, l_irq_18, l_irq_19, en_debug_r, clk, en2,
         p2sleep_inst, en2b, p2b_iv, en3, p3iv, p3condtrue, p3setflags,
         x_idecode3, p3lr, p3sr, h_write, h_read, aux_access, core_access,
         uxreg_hit, ux_da_am, uxivic, uxhold_host, uxnoaccess,
         actionpt_pc_brk_a, ldvalid, lpending, debug_if_r, p1int, p2int,
         p2bint, p3int, x_multic_busy, inst_stepping, instr_pending_r,
         brk_inst_a, p2b_condtrue, p2b_setflags, en3_niv_a, p3_docmprel_a,
         p3_flag_instr, p3_sync_instr, p4_disable_r, stop_step, x_flgen,
         xsetflags, x_set_sflag, p3ilev1, ic_busy, ctrl_cpu_start_r, ck_gated,
         pcounter_jmp_restart_a, sr_xhold_host_a, arc_start_a, debug_if_a,
         actionpt_hit_a, halt, xstep, misaligned_err;
  output en, wd_clear, aux_write, aux_read, actionhalt, cr_hostw,
         do_inst_step_r, h_pcwr, h_pcwr32, ivic, sleeping, sleeping_r2,
         e1flag_r, e2flag_r, dc_disable_r, host_rw, step, inst_step,
         aux_pc32hit, aux_pchit, aux_st_mulhi_a, hold_host, cr_hostr,
         h_status32, noaccess, en_misaligned, reset_applied_r, power_toggle,
         pc_sel_r;
  wire   n1035, n1023, n1024, n1036, i_xreg_hit, i_l_irq_3, i_timer_pirq_r,
         i_tcontrol_r, i_timer_mode_r, i_timer_clr_r, i_twatchdog_r, n1025,
         n1027, n1028, n1031, n1033, n1034, SYNOPSYS_UNCONNECTED_1,
         SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3,
         SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5,
         SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7,
         SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9,
         SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11,
         SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13,
         SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15,
         SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17,
         SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19,
         SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21,
         SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23,
         SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25,
         SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27,
         SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29,
         SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31,
         SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33,
         SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35,
         SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37,
         SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39,
         SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41,
         SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43,
         SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45,
         SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47,
         SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49,
         SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51,
         SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53,
         SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55,
         SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57,
         SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59,
         SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61,
         SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63,
         SYNOPSYS_UNCONNECTED_64, SYNOPSYS_UNCONNECTED_65,
         SYNOPSYS_UNCONNECTED_66, SYNOPSYS_UNCONNECTED_67,
         SYNOPSYS_UNCONNECTED_68, SYNOPSYS_UNCONNECTED_69,
         SYNOPSYS_UNCONNECTED_70, SYNOPSYS_UNCONNECTED_71,
         SYNOPSYS_UNCONNECTED_72, SYNOPSYS_UNCONNECTED_73,
         SYNOPSYS_UNCONNECTED_74, SYNOPSYS_UNCONNECTED_75,
         SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77,
         SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79,
         SYNOPSYS_UNCONNECTED_80, SYNOPSYS_UNCONNECTED_81,
         SYNOPSYS_UNCONNECTED_82, SYNOPSYS_UNCONNECTED_83,
         SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85,
         SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87,
         SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89,
         SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91,
         SYNOPSYS_UNCONNECTED_92, SYNOPSYS_UNCONNECTED_93,
         SYNOPSYS_UNCONNECTED_94, SYNOPSYS_UNCONNECTED_95,
         SYNOPSYS_UNCONNECTED_96, SYNOPSYS_UNCONNECTED_97,
         SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99,
         SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101,
         SYNOPSYS_UNCONNECTED_102, SYNOPSYS_UNCONNECTED_103,
         SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105,
         SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107,
         SYNOPSYS_UNCONNECTED_108, SYNOPSYS_UNCONNECTED_109,
         SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111,
         SYNOPSYS_UNCONNECTED_112, SYNOPSYS_UNCONNECTED_113,
         SYNOPSYS_UNCONNECTED_114, SYNOPSYS_UNCONNECTED_115,
         SYNOPSYS_UNCONNECTED_116, SYNOPSYS_UNCONNECTED_117,
         SYNOPSYS_UNCONNECTED_118, SYNOPSYS_UNCONNECTED_119,
         SYNOPSYS_UNCONNECTED_120, SYNOPSYS_UNCONNECTED_121,
         SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123,
         SYNOPSYS_UNCONNECTED_124, SYNOPSYS_UNCONNECTED_125,
         SYNOPSYS_UNCONNECTED_126, SYNOPSYS_UNCONNECTED_127;
  wire   [31:0] i_drx_reg;
  wire   [31:0] i_timer_r;
  wire   [31:0] i_tlimit_r;

  cpu_isle_aux_regs_0 iaux_regs ( .clk(clk), .rst_a(rst_a), .ctrl_cpu_start_r(
        ctrl_cpu_start_r), .arc_start_a(arc_start_a), .aux_addr({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, aux_addr[15:0]}), .aux_dataw({aux_dataw[31], 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, aux_dataw[11:8], 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, aux_dataw[2:0]}), .aux_write(aux_write), .brk_inst_a(brk_inst_a), 
        .stop_step(1'b0), .currentpc_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .en2(en2), .fs2a(fs2a), 
        .instr_pending_r(1'b0), .p2int(1'b0), .en2b(n1034), .p2b_opcode(
        p2b_opcode), .p2b_subopcode({p2b_subopcode[5:1], 1'b0}), .p2b_iv(
        p2b_iv), .p2b_condtrue(p2b_condtrue), .p2b_setflags(p2b_setflags), 
        .p1int(p1int), .p2bint(1'b0), .p3iv(n1025), .p3condtrue(p3condtrue), 
        .p3_docmprel_a(1'b0), .p3setflags(p3setflags), .p3int(p3int), 
        .p3ilev1(p3ilev1), .p3wba(p3wba), .en3(n1031), .s2val({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, s2val[11:8], 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, s2val[2:0]}), .alurflags(alurflags), .p3_flag_instr(
        p3_flag_instr), .p3_sync_instr(p3_sync_instr), .debug_if_r(1'b0), 
        .debug_if_a(1'b0), .lpending(lpending), .aux_access(1'b0), 
        .inst_stepping(1'b0), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), .noaccess(1'b0), .xcache_hold_host(1'b0), .drx_reg(
        i_drx_reg), .id_arcnum({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1}), .xreg_hit(i_xreg_hit), .x_da_am(1'b0), .x_dar({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .xflags(xflags), .x_flgen(x_flgen), .x_idecode3(
        x_idecode3), .xsetflags(1'b0), .actionpt_hit_a(actionpt_hit_a), 
        .p4_disable_r(p4_disable_r), .actionpt_status_r(actionpt_status_r), 
        .en_debug_r(en_debug_r), .actionpt_pc_brk_a(actionpt_pc_brk_a), 
        .p2sleep_inst(p2sleep_inst), .halt(1'b0), .xstep(1'b0), .loopstart_r({
        loopstart_r[23:1], 1'b0}), .loopend_r({loopend_r[23:1], 1'b0}), 
        .x_multic_busy(1'b0), .pcounter_jmp_restart_a(1'b0), .misaligned_err(
        misaligned_err), .en_misaligned(en_misaligned), .en(en), .aux_datar(
        aux_datar), .aux_dar({SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
        SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, 
        SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, 
        SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
        SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
        SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32}), .aux_pc32hit(
        aux_pc32hit), .aluflags_nxt({SYNOPSYS_UNCONNECTED_33, 
        SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
        SYNOPSYS_UNCONNECTED_36}), .aluflags_r(aluflags_r), .e1flag_r(e1flag_r), .e2flag_r(e2flag_r), .actionhalt(actionhalt), .sleeping_r2(sleeping_r2), 
        .sleeping(sleeping) );
  cpu_isle_xaux_regs_0 ixaux_regs ( .clk(clk), .rst_a(rst_a), .en(1'b0), 
        .aux_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, aux_addr[15:2], n1027, n1028}), 
        .aux_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        aux_dataw[23:10], 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        aux_dataw[0]}), .aux_write(n1033), .aux_read(1'b0), .h_addr({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), .h_read(1'b0), 
        .aux_access(1'b0), .core_access(1'b0), .en2b(1'b0), .en3(1'b0), 
        .s1val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .s2val({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .x_s_flag({1'b0, 
        1'b0}), .x_set_sflag(1'b0), .l_irq_4(l_irq_4), .l_irq_5(l_irq_5), 
        .l_irq_6(l_irq_6), .l_irq_7(l_irq_7), .l_irq_8(l_irq_8), .l_irq_9(
        l_irq_9), .l_irq_10(l_irq_10), .l_irq_11(l_irq_11), .l_irq_12(l_irq_12), .l_irq_13(l_irq_13), .l_irq_14(l_irq_14), .l_irq_15(l_irq_15), .l_irq_16(
        l_irq_16), .l_irq_17(l_irq_17), .l_irq_18(l_irq_18), .l_irq_19(
        l_irq_19), .l_irq_3(i_l_irq_3), .sr_xhold_host_a(1'b0), .ic_busy(1'b0), 
        .p3lr(1'b0), .p3sr(1'b0), .aux_lv12(aux_lv12), .aux_hint(aux_hint), 
        .aux_lev(aux_lev), .uxdrx_reg({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        uxdrx_reg[3:0]}), .uxreg_hit(uxreg_hit), .ux_da_am(1'b0), .ux_dar({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .uxivic(1'b0), 
        .uxhold_host(1'b0), .uxnoaccess(1'b0), .ap_ahv0(ap_ahv0), .ap_ahv1(
        ap_ahv1), .ap_ahv2({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv3({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv4({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv5({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv6({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .ap_ahv7({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ap_ahc0({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, ap_ahc0[9:0]}), .ap_ahc1({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, ap_ahc1[9:0]}), .ap_ahc2({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahc3({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .ap_ahc4({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ap_ahc5({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahc6({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahc7({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahm0(ap_ahm0), .ap_ahm1(ap_ahm1), .ap_ahm2({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahm3({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .ap_ahm4({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahm5({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahm6({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahm7({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .timer_r(i_timer_r), .tlimit_r(
        i_tlimit_r), .timer_pirq_r(i_timer_pirq_r), .tcontrol_r(i_tcontrol_r), 
        .timer_mode_r(i_timer_mode_r), .timer_clr_r(i_timer_clr_r), 
        .twatchdog_r(i_twatchdog_r), .drx_reg(i_drx_reg), .xreg_hit(i_xreg_hit), .x_dar({SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52, 
        SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
        SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56, 
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58, 
        SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60, 
        SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62, 
        SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64, 
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68}), .id_arcnum({
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76}), .power_toggle(
        power_toggle), .lram_base({SYNOPSYS_UNCONNECTED_77, lram_base[22:19]}), 
        .aux_st_mulhi_a(aux_st_mulhi_a), .int_vector_base_r(int_vector_base_r), 
        .irq({SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79, 
        SYNOPSYS_UNCONNECTED_80, SYNOPSYS_UNCONNECTED_81, 
        SYNOPSYS_UNCONNECTED_82, SYNOPSYS_UNCONNECTED_83, 
        SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85, 
        SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87, 
        SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89, irq[19:3]}), .ivic(
        ivic), .wd_clear(wd_clear) );
  cpu_isle_hostif_0 ihostif ( .clk(1'b0), .rst_a(1'b0), .en(en), .fs2a(fs2a), 
        .h_rr_data({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .s1val(
        s1val), .s2val(s2val), .p3lr(p3lr), .p3sr(p3sr), .aux_datar({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .aux_dar({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b1, 
        1'b0, 1'b0, 1'b1, 1'b1, 1'b0}), .da_auxam(1'b0), .en3_niv_a(en3_niv_a), 
        .p3_docmprel_a(1'b0), .pcounter_jmp_restart_a(1'b0), .ldvalid(1'b0), 
        .instr_pending_r(1'b0), .do_inst_step_r(1'b0), .ck_gated(1'b0), 
        .hold_host_intrpt_a(1'b0), .hold_host_multic_a(1'b0), 
        .host_write_en_n_a(1'b0), .xnoaccess(1'b0), .xhold_host(1'b0), 
        .xcache_hold_host(1'b0), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), .h_read(1'b0), .aux_access(1'b0), .core_access(1'b0), .s2a(
        s2a), .aux_addr({aux_addr[31:4], n1035, aux_addr[2], n1023, n1024}), 
        .aux_dataw(aux_dataw), .aux_read(aux_read), .aux_write(n1036), 
        .h_regadr({SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91, 
        SYNOPSYS_UNCONNECTED_92, SYNOPSYS_UNCONNECTED_93, 
        SYNOPSYS_UNCONNECTED_94, SYNOPSYS_UNCONNECTED_95}), .h_datar({
        SYNOPSYS_UNCONNECTED_96, SYNOPSYS_UNCONNECTED_97, 
        SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99, 
        SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101, 
        SYNOPSYS_UNCONNECTED_102, SYNOPSYS_UNCONNECTED_103, 
        SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105, 
        SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107, 
        SYNOPSYS_UNCONNECTED_108, SYNOPSYS_UNCONNECTED_109, 
        SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111, 
        SYNOPSYS_UNCONNECTED_112, SYNOPSYS_UNCONNECTED_113, 
        SYNOPSYS_UNCONNECTED_114, SYNOPSYS_UNCONNECTED_115, 
        SYNOPSYS_UNCONNECTED_116, SYNOPSYS_UNCONNECTED_117, 
        SYNOPSYS_UNCONNECTED_118, SYNOPSYS_UNCONNECTED_119, 
        SYNOPSYS_UNCONNECTED_120, SYNOPSYS_UNCONNECTED_121, 
        SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123, 
        SYNOPSYS_UNCONNECTED_124, SYNOPSYS_UNCONNECTED_125, 
        SYNOPSYS_UNCONNECTED_126, SYNOPSYS_UNCONNECTED_127}) );
  cpu_isle_timer0_0 itimer0 ( .clk_ungated(clk_ungated), .rst_a(rst_a), .en(en), .aux_write(aux_write), .aux_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, aux_addr[15:2], 
        n1027, n1028}), .aux_dataw(aux_dataw), .timer_r(i_timer_r), .tlimit_r(
        i_tlimit_r), .timer_pirq_r(i_timer_pirq_r), .tcontrol_r(i_tcontrol_r), 
        .timer_mode_r(i_timer_mode_r), .l_irq_3(i_l_irq_3), .timer_clr_r(
        i_timer_clr_r), .twatchdog_r(i_twatchdog_r) );
  NBUFFX2_RVT U3 ( .A(p3iv), .Y(n1025) );
  NBUFFX2_RVT U300 ( .A(n1036), .Y(n1033) );
  NBUFFX2_RVT U301 ( .A(en2b), .Y(n1034) );
  NBUFFX2_RVT U9 ( .A(en3), .Y(n1031) );
  NBUFFX2_RVT U10 ( .A(n1036), .Y(aux_write) );
  NBUFFX2_RVT U7 ( .A(n1024), .Y(aux_addr[0]) );
  NBUFFX2_RVT U4 ( .A(n1023), .Y(aux_addr[1]) );
  NBUFFX2_RVT U5 ( .A(n1023), .Y(n1027) );
  NBUFFX2_RVT U6 ( .A(n1024), .Y(n1028) );
  NBUFFX2_RVT U8 ( .A(n1035), .Y(aux_addr[3]) );
endmodule


module cpu_isle_ap_compare_0 ( clk_debug, en_debug_r, rst_a, p2_currentpc_r, 
        kill_p2_a, p2_iw_r, mc_addr, dwr, drd, aux_addr, aux_dataw, aux_datar, 
        ap_param0, ap_param1, en, p2iv, mload, mstore, ldvalid, 
        aux_read_core_a, aux_write_core_a, ap_param0_read, ap_param0_write, 
        ap_param1_read, ap_param1_write, ap_control_r, ap_value_r, ap_mask_r, 
        p2b_jmp_holdup_a, ap_hit_a, ap_hit_value_a );
  input [23:0] p2_currentpc_r;
  input [31:0] p2_iw_r;
  input [31:0] mc_addr;
  input [31:0] dwr;
  input [31:0] drd;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] aux_datar;
  input [31:0] ap_param0;
  input [31:0] ap_param1;
  input [9:0] ap_control_r;
  input [31:0] ap_value_r;
  input [31:0] ap_mask_r;
  output [31:0] ap_hit_value_a;
  input clk_debug, en_debug_r, rst_a, kill_p2_a, en, p2iv, mload, mstore,
         ldvalid, aux_read_core_a, aux_write_core_a, ap_param0_read,
         ap_param0_write, ap_param1_read, ap_param1_write, p2b_jmp_holdup_a;
  output ap_hit_a;
  wire   N8, i_ldst_target_qual_r, n1, n3, n5, n7, n9, n11, n13, n15, n17, n19,
         n21, n23, n25, n27, n29, n31, n33, n35, n37, n39, n41, n43, n45, n47,
         n49, n51, n53, n55, n57, n59, n61, n63, n67, n69, n71, n73, n75, n77,
         n79, n81, n83, n85, n87, n89, n91, n93, n95, n97, n99, n101, n103,
         n105, n107, n109, n111, n113, n115, n117, n119, n121, n123, n125,
         n127, n129, n132, n2, n22, n28, n30, n32, n34, n36, n38, n40, n42,
         n44, n46, n48, n50, n52, n54, n56, n58, n60, n62, n64, n65, n66, n68,
         n70, n72, n74, n76, n78, n80, n82, n84, n86, n88, n90, n92, n94, n96,
         n98, n100, n102, n104, n106, n108, n110, n112, n114, n116, n118, n120,
         n122, n124, n126, n128, n130, n131, n134, n135, n136, n137, n138,
         n139, n140, n141, n142, n143, n144, n145, n146, n147, n148, n149,
         n150, n151, n152, n153, n154, n155, n156, n157, n158, n159, n160,
         n161, n162, n163, n164, n165, n166, n167, n168, n169, n170, n171,
         n172, n173, n174, n175, n176, n177, n178, n179, n180, n181, n182,
         n183, n184, n185, n186, n187, n188, n189, n190, n191, n192, n193,
         n194, n195, n196, n197, n198, n199, n200, n236, n242, n243, n244,
         n245, n246, n247;
  wire   [31:0] i_aux_target_r;
  wire   [31:0] i_ldst_target_r;

  SDFFASX1_RVT i_ldst_target_qual_r_reg ( .D(N8), .SI(1'b1), .SE(n132), .CLK(
        clk_debug), .SETB(n243), .QN(i_ldst_target_qual_r) );
  SDFFASX1_RVT i_ldst_target_r_reg_31_ ( .D(N8), .SI(1'b1), .SE(n129), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[31]) );
  SDFFASX1_RVT i_ldst_target_r_reg_30_ ( .D(N8), .SI(1'b1), .SE(n127), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[30]) );
  SDFFASX1_RVT i_ldst_target_r_reg_29_ ( .D(N8), .SI(1'b1), .SE(n125), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[29]) );
  SDFFASX1_RVT i_ldst_target_r_reg_28_ ( .D(N8), .SI(1'b1), .SE(n123), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[28]) );
  SDFFASX1_RVT i_ldst_target_r_reg_27_ ( .D(N8), .SI(1'b1), .SE(n121), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[27]) );
  SDFFASX1_RVT i_ldst_target_r_reg_26_ ( .D(N8), .SI(1'b1), .SE(n119), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[26]) );
  SDFFASX1_RVT i_ldst_target_r_reg_25_ ( .D(N8), .SI(1'b1), .SE(n117), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[25]) );
  SDFFASX1_RVT i_ldst_target_r_reg_24_ ( .D(N8), .SI(1'b1), .SE(n115), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[24]) );
  SDFFASX1_RVT i_ldst_target_r_reg_23_ ( .D(N8), .SI(1'b1), .SE(n113), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[23]) );
  SDFFASX1_RVT i_ldst_target_r_reg_22_ ( .D(N8), .SI(1'b1), .SE(n111), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[22]) );
  SDFFASX1_RVT i_ldst_target_r_reg_21_ ( .D(N8), .SI(1'b1), .SE(n109), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[21]) );
  SDFFASX1_RVT i_ldst_target_r_reg_20_ ( .D(N8), .SI(1'b1), .SE(n107), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[20]) );
  SDFFASX1_RVT i_ldst_target_r_reg_19_ ( .D(N8), .SI(1'b1), .SE(n105), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[19]) );
  SDFFASX1_RVT i_ldst_target_r_reg_18_ ( .D(N8), .SI(1'b1), .SE(n103), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[18]) );
  SDFFASX1_RVT i_ldst_target_r_reg_17_ ( .D(N8), .SI(1'b1), .SE(n101), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[17]) );
  SDFFASX1_RVT i_ldst_target_r_reg_16_ ( .D(N8), .SI(1'b1), .SE(n99), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[16]) );
  SDFFASX1_RVT i_ldst_target_r_reg_15_ ( .D(N8), .SI(1'b1), .SE(n97), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[15]) );
  SDFFASX1_RVT i_ldst_target_r_reg_14_ ( .D(N8), .SI(1'b1), .SE(n95), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[14]) );
  SDFFASX1_RVT i_ldst_target_r_reg_13_ ( .D(N8), .SI(1'b1), .SE(n93), .CLK(
        clk_debug), .SETB(n243), .QN(i_ldst_target_r[13]) );
  SDFFASX1_RVT i_ldst_target_r_reg_12_ ( .D(N8), .SI(1'b1), .SE(n91), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[12]) );
  SDFFASX1_RVT i_ldst_target_r_reg_11_ ( .D(N8), .SI(1'b1), .SE(n89), .CLK(
        clk_debug), .SETB(n243), .QN(i_ldst_target_r[11]) );
  SDFFASX1_RVT i_ldst_target_r_reg_10_ ( .D(N8), .SI(1'b1), .SE(n87), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[10]) );
  SDFFASX1_RVT i_ldst_target_r_reg_9_ ( .D(N8), .SI(1'b1), .SE(n85), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[9]) );
  SDFFASX1_RVT i_ldst_target_r_reg_8_ ( .D(N8), .SI(1'b1), .SE(n83), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[8]) );
  SDFFASX1_RVT i_ldst_target_r_reg_7_ ( .D(N8), .SI(1'b1), .SE(n81), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[7]) );
  SDFFASX1_RVT i_ldst_target_r_reg_6_ ( .D(N8), .SI(1'b1), .SE(n79), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[6]) );
  SDFFASX1_RVT i_ldst_target_r_reg_5_ ( .D(N8), .SI(1'b1), .SE(n77), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[5]) );
  SDFFASX1_RVT i_ldst_target_r_reg_4_ ( .D(N8), .SI(1'b1), .SE(n75), .CLK(
        clk_debug), .SETB(n243), .QN(i_ldst_target_r[4]) );
  SDFFASX1_RVT i_ldst_target_r_reg_3_ ( .D(N8), .SI(1'b1), .SE(n73), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[3]) );
  SDFFASX1_RVT i_ldst_target_r_reg_2_ ( .D(N8), .SI(1'b1), .SE(n71), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[2]) );
  SDFFASX1_RVT i_ldst_target_r_reg_1_ ( .D(N8), .SI(1'b1), .SE(n69), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[1]) );
  SDFFASX1_RVT i_ldst_target_r_reg_0_ ( .D(N8), .SI(1'b1), .SE(n67), .CLK(
        clk_debug), .SETB(n242), .QN(i_ldst_target_r[0]) );
  SDFFARX1_RVT i_aux_target_r_reg_31_ ( .D(n245), .SI(1'b0), .SE(n63), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[31]) );
  SDFFARX1_RVT i_aux_target_r_reg_30_ ( .D(n245), .SI(1'b0), .SE(n61), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[30]) );
  SDFFARX1_RVT i_aux_target_r_reg_29_ ( .D(n245), .SI(1'b0), .SE(n59), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[29]) );
  SDFFARX1_RVT i_aux_target_r_reg_28_ ( .D(n245), .SI(1'b0), .SE(n57), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[28]) );
  SDFFARX1_RVT i_aux_target_r_reg_27_ ( .D(n245), .SI(1'b0), .SE(n55), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[27]) );
  SDFFARX1_RVT i_aux_target_r_reg_26_ ( .D(n245), .SI(1'b0), .SE(n53), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[26]) );
  SDFFARX1_RVT i_aux_target_r_reg_25_ ( .D(n245), .SI(1'b0), .SE(n51), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[25]) );
  SDFFARX1_RVT i_aux_target_r_reg_24_ ( .D(n245), .SI(1'b0), .SE(n49), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[24]) );
  SDFFARX1_RVT i_aux_target_r_reg_23_ ( .D(n245), .SI(1'b0), .SE(n47), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[23]) );
  SDFFARX1_RVT i_aux_target_r_reg_22_ ( .D(n245), .SI(1'b0), .SE(n45), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[22]) );
  SDFFARX1_RVT i_aux_target_r_reg_21_ ( .D(n245), .SI(1'b0), .SE(n43), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[21]) );
  SDFFARX1_RVT i_aux_target_r_reg_20_ ( .D(n245), .SI(1'b0), .SE(n41), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[20]) );
  SDFFARX1_RVT i_aux_target_r_reg_19_ ( .D(n245), .SI(1'b0), .SE(n39), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[19]) );
  SDFFARX1_RVT i_aux_target_r_reg_18_ ( .D(n245), .SI(1'b0), .SE(n37), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[18]) );
  SDFFARX1_RVT i_aux_target_r_reg_17_ ( .D(n245), .SI(1'b0), .SE(n35), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[17]) );
  SDFFARX1_RVT i_aux_target_r_reg_16_ ( .D(n245), .SI(1'b0), .SE(n33), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[16]) );
  SDFFARX1_RVT i_aux_target_r_reg_12_ ( .D(n245), .SI(1'b0), .SE(n25), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[12]) );
  SDFFARX1_RVT i_aux_target_r_reg_15_ ( .D(n245), .SI(1'b0), .SE(n31), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[15]) );
  SDFFARX1_RVT i_aux_target_r_reg_8_ ( .D(n245), .SI(1'b0), .SE(n17), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[8]) );
  SDFFARX1_RVT i_aux_target_r_reg_10_ ( .D(n245), .SI(1'b0), .SE(n21), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[10]) );
  SDFFARX1_RVT i_aux_target_r_reg_11_ ( .D(n245), .SI(1'b0), .SE(n23), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[11]) );
  SDFFARX1_RVT i_aux_target_r_reg_13_ ( .D(n245), .SI(1'b0), .SE(n27), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[13]) );
  SDFFARX1_RVT i_aux_target_r_reg_7_ ( .D(n245), .SI(1'b0), .SE(n15), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[7]) );
  SDFFARX1_RVT i_aux_target_r_reg_14_ ( .D(n245), .SI(1'b0), .SE(n29), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[14]) );
  SDFFARX1_RVT i_aux_target_r_reg_6_ ( .D(n245), .SI(1'b0), .SE(n13), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[6]) );
  SDFFARX1_RVT i_aux_target_r_reg_4_ ( .D(n245), .SI(1'b0), .SE(n9), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[4]) );
  SDFFARX1_RVT i_aux_target_r_reg_5_ ( .D(n245), .SI(1'b0), .SE(n11), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[5]) );
  SDFFARX1_RVT i_aux_target_r_reg_9_ ( .D(n245), .SI(1'b0), .SE(n19), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[9]) );
  SDFFARX1_RVT i_aux_target_r_reg_3_ ( .D(n245), .SI(1'b0), .SE(n7), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[3]) );
  SDFFARX1_RVT i_aux_target_r_reg_2_ ( .D(n245), .SI(1'b0), .SE(n5), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[2]) );
  SDFFARX1_RVT i_aux_target_r_reg_1_ ( .D(n245), .SI(1'b0), .SE(n3), .CLK(
        clk_debug), .RSTB(n243), .Q(i_aux_target_r[1]) );
  SDFFARX1_RVT i_aux_target_r_reg_0_ ( .D(n245), .SI(1'b0), .SE(n1), .CLK(
        clk_debug), .RSTB(n242), .Q(i_aux_target_r[0]) );
  SDFFARX1_RVT i_aux_target_qual_r_reg ( .D(1'b0), .SI(n245), .SE(n247), .CLK(
        clk_debug), .RSTB(n243), .Q(n236) );
  INVX1_RVT U3 ( .A(ap_control_r[2]), .Y(n32) );
  AO22X1_RVT U5 ( .A1(ap_control_r[5]), .A2(aux_read_core_a), .A3(
        ap_control_r[4]), .A4(aux_write_core_a), .Y(n2) );
  OR2X2_RVT U53 ( .A1(n236), .A2(i_ldst_target_qual_r), .Y(n196) );
  AO222X1_RVT U57 ( .A1(n236), .A2(i_aux_target_r[6]), .A3(n246), .A4(
        p2_currentpc_r[6]), .A5(i_ldst_target_r[6]), .A6(n22), .Y(
        ap_hit_value_a[6]) );
  AO222X1_RVT U58 ( .A1(n236), .A2(i_aux_target_r[3]), .A3(n246), .A4(
        p2_currentpc_r[3]), .A5(i_ldst_target_r[3]), .A6(n22), .Y(
        ap_hit_value_a[3]) );
  AO22X1_RVT U60 ( .A1(n236), .A2(i_aux_target_r[25]), .A3(n22), .A4(
        i_ldst_target_r[25]), .Y(ap_hit_value_a[25]) );
  AO222X1_RVT U61 ( .A1(n236), .A2(i_aux_target_r[4]), .A3(i_ldst_target_r[4]), 
        .A4(n22), .A5(p2_currentpc_r[4]), .A6(n246), .Y(ap_hit_value_a[4]) );
  AO222X1_RVT U64 ( .A1(n236), .A2(i_aux_target_r[23]), .A3(n246), .A4(
        p2_currentpc_r[23]), .A5(i_ldst_target_r[23]), .A6(n22), .Y(
        ap_hit_value_a[23]) );
  AO222X1_RVT U65 ( .A1(n236), .A2(i_aux_target_r[1]), .A3(n246), .A4(
        p2_currentpc_r[1]), .A5(i_ldst_target_r[1]), .A6(n22), .Y(
        ap_hit_value_a[1]) );
  AO222X1_RVT U66 ( .A1(n236), .A2(i_aux_target_r[2]), .A3(n246), .A4(
        p2_currentpc_r[2]), .A5(i_ldst_target_r[2]), .A6(n22), .Y(
        ap_hit_value_a[2]) );
  AO222X1_RVT U67 ( .A1(n236), .A2(i_aux_target_r[5]), .A3(n246), .A4(
        p2_currentpc_r[5]), .A5(i_ldst_target_r[5]), .A6(n22), .Y(
        ap_hit_value_a[5]) );
  AO22X1_RVT U68 ( .A1(n236), .A2(i_aux_target_r[27]), .A3(n22), .A4(
        i_ldst_target_r[27]), .Y(ap_hit_value_a[27]) );
  AO22X1_RVT U69 ( .A1(n236), .A2(i_aux_target_r[28]), .A3(n22), .A4(
        i_ldst_target_r[28]), .Y(ap_hit_value_a[28]) );
  AO22X1_RVT U70 ( .A1(n236), .A2(i_aux_target_r[31]), .A3(n22), .A4(
        i_ldst_target_r[31]), .Y(ap_hit_value_a[31]) );
  AO22X1_RVT U71 ( .A1(n236), .A2(i_aux_target_r[0]), .A3(n22), .A4(
        i_ldst_target_r[0]), .Y(ap_hit_value_a[0]) );
  AO22X1_RVT U72 ( .A1(n236), .A2(i_aux_target_r[26]), .A3(n22), .A4(
        i_ldst_target_r[26]), .Y(ap_hit_value_a[26]) );
  AO22X1_RVT U73 ( .A1(n236), .A2(i_aux_target_r[24]), .A3(n22), .A4(
        i_ldst_target_r[24]), .Y(ap_hit_value_a[24]) );
  AO22X1_RVT U74 ( .A1(n236), .A2(i_aux_target_r[29]), .A3(n22), .A4(
        i_ldst_target_r[29]), .Y(ap_hit_value_a[29]) );
  AO22X1_RVT U75 ( .A1(n236), .A2(i_aux_target_r[30]), .A3(n22), .A4(
        i_ldst_target_r[30]), .Y(ap_hit_value_a[30]) );
  AO222X1_RVT U76 ( .A1(n236), .A2(i_aux_target_r[21]), .A3(n246), .A4(
        p2_currentpc_r[21]), .A5(i_ldst_target_r[21]), .A6(n22), .Y(
        ap_hit_value_a[21]) );
  AO222X1_RVT U77 ( .A1(n236), .A2(i_aux_target_r[22]), .A3(n246), .A4(
        p2_currentpc_r[22]), .A5(i_ldst_target_r[22]), .A6(n22), .Y(
        ap_hit_value_a[22]) );
  AO222X1_RVT U78 ( .A1(n236), .A2(i_aux_target_r[19]), .A3(n246), .A4(
        p2_currentpc_r[19]), .A5(i_ldst_target_r[19]), .A6(n22), .Y(
        ap_hit_value_a[19]) );
  AO222X1_RVT U79 ( .A1(n236), .A2(i_aux_target_r[20]), .A3(n246), .A4(
        p2_currentpc_r[20]), .A5(i_ldst_target_r[20]), .A6(n22), .Y(
        ap_hit_value_a[20]) );
  AO222X1_RVT U80 ( .A1(n236), .A2(i_aux_target_r[17]), .A3(n246), .A4(
        p2_currentpc_r[17]), .A5(i_ldst_target_r[17]), .A6(n22), .Y(
        ap_hit_value_a[17]) );
  AO222X1_RVT U81 ( .A1(n236), .A2(i_aux_target_r[18]), .A3(n246), .A4(
        p2_currentpc_r[18]), .A5(i_ldst_target_r[18]), .A6(n22), .Y(
        ap_hit_value_a[18]) );
  AO222X1_RVT U82 ( .A1(n236), .A2(i_aux_target_r[15]), .A3(n246), .A4(
        p2_currentpc_r[15]), .A5(i_ldst_target_r[15]), .A6(n22), .Y(
        ap_hit_value_a[15]) );
  AO222X1_RVT U83 ( .A1(n236), .A2(i_aux_target_r[16]), .A3(n246), .A4(
        p2_currentpc_r[16]), .A5(i_ldst_target_r[16]), .A6(n22), .Y(
        ap_hit_value_a[16]) );
  AO222X1_RVT U84 ( .A1(n236), .A2(i_aux_target_r[13]), .A3(n246), .A4(
        p2_currentpc_r[13]), .A5(i_ldst_target_r[13]), .A6(n22), .Y(
        ap_hit_value_a[13]) );
  AO222X1_RVT U85 ( .A1(n236), .A2(i_aux_target_r[14]), .A3(n246), .A4(
        p2_currentpc_r[14]), .A5(i_ldst_target_r[14]), .A6(n22), .Y(
        ap_hit_value_a[14]) );
  AO222X1_RVT U86 ( .A1(n236), .A2(i_aux_target_r[11]), .A3(n246), .A4(
        p2_currentpc_r[11]), .A5(i_ldst_target_r[11]), .A6(n22), .Y(
        ap_hit_value_a[11]) );
  AO222X1_RVT U87 ( .A1(n236), .A2(i_aux_target_r[12]), .A3(n246), .A4(
        p2_currentpc_r[12]), .A5(i_ldst_target_r[12]), .A6(n22), .Y(
        ap_hit_value_a[12]) );
  AO222X1_RVT U88 ( .A1(n236), .A2(i_aux_target_r[9]), .A3(n246), .A4(
        p2_currentpc_r[9]), .A5(i_ldst_target_r[9]), .A6(n22), .Y(
        ap_hit_value_a[9]) );
  AO222X1_RVT U89 ( .A1(n236), .A2(i_aux_target_r[10]), .A3(n246), .A4(
        p2_currentpc_r[10]), .A5(i_ldst_target_r[10]), .A6(n22), .Y(
        ap_hit_value_a[10]) );
  AO222X1_RVT U90 ( .A1(n236), .A2(i_aux_target_r[7]), .A3(n246), .A4(
        p2_currentpc_r[7]), .A5(i_ldst_target_r[7]), .A6(n22), .Y(
        ap_hit_value_a[7]) );
  AO222X1_RVT U91 ( .A1(n236), .A2(i_aux_target_r[8]), .A3(n246), .A4(
        p2_currentpc_r[8]), .A5(i_ldst_target_r[8]), .A6(n22), .Y(
        ap_hit_value_a[8]) );
  INVX1_RVT U92 ( .A(ap_control_r[1]), .Y(n34) );
  INVX1_RVT U94 ( .A(ap_control_r[5]), .Y(n30) );
  NAND2X0_RVT U95 ( .A1(N8), .A2(p2iv), .Y(n28) );
  NOR4X1_RVT U96 ( .A1(kill_p2_a), .A2(p2b_jmp_holdup_a), .A3(n30), .A4(n28), 
        .Y(n195) );
  OA221X1_RVT U97 ( .A1(n34), .A2(ap_control_r[0]), .A3(n34), .A4(
        ap_control_r[5]), .A5(n32), .Y(n192) );
  INVX1_RVT U98 ( .A(ap_hit_value_a[8]), .Y(n38) );
  INVX1_RVT U99 ( .A(ap_value_r[8]), .Y(n36) );
  AO221X1_RVT U100 ( .A1(n38), .A2(n36), .A3(ap_hit_value_a[8]), .A4(
        ap_value_r[8]), .A5(ap_mask_r[8]), .Y(n58) );
  INVX1_RVT U101 ( .A(ap_hit_value_a[7]), .Y(n42) );
  INVX1_RVT U102 ( .A(ap_value_r[7]), .Y(n40) );
  AO221X1_RVT U103 ( .A1(n42), .A2(n40), .A3(ap_hit_value_a[7]), .A4(
        ap_value_r[7]), .A5(ap_mask_r[7]), .Y(n56) );
  INVX1_RVT U104 ( .A(ap_hit_value_a[10]), .Y(n46) );
  INVX1_RVT U105 ( .A(ap_value_r[10]), .Y(n44) );
  AO221X1_RVT U106 ( .A1(n46), .A2(n44), .A3(ap_hit_value_a[10]), .A4(
        ap_value_r[10]), .A5(ap_mask_r[10]), .Y(n54) );
  INVX1_RVT U107 ( .A(ap_hit_value_a[9]), .Y(n50) );
  INVX1_RVT U108 ( .A(ap_value_r[9]), .Y(n48) );
  AO221X1_RVT U109 ( .A1(n50), .A2(n48), .A3(ap_hit_value_a[9]), .A4(
        ap_value_r[9]), .A5(ap_mask_r[9]), .Y(n52) );
  NAND4X0_RVT U110 ( .A1(n58), .A2(n56), .A3(n54), .A4(n52), .Y(n135) );
  INVX1_RVT U111 ( .A(ap_hit_value_a[12]), .Y(n62) );
  INVX1_RVT U112 ( .A(ap_value_r[12]), .Y(n60) );
  AO221X1_RVT U113 ( .A1(n62), .A2(n60), .A3(ap_hit_value_a[12]), .A4(
        ap_value_r[12]), .A5(ap_mask_r[12]), .Y(n80) );
  INVX1_RVT U114 ( .A(ap_hit_value_a[11]), .Y(n65) );
  INVX1_RVT U115 ( .A(ap_value_r[11]), .Y(n64) );
  AO221X1_RVT U116 ( .A1(n65), .A2(n64), .A3(ap_hit_value_a[11]), .A4(
        ap_value_r[11]), .A5(ap_mask_r[11]), .Y(n78) );
  INVX1_RVT U117 ( .A(ap_hit_value_a[14]), .Y(n68) );
  INVX1_RVT U118 ( .A(ap_value_r[14]), .Y(n66) );
  AO221X1_RVT U119 ( .A1(n68), .A2(n66), .A3(ap_hit_value_a[14]), .A4(
        ap_value_r[14]), .A5(ap_mask_r[14]), .Y(n76) );
  INVX1_RVT U120 ( .A(ap_hit_value_a[13]), .Y(n72) );
  INVX1_RVT U121 ( .A(ap_value_r[13]), .Y(n70) );
  AO221X1_RVT U122 ( .A1(n72), .A2(n70), .A3(ap_hit_value_a[13]), .A4(
        ap_value_r[13]), .A5(ap_mask_r[13]), .Y(n74) );
  NAND4X0_RVT U123 ( .A1(n80), .A2(n78), .A3(n76), .A4(n74), .Y(n134) );
  INVX1_RVT U124 ( .A(ap_hit_value_a[16]), .Y(n84) );
  INVX1_RVT U125 ( .A(ap_value_r[16]), .Y(n82) );
  AO221X1_RVT U126 ( .A1(n84), .A2(n82), .A3(ap_hit_value_a[16]), .A4(
        ap_value_r[16]), .A5(ap_mask_r[16]), .Y(n104) );
  INVX1_RVT U127 ( .A(ap_hit_value_a[15]), .Y(n88) );
  INVX1_RVT U128 ( .A(ap_value_r[15]), .Y(n86) );
  AO221X1_RVT U129 ( .A1(n88), .A2(n86), .A3(ap_hit_value_a[15]), .A4(
        ap_value_r[15]), .A5(ap_mask_r[15]), .Y(n102) );
  INVX1_RVT U130 ( .A(ap_hit_value_a[18]), .Y(n92) );
  INVX1_RVT U131 ( .A(ap_value_r[18]), .Y(n90) );
  AO221X1_RVT U132 ( .A1(n92), .A2(n90), .A3(ap_hit_value_a[18]), .A4(
        ap_value_r[18]), .A5(ap_mask_r[18]), .Y(n100) );
  INVX1_RVT U133 ( .A(ap_hit_value_a[17]), .Y(n96) );
  INVX1_RVT U134 ( .A(ap_value_r[17]), .Y(n94) );
  AO221X1_RVT U135 ( .A1(n96), .A2(n94), .A3(ap_hit_value_a[17]), .A4(
        ap_value_r[17]), .A5(ap_mask_r[17]), .Y(n98) );
  NAND4X0_RVT U136 ( .A1(n104), .A2(n102), .A3(n100), .A4(n98), .Y(n131) );
  INVX1_RVT U137 ( .A(ap_hit_value_a[20]), .Y(n108) );
  INVX1_RVT U138 ( .A(ap_value_r[20]), .Y(n106) );
  AO221X1_RVT U139 ( .A1(n108), .A2(n106), .A3(ap_hit_value_a[20]), .A4(
        ap_value_r[20]), .A5(ap_mask_r[20]), .Y(n128) );
  INVX1_RVT U140 ( .A(ap_hit_value_a[19]), .Y(n112) );
  INVX1_RVT U141 ( .A(ap_value_r[19]), .Y(n110) );
  AO221X1_RVT U142 ( .A1(n112), .A2(n110), .A3(ap_hit_value_a[19]), .A4(
        ap_value_r[19]), .A5(ap_mask_r[19]), .Y(n126) );
  INVX1_RVT U143 ( .A(ap_hit_value_a[22]), .Y(n116) );
  INVX1_RVT U144 ( .A(ap_value_r[22]), .Y(n114) );
  AO221X1_RVT U145 ( .A1(n116), .A2(n114), .A3(ap_hit_value_a[22]), .A4(
        ap_value_r[22]), .A5(ap_mask_r[22]), .Y(n124) );
  INVX1_RVT U146 ( .A(ap_hit_value_a[21]), .Y(n120) );
  INVX1_RVT U147 ( .A(ap_value_r[21]), .Y(n118) );
  AO221X1_RVT U148 ( .A1(n120), .A2(n118), .A3(ap_hit_value_a[21]), .A4(
        ap_value_r[21]), .A5(ap_mask_r[21]), .Y(n122) );
  NAND4X0_RVT U149 ( .A1(n128), .A2(n126), .A3(n124), .A4(n122), .Y(n130) );
  NOR4X1_RVT U150 ( .A1(n135), .A2(n134), .A3(n131), .A4(n130), .Y(n189) );
  INVX1_RVT U151 ( .A(ap_hit_value_a[30]), .Y(n137) );
  INVX1_RVT U152 ( .A(ap_value_r[30]), .Y(n136) );
  AO221X1_RVT U153 ( .A1(n137), .A2(n136), .A3(ap_hit_value_a[30]), .A4(
        ap_value_r[30]), .A5(ap_mask_r[30]), .Y(n147) );
  INVX1_RVT U154 ( .A(ap_hit_value_a[29]), .Y(n139) );
  INVX1_RVT U155 ( .A(ap_value_r[29]), .Y(n138) );
  AO221X1_RVT U156 ( .A1(n139), .A2(n138), .A3(ap_hit_value_a[29]), .A4(
        ap_value_r[29]), .A5(ap_mask_r[29]), .Y(n146) );
  INVX1_RVT U157 ( .A(ap_hit_value_a[24]), .Y(n141) );
  INVX1_RVT U158 ( .A(ap_value_r[24]), .Y(n140) );
  AO221X1_RVT U159 ( .A1(n141), .A2(n140), .A3(ap_hit_value_a[24]), .A4(
        ap_value_r[24]), .A5(ap_mask_r[24]), .Y(n145) );
  INVX1_RVT U160 ( .A(ap_hit_value_a[26]), .Y(n143) );
  INVX1_RVT U161 ( .A(ap_value_r[26]), .Y(n142) );
  AO221X1_RVT U162 ( .A1(n143), .A2(n142), .A3(ap_hit_value_a[26]), .A4(
        ap_value_r[26]), .A5(ap_mask_r[26]), .Y(n144) );
  NAND4X0_RVT U163 ( .A1(n147), .A2(n146), .A3(n145), .A4(n144), .Y(n187) );
  INVX1_RVT U164 ( .A(ap_value_r[0]), .Y(n149) );
  INVX1_RVT U165 ( .A(ap_hit_value_a[0]), .Y(n148) );
  AO221X1_RVT U166 ( .A1(ap_value_r[0]), .A2(ap_hit_value_a[0]), .A3(n149), 
        .A4(n148), .A5(ap_mask_r[0]), .Y(n159) );
  INVX1_RVT U167 ( .A(ap_hit_value_a[31]), .Y(n151) );
  INVX1_RVT U168 ( .A(ap_value_r[31]), .Y(n150) );
  AO221X1_RVT U169 ( .A1(n151), .A2(n150), .A3(ap_hit_value_a[31]), .A4(
        ap_value_r[31]), .A5(ap_mask_r[31]), .Y(n158) );
  INVX1_RVT U170 ( .A(ap_hit_value_a[28]), .Y(n153) );
  INVX1_RVT U171 ( .A(ap_value_r[28]), .Y(n152) );
  AO221X1_RVT U172 ( .A1(n153), .A2(n152), .A3(ap_hit_value_a[28]), .A4(
        ap_value_r[28]), .A5(ap_mask_r[28]), .Y(n157) );
  INVX1_RVT U173 ( .A(ap_hit_value_a[27]), .Y(n155) );
  INVX1_RVT U174 ( .A(ap_value_r[27]), .Y(n154) );
  AO221X1_RVT U175 ( .A1(n155), .A2(n154), .A3(ap_hit_value_a[27]), .A4(
        ap_value_r[27]), .A5(ap_mask_r[27]), .Y(n156) );
  NAND4X0_RVT U176 ( .A1(n159), .A2(n158), .A3(n157), .A4(n156), .Y(n186) );
  INVX1_RVT U177 ( .A(ap_hit_value_a[5]), .Y(n161) );
  INVX1_RVT U178 ( .A(ap_value_r[5]), .Y(n160) );
  AO221X1_RVT U179 ( .A1(n161), .A2(n160), .A3(ap_hit_value_a[5]), .A4(
        ap_value_r[5]), .A5(ap_mask_r[5]), .Y(n171) );
  INVX1_RVT U180 ( .A(ap_hit_value_a[2]), .Y(n163) );
  INVX1_RVT U181 ( .A(ap_value_r[2]), .Y(n162) );
  AO221X1_RVT U182 ( .A1(n163), .A2(n162), .A3(ap_hit_value_a[2]), .A4(
        ap_value_r[2]), .A5(ap_mask_r[2]), .Y(n170) );
  INVX1_RVT U183 ( .A(ap_hit_value_a[1]), .Y(n165) );
  INVX1_RVT U184 ( .A(ap_value_r[1]), .Y(n164) );
  AO221X1_RVT U185 ( .A1(n165), .A2(n164), .A3(ap_hit_value_a[1]), .A4(
        ap_value_r[1]), .A5(ap_mask_r[1]), .Y(n169) );
  INVX1_RVT U186 ( .A(ap_hit_value_a[23]), .Y(n167) );
  INVX1_RVT U187 ( .A(ap_value_r[23]), .Y(n166) );
  AO221X1_RVT U188 ( .A1(n167), .A2(n166), .A3(ap_hit_value_a[23]), .A4(
        ap_value_r[23]), .A5(ap_mask_r[23]), .Y(n168) );
  NAND4X0_RVT U189 ( .A1(n171), .A2(n170), .A3(n169), .A4(n168), .Y(n185) );
  INVX1_RVT U190 ( .A(ap_hit_value_a[4]), .Y(n173) );
  INVX1_RVT U191 ( .A(ap_value_r[4]), .Y(n172) );
  AO221X1_RVT U192 ( .A1(n173), .A2(n172), .A3(ap_hit_value_a[4]), .A4(
        ap_value_r[4]), .A5(ap_mask_r[4]), .Y(n183) );
  INVX1_RVT U193 ( .A(ap_hit_value_a[25]), .Y(n175) );
  INVX1_RVT U194 ( .A(ap_value_r[25]), .Y(n174) );
  AO221X1_RVT U195 ( .A1(n175), .A2(n174), .A3(ap_hit_value_a[25]), .A4(
        ap_value_r[25]), .A5(ap_mask_r[25]), .Y(n182) );
  INVX1_RVT U196 ( .A(ap_hit_value_a[3]), .Y(n177) );
  INVX1_RVT U197 ( .A(ap_value_r[3]), .Y(n176) );
  AO221X1_RVT U198 ( .A1(n177), .A2(n176), .A3(ap_hit_value_a[3]), .A4(
        ap_value_r[3]), .A5(ap_mask_r[3]), .Y(n181) );
  INVX1_RVT U199 ( .A(ap_hit_value_a[6]), .Y(n179) );
  INVX1_RVT U200 ( .A(ap_value_r[6]), .Y(n178) );
  AO221X1_RVT U201 ( .A1(n179), .A2(n178), .A3(ap_hit_value_a[6]), .A4(
        ap_value_r[6]), .A5(ap_mask_r[6]), .Y(n180) );
  NAND4X0_RVT U202 ( .A1(n183), .A2(n182), .A3(n181), .A4(n180), .Y(n184) );
  NOR4X1_RVT U203 ( .A1(n187), .A2(n186), .A3(n185), .A4(n184), .Y(n188) );
  AND2X1_RVT U204 ( .A1(n189), .A2(n188), .Y(n191) );
  NAND2X0_RVT U205 ( .A1(ap_control_r[6]), .A2(n191), .Y(n190) );
  OA221X1_RVT U206 ( .A1(en), .A2(n192), .A3(ap_control_r[6]), .A4(n191), .A5(
        n190), .Y(n193) );
  AND2X1_RVT U207 ( .A1(n193), .A2(en_debug_r), .Y(n194) );
  OA21X1_RVT U208 ( .A1(n196), .A2(n195), .A3(n194), .Y(ap_hit_a) );
  AO22X1_RVT U211 ( .A1(ap_control_r[5]), .A2(mload), .A3(ap_control_r[4]), 
        .A4(mstore), .Y(n198) );
  NAND2X0_RVT U212 ( .A1(n199), .A2(n198), .Y(n132) );
  NAND2X0_RVT U213 ( .A1(n199), .A2(mc_addr[31]), .Y(n129) );
  NAND2X0_RVT U214 ( .A1(n199), .A2(mc_addr[30]), .Y(n127) );
  NAND2X0_RVT U215 ( .A1(n199), .A2(mc_addr[29]), .Y(n125) );
  NAND2X0_RVT U216 ( .A1(n199), .A2(mc_addr[28]), .Y(n123) );
  NAND2X0_RVT U217 ( .A1(n199), .A2(mc_addr[27]), .Y(n121) );
  NAND2X0_RVT U218 ( .A1(n199), .A2(mc_addr[26]), .Y(n119) );
  NAND2X0_RVT U219 ( .A1(n199), .A2(mc_addr[25]), .Y(n117) );
  NAND2X0_RVT U220 ( .A1(n199), .A2(mc_addr[24]), .Y(n115) );
  NAND2X0_RVT U221 ( .A1(n199), .A2(mc_addr[23]), .Y(n113) );
  NAND2X0_RVT U222 ( .A1(n199), .A2(mc_addr[22]), .Y(n111) );
  NAND2X0_RVT U223 ( .A1(n199), .A2(mc_addr[21]), .Y(n109) );
  NAND2X0_RVT U224 ( .A1(n199), .A2(mc_addr[20]), .Y(n107) );
  NAND2X0_RVT U225 ( .A1(n199), .A2(mc_addr[19]), .Y(n105) );
  NAND2X0_RVT U226 ( .A1(n199), .A2(mc_addr[18]), .Y(n103) );
  NAND2X0_RVT U227 ( .A1(n199), .A2(mc_addr[17]), .Y(n101) );
  NAND2X0_RVT U228 ( .A1(n199), .A2(mc_addr[16]), .Y(n99) );
  NAND2X0_RVT U229 ( .A1(n199), .A2(mc_addr[15]), .Y(n97) );
  NAND2X0_RVT U230 ( .A1(n199), .A2(mc_addr[14]), .Y(n95) );
  NAND2X0_RVT U231 ( .A1(n199), .A2(mc_addr[13]), .Y(n93) );
  NAND2X0_RVT U232 ( .A1(n199), .A2(mc_addr[12]), .Y(n91) );
  NAND2X0_RVT U233 ( .A1(n199), .A2(mc_addr[11]), .Y(n89) );
  NAND2X0_RVT U234 ( .A1(n199), .A2(mc_addr[10]), .Y(n87) );
  NAND2X0_RVT U235 ( .A1(n199), .A2(mc_addr[9]), .Y(n85) );
  NAND2X0_RVT U236 ( .A1(n199), .A2(mc_addr[8]), .Y(n83) );
  NAND2X0_RVT U237 ( .A1(n199), .A2(mc_addr[7]), .Y(n81) );
  NAND2X0_RVT U238 ( .A1(n199), .A2(mc_addr[6]), .Y(n79) );
  NAND2X0_RVT U239 ( .A1(n199), .A2(mc_addr[5]), .Y(n77) );
  NAND2X0_RVT U240 ( .A1(n199), .A2(mc_addr[4]), .Y(n75) );
  NAND2X0_RVT U241 ( .A1(n199), .A2(mc_addr[3]), .Y(n73) );
  NAND2X0_RVT U242 ( .A1(n199), .A2(mc_addr[2]), .Y(n71) );
  NAND2X0_RVT U243 ( .A1(n199), .A2(mc_addr[1]), .Y(n69) );
  NAND2X0_RVT U244 ( .A1(n199), .A2(mc_addr[0]), .Y(n67) );
  NAND2X0_RVT U245 ( .A1(n200), .A2(aux_addr[31]), .Y(n63) );
  NAND2X0_RVT U246 ( .A1(n200), .A2(aux_addr[30]), .Y(n61) );
  NAND2X0_RVT U247 ( .A1(n200), .A2(aux_addr[29]), .Y(n59) );
  NAND2X0_RVT U248 ( .A1(n200), .A2(aux_addr[28]), .Y(n57) );
  NAND2X0_RVT U249 ( .A1(n200), .A2(aux_addr[27]), .Y(n55) );
  NAND2X0_RVT U250 ( .A1(n200), .A2(aux_addr[26]), .Y(n53) );
  NAND2X0_RVT U251 ( .A1(n200), .A2(aux_addr[25]), .Y(n51) );
  NAND2X0_RVT U252 ( .A1(n200), .A2(aux_addr[24]), .Y(n49) );
  NAND2X0_RVT U253 ( .A1(n200), .A2(aux_addr[23]), .Y(n47) );
  NAND2X0_RVT U254 ( .A1(n200), .A2(aux_addr[22]), .Y(n45) );
  NAND2X0_RVT U255 ( .A1(n200), .A2(aux_addr[21]), .Y(n43) );
  NAND2X0_RVT U256 ( .A1(n200), .A2(aux_addr[20]), .Y(n41) );
  NAND2X0_RVT U257 ( .A1(n200), .A2(aux_addr[19]), .Y(n39) );
  NAND2X0_RVT U258 ( .A1(n200), .A2(aux_addr[18]), .Y(n37) );
  NAND2X0_RVT U259 ( .A1(n200), .A2(aux_addr[17]), .Y(n35) );
  NAND2X0_RVT U260 ( .A1(n200), .A2(aux_addr[16]), .Y(n33) );
  NAND2X0_RVT U261 ( .A1(n200), .A2(aux_addr[15]), .Y(n31) );
  NAND2X0_RVT U262 ( .A1(n200), .A2(aux_addr[14]), .Y(n29) );
  NAND2X0_RVT U263 ( .A1(n200), .A2(aux_addr[13]), .Y(n27) );
  NAND2X0_RVT U264 ( .A1(n200), .A2(aux_addr[12]), .Y(n25) );
  NAND2X0_RVT U265 ( .A1(n200), .A2(aux_addr[11]), .Y(n23) );
  NAND2X0_RVT U266 ( .A1(n200), .A2(aux_addr[10]), .Y(n21) );
  NAND2X0_RVT U267 ( .A1(n200), .A2(aux_addr[9]), .Y(n19) );
  NAND2X0_RVT U268 ( .A1(n200), .A2(aux_addr[8]), .Y(n17) );
  NAND2X0_RVT U269 ( .A1(n200), .A2(aux_addr[7]), .Y(n15) );
  NAND2X0_RVT U270 ( .A1(n200), .A2(aux_addr[6]), .Y(n13) );
  NAND2X0_RVT U271 ( .A1(n200), .A2(aux_addr[5]), .Y(n11) );
  NAND2X0_RVT U272 ( .A1(n200), .A2(aux_addr[4]), .Y(n9) );
  NAND2X0_RVT U273 ( .A1(n200), .A2(aux_addr[3]), .Y(n7) );
  NAND2X0_RVT U274 ( .A1(n200), .A2(aux_addr[2]), .Y(n5) );
  NAND2X0_RVT U275 ( .A1(n200), .A2(aux_addr[1]), .Y(n3) );
  NAND2X0_RVT U276 ( .A1(n200), .A2(aux_addr[0]), .Y(n1) );
  INVX1_RVT U41 ( .A(rst_a), .Y(n242) );
  INVX1_RVT U43 ( .A(rst_a), .Y(n243) );
  INVX1_RVT U44 ( .A(n236), .Y(n244) );
  AND2X1_RVT U210 ( .A1(ap_control_r[1]), .A2(n197), .Y(n199) );
  NOR3X0_RVT U4 ( .A1(n32), .A2(ap_control_r[1]), .A3(ap_control_r[0]), .Y(
        n200) );
  AND2X1_RVT U93 ( .A1(n197), .A2(n34), .Y(N8) );
  AND2X1_RVT U56 ( .A1(i_ldst_target_qual_r), .A2(n244), .Y(n22) );
  INVX1_RVT U45 ( .A(n197), .Y(n245) );
  INVX1_RVT U46 ( .A(n196), .Y(n246) );
  NOR2X0_RVT U40 ( .A1(ap_control_r[2]), .A2(ap_control_r[0]), .Y(n197) );
  AND2X1_RVT U6 ( .A1(n200), .A2(n2), .Y(n247) );
endmodule


module cpu_isle_ap_compare_1 ( clk_debug, en_debug_r, rst_a, p2_currentpc_r, 
        kill_p2_a, p2_iw_r, mc_addr, dwr, drd, aux_addr, aux_dataw, aux_datar, 
        ap_param0, ap_param1, en, p2iv, mload, mstore, ldvalid, 
        aux_read_core_a, aux_write_core_a, ap_param0_read, ap_param0_write, 
        ap_param1_read, ap_param1_write, ap_control_r, ap_value_r, ap_mask_r, 
        p2b_jmp_holdup_a, ap_hit_a, ap_hit_value_a );
  input [23:0] p2_currentpc_r;
  input [31:0] p2_iw_r;
  input [31:0] mc_addr;
  input [31:0] dwr;
  input [31:0] drd;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] aux_datar;
  input [31:0] ap_param0;
  input [31:0] ap_param1;
  input [9:0] ap_control_r;
  input [31:0] ap_value_r;
  input [31:0] ap_mask_r;
  output [31:0] ap_hit_value_a;
  input clk_debug, en_debug_r, rst_a, kill_p2_a, en, p2iv, mload, mstore,
         ldvalid, aux_read_core_a, aux_write_core_a, ap_param0_read,
         ap_param0_write, ap_param1_read, ap_param1_write, p2b_jmp_holdup_a;
  output ap_hit_a;
  wire   N8, i_aux_target_qual_r, i_ldst_target_qual_r, N25, n22, n28, n30,
         n32, n34, n36, n38, n40, n42, n44, n46, n48, n50, n52, n54, n56, n58,
         n60, n62, n64, n66, n68, n70, n72, n74, n76, n78, n80, n82, n84, n86,
         n88, n90, n92, n94, n96, n98, n100, n102, n104, n106, n108, n110,
         n112, n114, n116, n118, n120, n122, n124, n126, n128, n130, n131,
         n134, n135, n136, n137, n138, n139, n140, n141, n142, n143, n144,
         n145, n146, n147, n148, n149, n150, n151, n152, n153, n154, n155,
         n156, n157, n158, n159, n160, n161, n162, n163, n164, n165, n166,
         n167, n168, n169, n170, n171, n172, n173, n174, n175, n176, n177,
         n178, n179, n180, n181, n182, n183, n184, n185, n186, n187, n188,
         n189, n190, n191, n192, n193, n194, n195, n196, n197, n198, n199,
         n200, n201, n208, n209, n210, n211, n212, n213, n214, n215, n216,
         n217, n218, n219, n220, n221, n222, n223, n224, n225, n226, n227,
         n228, n229, n230, n231, n232, n233, n234, n235, n236, n237, n238,
         n239, n240, n241, n242, n243, n244, n245, n246, n247, n248, n249,
         n250, n251, n252, n253, n254, n255, n256, n257, n258, n259, n260,
         n261, n262, n263, n264, n265, n266, n267, n268, n269, n270, n271,
         n272, n273, n274, n275, n277, n285;
  wire   [31:0] i_aux_target_r;
  wire   [31:0] i_ldst_target_r;

  SDFFASX1_RVT i_ldst_target_qual_r_reg ( .D(N8), .SI(1'b1), .SE(n208), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_qual_r) );
  SDFFASX1_RVT i_ldst_target_r_reg_31_ ( .D(N8), .SI(1'b1), .SE(n209), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[31]) );
  SDFFASX1_RVT i_ldst_target_r_reg_30_ ( .D(N8), .SI(1'b1), .SE(n210), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[30]) );
  SDFFASX1_RVT i_ldst_target_r_reg_29_ ( .D(N8), .SI(1'b1), .SE(n211), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[29]) );
  SDFFASX1_RVT i_ldst_target_r_reg_28_ ( .D(N8), .SI(1'b1), .SE(n212), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[28]) );
  SDFFASX1_RVT i_ldst_target_r_reg_27_ ( .D(N8), .SI(1'b1), .SE(n213), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[27]) );
  SDFFASX1_RVT i_ldst_target_r_reg_26_ ( .D(N8), .SI(1'b1), .SE(n214), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[26]) );
  SDFFASX1_RVT i_ldst_target_r_reg_25_ ( .D(N8), .SI(1'b1), .SE(n215), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[25]) );
  SDFFASX1_RVT i_ldst_target_r_reg_24_ ( .D(N8), .SI(1'b1), .SE(n216), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[24]) );
  SDFFASX1_RVT i_ldst_target_r_reg_23_ ( .D(N8), .SI(1'b1), .SE(n217), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[23]) );
  SDFFASX1_RVT i_ldst_target_r_reg_22_ ( .D(N8), .SI(1'b1), .SE(n218), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[22]) );
  SDFFASX1_RVT i_ldst_target_r_reg_21_ ( .D(N8), .SI(1'b1), .SE(n219), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[21]) );
  SDFFASX1_RVT i_ldst_target_r_reg_20_ ( .D(N8), .SI(1'b1), .SE(n220), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[20]) );
  SDFFASX1_RVT i_ldst_target_r_reg_19_ ( .D(N8), .SI(1'b1), .SE(n221), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[19]) );
  SDFFASX1_RVT i_ldst_target_r_reg_18_ ( .D(N8), .SI(1'b1), .SE(n222), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[18]) );
  SDFFASX1_RVT i_ldst_target_r_reg_17_ ( .D(N8), .SI(1'b1), .SE(n223), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[17]) );
  SDFFASX1_RVT i_ldst_target_r_reg_16_ ( .D(N8), .SI(1'b1), .SE(n224), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[16]) );
  SDFFASX1_RVT i_ldst_target_r_reg_15_ ( .D(N8), .SI(1'b1), .SE(n225), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[15]) );
  SDFFASX1_RVT i_ldst_target_r_reg_14_ ( .D(N8), .SI(1'b1), .SE(n226), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[14]) );
  SDFFASX1_RVT i_ldst_target_r_reg_13_ ( .D(N8), .SI(1'b1), .SE(n227), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[13]) );
  SDFFASX1_RVT i_ldst_target_r_reg_12_ ( .D(N8), .SI(1'b1), .SE(n228), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[12]) );
  SDFFASX1_RVT i_ldst_target_r_reg_11_ ( .D(N8), .SI(1'b1), .SE(n229), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[11]) );
  SDFFASX1_RVT i_ldst_target_r_reg_10_ ( .D(N8), .SI(1'b1), .SE(n230), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[10]) );
  SDFFASX1_RVT i_ldst_target_r_reg_9_ ( .D(N8), .SI(1'b1), .SE(n231), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[9]) );
  SDFFASX1_RVT i_ldst_target_r_reg_8_ ( .D(N8), .SI(1'b1), .SE(n232), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[8]) );
  SDFFASX1_RVT i_ldst_target_r_reg_7_ ( .D(N8), .SI(1'b1), .SE(n233), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[7]) );
  SDFFASX1_RVT i_ldst_target_r_reg_6_ ( .D(N8), .SI(1'b1), .SE(n234), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[6]) );
  SDFFASX1_RVT i_ldst_target_r_reg_5_ ( .D(N8), .SI(1'b1), .SE(n235), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[5]) );
  SDFFASX1_RVT i_ldst_target_r_reg_4_ ( .D(N8), .SI(1'b1), .SE(n236), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[4]) );
  SDFFASX1_RVT i_ldst_target_r_reg_3_ ( .D(N8), .SI(1'b1), .SE(n237), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[3]) );
  SDFFASX1_RVT i_ldst_target_r_reg_2_ ( .D(N8), .SI(1'b1), .SE(n238), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[2]) );
  SDFFASX1_RVT i_ldst_target_r_reg_1_ ( .D(N8), .SI(1'b1), .SE(n239), .CLK(
        clk_debug), .SETB(n275), .QN(i_ldst_target_r[1]) );
  SDFFASX1_RVT i_ldst_target_r_reg_0_ ( .D(N8), .SI(1'b1), .SE(n240), .CLK(
        clk_debug), .SETB(n274), .QN(i_ldst_target_r[0]) );
  SDFFASX1_RVT i_aux_target_qual_r_reg ( .D(N25), .SI(1'b1), .SE(n241), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_qual_r) );
  SDFFASX1_RVT i_aux_target_r_reg_31_ ( .D(N25), .SI(1'b1), .SE(n242), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[31]) );
  SDFFASX1_RVT i_aux_target_r_reg_30_ ( .D(N25), .SI(1'b1), .SE(n243), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[30]) );
  SDFFASX1_RVT i_aux_target_r_reg_29_ ( .D(N25), .SI(1'b1), .SE(n244), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[29]) );
  SDFFASX1_RVT i_aux_target_r_reg_28_ ( .D(N25), .SI(1'b1), .SE(n245), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[28]) );
  SDFFASX1_RVT i_aux_target_r_reg_27_ ( .D(N25), .SI(1'b1), .SE(n246), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[27]) );
  SDFFASX1_RVT i_aux_target_r_reg_26_ ( .D(N25), .SI(1'b1), .SE(n247), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[26]) );
  SDFFASX1_RVT i_aux_target_r_reg_25_ ( .D(N25), .SI(1'b1), .SE(n248), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[25]) );
  SDFFASX1_RVT i_aux_target_r_reg_24_ ( .D(N25), .SI(1'b1), .SE(n249), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[24]) );
  SDFFASX1_RVT i_aux_target_r_reg_23_ ( .D(N25), .SI(1'b1), .SE(n250), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[23]) );
  SDFFASX1_RVT i_aux_target_r_reg_22_ ( .D(N25), .SI(1'b1), .SE(n251), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[22]) );
  SDFFASX1_RVT i_aux_target_r_reg_21_ ( .D(N25), .SI(1'b1), .SE(n252), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[21]) );
  SDFFASX1_RVT i_aux_target_r_reg_20_ ( .D(N25), .SI(1'b1), .SE(n253), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[20]) );
  SDFFASX1_RVT i_aux_target_r_reg_19_ ( .D(N25), .SI(1'b1), .SE(n254), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[19]) );
  SDFFASX1_RVT i_aux_target_r_reg_18_ ( .D(N25), .SI(1'b1), .SE(n255), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[18]) );
  SDFFASX1_RVT i_aux_target_r_reg_17_ ( .D(N25), .SI(1'b1), .SE(n256), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[17]) );
  SDFFASX1_RVT i_aux_target_r_reg_16_ ( .D(N25), .SI(1'b1), .SE(n257), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[16]) );
  SDFFASX1_RVT i_aux_target_r_reg_15_ ( .D(N25), .SI(1'b1), .SE(n258), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[15]) );
  SDFFASX1_RVT i_aux_target_r_reg_14_ ( .D(N25), .SI(1'b1), .SE(n259), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[14]) );
  SDFFASX1_RVT i_aux_target_r_reg_13_ ( .D(N25), .SI(1'b1), .SE(n260), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[13]) );
  SDFFASX1_RVT i_aux_target_r_reg_12_ ( .D(N25), .SI(1'b1), .SE(n261), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[12]) );
  SDFFASX1_RVT i_aux_target_r_reg_11_ ( .D(N25), .SI(1'b1), .SE(n262), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[11]) );
  SDFFASX1_RVT i_aux_target_r_reg_10_ ( .D(N25), .SI(1'b1), .SE(n263), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[10]) );
  SDFFASX1_RVT i_aux_target_r_reg_9_ ( .D(N25), .SI(1'b1), .SE(n264), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[9]) );
  SDFFASX1_RVT i_aux_target_r_reg_8_ ( .D(N25), .SI(1'b1), .SE(n265), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[8]) );
  SDFFASX1_RVT i_aux_target_r_reg_7_ ( .D(N25), .SI(1'b1), .SE(n266), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[7]) );
  SDFFASX1_RVT i_aux_target_r_reg_6_ ( .D(N25), .SI(1'b1), .SE(n267), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[6]) );
  SDFFASX1_RVT i_aux_target_r_reg_5_ ( .D(N25), .SI(1'b1), .SE(n268), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[5]) );
  SDFFASX1_RVT i_aux_target_r_reg_4_ ( .D(N25), .SI(1'b1), .SE(n269), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[4]) );
  SDFFASX1_RVT i_aux_target_r_reg_3_ ( .D(N25), .SI(1'b1), .SE(n270), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[3]) );
  SDFFASX1_RVT i_aux_target_r_reg_2_ ( .D(N25), .SI(1'b1), .SE(n271), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[2]) );
  SDFFASX1_RVT i_aux_target_r_reg_1_ ( .D(N25), .SI(1'b1), .SE(n272), .CLK(
        clk_debug), .SETB(n275), .QN(i_aux_target_r[1]) );
  SDFFASX1_RVT i_aux_target_r_reg_0_ ( .D(N25), .SI(1'b1), .SE(n273), .CLK(
        clk_debug), .SETB(n274), .QN(i_aux_target_r[0]) );
  NOR2X4_RVT U3 ( .A1(ap_control_r[2]), .A2(ap_control_r[0]), .Y(N25) );
  AND2X1_RVT U19 ( .A1(i_ldst_target_qual_r), .A2(n277), .Y(n22) );
  AO222X1_RVT U20 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[6]), .A3(n285), .A4(p2_currentpc_r[6]), .A5(i_ldst_target_r[6]), .A6(n22), .Y(
        ap_hit_value_a[6]) );
  AO222X1_RVT U21 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[3]), .A3(n285), .A4(p2_currentpc_r[3]), .A5(i_ldst_target_r[3]), .A6(n22), .Y(
        ap_hit_value_a[3]) );
  AO22X1_RVT U23 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[25]), .A3(n22), 
        .A4(i_ldst_target_r[25]), .Y(ap_hit_value_a[25]) );
  AO222X1_RVT U24 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[4]), .A3(
        i_ldst_target_r[4]), .A4(n22), .A5(p2_currentpc_r[4]), .A6(n285), .Y(
        ap_hit_value_a[4]) );
  AO222X1_RVT U27 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[23]), .A3(
        n285), .A4(p2_currentpc_r[23]), .A5(i_ldst_target_r[23]), .A6(n22), 
        .Y(ap_hit_value_a[23]) );
  AO222X1_RVT U28 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[1]), .A3(n285), .A4(p2_currentpc_r[1]), .A5(i_ldst_target_r[1]), .A6(n22), .Y(
        ap_hit_value_a[1]) );
  AO222X1_RVT U29 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[2]), .A3(n285), .A4(p2_currentpc_r[2]), .A5(i_ldst_target_r[2]), .A6(n22), .Y(
        ap_hit_value_a[2]) );
  AO222X1_RVT U30 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[5]), .A3(n285), .A4(p2_currentpc_r[5]), .A5(i_ldst_target_r[5]), .A6(n22), .Y(
        ap_hit_value_a[5]) );
  AO22X1_RVT U31 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[27]), .A3(n22), 
        .A4(i_ldst_target_r[27]), .Y(ap_hit_value_a[27]) );
  AO22X1_RVT U32 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[28]), .A3(n22), 
        .A4(i_ldst_target_r[28]), .Y(ap_hit_value_a[28]) );
  AO22X1_RVT U33 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[31]), .A3(n22), 
        .A4(i_ldst_target_r[31]), .Y(ap_hit_value_a[31]) );
  AO22X1_RVT U34 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[0]), .A3(n22), 
        .A4(i_ldst_target_r[0]), .Y(ap_hit_value_a[0]) );
  AO22X1_RVT U35 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[26]), .A3(n22), 
        .A4(i_ldst_target_r[26]), .Y(ap_hit_value_a[26]) );
  AO22X1_RVT U36 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[24]), .A3(n22), 
        .A4(i_ldst_target_r[24]), .Y(ap_hit_value_a[24]) );
  AO22X1_RVT U37 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[29]), .A3(n22), 
        .A4(i_ldst_target_r[29]), .Y(ap_hit_value_a[29]) );
  AO22X1_RVT U38 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[30]), .A3(n22), 
        .A4(i_ldst_target_r[30]), .Y(ap_hit_value_a[30]) );
  AO222X1_RVT U39 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[21]), .A3(
        n285), .A4(p2_currentpc_r[21]), .A5(i_ldst_target_r[21]), .A6(n22), 
        .Y(ap_hit_value_a[21]) );
  AO222X1_RVT U40 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[22]), .A3(
        n285), .A4(p2_currentpc_r[22]), .A5(i_ldst_target_r[22]), .A6(n22), 
        .Y(ap_hit_value_a[22]) );
  AO222X1_RVT U41 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[19]), .A3(
        n285), .A4(p2_currentpc_r[19]), .A5(i_ldst_target_r[19]), .A6(n22), 
        .Y(ap_hit_value_a[19]) );
  AO222X1_RVT U42 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[20]), .A3(
        n285), .A4(p2_currentpc_r[20]), .A5(i_ldst_target_r[20]), .A6(n22), 
        .Y(ap_hit_value_a[20]) );
  AO222X1_RVT U43 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[17]), .A3(
        n285), .A4(p2_currentpc_r[17]), .A5(i_ldst_target_r[17]), .A6(n22), 
        .Y(ap_hit_value_a[17]) );
  AO222X1_RVT U44 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[18]), .A3(
        n285), .A4(p2_currentpc_r[18]), .A5(i_ldst_target_r[18]), .A6(n22), 
        .Y(ap_hit_value_a[18]) );
  AO222X1_RVT U45 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[15]), .A3(
        n285), .A4(p2_currentpc_r[15]), .A5(i_ldst_target_r[15]), .A6(n22), 
        .Y(ap_hit_value_a[15]) );
  AO222X1_RVT U46 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[16]), .A3(
        n285), .A4(p2_currentpc_r[16]), .A5(i_ldst_target_r[16]), .A6(n22), 
        .Y(ap_hit_value_a[16]) );
  AO222X1_RVT U47 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[13]), .A3(
        n285), .A4(p2_currentpc_r[13]), .A5(i_ldst_target_r[13]), .A6(n22), 
        .Y(ap_hit_value_a[13]) );
  AO222X1_RVT U48 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[14]), .A3(
        n285), .A4(p2_currentpc_r[14]), .A5(i_ldst_target_r[14]), .A6(n22), 
        .Y(ap_hit_value_a[14]) );
  AO222X1_RVT U49 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[11]), .A3(
        n285), .A4(p2_currentpc_r[11]), .A5(i_ldst_target_r[11]), .A6(n22), 
        .Y(ap_hit_value_a[11]) );
  AO222X1_RVT U50 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[12]), .A3(
        n285), .A4(p2_currentpc_r[12]), .A5(i_ldst_target_r[12]), .A6(n22), 
        .Y(ap_hit_value_a[12]) );
  AO222X1_RVT U51 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[9]), .A3(n285), .A4(p2_currentpc_r[9]), .A5(i_ldst_target_r[9]), .A6(n22), .Y(
        ap_hit_value_a[9]) );
  AO222X1_RVT U52 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[10]), .A3(
        n285), .A4(p2_currentpc_r[10]), .A5(i_ldst_target_r[10]), .A6(n22), 
        .Y(ap_hit_value_a[10]) );
  AO222X1_RVT U53 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[7]), .A3(n285), .A4(p2_currentpc_r[7]), .A5(i_ldst_target_r[7]), .A6(n22), .Y(
        ap_hit_value_a[7]) );
  AO222X1_RVT U54 ( .A1(i_aux_target_qual_r), .A2(i_aux_target_r[8]), .A3(n285), .A4(p2_currentpc_r[8]), .A5(i_ldst_target_r[8]), .A6(n22), .Y(
        ap_hit_value_a[8]) );
  INVX1_RVT U55 ( .A(ap_control_r[1]), .Y(n32) );
  INVX1_RVT U57 ( .A(ap_control_r[5]), .Y(n30) );
  NAND2X0_RVT U58 ( .A1(N8), .A2(p2iv), .Y(n28) );
  NOR4X1_RVT U59 ( .A1(kill_p2_a), .A2(p2b_jmp_holdup_a), .A3(n30), .A4(n28), 
        .Y(n195) );
  INVX1_RVT U60 ( .A(ap_control_r[2]), .Y(n199) );
  OA221X1_RVT U61 ( .A1(n32), .A2(ap_control_r[0]), .A3(n32), .A4(
        ap_control_r[5]), .A5(n199), .Y(n192) );
  INVX1_RVT U62 ( .A(ap_hit_value_a[8]), .Y(n36) );
  INVX1_RVT U63 ( .A(ap_value_r[8]), .Y(n34) );
  AO221X1_RVT U64 ( .A1(n36), .A2(n34), .A3(ap_hit_value_a[8]), .A4(
        ap_value_r[8]), .A5(ap_mask_r[8]), .Y(n56) );
  INVX1_RVT U65 ( .A(ap_hit_value_a[7]), .Y(n40) );
  INVX1_RVT U66 ( .A(ap_value_r[7]), .Y(n38) );
  AO221X1_RVT U67 ( .A1(n40), .A2(n38), .A3(ap_hit_value_a[7]), .A4(
        ap_value_r[7]), .A5(ap_mask_r[7]), .Y(n54) );
  INVX1_RVT U68 ( .A(ap_hit_value_a[10]), .Y(n44) );
  INVX1_RVT U69 ( .A(ap_value_r[10]), .Y(n42) );
  AO221X1_RVT U70 ( .A1(n44), .A2(n42), .A3(ap_hit_value_a[10]), .A4(
        ap_value_r[10]), .A5(ap_mask_r[10]), .Y(n52) );
  INVX1_RVT U71 ( .A(ap_hit_value_a[9]), .Y(n48) );
  INVX1_RVT U72 ( .A(ap_value_r[9]), .Y(n46) );
  AO221X1_RVT U73 ( .A1(n48), .A2(n46), .A3(ap_hit_value_a[9]), .A4(
        ap_value_r[9]), .A5(ap_mask_r[9]), .Y(n50) );
  NAND4X0_RVT U74 ( .A1(n56), .A2(n54), .A3(n52), .A4(n50), .Y(n135) );
  INVX1_RVT U75 ( .A(ap_hit_value_a[12]), .Y(n60) );
  INVX1_RVT U76 ( .A(ap_value_r[12]), .Y(n58) );
  AO221X1_RVT U77 ( .A1(n60), .A2(n58), .A3(ap_hit_value_a[12]), .A4(
        ap_value_r[12]), .A5(ap_mask_r[12]), .Y(n80) );
  INVX1_RVT U78 ( .A(ap_hit_value_a[11]), .Y(n64) );
  INVX1_RVT U79 ( .A(ap_value_r[11]), .Y(n62) );
  AO221X1_RVT U80 ( .A1(n64), .A2(n62), .A3(ap_hit_value_a[11]), .A4(
        ap_value_r[11]), .A5(ap_mask_r[11]), .Y(n78) );
  INVX1_RVT U81 ( .A(ap_hit_value_a[14]), .Y(n68) );
  INVX1_RVT U82 ( .A(ap_value_r[14]), .Y(n66) );
  AO221X1_RVT U83 ( .A1(n68), .A2(n66), .A3(ap_hit_value_a[14]), .A4(
        ap_value_r[14]), .A5(ap_mask_r[14]), .Y(n76) );
  INVX1_RVT U84 ( .A(ap_hit_value_a[13]), .Y(n72) );
  INVX1_RVT U85 ( .A(ap_value_r[13]), .Y(n70) );
  AO221X1_RVT U86 ( .A1(n72), .A2(n70), .A3(ap_hit_value_a[13]), .A4(
        ap_value_r[13]), .A5(ap_mask_r[13]), .Y(n74) );
  NAND4X0_RVT U87 ( .A1(n80), .A2(n78), .A3(n76), .A4(n74), .Y(n134) );
  INVX1_RVT U88 ( .A(ap_hit_value_a[16]), .Y(n84) );
  INVX1_RVT U89 ( .A(ap_value_r[16]), .Y(n82) );
  AO221X1_RVT U90 ( .A1(n84), .A2(n82), .A3(ap_hit_value_a[16]), .A4(
        ap_value_r[16]), .A5(ap_mask_r[16]), .Y(n104) );
  INVX1_RVT U91 ( .A(ap_hit_value_a[15]), .Y(n88) );
  INVX1_RVT U92 ( .A(ap_value_r[15]), .Y(n86) );
  AO221X1_RVT U93 ( .A1(n88), .A2(n86), .A3(ap_hit_value_a[15]), .A4(
        ap_value_r[15]), .A5(ap_mask_r[15]), .Y(n102) );
  INVX1_RVT U94 ( .A(ap_hit_value_a[18]), .Y(n92) );
  INVX1_RVT U95 ( .A(ap_value_r[18]), .Y(n90) );
  AO221X1_RVT U96 ( .A1(n92), .A2(n90), .A3(ap_hit_value_a[18]), .A4(
        ap_value_r[18]), .A5(ap_mask_r[18]), .Y(n100) );
  INVX1_RVT U97 ( .A(ap_hit_value_a[17]), .Y(n96) );
  INVX1_RVT U98 ( .A(ap_value_r[17]), .Y(n94) );
  AO221X1_RVT U99 ( .A1(n96), .A2(n94), .A3(ap_hit_value_a[17]), .A4(
        ap_value_r[17]), .A5(ap_mask_r[17]), .Y(n98) );
  NAND4X0_RVT U100 ( .A1(n104), .A2(n102), .A3(n100), .A4(n98), .Y(n131) );
  INVX1_RVT U101 ( .A(ap_hit_value_a[20]), .Y(n108) );
  INVX1_RVT U102 ( .A(ap_value_r[20]), .Y(n106) );
  AO221X1_RVT U103 ( .A1(n108), .A2(n106), .A3(ap_hit_value_a[20]), .A4(
        ap_value_r[20]), .A5(ap_mask_r[20]), .Y(n128) );
  INVX1_RVT U104 ( .A(ap_hit_value_a[19]), .Y(n112) );
  INVX1_RVT U105 ( .A(ap_value_r[19]), .Y(n110) );
  AO221X1_RVT U106 ( .A1(n112), .A2(n110), .A3(ap_hit_value_a[19]), .A4(
        ap_value_r[19]), .A5(ap_mask_r[19]), .Y(n126) );
  INVX1_RVT U107 ( .A(ap_hit_value_a[22]), .Y(n116) );
  INVX1_RVT U108 ( .A(ap_value_r[22]), .Y(n114) );
  AO221X1_RVT U109 ( .A1(n116), .A2(n114), .A3(ap_hit_value_a[22]), .A4(
        ap_value_r[22]), .A5(ap_mask_r[22]), .Y(n124) );
  INVX1_RVT U110 ( .A(ap_hit_value_a[21]), .Y(n120) );
  INVX1_RVT U111 ( .A(ap_value_r[21]), .Y(n118) );
  AO221X1_RVT U112 ( .A1(n120), .A2(n118), .A3(ap_hit_value_a[21]), .A4(
        ap_value_r[21]), .A5(ap_mask_r[21]), .Y(n122) );
  NAND4X0_RVT U113 ( .A1(n128), .A2(n126), .A3(n124), .A4(n122), .Y(n130) );
  NOR4X1_RVT U114 ( .A1(n135), .A2(n134), .A3(n131), .A4(n130), .Y(n189) );
  INVX1_RVT U115 ( .A(ap_hit_value_a[30]), .Y(n137) );
  INVX1_RVT U116 ( .A(ap_value_r[30]), .Y(n136) );
  AO221X1_RVT U117 ( .A1(n137), .A2(n136), .A3(ap_hit_value_a[30]), .A4(
        ap_value_r[30]), .A5(ap_mask_r[30]), .Y(n147) );
  INVX1_RVT U118 ( .A(ap_hit_value_a[29]), .Y(n139) );
  INVX1_RVT U119 ( .A(ap_value_r[29]), .Y(n138) );
  AO221X1_RVT U120 ( .A1(n139), .A2(n138), .A3(ap_hit_value_a[29]), .A4(
        ap_value_r[29]), .A5(ap_mask_r[29]), .Y(n146) );
  INVX1_RVT U121 ( .A(ap_hit_value_a[24]), .Y(n141) );
  INVX1_RVT U122 ( .A(ap_value_r[24]), .Y(n140) );
  AO221X1_RVT U123 ( .A1(n141), .A2(n140), .A3(ap_hit_value_a[24]), .A4(
        ap_value_r[24]), .A5(ap_mask_r[24]), .Y(n145) );
  INVX1_RVT U124 ( .A(ap_hit_value_a[26]), .Y(n143) );
  INVX1_RVT U125 ( .A(ap_value_r[26]), .Y(n142) );
  AO221X1_RVT U126 ( .A1(n143), .A2(n142), .A3(ap_hit_value_a[26]), .A4(
        ap_value_r[26]), .A5(ap_mask_r[26]), .Y(n144) );
  NAND4X0_RVT U127 ( .A1(n147), .A2(n146), .A3(n145), .A4(n144), .Y(n187) );
  INVX1_RVT U128 ( .A(ap_value_r[0]), .Y(n149) );
  INVX1_RVT U129 ( .A(ap_hit_value_a[0]), .Y(n148) );
  AO221X1_RVT U130 ( .A1(ap_value_r[0]), .A2(ap_hit_value_a[0]), .A3(n149), 
        .A4(n148), .A5(ap_mask_r[0]), .Y(n159) );
  INVX1_RVT U131 ( .A(ap_hit_value_a[31]), .Y(n151) );
  INVX1_RVT U132 ( .A(ap_value_r[31]), .Y(n150) );
  AO221X1_RVT U133 ( .A1(n151), .A2(n150), .A3(ap_hit_value_a[31]), .A4(
        ap_value_r[31]), .A5(ap_mask_r[31]), .Y(n158) );
  INVX1_RVT U134 ( .A(ap_hit_value_a[28]), .Y(n153) );
  INVX1_RVT U135 ( .A(ap_value_r[28]), .Y(n152) );
  AO221X1_RVT U136 ( .A1(n153), .A2(n152), .A3(ap_hit_value_a[28]), .A4(
        ap_value_r[28]), .A5(ap_mask_r[28]), .Y(n157) );
  INVX1_RVT U137 ( .A(ap_hit_value_a[27]), .Y(n155) );
  INVX1_RVT U138 ( .A(ap_value_r[27]), .Y(n154) );
  AO221X1_RVT U139 ( .A1(n155), .A2(n154), .A3(ap_hit_value_a[27]), .A4(
        ap_value_r[27]), .A5(ap_mask_r[27]), .Y(n156) );
  NAND4X0_RVT U140 ( .A1(n159), .A2(n158), .A3(n157), .A4(n156), .Y(n186) );
  INVX1_RVT U141 ( .A(ap_hit_value_a[5]), .Y(n161) );
  INVX1_RVT U142 ( .A(ap_value_r[5]), .Y(n160) );
  AO221X1_RVT U143 ( .A1(n161), .A2(n160), .A3(ap_hit_value_a[5]), .A4(
        ap_value_r[5]), .A5(ap_mask_r[5]), .Y(n171) );
  INVX1_RVT U144 ( .A(ap_hit_value_a[2]), .Y(n163) );
  INVX1_RVT U145 ( .A(ap_value_r[2]), .Y(n162) );
  AO221X1_RVT U146 ( .A1(n163), .A2(n162), .A3(ap_hit_value_a[2]), .A4(
        ap_value_r[2]), .A5(ap_mask_r[2]), .Y(n170) );
  INVX1_RVT U147 ( .A(ap_hit_value_a[1]), .Y(n165) );
  INVX1_RVT U148 ( .A(ap_value_r[1]), .Y(n164) );
  AO221X1_RVT U149 ( .A1(n165), .A2(n164), .A3(ap_hit_value_a[1]), .A4(
        ap_value_r[1]), .A5(ap_mask_r[1]), .Y(n169) );
  INVX1_RVT U150 ( .A(ap_hit_value_a[23]), .Y(n167) );
  INVX1_RVT U151 ( .A(ap_value_r[23]), .Y(n166) );
  AO221X1_RVT U152 ( .A1(n167), .A2(n166), .A3(ap_hit_value_a[23]), .A4(
        ap_value_r[23]), .A5(ap_mask_r[23]), .Y(n168) );
  NAND4X0_RVT U153 ( .A1(n171), .A2(n170), .A3(n169), .A4(n168), .Y(n185) );
  INVX1_RVT U154 ( .A(ap_hit_value_a[4]), .Y(n173) );
  INVX1_RVT U155 ( .A(ap_value_r[4]), .Y(n172) );
  AO221X1_RVT U156 ( .A1(n173), .A2(n172), .A3(ap_hit_value_a[4]), .A4(
        ap_value_r[4]), .A5(ap_mask_r[4]), .Y(n183) );
  INVX1_RVT U157 ( .A(ap_hit_value_a[25]), .Y(n175) );
  INVX1_RVT U158 ( .A(ap_value_r[25]), .Y(n174) );
  AO221X1_RVT U159 ( .A1(n175), .A2(n174), .A3(ap_hit_value_a[25]), .A4(
        ap_value_r[25]), .A5(ap_mask_r[25]), .Y(n182) );
  INVX1_RVT U160 ( .A(ap_hit_value_a[3]), .Y(n177) );
  INVX1_RVT U161 ( .A(ap_value_r[3]), .Y(n176) );
  AO221X1_RVT U162 ( .A1(n177), .A2(n176), .A3(ap_hit_value_a[3]), .A4(
        ap_value_r[3]), .A5(ap_mask_r[3]), .Y(n181) );
  INVX1_RVT U163 ( .A(ap_hit_value_a[6]), .Y(n179) );
  INVX1_RVT U164 ( .A(ap_value_r[6]), .Y(n178) );
  AO221X1_RVT U165 ( .A1(n179), .A2(n178), .A3(ap_hit_value_a[6]), .A4(
        ap_value_r[6]), .A5(ap_mask_r[6]), .Y(n180) );
  NAND4X0_RVT U166 ( .A1(n183), .A2(n182), .A3(n181), .A4(n180), .Y(n184) );
  NOR4X1_RVT U167 ( .A1(n187), .A2(n186), .A3(n185), .A4(n184), .Y(n188) );
  AND2X1_RVT U168 ( .A1(n189), .A2(n188), .Y(n191) );
  NAND2X0_RVT U169 ( .A1(ap_control_r[6]), .A2(n191), .Y(n190) );
  OA221X1_RVT U170 ( .A1(en), .A2(n192), .A3(ap_control_r[6]), .A4(n191), .A5(
        n190), .Y(n193) );
  AND2X1_RVT U171 ( .A1(n193), .A2(en_debug_r), .Y(n194) );
  OA21X1_RVT U172 ( .A1(n196), .A2(n195), .A3(n194), .Y(ap_hit_a) );
  AND2X1_RVT U174 ( .A1(ap_control_r[1]), .A2(N25), .Y(n198) );
  AO22X1_RVT U175 ( .A1(ap_control_r[5]), .A2(mload), .A3(ap_control_r[4]), 
        .A4(mstore), .Y(n197) );
  NAND2X0_RVT U176 ( .A1(n198), .A2(n197), .Y(n208) );
  NAND2X0_RVT U177 ( .A1(n198), .A2(mc_addr[31]), .Y(n209) );
  NAND2X0_RVT U178 ( .A1(n198), .A2(mc_addr[30]), .Y(n210) );
  NAND2X0_RVT U179 ( .A1(n198), .A2(mc_addr[29]), .Y(n211) );
  NAND2X0_RVT U180 ( .A1(n198), .A2(mc_addr[28]), .Y(n212) );
  NAND2X0_RVT U181 ( .A1(n198), .A2(mc_addr[27]), .Y(n213) );
  NAND2X0_RVT U182 ( .A1(n198), .A2(mc_addr[26]), .Y(n214) );
  NAND2X0_RVT U183 ( .A1(n198), .A2(mc_addr[25]), .Y(n215) );
  NAND2X0_RVT U184 ( .A1(n198), .A2(mc_addr[24]), .Y(n216) );
  NAND2X0_RVT U185 ( .A1(n198), .A2(mc_addr[23]), .Y(n217) );
  NAND2X0_RVT U186 ( .A1(n198), .A2(mc_addr[22]), .Y(n218) );
  NAND2X0_RVT U187 ( .A1(n198), .A2(mc_addr[21]), .Y(n219) );
  NAND2X0_RVT U188 ( .A1(n198), .A2(mc_addr[20]), .Y(n220) );
  NAND2X0_RVT U189 ( .A1(n198), .A2(mc_addr[19]), .Y(n221) );
  NAND2X0_RVT U190 ( .A1(n198), .A2(mc_addr[18]), .Y(n222) );
  NAND2X0_RVT U191 ( .A1(n198), .A2(mc_addr[17]), .Y(n223) );
  NAND2X0_RVT U192 ( .A1(n198), .A2(mc_addr[16]), .Y(n224) );
  NAND2X0_RVT U193 ( .A1(n198), .A2(mc_addr[15]), .Y(n225) );
  NAND2X0_RVT U194 ( .A1(n198), .A2(mc_addr[14]), .Y(n226) );
  NAND2X0_RVT U195 ( .A1(n198), .A2(mc_addr[13]), .Y(n227) );
  NAND2X0_RVT U196 ( .A1(n198), .A2(mc_addr[12]), .Y(n228) );
  NAND2X0_RVT U197 ( .A1(n198), .A2(mc_addr[11]), .Y(n229) );
  NAND2X0_RVT U198 ( .A1(n198), .A2(mc_addr[10]), .Y(n230) );
  NAND2X0_RVT U199 ( .A1(n198), .A2(mc_addr[9]), .Y(n231) );
  NAND2X0_RVT U200 ( .A1(n198), .A2(mc_addr[8]), .Y(n232) );
  NAND2X0_RVT U201 ( .A1(n198), .A2(mc_addr[7]), .Y(n233) );
  NAND2X0_RVT U202 ( .A1(n198), .A2(mc_addr[6]), .Y(n234) );
  NAND2X0_RVT U203 ( .A1(n198), .A2(mc_addr[5]), .Y(n235) );
  NAND2X0_RVT U204 ( .A1(n198), .A2(mc_addr[4]), .Y(n236) );
  NAND2X0_RVT U205 ( .A1(n198), .A2(mc_addr[3]), .Y(n237) );
  NAND2X0_RVT U206 ( .A1(n198), .A2(mc_addr[2]), .Y(n238) );
  NAND2X0_RVT U207 ( .A1(n198), .A2(mc_addr[1]), .Y(n239) );
  NAND2X0_RVT U208 ( .A1(n198), .A2(mc_addr[0]), .Y(n240) );
  NOR3X0_RVT U209 ( .A1(n199), .A2(ap_control_r[1]), .A3(ap_control_r[0]), .Y(
        n201) );
  AO22X1_RVT U210 ( .A1(ap_control_r[5]), .A2(aux_read_core_a), .A3(
        ap_control_r[4]), .A4(aux_write_core_a), .Y(n200) );
  NAND2X0_RVT U211 ( .A1(n201), .A2(n200), .Y(n241) );
  NAND2X0_RVT U212 ( .A1(n201), .A2(aux_addr[31]), .Y(n242) );
  NAND2X0_RVT U213 ( .A1(n201), .A2(aux_addr[30]), .Y(n243) );
  NAND2X0_RVT U214 ( .A1(n201), .A2(aux_addr[29]), .Y(n244) );
  NAND2X0_RVT U215 ( .A1(n201), .A2(aux_addr[28]), .Y(n245) );
  NAND2X0_RVT U216 ( .A1(n201), .A2(aux_addr[27]), .Y(n246) );
  NAND2X0_RVT U217 ( .A1(n201), .A2(aux_addr[26]), .Y(n247) );
  NAND2X0_RVT U218 ( .A1(n201), .A2(aux_addr[25]), .Y(n248) );
  NAND2X0_RVT U219 ( .A1(n201), .A2(aux_addr[24]), .Y(n249) );
  NAND2X0_RVT U220 ( .A1(n201), .A2(aux_addr[23]), .Y(n250) );
  NAND2X0_RVT U221 ( .A1(n201), .A2(aux_addr[22]), .Y(n251) );
  NAND2X0_RVT U222 ( .A1(n201), .A2(aux_addr[21]), .Y(n252) );
  NAND2X0_RVT U223 ( .A1(n201), .A2(aux_addr[20]), .Y(n253) );
  NAND2X0_RVT U224 ( .A1(n201), .A2(aux_addr[19]), .Y(n254) );
  NAND2X0_RVT U225 ( .A1(n201), .A2(aux_addr[18]), .Y(n255) );
  NAND2X0_RVT U226 ( .A1(n201), .A2(aux_addr[17]), .Y(n256) );
  NAND2X0_RVT U227 ( .A1(n201), .A2(aux_addr[16]), .Y(n257) );
  NAND2X0_RVT U228 ( .A1(n201), .A2(aux_addr[15]), .Y(n258) );
  NAND2X0_RVT U229 ( .A1(n201), .A2(aux_addr[14]), .Y(n259) );
  NAND2X0_RVT U230 ( .A1(n201), .A2(aux_addr[13]), .Y(n260) );
  NAND2X0_RVT U231 ( .A1(n201), .A2(aux_addr[12]), .Y(n261) );
  NAND2X0_RVT U232 ( .A1(n201), .A2(aux_addr[11]), .Y(n262) );
  NAND2X0_RVT U233 ( .A1(n201), .A2(aux_addr[10]), .Y(n263) );
  NAND2X0_RVT U234 ( .A1(n201), .A2(aux_addr[9]), .Y(n264) );
  NAND2X0_RVT U235 ( .A1(n201), .A2(aux_addr[8]), .Y(n265) );
  NAND2X0_RVT U236 ( .A1(n201), .A2(aux_addr[7]), .Y(n266) );
  NAND2X0_RVT U237 ( .A1(n201), .A2(aux_addr[6]), .Y(n267) );
  NAND2X0_RVT U238 ( .A1(n201), .A2(aux_addr[5]), .Y(n268) );
  NAND2X0_RVT U239 ( .A1(n201), .A2(aux_addr[4]), .Y(n269) );
  NAND2X0_RVT U240 ( .A1(n201), .A2(aux_addr[3]), .Y(n270) );
  NAND2X0_RVT U241 ( .A1(n201), .A2(aux_addr[2]), .Y(n271) );
  NAND2X0_RVT U242 ( .A1(n201), .A2(aux_addr[1]), .Y(n272) );
  NAND2X0_RVT U243 ( .A1(n201), .A2(aux_addr[0]), .Y(n273) );
  INVX1_RVT U4 ( .A(rst_a), .Y(n274) );
  INVX1_RVT U5 ( .A(rst_a), .Y(n275) );
  INVX1_RVT U7 ( .A(i_aux_target_qual_r), .Y(n277) );
  AND2X1_RVT U56 ( .A1(N25), .A2(n32), .Y(N8) );
  OR2X1_RVT U16 ( .A1(i_aux_target_qual_r), .A2(i_ldst_target_qual_r), .Y(n196) );
  INVX1_RVT U15 ( .A(n196), .Y(n285) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_5 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_4 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_actionpoints_0 ( clk_ungated, clk_debug, rst_a, en, en1, en2, 
        ivic, currentpc_r, mc_addr, dwr, drd, aux_addr, aux_dataw, h_addr, 
        h_dataw, aux_datar, ap_param0, ap_param1, kill_p2_a, p2b_iv, p2_iw_r, 
        actionpt_pc_brk_a, p2_brcc_instr_a, p3_brcc_instr_a, p2b_jmp_holdup_a, 
        p2_ap_stall_a, p2iv, mload, mstore, ldvalid, h_write, aux_read, 
        aux_write, ap_param0_read, ap_param0_write, ap_param1_read, 
        ap_param1_write, aux_access, actionhalt, ap_ahv0, ap_ahv1, ap_ahv2, 
        ap_ahv3, ap_ahv4, ap_ahv5, ap_ahv6, ap_ahv7, ap_ahc0, ap_ahc1, ap_ahc2, 
        ap_ahc3, ap_ahc4, ap_ahc5, ap_ahc6, ap_ahc7, ap_ahm0, ap_ahm1, ap_ahm2, 
        ap_ahm3, ap_ahm4, ap_ahm5, ap_ahm6, ap_ahm7, actionpt_status_r, 
        actionpt_brk_a, actionpt_swi_a, en_debug_r );
  input [23:0] currentpc_r;
  input [31:0] mc_addr;
  input [31:0] dwr;
  input [31:0] drd;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [31:0] aux_datar;
  input [31:0] ap_param0;
  input [31:0] ap_param1;
  input [31:0] p2_iw_r;
  output [31:0] ap_ahv0;
  output [31:0] ap_ahv1;
  output [31:0] ap_ahv2;
  output [31:0] ap_ahv3;
  output [31:0] ap_ahv4;
  output [31:0] ap_ahv5;
  output [31:0] ap_ahv6;
  output [31:0] ap_ahv7;
  output [31:0] ap_ahc0;
  output [31:0] ap_ahc1;
  output [31:0] ap_ahc2;
  output [31:0] ap_ahc3;
  output [31:0] ap_ahc4;
  output [31:0] ap_ahc5;
  output [31:0] ap_ahc6;
  output [31:0] ap_ahc7;
  output [31:0] ap_ahm0;
  output [31:0] ap_ahm1;
  output [31:0] ap_ahm2;
  output [31:0] ap_ahm3;
  output [31:0] ap_ahm4;
  output [31:0] ap_ahm5;
  output [31:0] ap_ahm6;
  output [31:0] ap_ahm7;
  output [1:0] actionpt_status_r;
  input clk_ungated, clk_debug, rst_a, en, en1, en2, ivic, kill_p2_a, p2b_iv,
         p2_brcc_instr_a, p3_brcc_instr_a, p2b_jmp_holdup_a, p2iv, mload,
         mstore, ldvalid, h_write, aux_read, aux_write, ap_param0_read,
         ap_param0_write, ap_param1_read, ap_param1_write, aux_access,
         actionhalt;
  output actionpt_pc_brk_a, p2_ap_stall_a, actionpt_brk_a, actionpt_swi_a,
         en_debug_r;
  wire   i_actionhalt_r, i_p2b_brcc_instr_r, i_en_r, i_ivic_r, N314, N315,
         i_en_debug_nxt, net19934, net20230, net20233, net20237, net20240,
         net20243, net20246, net20249, net20252, net20258, net20263, n91, n92,
         n93, n5, n6, n7, n10, n11, n12, n13, n14, n15, n16, n17, n18, n19,
         n20, n21, n22, n24, n25, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n44, n45, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57,
         n62, n68, n69, n71, n72, n73, n74, n75, n76, n77, n79, n80, n81, n82,
         n83, n84, n85, n86, n87, n88, n89, n90, n94, n95, n96, n97, n98, n99,
         n100, n101, n102, n103, n104, n105, n106, n107, n120, n121, n122,
         n123, n124, n125, n127, n128, n129, n130, n131, n132, n133, n134,
         n135, n136, n137, n139, n142, n150;
  wire   [1:0] i_ap_hit_qual_r;
  wire   [23:1] i_p2_currentpc_r;
  wire   [63:0] i_ap_value_nxt;
  wire   [63:0] i_ap_hit_value_a;
  wire   [1:0] i_ap_hit_a;

  cpu_isle_ap_compare_0 U_ap_compare0 ( .clk_debug(clk_debug), .en_debug_r(
        en_debug_r), .rst_a(n120), .p2_currentpc_r({i_p2_currentpc_r, 1'b0}), 
        .kill_p2_a(kill_p2_a), .p2_iw_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .mc_addr(mc_addr), .dwr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .drd({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .aux_addr(aux_addr), .aux_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .aux_datar({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .ap_param0({1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 
        1'b1}), .ap_param1({1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), .en(en), .p2iv(p2iv), .mload(mload), .mstore(mstore), .ldvalid(1'b0), 
        .aux_read_core_a(aux_read), .aux_write_core_a(aux_write), 
        .ap_param0_read(1'b1), .ap_param0_write(1'b1), .ap_param1_read(1'b1), 
        .ap_param1_write(1'b1), .ap_control_r({1'b0, 1'b0, 1'b0, ap_ahc0[6:4], 
        1'b0, ap_ahc0[2:0]}), .ap_value_r(ap_ahv0), .ap_mask_r(ap_ahm0), 
        .p2b_jmp_holdup_a(p2b_jmp_holdup_a), .ap_hit_a(i_ap_hit_a[0]), 
        .ap_hit_value_a(i_ap_hit_value_a[31:0]) );
  cpu_isle_ap_compare_1 U_ap_compare1 ( .clk_debug(clk_debug), .en_debug_r(
        en_debug_r), .rst_a(n124), .p2_currentpc_r({i_p2_currentpc_r, 1'b0}), 
        .kill_p2_a(kill_p2_a), .p2_iw_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .mc_addr(mc_addr), .dwr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .drd({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .aux_addr(aux_addr), .aux_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .aux_datar({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .ap_param0({1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 
        1'b1}), .ap_param1({1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), .en(en), .p2iv(p2iv), .mload(mload), .mstore(mstore), .ldvalid(1'b0), 
        .aux_read_core_a(aux_read), .aux_write_core_a(aux_write), 
        .ap_param0_read(1'b1), .ap_param0_write(1'b1), .ap_param1_read(1'b1), 
        .ap_param1_write(1'b1), .ap_control_r({1'b0, 1'b0, 1'b0, ap_ahc1[6:4], 
        1'b0, ap_ahc1[2:0]}), .ap_value_r(ap_ahv1), .ap_mask_r(ap_ahm1), 
        .p2b_jmp_holdup_a(p2b_jmp_holdup_a), .ap_hit_a(i_ap_hit_a[1]), 
        .ap_hit_value_a(i_ap_hit_value_a[63:32]) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_0 clk_gate_i_ap_mask_r_reg ( 
        .CLK(clk_debug), .EN(net20230), .ENCLK(net20233), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_5 clk_gate_i_ap_mask_r_reg_0 ( 
        .CLK(clk_debug), .EN(net20237), .ENCLK(net20240), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_4 clk_gate_i_ap_control_r_reg ( 
        .CLK(clk_debug), .EN(net20243), .ENCLK(net20246), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_3 clk_gate_i_ap_control_r_reg_0 ( 
        .CLK(clk_debug), .EN(net20249), .ENCLK(net20252), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_2 clk_gate_i_p2_currentpc_r_reg ( 
        .CLK(clk_debug), .EN(en1), .ENCLK(net20258), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_actionpoints_1 clk_gate_i_ap_value_r_reg ( 
        .CLK(clk_debug), .EN(net19934), .ENCLK(net20263), .TE(1'b0) );
  DFFARX1_RVT i_ivic_r_reg ( .D(ivic), .CLK(clk_debug), .RSTB(n121), .Q(
        i_ivic_r) );
  DFFARX1_RVT i_actionhalt_r_reg ( .D(actionhalt), .CLK(clk_debug), .RSTB(n121), .Q(i_actionhalt_r) );
  DFFARX1_RVT i_ap_mask_r_reg_63_ ( .D(aux_dataw[31]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[31]) );
  DFFARX1_RVT i_ap_mask_r_reg_62_ ( .D(aux_dataw[30]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[30]) );
  DFFARX1_RVT i_ap_mask_r_reg_61_ ( .D(aux_dataw[29]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[29]) );
  DFFARX1_RVT i_ap_mask_r_reg_60_ ( .D(aux_dataw[28]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[28]) );
  DFFARX1_RVT i_ap_mask_r_reg_59_ ( .D(aux_dataw[27]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[27]) );
  DFFARX1_RVT i_ap_mask_r_reg_58_ ( .D(aux_dataw[26]), .CLK(net20233), .RSTB(
        n129), .Q(ap_ahm1[26]) );
  DFFARX1_RVT i_ap_mask_r_reg_57_ ( .D(aux_dataw[25]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[25]) );
  DFFARX1_RVT i_ap_mask_r_reg_56_ ( .D(aux_dataw[24]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[24]) );
  DFFARX1_RVT i_ap_mask_r_reg_55_ ( .D(aux_dataw[23]), .CLK(net20233), .RSTB(
        n129), .Q(ap_ahm1[23]) );
  DFFARX1_RVT i_ap_mask_r_reg_54_ ( .D(aux_dataw[22]), .CLK(net20233), .RSTB(
        n129), .Q(ap_ahm1[22]) );
  DFFARX1_RVT i_ap_mask_r_reg_53_ ( .D(aux_dataw[21]), .CLK(net20233), .RSTB(
        n129), .Q(ap_ahm1[21]) );
  DFFARX1_RVT i_ap_mask_r_reg_52_ ( .D(aux_dataw[20]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[20]) );
  DFFARX1_RVT i_ap_mask_r_reg_51_ ( .D(aux_dataw[19]), .CLK(net20233), .RSTB(
        n129), .Q(ap_ahm1[19]) );
  DFFARX1_RVT i_ap_mask_r_reg_50_ ( .D(aux_dataw[18]), .CLK(net20233), .RSTB(
        n129), .Q(ap_ahm1[18]) );
  DFFARX1_RVT i_ap_mask_r_reg_49_ ( .D(aux_dataw[17]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[17]) );
  DFFARX1_RVT i_ap_mask_r_reg_48_ ( .D(aux_dataw[16]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[16]) );
  DFFARX1_RVT i_ap_mask_r_reg_47_ ( .D(aux_dataw[15]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[15]) );
  DFFARX1_RVT i_ap_mask_r_reg_46_ ( .D(aux_dataw[14]), .CLK(net20233), .RSTB(
        n121), .Q(ap_ahm1[14]) );
  DFFARX1_RVT i_ap_mask_r_reg_45_ ( .D(aux_dataw[13]), .CLK(net20233), .RSTB(
        n121), .Q(ap_ahm1[13]) );
  DFFARX1_RVT i_ap_mask_r_reg_44_ ( .D(aux_dataw[12]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[12]) );
  DFFARX1_RVT i_ap_mask_r_reg_43_ ( .D(aux_dataw[11]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[11]) );
  DFFARX1_RVT i_ap_mask_r_reg_42_ ( .D(aux_dataw[10]), .CLK(net20233), .RSTB(
        n122), .Q(ap_ahm1[10]) );
  DFFARX1_RVT i_ap_mask_r_reg_41_ ( .D(aux_dataw[9]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[9]) );
  DFFARX1_RVT i_ap_mask_r_reg_40_ ( .D(aux_dataw[8]), .CLK(net20233), .RSTB(
        n121), .Q(ap_ahm1[8]) );
  DFFARX1_RVT i_ap_mask_r_reg_39_ ( .D(aux_dataw[7]), .CLK(net20233), .RSTB(
        n121), .Q(ap_ahm1[7]) );
  DFFARX1_RVT i_ap_mask_r_reg_38_ ( .D(aux_dataw[6]), .CLK(net20233), .RSTB(
        n121), .Q(ap_ahm1[6]) );
  DFFARX1_RVT i_ap_mask_r_reg_37_ ( .D(aux_dataw[5]), .CLK(net20233), .RSTB(
        n121), .Q(ap_ahm1[5]) );
  DFFARX1_RVT i_ap_mask_r_reg_36_ ( .D(aux_dataw[4]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[4]) );
  DFFARX1_RVT i_ap_mask_r_reg_35_ ( .D(aux_dataw[3]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[3]) );
  DFFARX1_RVT i_ap_mask_r_reg_34_ ( .D(aux_dataw[2]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[2]) );
  DFFARX1_RVT i_ap_mask_r_reg_33_ ( .D(aux_dataw[1]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[1]) );
  DFFARX1_RVT i_ap_mask_r_reg_32_ ( .D(aux_dataw[0]), .CLK(net20233), .RSTB(
        n130), .Q(ap_ahm1[0]) );
  DFFARX1_RVT i_ap_mask_r_reg_31_ ( .D(aux_dataw[31]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[31]) );
  DFFARX1_RVT i_ap_mask_r_reg_30_ ( .D(aux_dataw[30]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[30]) );
  DFFARX1_RVT i_ap_mask_r_reg_29_ ( .D(aux_dataw[29]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[29]) );
  DFFARX1_RVT i_ap_mask_r_reg_28_ ( .D(aux_dataw[28]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[28]) );
  DFFARX1_RVT i_ap_mask_r_reg_27_ ( .D(aux_dataw[27]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[27]) );
  DFFARX1_RVT i_ap_mask_r_reg_26_ ( .D(aux_dataw[26]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[26]) );
  DFFARX1_RVT i_ap_mask_r_reg_25_ ( .D(aux_dataw[25]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[25]) );
  DFFARX1_RVT i_ap_mask_r_reg_24_ ( .D(aux_dataw[24]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[24]) );
  DFFARX1_RVT i_ap_mask_r_reg_23_ ( .D(aux_dataw[23]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[23]) );
  DFFARX1_RVT i_ap_mask_r_reg_22_ ( .D(aux_dataw[22]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[22]) );
  DFFARX1_RVT i_ap_mask_r_reg_21_ ( .D(aux_dataw[21]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[21]) );
  DFFARX1_RVT i_ap_mask_r_reg_20_ ( .D(aux_dataw[20]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[20]) );
  DFFARX1_RVT i_ap_mask_r_reg_19_ ( .D(aux_dataw[19]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[19]) );
  DFFARX1_RVT i_ap_mask_r_reg_18_ ( .D(aux_dataw[18]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[18]) );
  DFFARX1_RVT i_ap_mask_r_reg_17_ ( .D(aux_dataw[17]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[17]) );
  DFFARX1_RVT i_ap_mask_r_reg_16_ ( .D(aux_dataw[16]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[16]) );
  DFFARX1_RVT i_ap_mask_r_reg_15_ ( .D(aux_dataw[15]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[15]) );
  DFFARX1_RVT i_ap_mask_r_reg_14_ ( .D(aux_dataw[14]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[14]) );
  DFFARX1_RVT i_ap_mask_r_reg_13_ ( .D(aux_dataw[13]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[13]) );
  DFFARX1_RVT i_ap_mask_r_reg_12_ ( .D(aux_dataw[12]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[12]) );
  DFFARX1_RVT i_ap_mask_r_reg_11_ ( .D(aux_dataw[11]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[11]) );
  DFFARX1_RVT i_ap_mask_r_reg_10_ ( .D(aux_dataw[10]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[10]) );
  DFFARX1_RVT i_ap_mask_r_reg_9_ ( .D(aux_dataw[9]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[9]) );
  DFFARX1_RVT i_ap_mask_r_reg_8_ ( .D(aux_dataw[8]), .CLK(net20240), .RSTB(
        n122), .Q(ap_ahm0[8]) );
  DFFARX1_RVT i_ap_mask_r_reg_7_ ( .D(aux_dataw[7]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[7]) );
  DFFARX1_RVT i_ap_mask_r_reg_6_ ( .D(aux_dataw[6]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[6]) );
  DFFARX1_RVT i_ap_mask_r_reg_5_ ( .D(aux_dataw[5]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[5]) );
  DFFARX1_RVT i_ap_mask_r_reg_4_ ( .D(aux_dataw[4]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[4]) );
  DFFARX1_RVT i_ap_mask_r_reg_3_ ( .D(aux_dataw[3]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[3]) );
  DFFARX1_RVT i_ap_mask_r_reg_2_ ( .D(aux_dataw[2]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[2]) );
  DFFARX1_RVT i_ap_mask_r_reg_1_ ( .D(aux_dataw[1]), .CLK(net20240), .RSTB(
        n128), .Q(ap_ahm0[1]) );
  DFFARX1_RVT i_ap_mask_r_reg_0_ ( .D(aux_dataw[0]), .CLK(net20240), .RSTB(
        n123), .Q(ap_ahm0[0]) );
  DFFARX1_RVT i_ap_control_r_reg_19_ ( .D(aux_dataw[9]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[9]) );
  DFFARX1_RVT i_ap_control_r_reg_18_ ( .D(aux_dataw[8]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[8]) );
  DFFARX1_RVT i_ap_control_r_reg_17_ ( .D(aux_dataw[7]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[7]) );
  DFFARX1_RVT i_ap_control_r_reg_16_ ( .D(aux_dataw[6]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[6]) );
  DFFARX1_RVT i_ap_control_r_reg_15_ ( .D(aux_dataw[5]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[5]) );
  DFFARX1_RVT i_ap_control_r_reg_14_ ( .D(aux_dataw[4]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[4]) );
  DFFARX1_RVT i_ap_control_r_reg_13_ ( .D(aux_dataw[3]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[3]) );
  DFFARX1_RVT i_ap_control_r_reg_12_ ( .D(aux_dataw[2]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[2]) );
  DFFARX1_RVT i_ap_control_r_reg_11_ ( .D(aux_dataw[1]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[1]) );
  DFFARX1_RVT i_ap_control_r_reg_10_ ( .D(aux_dataw[0]), .CLK(net20246), 
        .RSTB(n121), .Q(ap_ahc1[0]) );
  DFFARX1_RVT i_ap_control_r_reg_9_ ( .D(aux_dataw[9]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[9]) );
  DFFARX1_RVT i_ap_control_r_reg_8_ ( .D(aux_dataw[8]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[8]) );
  DFFARX1_RVT i_ap_control_r_reg_7_ ( .D(aux_dataw[7]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[7]) );
  DFFARX1_RVT i_ap_control_r_reg_6_ ( .D(aux_dataw[6]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[6]) );
  DFFARX1_RVT i_ap_control_r_reg_5_ ( .D(aux_dataw[5]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[5]) );
  DFFARX1_RVT i_ap_control_r_reg_4_ ( .D(aux_dataw[4]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[4]) );
  DFFARX1_RVT i_ap_control_r_reg_3_ ( .D(aux_dataw[3]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[3]) );
  DFFARX1_RVT i_ap_control_r_reg_2_ ( .D(aux_dataw[2]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[2]) );
  DFFARX1_RVT i_ap_control_r_reg_1_ ( .D(aux_dataw[1]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[1]) );
  DFFARX1_RVT i_ap_control_r_reg_0_ ( .D(aux_dataw[0]), .CLK(net20252), .RSTB(
        n121), .Q(ap_ahc0[0]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_23_ ( .D(currentpc_r[23]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[23]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_22_ ( .D(currentpc_r[22]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[22]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_21_ ( .D(currentpc_r[21]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[21]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_20_ ( .D(currentpc_r[20]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[20]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_19_ ( .D(currentpc_r[19]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[19]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_18_ ( .D(currentpc_r[18]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[18]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_17_ ( .D(currentpc_r[17]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[17]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_16_ ( .D(currentpc_r[16]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[16]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_15_ ( .D(currentpc_r[15]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[15]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_14_ ( .D(currentpc_r[14]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[14]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_13_ ( .D(currentpc_r[13]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[13]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_12_ ( .D(currentpc_r[12]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[12]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_11_ ( .D(currentpc_r[11]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[11]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_10_ ( .D(currentpc_r[10]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[10]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_9_ ( .D(currentpc_r[9]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[9]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_8_ ( .D(currentpc_r[8]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[8]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_7_ ( .D(currentpc_r[7]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[7]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_6_ ( .D(currentpc_r[6]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[6]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_5_ ( .D(currentpc_r[5]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[5]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_4_ ( .D(currentpc_r[4]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[4]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_3_ ( .D(currentpc_r[3]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[3]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_2_ ( .D(currentpc_r[2]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[2]) );
  DFFARX1_RVT i_p2_currentpc_r_reg_1_ ( .D(currentpc_r[1]), .CLK(net20258), 
        .RSTB(n125), .Q(i_p2_currentpc_r[1]) );
  DFFARX1_RVT i_en_r_reg ( .D(en), .CLK(clk_debug), .RSTB(n125), .Q(i_en_r) );
  DFFARX1_RVT i_en_debug_r_reg ( .D(i_en_debug_nxt), .CLK(clk_ungated), .RSTB(
        n121), .Q(en_debug_r) );
  DFFARX1_RVT i_actionpt_status_r_reg_0_ ( .D(N314), .CLK(clk_debug), .RSTB(
        n121), .Q(actionpt_status_r[0]) );
  DFFARX1_RVT i_actionpt_status_r_reg_1_ ( .D(N315), .CLK(clk_debug), .RSTB(
        n121), .Q(actionpt_status_r[1]) );
  DFFARX1_RVT i_ap_value_r_reg_32_ ( .D(i_ap_value_nxt[32]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[0]) );
  DFFARX1_RVT i_ap_value_r_reg_63_ ( .D(i_ap_value_nxt[63]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[31]) );
  DFFARX1_RVT i_ap_value_r_reg_62_ ( .D(i_ap_value_nxt[62]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[30]) );
  DFFARX1_RVT i_ap_value_r_reg_61_ ( .D(i_ap_value_nxt[61]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[29]) );
  DFFARX1_RVT i_ap_value_r_reg_60_ ( .D(i_ap_value_nxt[60]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[28]) );
  DFFARX1_RVT i_ap_value_r_reg_59_ ( .D(i_ap_value_nxt[59]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[27]) );
  DFFARX1_RVT i_ap_value_r_reg_58_ ( .D(i_ap_value_nxt[58]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[26]) );
  DFFARX1_RVT i_ap_value_r_reg_57_ ( .D(i_ap_value_nxt[57]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[25]) );
  DFFARX1_RVT i_ap_value_r_reg_56_ ( .D(i_ap_value_nxt[56]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[24]) );
  DFFARX1_RVT i_ap_value_r_reg_55_ ( .D(i_ap_value_nxt[55]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[23]) );
  DFFARX1_RVT i_ap_value_r_reg_54_ ( .D(i_ap_value_nxt[54]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[22]) );
  DFFARX1_RVT i_ap_value_r_reg_53_ ( .D(i_ap_value_nxt[53]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[21]) );
  DFFARX1_RVT i_ap_value_r_reg_52_ ( .D(i_ap_value_nxt[52]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[20]) );
  DFFARX1_RVT i_ap_value_r_reg_51_ ( .D(i_ap_value_nxt[51]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[19]) );
  DFFARX1_RVT i_ap_value_r_reg_50_ ( .D(i_ap_value_nxt[50]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[18]) );
  DFFARX1_RVT i_ap_value_r_reg_49_ ( .D(i_ap_value_nxt[49]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[17]) );
  DFFARX1_RVT i_ap_value_r_reg_48_ ( .D(i_ap_value_nxt[48]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[16]) );
  DFFARX1_RVT i_ap_value_r_reg_47_ ( .D(i_ap_value_nxt[47]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[15]) );
  DFFARX1_RVT i_ap_value_r_reg_46_ ( .D(i_ap_value_nxt[46]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[14]) );
  DFFARX1_RVT i_ap_value_r_reg_45_ ( .D(i_ap_value_nxt[45]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[13]) );
  DFFARX1_RVT i_ap_value_r_reg_44_ ( .D(i_ap_value_nxt[44]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[12]) );
  DFFARX1_RVT i_ap_value_r_reg_43_ ( .D(i_ap_value_nxt[43]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[11]) );
  DFFARX1_RVT i_ap_value_r_reg_42_ ( .D(i_ap_value_nxt[42]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[10]) );
  DFFARX1_RVT i_ap_value_r_reg_41_ ( .D(i_ap_value_nxt[41]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[9]) );
  DFFARX1_RVT i_ap_value_r_reg_40_ ( .D(i_ap_value_nxt[40]), .CLK(net20263), 
        .RSTB(n121), .Q(ap_ahv1[8]) );
  DFFARX1_RVT i_ap_value_r_reg_39_ ( .D(i_ap_value_nxt[39]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[7]) );
  DFFARX1_RVT i_ap_value_r_reg_38_ ( .D(i_ap_value_nxt[38]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[6]) );
  DFFARX1_RVT i_ap_value_r_reg_37_ ( .D(i_ap_value_nxt[37]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[5]) );
  DFFARX1_RVT i_ap_value_r_reg_36_ ( .D(i_ap_value_nxt[36]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[4]) );
  DFFARX1_RVT i_ap_value_r_reg_35_ ( .D(i_ap_value_nxt[35]), .CLK(net20263), 
        .RSTB(n127), .Q(ap_ahv1[3]) );
  DFFARX1_RVT i_ap_value_r_reg_34_ ( .D(i_ap_value_nxt[34]), .CLK(net20263), 
        .RSTB(n125), .Q(ap_ahv1[2]) );
  DFFARX1_RVT i_ap_value_r_reg_33_ ( .D(i_ap_value_nxt[33]), .CLK(net20263), 
        .RSTB(n129), .Q(ap_ahv1[1]) );
  DFFARX1_RVT i_ap_value_r_reg_31_ ( .D(i_ap_value_nxt[31]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[31]) );
  DFFARX1_RVT i_ap_value_r_reg_30_ ( .D(i_ap_value_nxt[30]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[30]) );
  DFFARX1_RVT i_ap_value_r_reg_29_ ( .D(i_ap_value_nxt[29]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[29]) );
  DFFARX1_RVT i_ap_value_r_reg_28_ ( .D(i_ap_value_nxt[28]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[28]) );
  DFFARX1_RVT i_ap_value_r_reg_27_ ( .D(i_ap_value_nxt[27]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[27]) );
  DFFARX1_RVT i_ap_value_r_reg_26_ ( .D(i_ap_value_nxt[26]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[26]) );
  DFFARX1_RVT i_ap_value_r_reg_25_ ( .D(i_ap_value_nxt[25]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[25]) );
  DFFARX1_RVT i_ap_value_r_reg_24_ ( .D(i_ap_value_nxt[24]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[24]) );
  DFFARX1_RVT i_ap_value_r_reg_23_ ( .D(i_ap_value_nxt[23]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[23]) );
  DFFARX1_RVT i_ap_value_r_reg_22_ ( .D(i_ap_value_nxt[22]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[22]) );
  DFFARX1_RVT i_ap_value_r_reg_21_ ( .D(i_ap_value_nxt[21]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[21]) );
  DFFARX1_RVT i_ap_value_r_reg_20_ ( .D(i_ap_value_nxt[20]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[20]) );
  DFFARX1_RVT i_ap_value_r_reg_19_ ( .D(i_ap_value_nxt[19]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[19]) );
  DFFARX1_RVT i_ap_value_r_reg_18_ ( .D(i_ap_value_nxt[18]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[18]) );
  DFFARX1_RVT i_ap_value_r_reg_17_ ( .D(i_ap_value_nxt[17]), .CLK(net20263), 
        .RSTB(n122), .Q(ap_ahv0[17]) );
  DFFARX1_RVT i_ap_value_r_reg_16_ ( .D(i_ap_value_nxt[16]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[16]) );
  DFFARX1_RVT i_ap_value_r_reg_15_ ( .D(i_ap_value_nxt[15]), .CLK(net20263), 
        .RSTB(n122), .Q(ap_ahv0[15]) );
  DFFARX1_RVT i_ap_value_r_reg_14_ ( .D(i_ap_value_nxt[14]), .CLK(net20263), 
        .RSTB(n122), .Q(ap_ahv0[14]) );
  DFFARX1_RVT i_ap_value_r_reg_13_ ( .D(i_ap_value_nxt[13]), .CLK(net20263), 
        .RSTB(n122), .Q(ap_ahv0[13]) );
  DFFARX1_RVT i_ap_value_r_reg_12_ ( .D(i_ap_value_nxt[12]), .CLK(net20263), 
        .RSTB(n122), .Q(ap_ahv0[12]) );
  DFFARX1_RVT i_ap_value_r_reg_11_ ( .D(i_ap_value_nxt[11]), .CLK(net20263), 
        .RSTB(n122), .Q(ap_ahv0[11]) );
  DFFARX1_RVT i_ap_value_r_reg_10_ ( .D(i_ap_value_nxt[10]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[10]) );
  DFFARX1_RVT i_ap_value_r_reg_9_ ( .D(i_ap_value_nxt[9]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[9]) );
  DFFARX1_RVT i_ap_value_r_reg_8_ ( .D(i_ap_value_nxt[8]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[8]) );
  DFFARX1_RVT i_ap_value_r_reg_7_ ( .D(i_ap_value_nxt[7]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[7]) );
  DFFARX1_RVT i_ap_value_r_reg_6_ ( .D(i_ap_value_nxt[6]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[6]) );
  DFFARX1_RVT i_ap_value_r_reg_5_ ( .D(i_ap_value_nxt[5]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[5]) );
  DFFARX1_RVT i_ap_value_r_reg_4_ ( .D(i_ap_value_nxt[4]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[4]) );
  DFFARX1_RVT i_ap_value_r_reg_3_ ( .D(i_ap_value_nxt[3]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[3]) );
  DFFARX1_RVT i_ap_value_r_reg_2_ ( .D(i_ap_value_nxt[2]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[2]) );
  DFFARX1_RVT i_ap_value_r_reg_1_ ( .D(i_ap_value_nxt[1]), .CLK(net20263), 
        .RSTB(n128), .Q(ap_ahv0[1]) );
  DFFARX1_RVT i_ap_value_r_reg_0_ ( .D(i_ap_value_nxt[0]), .CLK(net20263), 
        .RSTB(n123), .Q(ap_ahv0[0]) );
  DFFARX1_RVT i_ap_hit_qual_r_reg_0_ ( .D(n93), .CLK(clk_debug), .RSTB(n121), 
        .Q(i_ap_hit_qual_r[0]) );
  DFFARX1_RVT i_ap_hit_qual_r_reg_1_ ( .D(n92), .CLK(clk_debug), .RSTB(n121), 
        .Q(i_ap_hit_qual_r[1]) );
  DFFARX1_RVT i_p2b_brcc_instr_r_reg ( .D(n91), .CLK(clk_debug), .RSTB(n121), 
        .Q(i_p2b_brcc_instr_r) );
  NOR4X1_RVT U12 ( .A1(aux_addr[6]), .A2(aux_addr[14]), .A3(aux_addr[11]), 
        .A4(aux_addr[13]), .Y(n6) );
  NOR4X1_RVT U13 ( .A1(aux_addr[4]), .A2(aux_addr[12]), .A3(aux_addr[10]), 
        .A4(aux_addr[15]), .Y(n5) );
  NAND2X0_RVT U14 ( .A1(n6), .A2(n5), .Y(n7) );
  NOR4X1_RVT U15 ( .A1(aux_addr[7]), .A2(aux_addr[8]), .A3(aux_addr[3]), .A4(
        n7), .Y(n24) );
  AND3X1_RVT U17 ( .A1(n24), .A2(aux_addr[2]), .A3(n132), .Y(n22) );
  AND2X1_RVT U18 ( .A1(aux_addr[0]), .A2(aux_write), .Y(n25) );
  NAND4X0_RVT U21 ( .A1(n22), .A2(n25), .A3(n136), .A4(n135), .Y(n10) );
  MUX21X1_RVT U22 ( .A1(aux_dataw[24]), .A2(en_debug_r), .S0(n10), .Y(
        i_en_debug_nxt) );
  INVX1_RVT U25 ( .A(n53), .Y(n76) );
  NOR3X0_RVT U26 ( .A1(ap_ahc0[3]), .A2(ap_ahc0[2]), .A3(ap_ahc0[1]), .Y(n54)
         );
  INVX1_RVT U27 ( .A(ap_ahc0[8]), .Y(n72) );
  INVX1_RVT U28 ( .A(ap_ahc0[7]), .Y(n51) );
  INVX1_RVT U29 ( .A(ap_ahc1[7]), .Y(n31) );
  AND2X1_RVT U31 ( .A1(n20), .A2(i_ap_hit_a[0]), .Y(n11) );
  AND2X1_RVT U32 ( .A1(n31), .A2(n11), .Y(n12) );
  OA21X1_RVT U33 ( .A1(n51), .A2(i_ap_hit_a[1]), .A3(n12), .Y(n77) );
  AO21X1_RVT U34 ( .A1(i_ap_hit_qual_r[0]), .A2(p2iv), .A3(n77), .Y(n13) );
  NAND3X0_RVT U35 ( .A1(n54), .A2(n72), .A3(n13), .Y(n102) );
  NOR3X0_RVT U36 ( .A1(ap_ahc1[3]), .A2(ap_ahc1[1]), .A3(ap_ahc1[2]), .Y(n32)
         );
  INVX1_RVT U37 ( .A(ap_ahc1[8]), .Y(n74) );
  AND2X1_RVT U38 ( .A1(i_ap_hit_a[1]), .A2(n31), .Y(n17) );
  AND3X1_RVT U39 ( .A1(n20), .A2(i_ap_hit_a[0]), .A3(i_ap_hit_a[1]), .Y(n52)
         );
  AND2X1_RVT U40 ( .A1(n51), .A2(n20), .Y(n14) );
  OA21X1_RVT U41 ( .A1(n17), .A2(n52), .A3(n14), .Y(n96) );
  AO21X1_RVT U42 ( .A1(p2iv), .A2(i_ap_hit_qual_r[1]), .A3(n96), .Y(n15) );
  NAND3X0_RVT U43 ( .A1(n32), .A2(n74), .A3(n15), .Y(n103) );
  NAND2X4_RVT U44 ( .A1(n102), .A2(n103), .Y(n16) );
  AND2X2_RVT U45 ( .A1(n76), .A2(n16), .Y(actionpt_pc_brk_a) );
  OA21X1_RVT U53 ( .A1(n75), .A2(n16), .A3(n53), .Y(p2_ap_stall_a) );
  INVX1_RVT U54 ( .A(i_actionhalt_r), .Y(n47) );
  NAND2X0_RVT U55 ( .A1(en), .A2(n47), .Y(n30) );
  OA22X1_RVT U57 ( .A1(i_ap_hit_a[0]), .A2(n17), .A3(i_ap_hit_a[1]), .A4(n31), 
        .Y(n19) );
  AO21X1_RVT U58 ( .A1(i_ap_hit_a[0]), .A2(n17), .A3(n51), .Y(n18) );
  NAND4X0_RVT U59 ( .A1(i_actionhalt_r), .A2(n20), .A3(n19), .A4(n18), .Y(n21)
         );
  NAND3X0_RVT U60 ( .A1(n30), .A2(n137), .A3(n21), .Y(net19934) );
  NAND3X0_RVT U61 ( .A1(aux_addr[5]), .A2(aux_addr[9]), .A3(n22), .Y(n87) );
  INVX1_RVT U62 ( .A(n87), .Y(n26) );
  AND3X1_RVT U63 ( .A1(aux_write), .A2(n26), .A3(n133), .Y(net20230) );
  AND4X1_RVT U65 ( .A1(aux_addr[9]), .A2(aux_addr[5]), .A3(n24), .A4(n134), 
        .Y(n81) );
  AND3X1_RVT U66 ( .A1(n81), .A2(n25), .A3(n132), .Y(net20237) );
  AND2X1_RVT U67 ( .A1(n26), .A2(n25), .Y(net20243) );
  AND4X1_RVT U68 ( .A1(aux_addr[1]), .A2(n81), .A3(aux_write), .A4(n133), .Y(
        net20249) );
  INVX1_RVT U69 ( .A(ap_ahc1[1]), .Y(n29) );
  INVX1_RVT U70 ( .A(ap_ahc1[2]), .Y(n28) );
  NOR4X1_RVT U71 ( .A1(ap_ahc1[8]), .A2(ap_ahc1[3]), .A3(actionpt_status_r[1]), 
        .A4(n47), .Y(n27) );
  OA221X1_RVT U72 ( .A1(ap_ahc1[1]), .A2(ap_ahc1[2]), .A3(n29), .A4(n28), .A5(
        n27), .Y(n34) );
  OA221X1_RVT U74 ( .A1(n96), .A2(n52), .A3(n96), .A4(n31), .A5(n100), .Y(n33)
         );
  NAND2X0_RVT U75 ( .A1(n32), .A2(n53), .Y(n73) );
  NAND3X0_RVT U81 ( .A1(aux_addr[1]), .A2(aux_addr[0]), .A3(n81), .Y(n86) );
  OA21X1_RVT U83 ( .A1(n137), .A2(n86), .A3(n139), .Y(n45) );
  NOR3X0_RVT U84 ( .A1(n137), .A2(n86), .A3(n35), .Y(n44) );
  AO222X1_RVT U85 ( .A1(n35), .A2(i_ap_hit_value_a[63]), .A3(n45), .A4(
        ap_ahv1[31]), .A5(aux_dataw[31]), .A6(n44), .Y(i_ap_value_nxt[63]) );
  AO222X1_RVT U86 ( .A1(n35), .A2(i_ap_hit_value_a[62]), .A3(n45), .A4(
        ap_ahv1[30]), .A5(aux_dataw[30]), .A6(n44), .Y(i_ap_value_nxt[62]) );
  AO222X1_RVT U87 ( .A1(n35), .A2(i_ap_hit_value_a[61]), .A3(n45), .A4(
        ap_ahv1[29]), .A5(aux_dataw[29]), .A6(n44), .Y(i_ap_value_nxt[61]) );
  AO222X1_RVT U88 ( .A1(n35), .A2(i_ap_hit_value_a[60]), .A3(n45), .A4(
        ap_ahv1[28]), .A5(aux_dataw[28]), .A6(n44), .Y(i_ap_value_nxt[60]) );
  AO222X1_RVT U89 ( .A1(n35), .A2(i_ap_hit_value_a[59]), .A3(n45), .A4(
        ap_ahv1[27]), .A5(aux_dataw[27]), .A6(n44), .Y(i_ap_value_nxt[59]) );
  AO222X1_RVT U90 ( .A1(n35), .A2(i_ap_hit_value_a[58]), .A3(n45), .A4(
        ap_ahv1[26]), .A5(aux_dataw[26]), .A6(n44), .Y(i_ap_value_nxt[58]) );
  AO222X1_RVT U91 ( .A1(n35), .A2(i_ap_hit_value_a[57]), .A3(n45), .A4(
        ap_ahv1[25]), .A5(aux_dataw[25]), .A6(n44), .Y(i_ap_value_nxt[57]) );
  AO222X1_RVT U92 ( .A1(n35), .A2(i_ap_hit_value_a[56]), .A3(n45), .A4(
        ap_ahv1[24]), .A5(aux_dataw[24]), .A6(n44), .Y(i_ap_value_nxt[56]) );
  AO222X1_RVT U93 ( .A1(n35), .A2(i_ap_hit_value_a[55]), .A3(n45), .A4(
        ap_ahv1[23]), .A5(aux_dataw[23]), .A6(n44), .Y(i_ap_value_nxt[55]) );
  AO222X1_RVT U94 ( .A1(n35), .A2(i_ap_hit_value_a[54]), .A3(n45), .A4(
        ap_ahv1[22]), .A5(aux_dataw[22]), .A6(n44), .Y(i_ap_value_nxt[54]) );
  AO222X1_RVT U95 ( .A1(n35), .A2(i_ap_hit_value_a[53]), .A3(n45), .A4(
        ap_ahv1[21]), .A5(aux_dataw[21]), .A6(n44), .Y(i_ap_value_nxt[53]) );
  AO222X1_RVT U96 ( .A1(n35), .A2(i_ap_hit_value_a[52]), .A3(n45), .A4(
        ap_ahv1[20]), .A5(aux_dataw[20]), .A6(n44), .Y(i_ap_value_nxt[52]) );
  AO222X1_RVT U99 ( .A1(n35), .A2(i_ap_hit_value_a[51]), .A3(n45), .A4(
        ap_ahv1[19]), .A5(aux_dataw[19]), .A6(n44), .Y(i_ap_value_nxt[51]) );
  AO222X1_RVT U100 ( .A1(n35), .A2(i_ap_hit_value_a[50]), .A3(n45), .A4(
        ap_ahv1[18]), .A5(aux_dataw[18]), .A6(n44), .Y(i_ap_value_nxt[50]) );
  AO222X1_RVT U101 ( .A1(n35), .A2(i_ap_hit_value_a[49]), .A3(n45), .A4(
        ap_ahv1[17]), .A5(aux_dataw[17]), .A6(n44), .Y(i_ap_value_nxt[49]) );
  AO222X1_RVT U102 ( .A1(n35), .A2(i_ap_hit_value_a[48]), .A3(n45), .A4(
        ap_ahv1[16]), .A5(aux_dataw[16]), .A6(n44), .Y(i_ap_value_nxt[48]) );
  AO222X1_RVT U103 ( .A1(n35), .A2(i_ap_hit_value_a[47]), .A3(n45), .A4(
        ap_ahv1[15]), .A5(aux_dataw[15]), .A6(n44), .Y(i_ap_value_nxt[47]) );
  AO222X1_RVT U104 ( .A1(n35), .A2(i_ap_hit_value_a[46]), .A3(n45), .A4(
        ap_ahv1[14]), .A5(aux_dataw[14]), .A6(n44), .Y(i_ap_value_nxt[46]) );
  AO222X1_RVT U105 ( .A1(n35), .A2(i_ap_hit_value_a[45]), .A3(n45), .A4(
        ap_ahv1[13]), .A5(aux_dataw[13]), .A6(n44), .Y(i_ap_value_nxt[45]) );
  AO222X1_RVT U106 ( .A1(n35), .A2(i_ap_hit_value_a[44]), .A3(n45), .A4(
        ap_ahv1[12]), .A5(aux_dataw[12]), .A6(n44), .Y(i_ap_value_nxt[44]) );
  AO222X1_RVT U107 ( .A1(n35), .A2(i_ap_hit_value_a[43]), .A3(n45), .A4(
        ap_ahv1[11]), .A5(aux_dataw[11]), .A6(n44), .Y(i_ap_value_nxt[43]) );
  AO222X1_RVT U108 ( .A1(n35), .A2(i_ap_hit_value_a[42]), .A3(n45), .A4(
        ap_ahv1[10]), .A5(aux_dataw[10]), .A6(n44), .Y(i_ap_value_nxt[42]) );
  AO222X1_RVT U109 ( .A1(n35), .A2(i_ap_hit_value_a[41]), .A3(n45), .A4(
        ap_ahv1[9]), .A5(aux_dataw[9]), .A6(n44), .Y(i_ap_value_nxt[41]) );
  AO222X1_RVT U110 ( .A1(n35), .A2(i_ap_hit_value_a[40]), .A3(n45), .A4(
        ap_ahv1[8]), .A5(aux_dataw[8]), .A6(n44), .Y(i_ap_value_nxt[40]) );
  AO222X1_RVT U111 ( .A1(n35), .A2(i_ap_hit_value_a[39]), .A3(n45), .A4(
        ap_ahv1[7]), .A5(aux_dataw[7]), .A6(n44), .Y(i_ap_value_nxt[39]) );
  AO222X1_RVT U113 ( .A1(n35), .A2(i_ap_hit_value_a[38]), .A3(n45), .A4(
        ap_ahv1[6]), .A5(aux_dataw[6]), .A6(n44), .Y(i_ap_value_nxt[38]) );
  AO222X1_RVT U114 ( .A1(n35), .A2(i_ap_hit_value_a[37]), .A3(n45), .A4(
        ap_ahv1[5]), .A5(aux_dataw[5]), .A6(n44), .Y(i_ap_value_nxt[37]) );
  AO222X1_RVT U115 ( .A1(n35), .A2(i_ap_hit_value_a[36]), .A3(n45), .A4(
        ap_ahv1[4]), .A5(aux_dataw[4]), .A6(n44), .Y(i_ap_value_nxt[36]) );
  AO222X1_RVT U116 ( .A1(n35), .A2(i_ap_hit_value_a[35]), .A3(n45), .A4(
        ap_ahv1[3]), .A5(aux_dataw[3]), .A6(n44), .Y(i_ap_value_nxt[35]) );
  AO222X1_RVT U117 ( .A1(n35), .A2(i_ap_hit_value_a[34]), .A3(n45), .A4(
        ap_ahv1[2]), .A5(aux_dataw[2]), .A6(n44), .Y(i_ap_value_nxt[34]) );
  AO222X1_RVT U118 ( .A1(n35), .A2(i_ap_hit_value_a[33]), .A3(n45), .A4(
        ap_ahv1[1]), .A5(aux_dataw[1]), .A6(n44), .Y(i_ap_value_nxt[33]) );
  AO222X1_RVT U119 ( .A1(n35), .A2(i_ap_hit_value_a[32]), .A3(n45), .A4(
        ap_ahv1[0]), .A5(aux_dataw[0]), .A6(n44), .Y(i_ap_value_nxt[32]) );
  INVX1_RVT U120 ( .A(ap_ahc0[2]), .Y(n50) );
  INVX1_RVT U121 ( .A(ap_ahc0[1]), .Y(n49) );
  NOR4X1_RVT U122 ( .A1(ap_ahc0[8]), .A2(ap_ahc0[3]), .A3(actionpt_status_r[0]), .A4(n47), .Y(n48) );
  OA221X1_RVT U123 ( .A1(ap_ahc0[2]), .A2(ap_ahc0[1]), .A3(n50), .A4(n49), 
        .A5(n48), .Y(n56) );
  OA221X1_RVT U124 ( .A1(n77), .A2(n52), .A3(n77), .A4(n51), .A5(n100), .Y(n55) );
  NAND2X0_RVT U125 ( .A1(n54), .A2(n53), .Y(n71) );
  NAND4X0_RVT U132 ( .A1(n81), .A2(aux_write), .A3(n132), .A4(n133), .Y(n62)
         );
  NOR2X0_RVT U134 ( .A1(n57), .A2(n62), .Y(n68) );
  AO222X1_RVT U135 ( .A1(n57), .A2(i_ap_hit_value_a[31]), .A3(n69), .A4(
        ap_ahv0[31]), .A5(aux_dataw[31]), .A6(n68), .Y(i_ap_value_nxt[31]) );
  AO222X1_RVT U136 ( .A1(n57), .A2(i_ap_hit_value_a[30]), .A3(n69), .A4(
        ap_ahv0[30]), .A5(aux_dataw[30]), .A6(n68), .Y(i_ap_value_nxt[30]) );
  AO222X1_RVT U137 ( .A1(n57), .A2(i_ap_hit_value_a[29]), .A3(n69), .A4(
        ap_ahv0[29]), .A5(aux_dataw[29]), .A6(n68), .Y(i_ap_value_nxt[29]) );
  AO222X1_RVT U138 ( .A1(n57), .A2(i_ap_hit_value_a[28]), .A3(n69), .A4(
        ap_ahv0[28]), .A5(aux_dataw[28]), .A6(n68), .Y(i_ap_value_nxt[28]) );
  AO222X1_RVT U139 ( .A1(n57), .A2(i_ap_hit_value_a[27]), .A3(n69), .A4(
        ap_ahv0[27]), .A5(aux_dataw[27]), .A6(n68), .Y(i_ap_value_nxt[27]) );
  AO222X1_RVT U140 ( .A1(n57), .A2(i_ap_hit_value_a[26]), .A3(n69), .A4(
        ap_ahv0[26]), .A5(aux_dataw[26]), .A6(n68), .Y(i_ap_value_nxt[26]) );
  AO222X1_RVT U141 ( .A1(n57), .A2(i_ap_hit_value_a[25]), .A3(n69), .A4(
        ap_ahv0[25]), .A5(aux_dataw[25]), .A6(n68), .Y(i_ap_value_nxt[25]) );
  AO222X1_RVT U142 ( .A1(n57), .A2(i_ap_hit_value_a[24]), .A3(n69), .A4(
        ap_ahv0[24]), .A5(aux_dataw[24]), .A6(n68), .Y(i_ap_value_nxt[24]) );
  AO222X1_RVT U143 ( .A1(n57), .A2(i_ap_hit_value_a[23]), .A3(n69), .A4(
        ap_ahv0[23]), .A5(aux_dataw[23]), .A6(n68), .Y(i_ap_value_nxt[23]) );
  AO222X1_RVT U144 ( .A1(n57), .A2(i_ap_hit_value_a[22]), .A3(n69), .A4(
        ap_ahv0[22]), .A5(aux_dataw[22]), .A6(n68), .Y(i_ap_value_nxt[22]) );
  AO222X1_RVT U147 ( .A1(n57), .A2(i_ap_hit_value_a[21]), .A3(n69), .A4(
        ap_ahv0[21]), .A5(aux_dataw[21]), .A6(n68), .Y(i_ap_value_nxt[21]) );
  AO222X1_RVT U148 ( .A1(n57), .A2(i_ap_hit_value_a[20]), .A3(n69), .A4(
        ap_ahv0[20]), .A5(aux_dataw[20]), .A6(n68), .Y(i_ap_value_nxt[20]) );
  AO222X1_RVT U149 ( .A1(n57), .A2(i_ap_hit_value_a[19]), .A3(n69), .A4(
        ap_ahv0[19]), .A5(aux_dataw[19]), .A6(n68), .Y(i_ap_value_nxt[19]) );
  AO222X1_RVT U150 ( .A1(n57), .A2(i_ap_hit_value_a[18]), .A3(n69), .A4(
        ap_ahv0[18]), .A5(aux_dataw[18]), .A6(n68), .Y(i_ap_value_nxt[18]) );
  AO222X1_RVT U151 ( .A1(n57), .A2(i_ap_hit_value_a[17]), .A3(n69), .A4(
        ap_ahv0[17]), .A5(aux_dataw[17]), .A6(n68), .Y(i_ap_value_nxt[17]) );
  AO222X1_RVT U152 ( .A1(n57), .A2(i_ap_hit_value_a[16]), .A3(n69), .A4(
        ap_ahv0[16]), .A5(aux_dataw[16]), .A6(n68), .Y(i_ap_value_nxt[16]) );
  AO222X1_RVT U153 ( .A1(n57), .A2(i_ap_hit_value_a[15]), .A3(n69), .A4(
        ap_ahv0[15]), .A5(aux_dataw[15]), .A6(n68), .Y(i_ap_value_nxt[15]) );
  AO222X1_RVT U154 ( .A1(n57), .A2(i_ap_hit_value_a[14]), .A3(n69), .A4(
        ap_ahv0[14]), .A5(aux_dataw[14]), .A6(n68), .Y(i_ap_value_nxt[14]) );
  AO222X1_RVT U155 ( .A1(n57), .A2(i_ap_hit_value_a[13]), .A3(n69), .A4(
        ap_ahv0[13]), .A5(aux_dataw[13]), .A6(n68), .Y(i_ap_value_nxt[13]) );
  AO222X1_RVT U156 ( .A1(n57), .A2(i_ap_hit_value_a[12]), .A3(n69), .A4(
        ap_ahv0[12]), .A5(aux_dataw[12]), .A6(n68), .Y(i_ap_value_nxt[12]) );
  AO222X1_RVT U157 ( .A1(n57), .A2(i_ap_hit_value_a[11]), .A3(n69), .A4(
        ap_ahv0[11]), .A5(aux_dataw[11]), .A6(n68), .Y(i_ap_value_nxt[11]) );
  AO222X1_RVT U159 ( .A1(n57), .A2(i_ap_hit_value_a[10]), .A3(n69), .A4(
        ap_ahv0[10]), .A5(aux_dataw[10]), .A6(n68), .Y(i_ap_value_nxt[10]) );
  AO222X1_RVT U160 ( .A1(n57), .A2(i_ap_hit_value_a[9]), .A3(n69), .A4(
        ap_ahv0[9]), .A5(aux_dataw[9]), .A6(n68), .Y(i_ap_value_nxt[9]) );
  AO222X1_RVT U161 ( .A1(n57), .A2(i_ap_hit_value_a[8]), .A3(n69), .A4(
        ap_ahv0[8]), .A5(aux_dataw[8]), .A6(n68), .Y(i_ap_value_nxt[8]) );
  AO222X1_RVT U162 ( .A1(n57), .A2(i_ap_hit_value_a[7]), .A3(n69), .A4(
        ap_ahv0[7]), .A5(aux_dataw[7]), .A6(n68), .Y(i_ap_value_nxt[7]) );
  AO222X1_RVT U163 ( .A1(n57), .A2(i_ap_hit_value_a[6]), .A3(n69), .A4(
        ap_ahv0[6]), .A5(aux_dataw[6]), .A6(n68), .Y(i_ap_value_nxt[6]) );
  AO222X1_RVT U164 ( .A1(n57), .A2(i_ap_hit_value_a[5]), .A3(n69), .A4(
        ap_ahv0[5]), .A5(aux_dataw[5]), .A6(n68), .Y(i_ap_value_nxt[5]) );
  AO222X1_RVT U165 ( .A1(n57), .A2(i_ap_hit_value_a[4]), .A3(n69), .A4(
        ap_ahv0[4]), .A5(aux_dataw[4]), .A6(n68), .Y(i_ap_value_nxt[4]) );
  AO222X1_RVT U166 ( .A1(n57), .A2(i_ap_hit_value_a[3]), .A3(n69), .A4(
        ap_ahv0[3]), .A5(aux_dataw[3]), .A6(n68), .Y(i_ap_value_nxt[3]) );
  AO222X1_RVT U167 ( .A1(n57), .A2(i_ap_hit_value_a[2]), .A3(n69), .A4(
        ap_ahv0[2]), .A5(aux_dataw[2]), .A6(n68), .Y(i_ap_value_nxt[2]) );
  AO222X1_RVT U168 ( .A1(n57), .A2(i_ap_hit_value_a[1]), .A3(n69), .A4(
        ap_ahv0[1]), .A5(aux_dataw[1]), .A6(n68), .Y(i_ap_value_nxt[1]) );
  AO222X1_RVT U169 ( .A1(n57), .A2(i_ap_hit_value_a[0]), .A3(n69), .A4(
        ap_ahv0[0]), .A5(aux_dataw[0]), .A6(n68), .Y(i_ap_value_nxt[0]) );
  NAND3X0_RVT U170 ( .A1(n77), .A2(n72), .A3(n71), .Y(n85) );
  NAND3X0_RVT U171 ( .A1(n96), .A2(n74), .A3(n73), .Y(n99) );
  NAND2X0_RVT U172 ( .A1(n85), .A2(n99), .Y(actionpt_brk_a) );
  AND2X1_RVT U173 ( .A1(n76), .A2(n75), .Y(actionpt_swi_a) );
  OAI22X1_RVT U175 ( .A1(i_en_r), .A2(n131), .A3(actionpt_brk_a), .A4(n79), 
        .Y(n95) );
  NAND3X0_RVT U176 ( .A1(ap_ahc0[8]), .A2(n77), .A3(n95), .Y(n84) );
  OR2X1_RVT U177 ( .A1(i_en_r), .A2(n131), .Y(n94) );
  AND4X1_RVT U178 ( .A1(aux_write), .A2(n85), .A3(n99), .A4(n79), .Y(n89) );
  NAND2X0_RVT U179 ( .A1(aux_addr[1]), .A2(aux_addr[0]), .Y(n80) );
  NAND3X0_RVT U180 ( .A1(n81), .A2(n89), .A3(n80), .Y(n82) );
  NAND3X0_RVT U181 ( .A1(actionpt_status_r[0]), .A2(n94), .A3(n82), .Y(n83) );
  NAND3X0_RVT U182 ( .A1(n85), .A2(n84), .A3(n83), .Y(N314) );
  NAND2X0_RVT U183 ( .A1(n87), .A2(n86), .Y(n88) );
  NAND2X0_RVT U184 ( .A1(n89), .A2(n88), .Y(n90) );
  NAND3X0_RVT U185 ( .A1(actionpt_status_r[1]), .A2(n94), .A3(n90), .Y(n98) );
  NAND3X0_RVT U186 ( .A1(ap_ahc1[8]), .A2(n96), .A3(n95), .Y(n97) );
  NAND3X0_RVT U187 ( .A1(n99), .A2(n98), .A3(n97), .Y(N315) );
  NAND3X0_RVT U189 ( .A1(n100), .A2(actionpt_pc_brk_a), .A3(n104), .Y(n106) );
  NAND2X0_RVT U190 ( .A1(n106), .A2(i_ap_hit_qual_r[0]), .Y(n101) );
  OAI22X1_RVT U191 ( .A1(n106), .A2(n102), .A3(i_ivic_r), .A4(n101), .Y(n93)
         );
  INVX1_RVT U192 ( .A(n103), .Y(n107) );
  INVX1_RVT U193 ( .A(n106), .Y(n105) );
  OA221X1_RVT U194 ( .A1(n107), .A2(n106), .A3(n105), .A4(i_ap_hit_qual_r[1]), 
        .A5(n104), .Y(n92) );
  AO22X1_RVT U196 ( .A1(en2), .A2(p2_brcc_instr_a), .A3(n150), .A4(
        i_p2b_brcc_instr_r), .Y(n91) );
  AO22X1_RVT U76 ( .A1(n96), .A2(n34), .A3(n33), .A4(n73), .Y(n35) );
  NBUFFX2_RVT U3 ( .A(rst_a), .Y(n120) );
  INVX1_RVT U4 ( .A(n120), .Y(n121) );
  INVX1_RVT U5 ( .A(n120), .Y(n122) );
  INVX1_RVT U6 ( .A(n120), .Y(n123) );
  NBUFFX2_RVT U7 ( .A(rst_a), .Y(n124) );
  INVX1_RVT U8 ( .A(n124), .Y(n125) );
  INVX1_RVT U10 ( .A(n120), .Y(n127) );
  INVX1_RVT U11 ( .A(n120), .Y(n128) );
  INVX1_RVT U16 ( .A(n120), .Y(n129) );
  INVX1_RVT U19 ( .A(n120), .Y(n130) );
  INVX1_RVT U20 ( .A(en), .Y(n131) );
  INVX1_RVT U23 ( .A(aux_addr[1]), .Y(n132) );
  INVX1_RVT U46 ( .A(aux_addr[0]), .Y(n133) );
  INVX1_RVT U47 ( .A(aux_addr[2]), .Y(n134) );
  INVX1_RVT U48 ( .A(aux_addr[9]), .Y(n135) );
  INVX1_RVT U49 ( .A(aux_addr[5]), .Y(n136) );
  INVX1_RVT U56 ( .A(aux_write), .Y(n137) );
  INVX1_RVT U77 ( .A(n35), .Y(n139) );
  INVX1_RVT U80 ( .A(n57), .Y(n142) );
  INVX1_RVT U130 ( .A(en2), .Y(n150) );
  AND2X1_RVT U133 ( .A1(n142), .A2(n62), .Y(n69) );
  AO22X1_RVT U126 ( .A1(n77), .A2(n56), .A3(n55), .A4(n71), .Y(n57) );
  NAND2X0_RVT U174 ( .A1(n100), .A2(actionpt_swi_a), .Y(n79) );
  AO22X1_RVT U52 ( .A1(n77), .A2(ap_ahc0[8]), .A3(n96), .A4(ap_ahc1[8]), .Y(
        n75) );
  AO21X1_RVT U24 ( .A1(i_p2b_brcc_instr_r), .A2(p2b_iv), .A3(p3_brcc_instr_a), 
        .Y(n53) );
  INVX1_RVT U188 ( .A(i_ivic_r), .Y(n104) );
  INVX1_RVT U73 ( .A(n30), .Y(n100) );
  NOR2X0_RVT U30 ( .A1(ap_ahc1[9]), .A2(ap_ahc0[9]), .Y(n20) );
endmodule


module cpu_isle_debug_exts_0 ( clk, clk_debug, clk_ungated, rst_a, ivic, 
        p2b_iv, p2_iw_r, actionpt_pc_brk_a, p2_brcc_instr_a, p3_brcc_instr_a, 
        p2_ap_stall_a, p2b_jmp_holdup_a, en, aux_access, aux_read, aux_write, 
        core_access, h_addr, h_dataw, h_write, h_read, en1, en2, en2b, en3, 
        ivalid_aligned, mload2b, mstore2b, mwait, p2limm, p2iv, p2opcode, 
        p2subopcode, currentpc_r, p1iw, mc_addr, dwr, drd, aux_addr, aux_dataw, 
        aux_datar, ap_param0, ap_param1, ivalid, kill_tagged_p1, kill_p2_a, 
        mload, mstore, ldvalid, ap_param0_read, ap_param0_write, 
        ap_param1_read, ap_param1_write, actionhalt, actionpt_status_r, 
        ap_ahv0, ap_ahv1, ap_ahv2, ap_ahv3, ap_ahv4, ap_ahv5, ap_ahv6, ap_ahv7, 
        ap_ahc0, ap_ahc1, ap_ahc2, ap_ahc3, ap_ahc4, ap_ahc5, ap_ahc6, ap_ahc7, 
        ap_ahm0, ap_ahm1, ap_ahm2, ap_ahm3, ap_ahm4, ap_ahm5, ap_ahm6, ap_ahm7, 
        actionpt_hit_a, actionpt_swi_a, en_debug_r );
  input [31:0] p2_iw_r;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [4:0] p2opcode;
  input [5:0] p2subopcode;
  input [23:0] currentpc_r;
  input [31:0] p1iw;
  input [31:0] mc_addr;
  input [31:0] dwr;
  input [31:0] drd;
  input [31:0] aux_addr;
  input [31:0] aux_dataw;
  input [31:0] aux_datar;
  input [31:0] ap_param0;
  input [31:0] ap_param1;
  output [1:0] actionpt_status_r;
  output [31:0] ap_ahv0;
  output [31:0] ap_ahv1;
  output [31:0] ap_ahv2;
  output [31:0] ap_ahv3;
  output [31:0] ap_ahv4;
  output [31:0] ap_ahv5;
  output [31:0] ap_ahv6;
  output [31:0] ap_ahv7;
  output [31:0] ap_ahc0;
  output [31:0] ap_ahc1;
  output [31:0] ap_ahc2;
  output [31:0] ap_ahc3;
  output [31:0] ap_ahc4;
  output [31:0] ap_ahc5;
  output [31:0] ap_ahc6;
  output [31:0] ap_ahc7;
  output [31:0] ap_ahm0;
  output [31:0] ap_ahm1;
  output [31:0] ap_ahm2;
  output [31:0] ap_ahm3;
  output [31:0] ap_ahm4;
  output [31:0] ap_ahm5;
  output [31:0] ap_ahm6;
  output [31:0] ap_ahm7;
  input clk, clk_debug, clk_ungated, rst_a, ivic, p2b_iv, p2_brcc_instr_a,
         p3_brcc_instr_a, p2b_jmp_holdup_a, en, aux_access, aux_read,
         aux_write, core_access, h_write, h_read, en1, en2, en2b, en3,
         ivalid_aligned, mload2b, mstore2b, mwait, p2limm, p2iv, ivalid,
         kill_tagged_p1, kill_p2_a, mload, mstore, ldvalid, ap_param0_read,
         ap_param0_write, ap_param1_read, ap_param1_write, actionhalt;
  output actionpt_pc_brk_a, p2_ap_stall_a, actionpt_hit_a, actionpt_swi_a,
         en_debug_r;
  wire   n165, SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116,
         SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118,
         SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120,
         SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122,
         SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124,
         SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126,
         SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128,
         SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130,
         SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132,
         SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134,
         SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136,
         SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138,
         SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140,
         SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142,
         SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144,
         SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146,
         SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148,
         SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150,
         SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152,
         SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154,
         SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156,
         SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158,
         SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160,
         SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162,
         SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164,
         SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166,
         SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168,
         SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170,
         SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172,
         SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174,
         SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176,
         SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178,
         SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180,
         SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182,
         SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184,
         SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186,
         SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188,
         SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190,
         SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192,
         SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194,
         SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196,
         SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198,
         SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200,
         SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202,
         SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204,
         SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206,
         SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208,
         SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210,
         SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212,
         SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214,
         SYNOPSYS_UNCONNECTED_215, SYNOPSYS_UNCONNECTED_216,
         SYNOPSYS_UNCONNECTED_217, SYNOPSYS_UNCONNECTED_218,
         SYNOPSYS_UNCONNECTED_219, SYNOPSYS_UNCONNECTED_220,
         SYNOPSYS_UNCONNECTED_221, SYNOPSYS_UNCONNECTED_222,
         SYNOPSYS_UNCONNECTED_223, SYNOPSYS_UNCONNECTED_224,
         SYNOPSYS_UNCONNECTED_225, SYNOPSYS_UNCONNECTED_226,
         SYNOPSYS_UNCONNECTED_227, SYNOPSYS_UNCONNECTED_228,
         SYNOPSYS_UNCONNECTED_229, SYNOPSYS_UNCONNECTED_230,
         SYNOPSYS_UNCONNECTED_231, SYNOPSYS_UNCONNECTED_232,
         SYNOPSYS_UNCONNECTED_233, SYNOPSYS_UNCONNECTED_234,
         SYNOPSYS_UNCONNECTED_235, SYNOPSYS_UNCONNECTED_236,
         SYNOPSYS_UNCONNECTED_237, SYNOPSYS_UNCONNECTED_238,
         SYNOPSYS_UNCONNECTED_239, SYNOPSYS_UNCONNECTED_240,
         SYNOPSYS_UNCONNECTED_241, SYNOPSYS_UNCONNECTED_242,
         SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244,
         SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246,
         SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248,
         SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250,
         SYNOPSYS_UNCONNECTED_251, SYNOPSYS_UNCONNECTED_252,
         SYNOPSYS_UNCONNECTED_253, SYNOPSYS_UNCONNECTED_254,
         SYNOPSYS_UNCONNECTED_255, SYNOPSYS_UNCONNECTED_256,
         SYNOPSYS_UNCONNECTED_257, SYNOPSYS_UNCONNECTED_258,
         SYNOPSYS_UNCONNECTED_259, SYNOPSYS_UNCONNECTED_260,
         SYNOPSYS_UNCONNECTED_261, SYNOPSYS_UNCONNECTED_262,
         SYNOPSYS_UNCONNECTED_263, SYNOPSYS_UNCONNECTED_264,
         SYNOPSYS_UNCONNECTED_265, SYNOPSYS_UNCONNECTED_266,
         SYNOPSYS_UNCONNECTED_267, SYNOPSYS_UNCONNECTED_268,
         SYNOPSYS_UNCONNECTED_269, SYNOPSYS_UNCONNECTED_270,
         SYNOPSYS_UNCONNECTED_271, SYNOPSYS_UNCONNECTED_272,
         SYNOPSYS_UNCONNECTED_273, SYNOPSYS_UNCONNECTED_274,
         SYNOPSYS_UNCONNECTED_275, SYNOPSYS_UNCONNECTED_276,
         SYNOPSYS_UNCONNECTED_277, SYNOPSYS_UNCONNECTED_278,
         SYNOPSYS_UNCONNECTED_279, SYNOPSYS_UNCONNECTED_280,
         SYNOPSYS_UNCONNECTED_281, SYNOPSYS_UNCONNECTED_282,
         SYNOPSYS_UNCONNECTED_283, SYNOPSYS_UNCONNECTED_284,
         SYNOPSYS_UNCONNECTED_285, SYNOPSYS_UNCONNECTED_286,
         SYNOPSYS_UNCONNECTED_287, SYNOPSYS_UNCONNECTED_288,
         SYNOPSYS_UNCONNECTED_289, SYNOPSYS_UNCONNECTED_290,
         SYNOPSYS_UNCONNECTED_291, SYNOPSYS_UNCONNECTED_292,
         SYNOPSYS_UNCONNECTED_293, SYNOPSYS_UNCONNECTED_294,
         SYNOPSYS_UNCONNECTED_295, SYNOPSYS_UNCONNECTED_296,
         SYNOPSYS_UNCONNECTED_297, SYNOPSYS_UNCONNECTED_298,
         SYNOPSYS_UNCONNECTED_299, SYNOPSYS_UNCONNECTED_300,
         SYNOPSYS_UNCONNECTED_301, SYNOPSYS_UNCONNECTED_302,
         SYNOPSYS_UNCONNECTED_303, SYNOPSYS_UNCONNECTED_304,
         SYNOPSYS_UNCONNECTED_305, SYNOPSYS_UNCONNECTED_306,
         SYNOPSYS_UNCONNECTED_307, SYNOPSYS_UNCONNECTED_308,
         SYNOPSYS_UNCONNECTED_309, SYNOPSYS_UNCONNECTED_310,
         SYNOPSYS_UNCONNECTED_311, SYNOPSYS_UNCONNECTED_312,
         SYNOPSYS_UNCONNECTED_313, SYNOPSYS_UNCONNECTED_314,
         SYNOPSYS_UNCONNECTED_315, SYNOPSYS_UNCONNECTED_316,
         SYNOPSYS_UNCONNECTED_317, SYNOPSYS_UNCONNECTED_318,
         SYNOPSYS_UNCONNECTED_319, SYNOPSYS_UNCONNECTED_320,
         SYNOPSYS_UNCONNECTED_321, SYNOPSYS_UNCONNECTED_322,
         SYNOPSYS_UNCONNECTED_323, SYNOPSYS_UNCONNECTED_324,
         SYNOPSYS_UNCONNECTED_325, SYNOPSYS_UNCONNECTED_326,
         SYNOPSYS_UNCONNECTED_327, SYNOPSYS_UNCONNECTED_328,
         SYNOPSYS_UNCONNECTED_329, SYNOPSYS_UNCONNECTED_330,
         SYNOPSYS_UNCONNECTED_331, SYNOPSYS_UNCONNECTED_332,
         SYNOPSYS_UNCONNECTED_333, SYNOPSYS_UNCONNECTED_334,
         SYNOPSYS_UNCONNECTED_335, SYNOPSYS_UNCONNECTED_336,
         SYNOPSYS_UNCONNECTED_337, SYNOPSYS_UNCONNECTED_338,
         SYNOPSYS_UNCONNECTED_339, SYNOPSYS_UNCONNECTED_340,
         SYNOPSYS_UNCONNECTED_341, SYNOPSYS_UNCONNECTED_342,
         SYNOPSYS_UNCONNECTED_343, SYNOPSYS_UNCONNECTED_344,
         SYNOPSYS_UNCONNECTED_345, SYNOPSYS_UNCONNECTED_346,
         SYNOPSYS_UNCONNECTED_347, SYNOPSYS_UNCONNECTED_348,
         SYNOPSYS_UNCONNECTED_349, SYNOPSYS_UNCONNECTED_350,
         SYNOPSYS_UNCONNECTED_351, SYNOPSYS_UNCONNECTED_352,
         SYNOPSYS_UNCONNECTED_353, SYNOPSYS_UNCONNECTED_354,
         SYNOPSYS_UNCONNECTED_355, SYNOPSYS_UNCONNECTED_356,
         SYNOPSYS_UNCONNECTED_357, SYNOPSYS_UNCONNECTED_358,
         SYNOPSYS_UNCONNECTED_359, SYNOPSYS_UNCONNECTED_360,
         SYNOPSYS_UNCONNECTED_361, SYNOPSYS_UNCONNECTED_362,
         SYNOPSYS_UNCONNECTED_363, SYNOPSYS_UNCONNECTED_364,
         SYNOPSYS_UNCONNECTED_365, SYNOPSYS_UNCONNECTED_366,
         SYNOPSYS_UNCONNECTED_367, SYNOPSYS_UNCONNECTED_368,
         SYNOPSYS_UNCONNECTED_369, SYNOPSYS_UNCONNECTED_370,
         SYNOPSYS_UNCONNECTED_371, SYNOPSYS_UNCONNECTED_372,
         SYNOPSYS_UNCONNECTED_373, SYNOPSYS_UNCONNECTED_374,
         SYNOPSYS_UNCONNECTED_375, SYNOPSYS_UNCONNECTED_376,
         SYNOPSYS_UNCONNECTED_377, SYNOPSYS_UNCONNECTED_378,
         SYNOPSYS_UNCONNECTED_379, SYNOPSYS_UNCONNECTED_380,
         SYNOPSYS_UNCONNECTED_381, SYNOPSYS_UNCONNECTED_382,
         SYNOPSYS_UNCONNECTED_383, SYNOPSYS_UNCONNECTED_384,
         SYNOPSYS_UNCONNECTED_385, SYNOPSYS_UNCONNECTED_386,
         SYNOPSYS_UNCONNECTED_387, SYNOPSYS_UNCONNECTED_388,
         SYNOPSYS_UNCONNECTED_389, SYNOPSYS_UNCONNECTED_390,
         SYNOPSYS_UNCONNECTED_391, SYNOPSYS_UNCONNECTED_392,
         SYNOPSYS_UNCONNECTED_393, SYNOPSYS_UNCONNECTED_394,
         SYNOPSYS_UNCONNECTED_395, SYNOPSYS_UNCONNECTED_396,
         SYNOPSYS_UNCONNECTED_397, SYNOPSYS_UNCONNECTED_398,
         SYNOPSYS_UNCONNECTED_399, SYNOPSYS_UNCONNECTED_400,
         SYNOPSYS_UNCONNECTED_401, SYNOPSYS_UNCONNECTED_402,
         SYNOPSYS_UNCONNECTED_403, SYNOPSYS_UNCONNECTED_404,
         SYNOPSYS_UNCONNECTED_405, SYNOPSYS_UNCONNECTED_406,
         SYNOPSYS_UNCONNECTED_407, SYNOPSYS_UNCONNECTED_408,
         SYNOPSYS_UNCONNECTED_409, SYNOPSYS_UNCONNECTED_410,
         SYNOPSYS_UNCONNECTED_411, SYNOPSYS_UNCONNECTED_412,
         SYNOPSYS_UNCONNECTED_413, SYNOPSYS_UNCONNECTED_414,
         SYNOPSYS_UNCONNECTED_415, SYNOPSYS_UNCONNECTED_416,
         SYNOPSYS_UNCONNECTED_417, SYNOPSYS_UNCONNECTED_418,
         SYNOPSYS_UNCONNECTED_419, SYNOPSYS_UNCONNECTED_420,
         SYNOPSYS_UNCONNECTED_421, SYNOPSYS_UNCONNECTED_422,
         SYNOPSYS_UNCONNECTED_423, SYNOPSYS_UNCONNECTED_424,
         SYNOPSYS_UNCONNECTED_425, SYNOPSYS_UNCONNECTED_426,
         SYNOPSYS_UNCONNECTED_427, SYNOPSYS_UNCONNECTED_428,
         SYNOPSYS_UNCONNECTED_429, SYNOPSYS_UNCONNECTED_430,
         SYNOPSYS_UNCONNECTED_431, SYNOPSYS_UNCONNECTED_432,
         SYNOPSYS_UNCONNECTED_433, SYNOPSYS_UNCONNECTED_434,
         SYNOPSYS_UNCONNECTED_435, SYNOPSYS_UNCONNECTED_436,
         SYNOPSYS_UNCONNECTED_437, SYNOPSYS_UNCONNECTED_438,
         SYNOPSYS_UNCONNECTED_439, SYNOPSYS_UNCONNECTED_440,
         SYNOPSYS_UNCONNECTED_441, SYNOPSYS_UNCONNECTED_442,
         SYNOPSYS_UNCONNECTED_443, SYNOPSYS_UNCONNECTED_444,
         SYNOPSYS_UNCONNECTED_445, SYNOPSYS_UNCONNECTED_446,
         SYNOPSYS_UNCONNECTED_447, SYNOPSYS_UNCONNECTED_448,
         SYNOPSYS_UNCONNECTED_449, SYNOPSYS_UNCONNECTED_450,
         SYNOPSYS_UNCONNECTED_451, SYNOPSYS_UNCONNECTED_452,
         SYNOPSYS_UNCONNECTED_453, SYNOPSYS_UNCONNECTED_454,
         SYNOPSYS_UNCONNECTED_455, SYNOPSYS_UNCONNECTED_456,
         SYNOPSYS_UNCONNECTED_457, SYNOPSYS_UNCONNECTED_458,
         SYNOPSYS_UNCONNECTED_459, SYNOPSYS_UNCONNECTED_460,
         SYNOPSYS_UNCONNECTED_461, SYNOPSYS_UNCONNECTED_462,
         SYNOPSYS_UNCONNECTED_463, SYNOPSYS_UNCONNECTED_464,
         SYNOPSYS_UNCONNECTED_465, SYNOPSYS_UNCONNECTED_466,
         SYNOPSYS_UNCONNECTED_467, SYNOPSYS_UNCONNECTED_468,
         SYNOPSYS_UNCONNECTED_469, SYNOPSYS_UNCONNECTED_470,
         SYNOPSYS_UNCONNECTED_471, SYNOPSYS_UNCONNECTED_472,
         SYNOPSYS_UNCONNECTED_473, SYNOPSYS_UNCONNECTED_474,
         SYNOPSYS_UNCONNECTED_475, SYNOPSYS_UNCONNECTED_476,
         SYNOPSYS_UNCONNECTED_477, SYNOPSYS_UNCONNECTED_478,
         SYNOPSYS_UNCONNECTED_479, SYNOPSYS_UNCONNECTED_480,
         SYNOPSYS_UNCONNECTED_481, SYNOPSYS_UNCONNECTED_482,
         SYNOPSYS_UNCONNECTED_483, SYNOPSYS_UNCONNECTED_484,
         SYNOPSYS_UNCONNECTED_485, SYNOPSYS_UNCONNECTED_486,
         SYNOPSYS_UNCONNECTED_487, SYNOPSYS_UNCONNECTED_488,
         SYNOPSYS_UNCONNECTED_489, SYNOPSYS_UNCONNECTED_490,
         SYNOPSYS_UNCONNECTED_491, SYNOPSYS_UNCONNECTED_492,
         SYNOPSYS_UNCONNECTED_493, SYNOPSYS_UNCONNECTED_494,
         SYNOPSYS_UNCONNECTED_495, SYNOPSYS_UNCONNECTED_496,
         SYNOPSYS_UNCONNECTED_497, SYNOPSYS_UNCONNECTED_498,
         SYNOPSYS_UNCONNECTED_499, SYNOPSYS_UNCONNECTED_500,
         SYNOPSYS_UNCONNECTED_501, SYNOPSYS_UNCONNECTED_502,
         SYNOPSYS_UNCONNECTED_503, SYNOPSYS_UNCONNECTED_504,
         SYNOPSYS_UNCONNECTED_505, SYNOPSYS_UNCONNECTED_506,
         SYNOPSYS_UNCONNECTED_507, SYNOPSYS_UNCONNECTED_508,
         SYNOPSYS_UNCONNECTED_509, SYNOPSYS_UNCONNECTED_510,
         SYNOPSYS_UNCONNECTED_511, SYNOPSYS_UNCONNECTED_512,
         SYNOPSYS_UNCONNECTED_513, SYNOPSYS_UNCONNECTED_514,
         SYNOPSYS_UNCONNECTED_515, SYNOPSYS_UNCONNECTED_516,
         SYNOPSYS_UNCONNECTED_517, SYNOPSYS_UNCONNECTED_518,
         SYNOPSYS_UNCONNECTED_519, SYNOPSYS_UNCONNECTED_520,
         SYNOPSYS_UNCONNECTED_521, SYNOPSYS_UNCONNECTED_522,
         SYNOPSYS_UNCONNECTED_523, SYNOPSYS_UNCONNECTED_524,
         SYNOPSYS_UNCONNECTED_525, SYNOPSYS_UNCONNECTED_526,
         SYNOPSYS_UNCONNECTED_527, SYNOPSYS_UNCONNECTED_528,
         SYNOPSYS_UNCONNECTED_529, SYNOPSYS_UNCONNECTED_530,
         SYNOPSYS_UNCONNECTED_531, SYNOPSYS_UNCONNECTED_532,
         SYNOPSYS_UNCONNECTED_533, SYNOPSYS_UNCONNECTED_534,
         SYNOPSYS_UNCONNECTED_535, SYNOPSYS_UNCONNECTED_536,
         SYNOPSYS_UNCONNECTED_537, SYNOPSYS_UNCONNECTED_538,
         SYNOPSYS_UNCONNECTED_539, SYNOPSYS_UNCONNECTED_540,
         SYNOPSYS_UNCONNECTED_541, SYNOPSYS_UNCONNECTED_542,
         SYNOPSYS_UNCONNECTED_543, SYNOPSYS_UNCONNECTED_544,
         SYNOPSYS_UNCONNECTED_545, SYNOPSYS_UNCONNECTED_546,
         SYNOPSYS_UNCONNECTED_547, SYNOPSYS_UNCONNECTED_548,
         SYNOPSYS_UNCONNECTED_549, SYNOPSYS_UNCONNECTED_550,
         SYNOPSYS_UNCONNECTED_551, SYNOPSYS_UNCONNECTED_552,
         SYNOPSYS_UNCONNECTED_553, SYNOPSYS_UNCONNECTED_554,
         SYNOPSYS_UNCONNECTED_555, SYNOPSYS_UNCONNECTED_556,
         SYNOPSYS_UNCONNECTED_557, SYNOPSYS_UNCONNECTED_558,
         SYNOPSYS_UNCONNECTED_559, SYNOPSYS_UNCONNECTED_560,
         SYNOPSYS_UNCONNECTED_561, SYNOPSYS_UNCONNECTED_562,
         SYNOPSYS_UNCONNECTED_563, SYNOPSYS_UNCONNECTED_564,
         SYNOPSYS_UNCONNECTED_565, SYNOPSYS_UNCONNECTED_566,
         SYNOPSYS_UNCONNECTED_567, SYNOPSYS_UNCONNECTED_568,
         SYNOPSYS_UNCONNECTED_569, SYNOPSYS_UNCONNECTED_570,
         SYNOPSYS_UNCONNECTED_571, SYNOPSYS_UNCONNECTED_572,
         SYNOPSYS_UNCONNECTED_573, SYNOPSYS_UNCONNECTED_574,
         SYNOPSYS_UNCONNECTED_575, SYNOPSYS_UNCONNECTED_576,
         SYNOPSYS_UNCONNECTED_577, SYNOPSYS_UNCONNECTED_578,
         SYNOPSYS_UNCONNECTED_579, SYNOPSYS_UNCONNECTED_580,
         SYNOPSYS_UNCONNECTED_581, SYNOPSYS_UNCONNECTED_582,
         SYNOPSYS_UNCONNECTED_583, SYNOPSYS_UNCONNECTED_584,
         SYNOPSYS_UNCONNECTED_585, SYNOPSYS_UNCONNECTED_586,
         SYNOPSYS_UNCONNECTED_587, SYNOPSYS_UNCONNECTED_588,
         SYNOPSYS_UNCONNECTED_589, SYNOPSYS_UNCONNECTED_590,
         SYNOPSYS_UNCONNECTED_591, SYNOPSYS_UNCONNECTED_592,
         SYNOPSYS_UNCONNECTED_593, SYNOPSYS_UNCONNECTED_594,
         SYNOPSYS_UNCONNECTED_595, SYNOPSYS_UNCONNECTED_596,
         SYNOPSYS_UNCONNECTED_597, SYNOPSYS_UNCONNECTED_598,
         SYNOPSYS_UNCONNECTED_599, SYNOPSYS_UNCONNECTED_600,
         SYNOPSYS_UNCONNECTED_601, SYNOPSYS_UNCONNECTED_602,
         SYNOPSYS_UNCONNECTED_603, SYNOPSYS_UNCONNECTED_604,
         SYNOPSYS_UNCONNECTED_605, SYNOPSYS_UNCONNECTED_606,
         SYNOPSYS_UNCONNECTED_607, SYNOPSYS_UNCONNECTED_608,
         SYNOPSYS_UNCONNECTED_609, SYNOPSYS_UNCONNECTED_610,
         SYNOPSYS_UNCONNECTED_611, SYNOPSYS_UNCONNECTED_612,
         SYNOPSYS_UNCONNECTED_613, SYNOPSYS_UNCONNECTED_614,
         SYNOPSYS_UNCONNECTED_615, SYNOPSYS_UNCONNECTED_616,
         SYNOPSYS_UNCONNECTED_617, SYNOPSYS_UNCONNECTED_618,
         SYNOPSYS_UNCONNECTED_619, SYNOPSYS_UNCONNECTED_620;

  cpu_isle_actionpoints_0 U_actionpoints ( .clk_ungated(clk_ungated), 
        .clk_debug(clk_debug), .rst_a(n165), .en(en), .en1(en1), .en2(en2), 
        .ivic(ivic), .currentpc_r({currentpc_r[23:1], 1'b0}), .mc_addr(mc_addr), .dwr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .drd({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .aux_addr(aux_addr), .aux_dataw(
        aux_dataw), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .aux_datar({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_param0({1'b1, 
        1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 
        1'b1, 1'b0, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 
        1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1}), .ap_param1({1'b1, 1'b1, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 
        1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1}), .kill_p2_a(kill_p2_a), .p2b_iv(
        p2b_iv), .p2_iw_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .actionpt_pc_brk_a(actionpt_pc_brk_a), .p2_brcc_instr_a(p2_brcc_instr_a), 
        .p3_brcc_instr_a(p3_brcc_instr_a), .p2b_jmp_holdup_a(p2b_jmp_holdup_a), 
        .p2_ap_stall_a(p2_ap_stall_a), .p2iv(p2iv), .mload(mload), .mstore(
        mstore), .ldvalid(1'b0), .h_write(1'b0), .aux_read(aux_read), 
        .aux_write(aux_write), .ap_param0_read(1'b1), .ap_param0_write(1'b1), 
        .ap_param1_read(1'b1), .ap_param1_write(1'b1), .aux_access(1'b0), 
        .actionhalt(actionhalt), .ap_ahv0(ap_ahv0), .ap_ahv1(ap_ahv1), 
        .ap_ahv2({SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, 
        SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, 
        SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, 
        SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
        SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
        SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32}), .ap_ahv3({
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52, 
        SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
        SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56, 
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58, 
        SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60, 
        SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62, 
        SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64}), .ap_ahv4({
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84, 
        SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86, 
        SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88, 
        SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90, 
        SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92, 
        SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94, 
        SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96}), .ap_ahv5({
        SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98, 
        SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100, 
        SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102, 
        SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104, 
        SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106, 
        SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108, 
        SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110, 
        SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112, 
        SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114, 
        SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116, 
        SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118, 
        SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120, 
        SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122, 
        SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124, 
        SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126, 
        SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128}), .ap_ahv6({
        SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130, 
        SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132, 
        SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134, 
        SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136, 
        SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138, 
        SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140, 
        SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142, 
        SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144, 
        SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146, 
        SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148, 
        SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150, 
        SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152, 
        SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154, 
        SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156, 
        SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158, 
        SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160}), .ap_ahv7({
        SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162, 
        SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164, 
        SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166, 
        SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168, 
        SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170, 
        SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172, 
        SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174, 
        SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176, 
        SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178, 
        SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180, 
        SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182, 
        SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184, 
        SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186, 
        SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188, 
        SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190, 
        SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192}), .ap_ahc0({
        SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194, 
        SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196, 
        SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198, 
        SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200, 
        SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202, 
        SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204, 
        SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206, 
        SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208, 
        SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210, 
        SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212, 
        SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214, ap_ahc0[9:0]}), 
        .ap_ahc1({SYNOPSYS_UNCONNECTED_215, SYNOPSYS_UNCONNECTED_216, 
        SYNOPSYS_UNCONNECTED_217, SYNOPSYS_UNCONNECTED_218, 
        SYNOPSYS_UNCONNECTED_219, SYNOPSYS_UNCONNECTED_220, 
        SYNOPSYS_UNCONNECTED_221, SYNOPSYS_UNCONNECTED_222, 
        SYNOPSYS_UNCONNECTED_223, SYNOPSYS_UNCONNECTED_224, 
        SYNOPSYS_UNCONNECTED_225, SYNOPSYS_UNCONNECTED_226, 
        SYNOPSYS_UNCONNECTED_227, SYNOPSYS_UNCONNECTED_228, 
        SYNOPSYS_UNCONNECTED_229, SYNOPSYS_UNCONNECTED_230, 
        SYNOPSYS_UNCONNECTED_231, SYNOPSYS_UNCONNECTED_232, 
        SYNOPSYS_UNCONNECTED_233, SYNOPSYS_UNCONNECTED_234, 
        SYNOPSYS_UNCONNECTED_235, SYNOPSYS_UNCONNECTED_236, ap_ahc1[9:0]}), 
        .ap_ahc2({SYNOPSYS_UNCONNECTED_237, SYNOPSYS_UNCONNECTED_238, 
        SYNOPSYS_UNCONNECTED_239, SYNOPSYS_UNCONNECTED_240, 
        SYNOPSYS_UNCONNECTED_241, SYNOPSYS_UNCONNECTED_242, 
        SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244, 
        SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246, 
        SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248, 
        SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250, 
        SYNOPSYS_UNCONNECTED_251, SYNOPSYS_UNCONNECTED_252, 
        SYNOPSYS_UNCONNECTED_253, SYNOPSYS_UNCONNECTED_254, 
        SYNOPSYS_UNCONNECTED_255, SYNOPSYS_UNCONNECTED_256, 
        SYNOPSYS_UNCONNECTED_257, SYNOPSYS_UNCONNECTED_258, 
        SYNOPSYS_UNCONNECTED_259, SYNOPSYS_UNCONNECTED_260, 
        SYNOPSYS_UNCONNECTED_261, SYNOPSYS_UNCONNECTED_262, 
        SYNOPSYS_UNCONNECTED_263, SYNOPSYS_UNCONNECTED_264, 
        SYNOPSYS_UNCONNECTED_265, SYNOPSYS_UNCONNECTED_266, 
        SYNOPSYS_UNCONNECTED_267, SYNOPSYS_UNCONNECTED_268}), .ap_ahc3({
        SYNOPSYS_UNCONNECTED_269, SYNOPSYS_UNCONNECTED_270, 
        SYNOPSYS_UNCONNECTED_271, SYNOPSYS_UNCONNECTED_272, 
        SYNOPSYS_UNCONNECTED_273, SYNOPSYS_UNCONNECTED_274, 
        SYNOPSYS_UNCONNECTED_275, SYNOPSYS_UNCONNECTED_276, 
        SYNOPSYS_UNCONNECTED_277, SYNOPSYS_UNCONNECTED_278, 
        SYNOPSYS_UNCONNECTED_279, SYNOPSYS_UNCONNECTED_280, 
        SYNOPSYS_UNCONNECTED_281, SYNOPSYS_UNCONNECTED_282, 
        SYNOPSYS_UNCONNECTED_283, SYNOPSYS_UNCONNECTED_284, 
        SYNOPSYS_UNCONNECTED_285, SYNOPSYS_UNCONNECTED_286, 
        SYNOPSYS_UNCONNECTED_287, SYNOPSYS_UNCONNECTED_288, 
        SYNOPSYS_UNCONNECTED_289, SYNOPSYS_UNCONNECTED_290, 
        SYNOPSYS_UNCONNECTED_291, SYNOPSYS_UNCONNECTED_292, 
        SYNOPSYS_UNCONNECTED_293, SYNOPSYS_UNCONNECTED_294, 
        SYNOPSYS_UNCONNECTED_295, SYNOPSYS_UNCONNECTED_296, 
        SYNOPSYS_UNCONNECTED_297, SYNOPSYS_UNCONNECTED_298, 
        SYNOPSYS_UNCONNECTED_299, SYNOPSYS_UNCONNECTED_300}), .ap_ahc4({
        SYNOPSYS_UNCONNECTED_301, SYNOPSYS_UNCONNECTED_302, 
        SYNOPSYS_UNCONNECTED_303, SYNOPSYS_UNCONNECTED_304, 
        SYNOPSYS_UNCONNECTED_305, SYNOPSYS_UNCONNECTED_306, 
        SYNOPSYS_UNCONNECTED_307, SYNOPSYS_UNCONNECTED_308, 
        SYNOPSYS_UNCONNECTED_309, SYNOPSYS_UNCONNECTED_310, 
        SYNOPSYS_UNCONNECTED_311, SYNOPSYS_UNCONNECTED_312, 
        SYNOPSYS_UNCONNECTED_313, SYNOPSYS_UNCONNECTED_314, 
        SYNOPSYS_UNCONNECTED_315, SYNOPSYS_UNCONNECTED_316, 
        SYNOPSYS_UNCONNECTED_317, SYNOPSYS_UNCONNECTED_318, 
        SYNOPSYS_UNCONNECTED_319, SYNOPSYS_UNCONNECTED_320, 
        SYNOPSYS_UNCONNECTED_321, SYNOPSYS_UNCONNECTED_322, 
        SYNOPSYS_UNCONNECTED_323, SYNOPSYS_UNCONNECTED_324, 
        SYNOPSYS_UNCONNECTED_325, SYNOPSYS_UNCONNECTED_326, 
        SYNOPSYS_UNCONNECTED_327, SYNOPSYS_UNCONNECTED_328, 
        SYNOPSYS_UNCONNECTED_329, SYNOPSYS_UNCONNECTED_330, 
        SYNOPSYS_UNCONNECTED_331, SYNOPSYS_UNCONNECTED_332}), .ap_ahc5({
        SYNOPSYS_UNCONNECTED_333, SYNOPSYS_UNCONNECTED_334, 
        SYNOPSYS_UNCONNECTED_335, SYNOPSYS_UNCONNECTED_336, 
        SYNOPSYS_UNCONNECTED_337, SYNOPSYS_UNCONNECTED_338, 
        SYNOPSYS_UNCONNECTED_339, SYNOPSYS_UNCONNECTED_340, 
        SYNOPSYS_UNCONNECTED_341, SYNOPSYS_UNCONNECTED_342, 
        SYNOPSYS_UNCONNECTED_343, SYNOPSYS_UNCONNECTED_344, 
        SYNOPSYS_UNCONNECTED_345, SYNOPSYS_UNCONNECTED_346, 
        SYNOPSYS_UNCONNECTED_347, SYNOPSYS_UNCONNECTED_348, 
        SYNOPSYS_UNCONNECTED_349, SYNOPSYS_UNCONNECTED_350, 
        SYNOPSYS_UNCONNECTED_351, SYNOPSYS_UNCONNECTED_352, 
        SYNOPSYS_UNCONNECTED_353, SYNOPSYS_UNCONNECTED_354, 
        SYNOPSYS_UNCONNECTED_355, SYNOPSYS_UNCONNECTED_356, 
        SYNOPSYS_UNCONNECTED_357, SYNOPSYS_UNCONNECTED_358, 
        SYNOPSYS_UNCONNECTED_359, SYNOPSYS_UNCONNECTED_360, 
        SYNOPSYS_UNCONNECTED_361, SYNOPSYS_UNCONNECTED_362, 
        SYNOPSYS_UNCONNECTED_363, SYNOPSYS_UNCONNECTED_364}), .ap_ahc6({
        SYNOPSYS_UNCONNECTED_365, SYNOPSYS_UNCONNECTED_366, 
        SYNOPSYS_UNCONNECTED_367, SYNOPSYS_UNCONNECTED_368, 
        SYNOPSYS_UNCONNECTED_369, SYNOPSYS_UNCONNECTED_370, 
        SYNOPSYS_UNCONNECTED_371, SYNOPSYS_UNCONNECTED_372, 
        SYNOPSYS_UNCONNECTED_373, SYNOPSYS_UNCONNECTED_374, 
        SYNOPSYS_UNCONNECTED_375, SYNOPSYS_UNCONNECTED_376, 
        SYNOPSYS_UNCONNECTED_377, SYNOPSYS_UNCONNECTED_378, 
        SYNOPSYS_UNCONNECTED_379, SYNOPSYS_UNCONNECTED_380, 
        SYNOPSYS_UNCONNECTED_381, SYNOPSYS_UNCONNECTED_382, 
        SYNOPSYS_UNCONNECTED_383, SYNOPSYS_UNCONNECTED_384, 
        SYNOPSYS_UNCONNECTED_385, SYNOPSYS_UNCONNECTED_386, 
        SYNOPSYS_UNCONNECTED_387, SYNOPSYS_UNCONNECTED_388, 
        SYNOPSYS_UNCONNECTED_389, SYNOPSYS_UNCONNECTED_390, 
        SYNOPSYS_UNCONNECTED_391, SYNOPSYS_UNCONNECTED_392, 
        SYNOPSYS_UNCONNECTED_393, SYNOPSYS_UNCONNECTED_394, 
        SYNOPSYS_UNCONNECTED_395, SYNOPSYS_UNCONNECTED_396}), .ap_ahc7({
        SYNOPSYS_UNCONNECTED_397, SYNOPSYS_UNCONNECTED_398, 
        SYNOPSYS_UNCONNECTED_399, SYNOPSYS_UNCONNECTED_400, 
        SYNOPSYS_UNCONNECTED_401, SYNOPSYS_UNCONNECTED_402, 
        SYNOPSYS_UNCONNECTED_403, SYNOPSYS_UNCONNECTED_404, 
        SYNOPSYS_UNCONNECTED_405, SYNOPSYS_UNCONNECTED_406, 
        SYNOPSYS_UNCONNECTED_407, SYNOPSYS_UNCONNECTED_408, 
        SYNOPSYS_UNCONNECTED_409, SYNOPSYS_UNCONNECTED_410, 
        SYNOPSYS_UNCONNECTED_411, SYNOPSYS_UNCONNECTED_412, 
        SYNOPSYS_UNCONNECTED_413, SYNOPSYS_UNCONNECTED_414, 
        SYNOPSYS_UNCONNECTED_415, SYNOPSYS_UNCONNECTED_416, 
        SYNOPSYS_UNCONNECTED_417, SYNOPSYS_UNCONNECTED_418, 
        SYNOPSYS_UNCONNECTED_419, SYNOPSYS_UNCONNECTED_420, 
        SYNOPSYS_UNCONNECTED_421, SYNOPSYS_UNCONNECTED_422, 
        SYNOPSYS_UNCONNECTED_423, SYNOPSYS_UNCONNECTED_424, 
        SYNOPSYS_UNCONNECTED_425, SYNOPSYS_UNCONNECTED_426, 
        SYNOPSYS_UNCONNECTED_427, SYNOPSYS_UNCONNECTED_428}), .ap_ahm0(ap_ahm0), .ap_ahm1(ap_ahm1), .ap_ahm2({SYNOPSYS_UNCONNECTED_429, 
        SYNOPSYS_UNCONNECTED_430, SYNOPSYS_UNCONNECTED_431, 
        SYNOPSYS_UNCONNECTED_432, SYNOPSYS_UNCONNECTED_433, 
        SYNOPSYS_UNCONNECTED_434, SYNOPSYS_UNCONNECTED_435, 
        SYNOPSYS_UNCONNECTED_436, SYNOPSYS_UNCONNECTED_437, 
        SYNOPSYS_UNCONNECTED_438, SYNOPSYS_UNCONNECTED_439, 
        SYNOPSYS_UNCONNECTED_440, SYNOPSYS_UNCONNECTED_441, 
        SYNOPSYS_UNCONNECTED_442, SYNOPSYS_UNCONNECTED_443, 
        SYNOPSYS_UNCONNECTED_444, SYNOPSYS_UNCONNECTED_445, 
        SYNOPSYS_UNCONNECTED_446, SYNOPSYS_UNCONNECTED_447, 
        SYNOPSYS_UNCONNECTED_448, SYNOPSYS_UNCONNECTED_449, 
        SYNOPSYS_UNCONNECTED_450, SYNOPSYS_UNCONNECTED_451, 
        SYNOPSYS_UNCONNECTED_452, SYNOPSYS_UNCONNECTED_453, 
        SYNOPSYS_UNCONNECTED_454, SYNOPSYS_UNCONNECTED_455, 
        SYNOPSYS_UNCONNECTED_456, SYNOPSYS_UNCONNECTED_457, 
        SYNOPSYS_UNCONNECTED_458, SYNOPSYS_UNCONNECTED_459, 
        SYNOPSYS_UNCONNECTED_460}), .ap_ahm3({SYNOPSYS_UNCONNECTED_461, 
        SYNOPSYS_UNCONNECTED_462, SYNOPSYS_UNCONNECTED_463, 
        SYNOPSYS_UNCONNECTED_464, SYNOPSYS_UNCONNECTED_465, 
        SYNOPSYS_UNCONNECTED_466, SYNOPSYS_UNCONNECTED_467, 
        SYNOPSYS_UNCONNECTED_468, SYNOPSYS_UNCONNECTED_469, 
        SYNOPSYS_UNCONNECTED_470, SYNOPSYS_UNCONNECTED_471, 
        SYNOPSYS_UNCONNECTED_472, SYNOPSYS_UNCONNECTED_473, 
        SYNOPSYS_UNCONNECTED_474, SYNOPSYS_UNCONNECTED_475, 
        SYNOPSYS_UNCONNECTED_476, SYNOPSYS_UNCONNECTED_477, 
        SYNOPSYS_UNCONNECTED_478, SYNOPSYS_UNCONNECTED_479, 
        SYNOPSYS_UNCONNECTED_480, SYNOPSYS_UNCONNECTED_481, 
        SYNOPSYS_UNCONNECTED_482, SYNOPSYS_UNCONNECTED_483, 
        SYNOPSYS_UNCONNECTED_484, SYNOPSYS_UNCONNECTED_485, 
        SYNOPSYS_UNCONNECTED_486, SYNOPSYS_UNCONNECTED_487, 
        SYNOPSYS_UNCONNECTED_488, SYNOPSYS_UNCONNECTED_489, 
        SYNOPSYS_UNCONNECTED_490, SYNOPSYS_UNCONNECTED_491, 
        SYNOPSYS_UNCONNECTED_492}), .ap_ahm4({SYNOPSYS_UNCONNECTED_493, 
        SYNOPSYS_UNCONNECTED_494, SYNOPSYS_UNCONNECTED_495, 
        SYNOPSYS_UNCONNECTED_496, SYNOPSYS_UNCONNECTED_497, 
        SYNOPSYS_UNCONNECTED_498, SYNOPSYS_UNCONNECTED_499, 
        SYNOPSYS_UNCONNECTED_500, SYNOPSYS_UNCONNECTED_501, 
        SYNOPSYS_UNCONNECTED_502, SYNOPSYS_UNCONNECTED_503, 
        SYNOPSYS_UNCONNECTED_504, SYNOPSYS_UNCONNECTED_505, 
        SYNOPSYS_UNCONNECTED_506, SYNOPSYS_UNCONNECTED_507, 
        SYNOPSYS_UNCONNECTED_508, SYNOPSYS_UNCONNECTED_509, 
        SYNOPSYS_UNCONNECTED_510, SYNOPSYS_UNCONNECTED_511, 
        SYNOPSYS_UNCONNECTED_512, SYNOPSYS_UNCONNECTED_513, 
        SYNOPSYS_UNCONNECTED_514, SYNOPSYS_UNCONNECTED_515, 
        SYNOPSYS_UNCONNECTED_516, SYNOPSYS_UNCONNECTED_517, 
        SYNOPSYS_UNCONNECTED_518, SYNOPSYS_UNCONNECTED_519, 
        SYNOPSYS_UNCONNECTED_520, SYNOPSYS_UNCONNECTED_521, 
        SYNOPSYS_UNCONNECTED_522, SYNOPSYS_UNCONNECTED_523, 
        SYNOPSYS_UNCONNECTED_524}), .ap_ahm5({SYNOPSYS_UNCONNECTED_525, 
        SYNOPSYS_UNCONNECTED_526, SYNOPSYS_UNCONNECTED_527, 
        SYNOPSYS_UNCONNECTED_528, SYNOPSYS_UNCONNECTED_529, 
        SYNOPSYS_UNCONNECTED_530, SYNOPSYS_UNCONNECTED_531, 
        SYNOPSYS_UNCONNECTED_532, SYNOPSYS_UNCONNECTED_533, 
        SYNOPSYS_UNCONNECTED_534, SYNOPSYS_UNCONNECTED_535, 
        SYNOPSYS_UNCONNECTED_536, SYNOPSYS_UNCONNECTED_537, 
        SYNOPSYS_UNCONNECTED_538, SYNOPSYS_UNCONNECTED_539, 
        SYNOPSYS_UNCONNECTED_540, SYNOPSYS_UNCONNECTED_541, 
        SYNOPSYS_UNCONNECTED_542, SYNOPSYS_UNCONNECTED_543, 
        SYNOPSYS_UNCONNECTED_544, SYNOPSYS_UNCONNECTED_545, 
        SYNOPSYS_UNCONNECTED_546, SYNOPSYS_UNCONNECTED_547, 
        SYNOPSYS_UNCONNECTED_548, SYNOPSYS_UNCONNECTED_549, 
        SYNOPSYS_UNCONNECTED_550, SYNOPSYS_UNCONNECTED_551, 
        SYNOPSYS_UNCONNECTED_552, SYNOPSYS_UNCONNECTED_553, 
        SYNOPSYS_UNCONNECTED_554, SYNOPSYS_UNCONNECTED_555, 
        SYNOPSYS_UNCONNECTED_556}), .ap_ahm6({SYNOPSYS_UNCONNECTED_557, 
        SYNOPSYS_UNCONNECTED_558, SYNOPSYS_UNCONNECTED_559, 
        SYNOPSYS_UNCONNECTED_560, SYNOPSYS_UNCONNECTED_561, 
        SYNOPSYS_UNCONNECTED_562, SYNOPSYS_UNCONNECTED_563, 
        SYNOPSYS_UNCONNECTED_564, SYNOPSYS_UNCONNECTED_565, 
        SYNOPSYS_UNCONNECTED_566, SYNOPSYS_UNCONNECTED_567, 
        SYNOPSYS_UNCONNECTED_568, SYNOPSYS_UNCONNECTED_569, 
        SYNOPSYS_UNCONNECTED_570, SYNOPSYS_UNCONNECTED_571, 
        SYNOPSYS_UNCONNECTED_572, SYNOPSYS_UNCONNECTED_573, 
        SYNOPSYS_UNCONNECTED_574, SYNOPSYS_UNCONNECTED_575, 
        SYNOPSYS_UNCONNECTED_576, SYNOPSYS_UNCONNECTED_577, 
        SYNOPSYS_UNCONNECTED_578, SYNOPSYS_UNCONNECTED_579, 
        SYNOPSYS_UNCONNECTED_580, SYNOPSYS_UNCONNECTED_581, 
        SYNOPSYS_UNCONNECTED_582, SYNOPSYS_UNCONNECTED_583, 
        SYNOPSYS_UNCONNECTED_584, SYNOPSYS_UNCONNECTED_585, 
        SYNOPSYS_UNCONNECTED_586, SYNOPSYS_UNCONNECTED_587, 
        SYNOPSYS_UNCONNECTED_588}), .ap_ahm7({SYNOPSYS_UNCONNECTED_589, 
        SYNOPSYS_UNCONNECTED_590, SYNOPSYS_UNCONNECTED_591, 
        SYNOPSYS_UNCONNECTED_592, SYNOPSYS_UNCONNECTED_593, 
        SYNOPSYS_UNCONNECTED_594, SYNOPSYS_UNCONNECTED_595, 
        SYNOPSYS_UNCONNECTED_596, SYNOPSYS_UNCONNECTED_597, 
        SYNOPSYS_UNCONNECTED_598, SYNOPSYS_UNCONNECTED_599, 
        SYNOPSYS_UNCONNECTED_600, SYNOPSYS_UNCONNECTED_601, 
        SYNOPSYS_UNCONNECTED_602, SYNOPSYS_UNCONNECTED_603, 
        SYNOPSYS_UNCONNECTED_604, SYNOPSYS_UNCONNECTED_605, 
        SYNOPSYS_UNCONNECTED_606, SYNOPSYS_UNCONNECTED_607, 
        SYNOPSYS_UNCONNECTED_608, SYNOPSYS_UNCONNECTED_609, 
        SYNOPSYS_UNCONNECTED_610, SYNOPSYS_UNCONNECTED_611, 
        SYNOPSYS_UNCONNECTED_612, SYNOPSYS_UNCONNECTED_613, 
        SYNOPSYS_UNCONNECTED_614, SYNOPSYS_UNCONNECTED_615, 
        SYNOPSYS_UNCONNECTED_616, SYNOPSYS_UNCONNECTED_617, 
        SYNOPSYS_UNCONNECTED_618, SYNOPSYS_UNCONNECTED_619, 
        SYNOPSYS_UNCONNECTED_620}), .actionpt_status_r(actionpt_status_r), 
        .actionpt_brk_a(actionpt_hit_a), .actionpt_swi_a(actionpt_swi_a), 
        .en_debug_r(en_debug_r) );
  NBUFFX2_RVT U133 ( .A(rst_a), .Y(n165) );
endmodule


module cpu_isle_quarc_0 ( clk_ungated, code_ram_rdata, rst_a, 
        ctrl_cpu_start_sync_r, l_irq_4, l_irq_5, l_irq_6, l_irq_7, l_irq_8, 
        l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13, l_irq_14, l_irq_15, 
        l_irq_16, l_irq_17, l_irq_18, l_irq_19, test_mode, clk, clk_debug, 
        ibus_busy, mem_access, memory_error, h_addr, h_dataw, h_write, h_read, 
        aux_access, core_access, ldvalid, sync_queue_idle, debug_if_r, 
        dmp_mload, dmp_mstore, is_local_ram, mwait, dmp_holdup12, 
        misaligned_int, q_ldvalid, loc_ldvalid, is_peripheral, q_busy, 
        cgm_queue_idle, pcp_rd_rq, pcp_wr_rq, drd, dmp_dwr, dmp_en3, dmp_addr, 
        dmp_size, dmp_sex, hold_loc, is_code_ram, code_dmi_req, code_dmi_addr, 
        code_dmi_wdata, code_dmi_wr, code_dmi_be, arc_start_a, debug_if_a, 
        halt, xstep, misaligned_err, code_ram_addr, code_ram_wdata, 
        code_ram_wr, code_ram_be, code_ram_ck_en, en, wd_clear, ck_disable, 
        ck_dmp_gated, en_debug_r, en3, lpending, mload, mstore, nocache, sex, 
        size, dc_disable_r, max_one_lpend, mc_addr, dwr, hold_host, code_drd, 
        code_ldvalid_r, code_dmi_rdata, noaccess, en_misaligned, 
        reset_applied_r, power_toggle, lram_base, pc_sel_r, h_datar );
  input [31:0] code_ram_rdata;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [31:0] drd;
  input [31:0] dmp_dwr;
  input [31:0] dmp_addr;
  input [1:0] dmp_size;
  input [31:0] code_dmi_addr;
  input [31:0] code_dmi_wdata;
  input [3:0] code_dmi_be;
  output [16:0] code_ram_addr;
  output [31:0] code_ram_wdata;
  output [3:0] code_ram_be;
  output [1:0] size;
  output [31:0] mc_addr;
  output [31:0] dwr;
  output [31:0] code_drd;
  output [31:0] code_dmi_rdata;
  output [23:19] lram_base;
  output [31:0] h_datar;
  input clk_ungated, rst_a, ctrl_cpu_start_sync_r, l_irq_4, l_irq_5, l_irq_6,
         l_irq_7, l_irq_8, l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13,
         l_irq_14, l_irq_15, l_irq_16, l_irq_17, l_irq_18, l_irq_19, test_mode,
         clk, clk_debug, ibus_busy, mem_access, memory_error, h_write, h_read,
         aux_access, core_access, ldvalid, sync_queue_idle, debug_if_r,
         dmp_mload, dmp_mstore, is_local_ram, mwait, dmp_holdup12,
         misaligned_int, q_ldvalid, loc_ldvalid, is_peripheral, q_busy,
         cgm_queue_idle, pcp_rd_rq, pcp_wr_rq, dmp_en3, dmp_sex, hold_loc,
         is_code_ram, code_dmi_req, code_dmi_wr, arc_start_a, debug_if_a, halt,
         xstep, misaligned_err;
  output code_ram_wr, code_ram_ck_en, en, wd_clear, ck_disable, ck_dmp_gated,
         en_debug_r, en3, lpending, mload, mstore, nocache, sex, dc_disable_r,
         max_one_lpend, hold_host, code_ldvalid_r, noaccess, en_misaligned,
         reset_applied_r, power_toggle, pc_sel_r;
  wire   n1025, n1026, n1027, n1028, n1029, n1030, n1031, n1032, n1033, i_s1en,
         i_s2en, i_en2, i_mstore2b, i_p2iv, i_p2sleep_inst, i_en2b, i_p2b_iv,
         i_p3iv, i_p3condtrue, i_p3setflags, i_x_idecode3, i_p3wb_en, i_p3lr,
         i_p3sr, i_aux_write, i_aux_read, i_wben, i_sc_reg1, i_sc_reg2,
         i_uxreg_hit, i_actionhalt, i_actionpt_swi_a, i_actionpt_pc_brk_a,
         i_p2_ap_stall_a, i_ivalid_aligned, i_ivic, i_loop_kill_p1_a,
         i_loop_int_holdoff_a, i_loopend_hit_a, i_sleeping, i_sleeping_r2,
         i_mulatwork_r, i_e1flag_r, i_e2flag_r, i_aligner_do_pc_plus_8,
         i_aligner_pc_enable, i_ivalid, i_p1inst_16, i_do_loop_a, i_p1int,
         i_p2int, i_p2bint, i_p3int, i_pcounter_jmp_restart_r, i_x_idecode2b,
         i_x_snglec_wben, i_en1, i_ifetch_aligned, i_pcen, i_pcen_niv,
         i_brk_inst_a, i_p2_brcc_instr_a, i_p2_dopred, i_p2_dorel,
         i_p2_lp_instr, i_p2condtrue, i_p2limm, i_p2b_abs_op, i_p2b_alu_op_1_,
         i_p2b_arithiv, i_p2b_blcc_a, i_p2b_condtrue, i_p2b_delay_slot,
         i_p2b_dojcc, i_p2b_jlcc_a, i_p2b_limm, i_p2b_lr, i_p2b_neg_op,
         i_p2b_not_op, i_p2b_setflags, i_p2b_shift_by_one_a,
         i_p2b_shift_by_three_a, i_p2b_shift_by_two_a, i_p2b_shift_by_zero_a,
         i_p2b_shimm_s1_a, i_p2b_shimm_s2_a, i_p2b_jmp_holdup_a, i_en3_niv_a,
         i_ldvalid_wb, i_p3_alu_absiv, i_p3_alu_arithiv, i_p3_alu_logiciv,
         i_p3_alu_snglopiv, i_p3_brcc_instr_a, i_p3_flag_instr,
         i_p3_sync_instr, i_p3_max_instr, i_p3_min_instr, i_p3dolink,
         i_sc_load1, i_sc_load2, i_p4_docmprel, i_loopcount_hit_a,
         i_p4_disable_r, i_kill_p1_nlp_a, i_kill_p2_a, i_kill_tagged_p1,
         i_x_p3_brl_decode_16_r, i_x_p3_brl_decode_32_r, i_x_p3_norm_decode_r,
         i_x_p3_snorm_decode_r, i_x_p3_swap_decode_r, i_x_flgen, i_p3ilev1,
         i_ctrl_cpu_start_r, i_misaligned_target, i_pc_is_linear_r,
         i_aux_pc32hit, i_s2val_inverted_r, i_aux_st_mulhi_a, i_actionpt_hit_a,
         n1035, n1036, n1037, n1038, n1039, n1040, n1041, n1042, n1043, n1044,
         n1045, n1046, n1047, n1048, n1049, n1050, n1051, n1052, n1053, n1054,
         SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116,
         SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118,
         SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120,
         SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122,
         SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124,
         SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126,
         SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128,
         SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130,
         SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132,
         SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134,
         SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136,
         SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138,
         SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140,
         SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142,
         SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144,
         SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146,
         SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148,
         SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150,
         SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152,
         SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154,
         SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156,
         SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158,
         SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160,
         SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162,
         SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164,
         SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166,
         SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168,
         SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170,
         SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172,
         SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174,
         SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176,
         SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178,
         SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180,
         SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182,
         SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184,
         SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186,
         SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188,
         SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190,
         SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192,
         SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194,
         SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196,
         SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198,
         SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200,
         SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202,
         SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204,
         SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206,
         SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208,
         SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210,
         SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212,
         SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214,
         SYNOPSYS_UNCONNECTED_215, SYNOPSYS_UNCONNECTED_216,
         SYNOPSYS_UNCONNECTED_217, SYNOPSYS_UNCONNECTED_218,
         SYNOPSYS_UNCONNECTED_219, SYNOPSYS_UNCONNECTED_220,
         SYNOPSYS_UNCONNECTED_221, SYNOPSYS_UNCONNECTED_222,
         SYNOPSYS_UNCONNECTED_223, SYNOPSYS_UNCONNECTED_224,
         SYNOPSYS_UNCONNECTED_225, SYNOPSYS_UNCONNECTED_226,
         SYNOPSYS_UNCONNECTED_227, SYNOPSYS_UNCONNECTED_228,
         SYNOPSYS_UNCONNECTED_229, SYNOPSYS_UNCONNECTED_230,
         SYNOPSYS_UNCONNECTED_231, SYNOPSYS_UNCONNECTED_232,
         SYNOPSYS_UNCONNECTED_233, SYNOPSYS_UNCONNECTED_234,
         SYNOPSYS_UNCONNECTED_235, SYNOPSYS_UNCONNECTED_236,
         SYNOPSYS_UNCONNECTED_237, SYNOPSYS_UNCONNECTED_238,
         SYNOPSYS_UNCONNECTED_239, SYNOPSYS_UNCONNECTED_240,
         SYNOPSYS_UNCONNECTED_241, SYNOPSYS_UNCONNECTED_242,
         SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244,
         SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246,
         SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248,
         SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250,
         SYNOPSYS_UNCONNECTED_251, SYNOPSYS_UNCONNECTED_252,
         SYNOPSYS_UNCONNECTED_253, SYNOPSYS_UNCONNECTED_254,
         SYNOPSYS_UNCONNECTED_255, SYNOPSYS_UNCONNECTED_256,
         SYNOPSYS_UNCONNECTED_257, SYNOPSYS_UNCONNECTED_258,
         SYNOPSYS_UNCONNECTED_259, SYNOPSYS_UNCONNECTED_260,
         SYNOPSYS_UNCONNECTED_261, SYNOPSYS_UNCONNECTED_262,
         SYNOPSYS_UNCONNECTED_263, SYNOPSYS_UNCONNECTED_264,
         SYNOPSYS_UNCONNECTED_265, SYNOPSYS_UNCONNECTED_266,
         SYNOPSYS_UNCONNECTED_267, SYNOPSYS_UNCONNECTED_268,
         SYNOPSYS_UNCONNECTED_269, SYNOPSYS_UNCONNECTED_270,
         SYNOPSYS_UNCONNECTED_271, SYNOPSYS_UNCONNECTED_272,
         SYNOPSYS_UNCONNECTED_273, SYNOPSYS_UNCONNECTED_274,
         SYNOPSYS_UNCONNECTED_275, SYNOPSYS_UNCONNECTED_276,
         SYNOPSYS_UNCONNECTED_277, SYNOPSYS_UNCONNECTED_278,
         SYNOPSYS_UNCONNECTED_279, SYNOPSYS_UNCONNECTED_280,
         SYNOPSYS_UNCONNECTED_281, SYNOPSYS_UNCONNECTED_282,
         SYNOPSYS_UNCONNECTED_283, SYNOPSYS_UNCONNECTED_284,
         SYNOPSYS_UNCONNECTED_285, SYNOPSYS_UNCONNECTED_286,
         SYNOPSYS_UNCONNECTED_287, SYNOPSYS_UNCONNECTED_288,
         SYNOPSYS_UNCONNECTED_289, SYNOPSYS_UNCONNECTED_290,
         SYNOPSYS_UNCONNECTED_291, SYNOPSYS_UNCONNECTED_292,
         SYNOPSYS_UNCONNECTED_293, SYNOPSYS_UNCONNECTED_294,
         SYNOPSYS_UNCONNECTED_295, SYNOPSYS_UNCONNECTED_296,
         SYNOPSYS_UNCONNECTED_297, SYNOPSYS_UNCONNECTED_298,
         SYNOPSYS_UNCONNECTED_299, SYNOPSYS_UNCONNECTED_300,
         SYNOPSYS_UNCONNECTED_301, SYNOPSYS_UNCONNECTED_302,
         SYNOPSYS_UNCONNECTED_303, SYNOPSYS_UNCONNECTED_304,
         SYNOPSYS_UNCONNECTED_305, SYNOPSYS_UNCONNECTED_306,
         SYNOPSYS_UNCONNECTED_307, SYNOPSYS_UNCONNECTED_308,
         SYNOPSYS_UNCONNECTED_309, SYNOPSYS_UNCONNECTED_310,
         SYNOPSYS_UNCONNECTED_311, SYNOPSYS_UNCONNECTED_312,
         SYNOPSYS_UNCONNECTED_313, SYNOPSYS_UNCONNECTED_314,
         SYNOPSYS_UNCONNECTED_315, SYNOPSYS_UNCONNECTED_316,
         SYNOPSYS_UNCONNECTED_317, SYNOPSYS_UNCONNECTED_318,
         SYNOPSYS_UNCONNECTED_319, SYNOPSYS_UNCONNECTED_320,
         SYNOPSYS_UNCONNECTED_321, SYNOPSYS_UNCONNECTED_322,
         SYNOPSYS_UNCONNECTED_323, SYNOPSYS_UNCONNECTED_324,
         SYNOPSYS_UNCONNECTED_325, SYNOPSYS_UNCONNECTED_326,
         SYNOPSYS_UNCONNECTED_327, SYNOPSYS_UNCONNECTED_328,
         SYNOPSYS_UNCONNECTED_329, SYNOPSYS_UNCONNECTED_330,
         SYNOPSYS_UNCONNECTED_331, SYNOPSYS_UNCONNECTED_332,
         SYNOPSYS_UNCONNECTED_333, SYNOPSYS_UNCONNECTED_334,
         SYNOPSYS_UNCONNECTED_335, SYNOPSYS_UNCONNECTED_336,
         SYNOPSYS_UNCONNECTED_337, SYNOPSYS_UNCONNECTED_338,
         SYNOPSYS_UNCONNECTED_339, SYNOPSYS_UNCONNECTED_340,
         SYNOPSYS_UNCONNECTED_341, SYNOPSYS_UNCONNECTED_342,
         SYNOPSYS_UNCONNECTED_343, SYNOPSYS_UNCONNECTED_344,
         SYNOPSYS_UNCONNECTED_345, SYNOPSYS_UNCONNECTED_346,
         SYNOPSYS_UNCONNECTED_347, SYNOPSYS_UNCONNECTED_348,
         SYNOPSYS_UNCONNECTED_349, SYNOPSYS_UNCONNECTED_350,
         SYNOPSYS_UNCONNECTED_351, SYNOPSYS_UNCONNECTED_352,
         SYNOPSYS_UNCONNECTED_353, SYNOPSYS_UNCONNECTED_354,
         SYNOPSYS_UNCONNECTED_355, SYNOPSYS_UNCONNECTED_356,
         SYNOPSYS_UNCONNECTED_357, SYNOPSYS_UNCONNECTED_358,
         SYNOPSYS_UNCONNECTED_359, SYNOPSYS_UNCONNECTED_360,
         SYNOPSYS_UNCONNECTED_361, SYNOPSYS_UNCONNECTED_362,
         SYNOPSYS_UNCONNECTED_363, SYNOPSYS_UNCONNECTED_364,
         SYNOPSYS_UNCONNECTED_365, SYNOPSYS_UNCONNECTED_366,
         SYNOPSYS_UNCONNECTED_367, SYNOPSYS_UNCONNECTED_368,
         SYNOPSYS_UNCONNECTED_369, SYNOPSYS_UNCONNECTED_370,
         SYNOPSYS_UNCONNECTED_371, SYNOPSYS_UNCONNECTED_372,
         SYNOPSYS_UNCONNECTED_373, SYNOPSYS_UNCONNECTED_374,
         SYNOPSYS_UNCONNECTED_375, SYNOPSYS_UNCONNECTED_376,
         SYNOPSYS_UNCONNECTED_377, SYNOPSYS_UNCONNECTED_378,
         SYNOPSYS_UNCONNECTED_379, SYNOPSYS_UNCONNECTED_380,
         SYNOPSYS_UNCONNECTED_381, SYNOPSYS_UNCONNECTED_382,
         SYNOPSYS_UNCONNECTED_383, SYNOPSYS_UNCONNECTED_384,
         SYNOPSYS_UNCONNECTED_385, SYNOPSYS_UNCONNECTED_386,
         SYNOPSYS_UNCONNECTED_387, SYNOPSYS_UNCONNECTED_388,
         SYNOPSYS_UNCONNECTED_389, SYNOPSYS_UNCONNECTED_390,
         SYNOPSYS_UNCONNECTED_391, SYNOPSYS_UNCONNECTED_392,
         SYNOPSYS_UNCONNECTED_393, SYNOPSYS_UNCONNECTED_394,
         SYNOPSYS_UNCONNECTED_395, SYNOPSYS_UNCONNECTED_396,
         SYNOPSYS_UNCONNECTED_397, SYNOPSYS_UNCONNECTED_398,
         SYNOPSYS_UNCONNECTED_399, SYNOPSYS_UNCONNECTED_400,
         SYNOPSYS_UNCONNECTED_401, SYNOPSYS_UNCONNECTED_402,
         SYNOPSYS_UNCONNECTED_403, SYNOPSYS_UNCONNECTED_404,
         SYNOPSYS_UNCONNECTED_405, SYNOPSYS_UNCONNECTED_406,
         SYNOPSYS_UNCONNECTED_407, SYNOPSYS_UNCONNECTED_408,
         SYNOPSYS_UNCONNECTED_409, SYNOPSYS_UNCONNECTED_410,
         SYNOPSYS_UNCONNECTED_411, SYNOPSYS_UNCONNECTED_412,
         SYNOPSYS_UNCONNECTED_413, SYNOPSYS_UNCONNECTED_414,
         SYNOPSYS_UNCONNECTED_415, SYNOPSYS_UNCONNECTED_416,
         SYNOPSYS_UNCONNECTED_417, SYNOPSYS_UNCONNECTED_418,
         SYNOPSYS_UNCONNECTED_419, SYNOPSYS_UNCONNECTED_420,
         SYNOPSYS_UNCONNECTED_421, SYNOPSYS_UNCONNECTED_422,
         SYNOPSYS_UNCONNECTED_423, SYNOPSYS_UNCONNECTED_424,
         SYNOPSYS_UNCONNECTED_425, SYNOPSYS_UNCONNECTED_426,
         SYNOPSYS_UNCONNECTED_427, SYNOPSYS_UNCONNECTED_428,
         SYNOPSYS_UNCONNECTED_429, SYNOPSYS_UNCONNECTED_430,
         SYNOPSYS_UNCONNECTED_431, SYNOPSYS_UNCONNECTED_432,
         SYNOPSYS_UNCONNECTED_433, SYNOPSYS_UNCONNECTED_434,
         SYNOPSYS_UNCONNECTED_435, SYNOPSYS_UNCONNECTED_436,
         SYNOPSYS_UNCONNECTED_437, SYNOPSYS_UNCONNECTED_438,
         SYNOPSYS_UNCONNECTED_439, SYNOPSYS_UNCONNECTED_440,
         SYNOPSYS_UNCONNECTED_441, SYNOPSYS_UNCONNECTED_442,
         SYNOPSYS_UNCONNECTED_443, SYNOPSYS_UNCONNECTED_444,
         SYNOPSYS_UNCONNECTED_445, SYNOPSYS_UNCONNECTED_446,
         SYNOPSYS_UNCONNECTED_447, SYNOPSYS_UNCONNECTED_448,
         SYNOPSYS_UNCONNECTED_449, SYNOPSYS_UNCONNECTED_450,
         SYNOPSYS_UNCONNECTED_451, SYNOPSYS_UNCONNECTED_452,
         SYNOPSYS_UNCONNECTED_453, SYNOPSYS_UNCONNECTED_454,
         SYNOPSYS_UNCONNECTED_455, SYNOPSYS_UNCONNECTED_456,
         SYNOPSYS_UNCONNECTED_457, SYNOPSYS_UNCONNECTED_458,
         SYNOPSYS_UNCONNECTED_459, SYNOPSYS_UNCONNECTED_460,
         SYNOPSYS_UNCONNECTED_461, SYNOPSYS_UNCONNECTED_462,
         SYNOPSYS_UNCONNECTED_463, SYNOPSYS_UNCONNECTED_464,
         SYNOPSYS_UNCONNECTED_465, SYNOPSYS_UNCONNECTED_466,
         SYNOPSYS_UNCONNECTED_467, SYNOPSYS_UNCONNECTED_468,
         SYNOPSYS_UNCONNECTED_469, SYNOPSYS_UNCONNECTED_470,
         SYNOPSYS_UNCONNECTED_471, SYNOPSYS_UNCONNECTED_472,
         SYNOPSYS_UNCONNECTED_473, SYNOPSYS_UNCONNECTED_474,
         SYNOPSYS_UNCONNECTED_475, SYNOPSYS_UNCONNECTED_476,
         SYNOPSYS_UNCONNECTED_477, SYNOPSYS_UNCONNECTED_478,
         SYNOPSYS_UNCONNECTED_479, SYNOPSYS_UNCONNECTED_480,
         SYNOPSYS_UNCONNECTED_481, SYNOPSYS_UNCONNECTED_482,
         SYNOPSYS_UNCONNECTED_483, SYNOPSYS_UNCONNECTED_484,
         SYNOPSYS_UNCONNECTED_485, SYNOPSYS_UNCONNECTED_486,
         SYNOPSYS_UNCONNECTED_487, SYNOPSYS_UNCONNECTED_488,
         SYNOPSYS_UNCONNECTED_489, SYNOPSYS_UNCONNECTED_490,
         SYNOPSYS_UNCONNECTED_491, SYNOPSYS_UNCONNECTED_492,
         SYNOPSYS_UNCONNECTED_493, SYNOPSYS_UNCONNECTED_494,
         SYNOPSYS_UNCONNECTED_495, SYNOPSYS_UNCONNECTED_496,
         SYNOPSYS_UNCONNECTED_497, SYNOPSYS_UNCONNECTED_498,
         SYNOPSYS_UNCONNECTED_499, SYNOPSYS_UNCONNECTED_500,
         SYNOPSYS_UNCONNECTED_501, SYNOPSYS_UNCONNECTED_502,
         SYNOPSYS_UNCONNECTED_503, SYNOPSYS_UNCONNECTED_504,
         SYNOPSYS_UNCONNECTED_505, SYNOPSYS_UNCONNECTED_506,
         SYNOPSYS_UNCONNECTED_507, SYNOPSYS_UNCONNECTED_508,
         SYNOPSYS_UNCONNECTED_509, SYNOPSYS_UNCONNECTED_510,
         SYNOPSYS_UNCONNECTED_511, SYNOPSYS_UNCONNECTED_512,
         SYNOPSYS_UNCONNECTED_513, SYNOPSYS_UNCONNECTED_514,
         SYNOPSYS_UNCONNECTED_515, SYNOPSYS_UNCONNECTED_516,
         SYNOPSYS_UNCONNECTED_517, SYNOPSYS_UNCONNECTED_518,
         SYNOPSYS_UNCONNECTED_519, SYNOPSYS_UNCONNECTED_520,
         SYNOPSYS_UNCONNECTED_521, SYNOPSYS_UNCONNECTED_522,
         SYNOPSYS_UNCONNECTED_523, SYNOPSYS_UNCONNECTED_524,
         SYNOPSYS_UNCONNECTED_525, SYNOPSYS_UNCONNECTED_526,
         SYNOPSYS_UNCONNECTED_527, SYNOPSYS_UNCONNECTED_528,
         SYNOPSYS_UNCONNECTED_529, SYNOPSYS_UNCONNECTED_530,
         SYNOPSYS_UNCONNECTED_531, SYNOPSYS_UNCONNECTED_532,
         SYNOPSYS_UNCONNECTED_533, SYNOPSYS_UNCONNECTED_534,
         SYNOPSYS_UNCONNECTED_535, SYNOPSYS_UNCONNECTED_536,
         SYNOPSYS_UNCONNECTED_537, SYNOPSYS_UNCONNECTED_538,
         SYNOPSYS_UNCONNECTED_539, SYNOPSYS_UNCONNECTED_540,
         SYNOPSYS_UNCONNECTED_541, SYNOPSYS_UNCONNECTED_542,
         SYNOPSYS_UNCONNECTED_543, SYNOPSYS_UNCONNECTED_544,
         SYNOPSYS_UNCONNECTED_545, SYNOPSYS_UNCONNECTED_546,
         SYNOPSYS_UNCONNECTED_547, SYNOPSYS_UNCONNECTED_548,
         SYNOPSYS_UNCONNECTED_549, SYNOPSYS_UNCONNECTED_550,
         SYNOPSYS_UNCONNECTED_551, SYNOPSYS_UNCONNECTED_552,
         SYNOPSYS_UNCONNECTED_553, SYNOPSYS_UNCONNECTED_554,
         SYNOPSYS_UNCONNECTED_555, SYNOPSYS_UNCONNECTED_556,
         SYNOPSYS_UNCONNECTED_557, SYNOPSYS_UNCONNECTED_558,
         SYNOPSYS_UNCONNECTED_559, SYNOPSYS_UNCONNECTED_560,
         SYNOPSYS_UNCONNECTED_561, SYNOPSYS_UNCONNECTED_562,
         SYNOPSYS_UNCONNECTED_563, SYNOPSYS_UNCONNECTED_564,
         SYNOPSYS_UNCONNECTED_565, SYNOPSYS_UNCONNECTED_566,
         SYNOPSYS_UNCONNECTED_567, SYNOPSYS_UNCONNECTED_568,
         SYNOPSYS_UNCONNECTED_569, SYNOPSYS_UNCONNECTED_570,
         SYNOPSYS_UNCONNECTED_571, SYNOPSYS_UNCONNECTED_572,
         SYNOPSYS_UNCONNECTED_573, SYNOPSYS_UNCONNECTED_574,
         SYNOPSYS_UNCONNECTED_575, SYNOPSYS_UNCONNECTED_576,
         SYNOPSYS_UNCONNECTED_577, SYNOPSYS_UNCONNECTED_578,
         SYNOPSYS_UNCONNECTED_579, SYNOPSYS_UNCONNECTED_580,
         SYNOPSYS_UNCONNECTED_581, SYNOPSYS_UNCONNECTED_582,
         SYNOPSYS_UNCONNECTED_583, SYNOPSYS_UNCONNECTED_584,
         SYNOPSYS_UNCONNECTED_585, SYNOPSYS_UNCONNECTED_586,
         SYNOPSYS_UNCONNECTED_587, SYNOPSYS_UNCONNECTED_588,
         SYNOPSYS_UNCONNECTED_589, SYNOPSYS_UNCONNECTED_590,
         SYNOPSYS_UNCONNECTED_591, SYNOPSYS_UNCONNECTED_592,
         SYNOPSYS_UNCONNECTED_593, SYNOPSYS_UNCONNECTED_594,
         SYNOPSYS_UNCONNECTED_595, SYNOPSYS_UNCONNECTED_596,
         SYNOPSYS_UNCONNECTED_597, SYNOPSYS_UNCONNECTED_598,
         SYNOPSYS_UNCONNECTED_599, SYNOPSYS_UNCONNECTED_600,
         SYNOPSYS_UNCONNECTED_601, SYNOPSYS_UNCONNECTED_602,
         SYNOPSYS_UNCONNECTED_603, SYNOPSYS_UNCONNECTED_604,
         SYNOPSYS_UNCONNECTED_605, SYNOPSYS_UNCONNECTED_606,
         SYNOPSYS_UNCONNECTED_607, SYNOPSYS_UNCONNECTED_608,
         SYNOPSYS_UNCONNECTED_609, SYNOPSYS_UNCONNECTED_610,
         SYNOPSYS_UNCONNECTED_611, SYNOPSYS_UNCONNECTED_612,
         SYNOPSYS_UNCONNECTED_613, SYNOPSYS_UNCONNECTED_614,
         SYNOPSYS_UNCONNECTED_615, SYNOPSYS_UNCONNECTED_616,
         SYNOPSYS_UNCONNECTED_617, SYNOPSYS_UNCONNECTED_618,
         SYNOPSYS_UNCONNECTED_619, SYNOPSYS_UNCONNECTED_620,
         SYNOPSYS_UNCONNECTED_621, SYNOPSYS_UNCONNECTED_622,
         SYNOPSYS_UNCONNECTED_623, SYNOPSYS_UNCONNECTED_624,
         SYNOPSYS_UNCONNECTED_625, SYNOPSYS_UNCONNECTED_626,
         SYNOPSYS_UNCONNECTED_627, SYNOPSYS_UNCONNECTED_628,
         SYNOPSYS_UNCONNECTED_629, SYNOPSYS_UNCONNECTED_630,
         SYNOPSYS_UNCONNECTED_631, SYNOPSYS_UNCONNECTED_632,
         SYNOPSYS_UNCONNECTED_633, SYNOPSYS_UNCONNECTED_634,
         SYNOPSYS_UNCONNECTED_635, SYNOPSYS_UNCONNECTED_636,
         SYNOPSYS_UNCONNECTED_637, SYNOPSYS_UNCONNECTED_638,
         SYNOPSYS_UNCONNECTED_639, SYNOPSYS_UNCONNECTED_640,
         SYNOPSYS_UNCONNECTED_641, SYNOPSYS_UNCONNECTED_642,
         SYNOPSYS_UNCONNECTED_643, SYNOPSYS_UNCONNECTED_644,
         SYNOPSYS_UNCONNECTED_645, SYNOPSYS_UNCONNECTED_646,
         SYNOPSYS_UNCONNECTED_647, SYNOPSYS_UNCONNECTED_648,
         SYNOPSYS_UNCONNECTED_649, SYNOPSYS_UNCONNECTED_650,
         SYNOPSYS_UNCONNECTED_651, SYNOPSYS_UNCONNECTED_652,
         SYNOPSYS_UNCONNECTED_653, SYNOPSYS_UNCONNECTED_654,
         SYNOPSYS_UNCONNECTED_655, SYNOPSYS_UNCONNECTED_656,
         SYNOPSYS_UNCONNECTED_657, SYNOPSYS_UNCONNECTED_658,
         SYNOPSYS_UNCONNECTED_659, SYNOPSYS_UNCONNECTED_660,
         SYNOPSYS_UNCONNECTED_661, SYNOPSYS_UNCONNECTED_662,
         SYNOPSYS_UNCONNECTED_663, SYNOPSYS_UNCONNECTED_664,
         SYNOPSYS_UNCONNECTED_665, SYNOPSYS_UNCONNECTED_666,
         SYNOPSYS_UNCONNECTED_667, SYNOPSYS_UNCONNECTED_668,
         SYNOPSYS_UNCONNECTED_669, SYNOPSYS_UNCONNECTED_670,
         SYNOPSYS_UNCONNECTED_671, SYNOPSYS_UNCONNECTED_672,
         SYNOPSYS_UNCONNECTED_673, SYNOPSYS_UNCONNECTED_674,
         SYNOPSYS_UNCONNECTED_675, SYNOPSYS_UNCONNECTED_676,
         SYNOPSYS_UNCONNECTED_677, SYNOPSYS_UNCONNECTED_678,
         SYNOPSYS_UNCONNECTED_679, SYNOPSYS_UNCONNECTED_680,
         SYNOPSYS_UNCONNECTED_681, SYNOPSYS_UNCONNECTED_682,
         SYNOPSYS_UNCONNECTED_683, SYNOPSYS_UNCONNECTED_684,
         SYNOPSYS_UNCONNECTED_685, SYNOPSYS_UNCONNECTED_686,
         SYNOPSYS_UNCONNECTED_687, SYNOPSYS_UNCONNECTED_688,
         SYNOPSYS_UNCONNECTED_689, SYNOPSYS_UNCONNECTED_690,
         SYNOPSYS_UNCONNECTED_691, SYNOPSYS_UNCONNECTED_692,
         SYNOPSYS_UNCONNECTED_693, SYNOPSYS_UNCONNECTED_694,
         SYNOPSYS_UNCONNECTED_695, SYNOPSYS_UNCONNECTED_696,
         SYNOPSYS_UNCONNECTED_697, SYNOPSYS_UNCONNECTED_698,
         SYNOPSYS_UNCONNECTED_699, SYNOPSYS_UNCONNECTED_700,
         SYNOPSYS_UNCONNECTED_701, SYNOPSYS_UNCONNECTED_702,
         SYNOPSYS_UNCONNECTED_703, SYNOPSYS_UNCONNECTED_704,
         SYNOPSYS_UNCONNECTED_705, SYNOPSYS_UNCONNECTED_706,
         SYNOPSYS_UNCONNECTED_707, SYNOPSYS_UNCONNECTED_708,
         SYNOPSYS_UNCONNECTED_709, SYNOPSYS_UNCONNECTED_710,
         SYNOPSYS_UNCONNECTED_711, SYNOPSYS_UNCONNECTED_712,
         SYNOPSYS_UNCONNECTED_713, SYNOPSYS_UNCONNECTED_714,
         SYNOPSYS_UNCONNECTED_715, SYNOPSYS_UNCONNECTED_716,
         SYNOPSYS_UNCONNECTED_717, SYNOPSYS_UNCONNECTED_718,
         SYNOPSYS_UNCONNECTED_719, SYNOPSYS_UNCONNECTED_720,
         SYNOPSYS_UNCONNECTED_721, SYNOPSYS_UNCONNECTED_722,
         SYNOPSYS_UNCONNECTED_723, SYNOPSYS_UNCONNECTED_724,
         SYNOPSYS_UNCONNECTED_725, SYNOPSYS_UNCONNECTED_726,
         SYNOPSYS_UNCONNECTED_727, SYNOPSYS_UNCONNECTED_728,
         SYNOPSYS_UNCONNECTED_729, SYNOPSYS_UNCONNECTED_730,
         SYNOPSYS_UNCONNECTED_731, SYNOPSYS_UNCONNECTED_732,
         SYNOPSYS_UNCONNECTED_733, SYNOPSYS_UNCONNECTED_734,
         SYNOPSYS_UNCONNECTED_735, SYNOPSYS_UNCONNECTED_736,
         SYNOPSYS_UNCONNECTED_737, SYNOPSYS_UNCONNECTED_738,
         SYNOPSYS_UNCONNECTED_739, SYNOPSYS_UNCONNECTED_740,
         SYNOPSYS_UNCONNECTED_741, SYNOPSYS_UNCONNECTED_742,
         SYNOPSYS_UNCONNECTED_743, SYNOPSYS_UNCONNECTED_744,
         SYNOPSYS_UNCONNECTED_745, SYNOPSYS_UNCONNECTED_746,
         SYNOPSYS_UNCONNECTED_747, SYNOPSYS_UNCONNECTED_748,
         SYNOPSYS_UNCONNECTED_749, SYNOPSYS_UNCONNECTED_750,
         SYNOPSYS_UNCONNECTED_751, SYNOPSYS_UNCONNECTED_752,
         SYNOPSYS_UNCONNECTED_753, SYNOPSYS_UNCONNECTED_754,
         SYNOPSYS_UNCONNECTED_755, SYNOPSYS_UNCONNECTED_756,
         SYNOPSYS_UNCONNECTED_757, SYNOPSYS_UNCONNECTED_758,
         SYNOPSYS_UNCONNECTED_759, SYNOPSYS_UNCONNECTED_760,
         SYNOPSYS_UNCONNECTED_761, SYNOPSYS_UNCONNECTED_762,
         SYNOPSYS_UNCONNECTED_763, SYNOPSYS_UNCONNECTED_764,
         SYNOPSYS_UNCONNECTED_765, SYNOPSYS_UNCONNECTED_766,
         SYNOPSYS_UNCONNECTED_767, SYNOPSYS_UNCONNECTED_768,
         SYNOPSYS_UNCONNECTED_769, SYNOPSYS_UNCONNECTED_770,
         SYNOPSYS_UNCONNECTED_771, SYNOPSYS_UNCONNECTED_772,
         SYNOPSYS_UNCONNECTED_773, SYNOPSYS_UNCONNECTED_774,
         SYNOPSYS_UNCONNECTED_775, SYNOPSYS_UNCONNECTED_776,
         SYNOPSYS_UNCONNECTED_777, SYNOPSYS_UNCONNECTED_778,
         SYNOPSYS_UNCONNECTED_779, SYNOPSYS_UNCONNECTED_780,
         SYNOPSYS_UNCONNECTED_781, SYNOPSYS_UNCONNECTED_782,
         SYNOPSYS_UNCONNECTED_783, SYNOPSYS_UNCONNECTED_784,
         SYNOPSYS_UNCONNECTED_785, SYNOPSYS_UNCONNECTED_786,
         SYNOPSYS_UNCONNECTED_787, SYNOPSYS_UNCONNECTED_788,
         SYNOPSYS_UNCONNECTED_789, SYNOPSYS_UNCONNECTED_790,
         SYNOPSYS_UNCONNECTED_791, SYNOPSYS_UNCONNECTED_792,
         SYNOPSYS_UNCONNECTED_793, SYNOPSYS_UNCONNECTED_794,
         SYNOPSYS_UNCONNECTED_795, SYNOPSYS_UNCONNECTED_796,
         SYNOPSYS_UNCONNECTED_797, SYNOPSYS_UNCONNECTED_798,
         SYNOPSYS_UNCONNECTED_799, SYNOPSYS_UNCONNECTED_800,
         SYNOPSYS_UNCONNECTED_801, SYNOPSYS_UNCONNECTED_802,
         SYNOPSYS_UNCONNECTED_803, SYNOPSYS_UNCONNECTED_804,
         SYNOPSYS_UNCONNECTED_805, SYNOPSYS_UNCONNECTED_806,
         SYNOPSYS_UNCONNECTED_807, SYNOPSYS_UNCONNECTED_808,
         SYNOPSYS_UNCONNECTED_809, SYNOPSYS_UNCONNECTED_810,
         SYNOPSYS_UNCONNECTED_811, SYNOPSYS_UNCONNECTED_812,
         SYNOPSYS_UNCONNECTED_813, SYNOPSYS_UNCONNECTED_814,
         SYNOPSYS_UNCONNECTED_815, SYNOPSYS_UNCONNECTED_816,
         SYNOPSYS_UNCONNECTED_817, SYNOPSYS_UNCONNECTED_818,
         SYNOPSYS_UNCONNECTED_819, SYNOPSYS_UNCONNECTED_820,
         SYNOPSYS_UNCONNECTED_821, SYNOPSYS_UNCONNECTED_822,
         SYNOPSYS_UNCONNECTED_823, SYNOPSYS_UNCONNECTED_824,
         SYNOPSYS_UNCONNECTED_825, SYNOPSYS_UNCONNECTED_826,
         SYNOPSYS_UNCONNECTED_827, SYNOPSYS_UNCONNECTED_828,
         SYNOPSYS_UNCONNECTED_829, SYNOPSYS_UNCONNECTED_830,
         SYNOPSYS_UNCONNECTED_831, SYNOPSYS_UNCONNECTED_832,
         SYNOPSYS_UNCONNECTED_833, SYNOPSYS_UNCONNECTED_834,
         SYNOPSYS_UNCONNECTED_835, SYNOPSYS_UNCONNECTED_836,
         SYNOPSYS_UNCONNECTED_837, SYNOPSYS_UNCONNECTED_838,
         SYNOPSYS_UNCONNECTED_839, SYNOPSYS_UNCONNECTED_840,
         SYNOPSYS_UNCONNECTED_841, SYNOPSYS_UNCONNECTED_842,
         SYNOPSYS_UNCONNECTED_843, SYNOPSYS_UNCONNECTED_844,
         SYNOPSYS_UNCONNECTED_845, SYNOPSYS_UNCONNECTED_846,
         SYNOPSYS_UNCONNECTED_847, SYNOPSYS_UNCONNECTED_848,
         SYNOPSYS_UNCONNECTED_849, SYNOPSYS_UNCONNECTED_850,
         SYNOPSYS_UNCONNECTED_851, SYNOPSYS_UNCONNECTED_852,
         SYNOPSYS_UNCONNECTED_853, SYNOPSYS_UNCONNECTED_854,
         SYNOPSYS_UNCONNECTED_855, SYNOPSYS_UNCONNECTED_856,
         SYNOPSYS_UNCONNECTED_857, SYNOPSYS_UNCONNECTED_858,
         SYNOPSYS_UNCONNECTED_859, SYNOPSYS_UNCONNECTED_860,
         SYNOPSYS_UNCONNECTED_861, SYNOPSYS_UNCONNECTED_862,
         SYNOPSYS_UNCONNECTED_863, SYNOPSYS_UNCONNECTED_864,
         SYNOPSYS_UNCONNECTED_865, SYNOPSYS_UNCONNECTED_866,
         SYNOPSYS_UNCONNECTED_867, SYNOPSYS_UNCONNECTED_868,
         SYNOPSYS_UNCONNECTED_869, SYNOPSYS_UNCONNECTED_870,
         SYNOPSYS_UNCONNECTED_871, SYNOPSYS_UNCONNECTED_872,
         SYNOPSYS_UNCONNECTED_873, SYNOPSYS_UNCONNECTED_874,
         SYNOPSYS_UNCONNECTED_875, SYNOPSYS_UNCONNECTED_876,
         SYNOPSYS_UNCONNECTED_877, SYNOPSYS_UNCONNECTED_878,
         SYNOPSYS_UNCONNECTED_879, SYNOPSYS_UNCONNECTED_880,
         SYNOPSYS_UNCONNECTED_881, SYNOPSYS_UNCONNECTED_882,
         SYNOPSYS_UNCONNECTED_883, SYNOPSYS_UNCONNECTED_884,
         SYNOPSYS_UNCONNECTED_885, SYNOPSYS_UNCONNECTED_886,
         SYNOPSYS_UNCONNECTED_887, SYNOPSYS_UNCONNECTED_888,
         SYNOPSYS_UNCONNECTED_889, SYNOPSYS_UNCONNECTED_890,
         SYNOPSYS_UNCONNECTED_891, SYNOPSYS_UNCONNECTED_892,
         SYNOPSYS_UNCONNECTED_893, SYNOPSYS_UNCONNECTED_894,
         SYNOPSYS_UNCONNECTED_895, SYNOPSYS_UNCONNECTED_896,
         SYNOPSYS_UNCONNECTED_897, SYNOPSYS_UNCONNECTED_898,
         SYNOPSYS_UNCONNECTED_899, SYNOPSYS_UNCONNECTED_900,
         SYNOPSYS_UNCONNECTED_901, SYNOPSYS_UNCONNECTED_902,
         SYNOPSYS_UNCONNECTED_903, SYNOPSYS_UNCONNECTED_904,
         SYNOPSYS_UNCONNECTED_905, SYNOPSYS_UNCONNECTED_906,
         SYNOPSYS_UNCONNECTED_907, SYNOPSYS_UNCONNECTED_908,
         SYNOPSYS_UNCONNECTED_909, SYNOPSYS_UNCONNECTED_910,
         SYNOPSYS_UNCONNECTED_911, SYNOPSYS_UNCONNECTED_912,
         SYNOPSYS_UNCONNECTED_913, SYNOPSYS_UNCONNECTED_914,
         SYNOPSYS_UNCONNECTED_915, SYNOPSYS_UNCONNECTED_916,
         SYNOPSYS_UNCONNECTED_917, SYNOPSYS_UNCONNECTED_918,
         SYNOPSYS_UNCONNECTED_919, SYNOPSYS_UNCONNECTED_920,
         SYNOPSYS_UNCONNECTED_921, SYNOPSYS_UNCONNECTED_922,
         SYNOPSYS_UNCONNECTED_923, SYNOPSYS_UNCONNECTED_924,
         SYNOPSYS_UNCONNECTED_925, SYNOPSYS_UNCONNECTED_926,
         SYNOPSYS_UNCONNECTED_927, SYNOPSYS_UNCONNECTED_928,
         SYNOPSYS_UNCONNECTED_929, SYNOPSYS_UNCONNECTED_930,
         SYNOPSYS_UNCONNECTED_931, SYNOPSYS_UNCONNECTED_932,
         SYNOPSYS_UNCONNECTED_933, SYNOPSYS_UNCONNECTED_934,
         SYNOPSYS_UNCONNECTED_935, SYNOPSYS_UNCONNECTED_936,
         SYNOPSYS_UNCONNECTED_937, SYNOPSYS_UNCONNECTED_938,
         SYNOPSYS_UNCONNECTED_939, SYNOPSYS_UNCONNECTED_940,
         SYNOPSYS_UNCONNECTED_941, SYNOPSYS_UNCONNECTED_942,
         SYNOPSYS_UNCONNECTED_943, SYNOPSYS_UNCONNECTED_944,
         SYNOPSYS_UNCONNECTED_945, SYNOPSYS_UNCONNECTED_946,
         SYNOPSYS_UNCONNECTED_947, SYNOPSYS_UNCONNECTED_948,
         SYNOPSYS_UNCONNECTED_949, SYNOPSYS_UNCONNECTED_950,
         SYNOPSYS_UNCONNECTED_951, SYNOPSYS_UNCONNECTED_952,
         SYNOPSYS_UNCONNECTED_953, SYNOPSYS_UNCONNECTED_954,
         SYNOPSYS_UNCONNECTED_955, SYNOPSYS_UNCONNECTED_956,
         SYNOPSYS_UNCONNECTED_957, SYNOPSYS_UNCONNECTED_958,
         SYNOPSYS_UNCONNECTED_959, SYNOPSYS_UNCONNECTED_960,
         SYNOPSYS_UNCONNECTED_961, SYNOPSYS_UNCONNECTED_962,
         SYNOPSYS_UNCONNECTED_963, SYNOPSYS_UNCONNECTED_964,
         SYNOPSYS_UNCONNECTED_965, SYNOPSYS_UNCONNECTED_966,
         SYNOPSYS_UNCONNECTED_967, SYNOPSYS_UNCONNECTED_968,
         SYNOPSYS_UNCONNECTED_969, SYNOPSYS_UNCONNECTED_970,
         SYNOPSYS_UNCONNECTED_971, SYNOPSYS_UNCONNECTED_972,
         SYNOPSYS_UNCONNECTED_973, SYNOPSYS_UNCONNECTED_974,
         SYNOPSYS_UNCONNECTED_975, SYNOPSYS_UNCONNECTED_976,
         SYNOPSYS_UNCONNECTED_977, SYNOPSYS_UNCONNECTED_978,
         SYNOPSYS_UNCONNECTED_979, SYNOPSYS_UNCONNECTED_980,
         SYNOPSYS_UNCONNECTED_981, SYNOPSYS_UNCONNECTED_982,
         SYNOPSYS_UNCONNECTED_983, SYNOPSYS_UNCONNECTED_984,
         SYNOPSYS_UNCONNECTED_985, SYNOPSYS_UNCONNECTED_986,
         SYNOPSYS_UNCONNECTED_987, SYNOPSYS_UNCONNECTED_988,
         SYNOPSYS_UNCONNECTED_989, SYNOPSYS_UNCONNECTED_990,
         SYNOPSYS_UNCONNECTED_991, SYNOPSYS_UNCONNECTED_992,
         SYNOPSYS_UNCONNECTED_993, SYNOPSYS_UNCONNECTED_994,
         SYNOPSYS_UNCONNECTED_995, SYNOPSYS_UNCONNECTED_996,
         SYNOPSYS_UNCONNECTED_997, SYNOPSYS_UNCONNECTED_998,
         SYNOPSYS_UNCONNECTED_999, SYNOPSYS_UNCONNECTED_1000,
         SYNOPSYS_UNCONNECTED_1001, SYNOPSYS_UNCONNECTED_1002,
         SYNOPSYS_UNCONNECTED_1003, SYNOPSYS_UNCONNECTED_1004,
         SYNOPSYS_UNCONNECTED_1005, SYNOPSYS_UNCONNECTED_1006,
         SYNOPSYS_UNCONNECTED_1007, SYNOPSYS_UNCONNECTED_1008,
         SYNOPSYS_UNCONNECTED_1009, SYNOPSYS_UNCONNECTED_1010,
         SYNOPSYS_UNCONNECTED_1011, SYNOPSYS_UNCONNECTED_1012,
         SYNOPSYS_UNCONNECTED_1013, SYNOPSYS_UNCONNECTED_1014,
         SYNOPSYS_UNCONNECTED_1015, SYNOPSYS_UNCONNECTED_1016,
         SYNOPSYS_UNCONNECTED_1017, SYNOPSYS_UNCONNECTED_1018,
         SYNOPSYS_UNCONNECTED_1019, SYNOPSYS_UNCONNECTED_1020,
         SYNOPSYS_UNCONNECTED_1021, SYNOPSYS_UNCONNECTED_1022,
         SYNOPSYS_UNCONNECTED_1023, SYNOPSYS_UNCONNECTED_1024,
         SYNOPSYS_UNCONNECTED_1025, SYNOPSYS_UNCONNECTED_1026,
         SYNOPSYS_UNCONNECTED_1027, SYNOPSYS_UNCONNECTED_1028,
         SYNOPSYS_UNCONNECTED_1029, SYNOPSYS_UNCONNECTED_1030,
         SYNOPSYS_UNCONNECTED_1031, SYNOPSYS_UNCONNECTED_1032,
         SYNOPSYS_UNCONNECTED_1033, SYNOPSYS_UNCONNECTED_1034,
         SYNOPSYS_UNCONNECTED_1035, SYNOPSYS_UNCONNECTED_1036,
         SYNOPSYS_UNCONNECTED_1037, SYNOPSYS_UNCONNECTED_1038,
         SYNOPSYS_UNCONNECTED_1039, SYNOPSYS_UNCONNECTED_1040,
         SYNOPSYS_UNCONNECTED_1041, SYNOPSYS_UNCONNECTED_1042,
         SYNOPSYS_UNCONNECTED_1043, SYNOPSYS_UNCONNECTED_1044,
         SYNOPSYS_UNCONNECTED_1045, SYNOPSYS_UNCONNECTED_1046,
         SYNOPSYS_UNCONNECTED_1047, SYNOPSYS_UNCONNECTED_1048,
         SYNOPSYS_UNCONNECTED_1049, SYNOPSYS_UNCONNECTED_1050,
         SYNOPSYS_UNCONNECTED_1051, SYNOPSYS_UNCONNECTED_1052,
         SYNOPSYS_UNCONNECTED_1053, SYNOPSYS_UNCONNECTED_1054,
         SYNOPSYS_UNCONNECTED_1055, SYNOPSYS_UNCONNECTED_1056,
         SYNOPSYS_UNCONNECTED_1057, SYNOPSYS_UNCONNECTED_1058,
         SYNOPSYS_UNCONNECTED_1059, SYNOPSYS_UNCONNECTED_1060,
         SYNOPSYS_UNCONNECTED_1061, SYNOPSYS_UNCONNECTED_1062,
         SYNOPSYS_UNCONNECTED_1063, SYNOPSYS_UNCONNECTED_1064,
         SYNOPSYS_UNCONNECTED_1065, SYNOPSYS_UNCONNECTED_1066,
         SYNOPSYS_UNCONNECTED_1067, SYNOPSYS_UNCONNECTED_1068,
         SYNOPSYS_UNCONNECTED_1069, SYNOPSYS_UNCONNECTED_1070,
         SYNOPSYS_UNCONNECTED_1071, SYNOPSYS_UNCONNECTED_1072,
         SYNOPSYS_UNCONNECTED_1073, SYNOPSYS_UNCONNECTED_1074,
         SYNOPSYS_UNCONNECTED_1075, SYNOPSYS_UNCONNECTED_1076,
         SYNOPSYS_UNCONNECTED_1077, SYNOPSYS_UNCONNECTED_1078,
         SYNOPSYS_UNCONNECTED_1079, SYNOPSYS_UNCONNECTED_1080,
         SYNOPSYS_UNCONNECTED_1081, SYNOPSYS_UNCONNECTED_1082,
         SYNOPSYS_UNCONNECTED_1083, SYNOPSYS_UNCONNECTED_1084,
         SYNOPSYS_UNCONNECTED_1085, SYNOPSYS_UNCONNECTED_1086,
         SYNOPSYS_UNCONNECTED_1087, SYNOPSYS_UNCONNECTED_1088,
         SYNOPSYS_UNCONNECTED_1089, SYNOPSYS_UNCONNECTED_1090,
         SYNOPSYS_UNCONNECTED_1091, SYNOPSYS_UNCONNECTED_1092,
         SYNOPSYS_UNCONNECTED_1093, SYNOPSYS_UNCONNECTED_1094,
         SYNOPSYS_UNCONNECTED_1095, SYNOPSYS_UNCONNECTED_1096,
         SYNOPSYS_UNCONNECTED_1097, SYNOPSYS_UNCONNECTED_1098,
         SYNOPSYS_UNCONNECTED_1099, SYNOPSYS_UNCONNECTED_1100,
         SYNOPSYS_UNCONNECTED_1101, SYNOPSYS_UNCONNECTED_1102,
         SYNOPSYS_UNCONNECTED_1103, SYNOPSYS_UNCONNECTED_1104,
         SYNOPSYS_UNCONNECTED_1105, SYNOPSYS_UNCONNECTED_1106,
         SYNOPSYS_UNCONNECTED_1107, SYNOPSYS_UNCONNECTED_1108,
         SYNOPSYS_UNCONNECTED_1109, SYNOPSYS_UNCONNECTED_1110,
         SYNOPSYS_UNCONNECTED_1111, SYNOPSYS_UNCONNECTED_1112,
         SYNOPSYS_UNCONNECTED_1113, SYNOPSYS_UNCONNECTED_1114,
         SYNOPSYS_UNCONNECTED_1115, SYNOPSYS_UNCONNECTED_1116,
         SYNOPSYS_UNCONNECTED_1117, SYNOPSYS_UNCONNECTED_1118,
         SYNOPSYS_UNCONNECTED_1119, SYNOPSYS_UNCONNECTED_1120,
         SYNOPSYS_UNCONNECTED_1121, SYNOPSYS_UNCONNECTED_1122,
         SYNOPSYS_UNCONNECTED_1123, SYNOPSYS_UNCONNECTED_1124,
         SYNOPSYS_UNCONNECTED_1125, SYNOPSYS_UNCONNECTED_1126,
         SYNOPSYS_UNCONNECTED_1127, SYNOPSYS_UNCONNECTED_1128,
         SYNOPSYS_UNCONNECTED_1129, SYNOPSYS_UNCONNECTED_1130,
         SYNOPSYS_UNCONNECTED_1131, SYNOPSYS_UNCONNECTED_1132,
         SYNOPSYS_UNCONNECTED_1133, SYNOPSYS_UNCONNECTED_1134,
         SYNOPSYS_UNCONNECTED_1135, SYNOPSYS_UNCONNECTED_1136,
         SYNOPSYS_UNCONNECTED_1137, SYNOPSYS_UNCONNECTED_1138,
         SYNOPSYS_UNCONNECTED_1139, SYNOPSYS_UNCONNECTED_1140,
         SYNOPSYS_UNCONNECTED_1141, SYNOPSYS_UNCONNECTED_1142,
         SYNOPSYS_UNCONNECTED_1143, SYNOPSYS_UNCONNECTED_1144,
         SYNOPSYS_UNCONNECTED_1145, SYNOPSYS_UNCONNECTED_1146,
         SYNOPSYS_UNCONNECTED_1147, SYNOPSYS_UNCONNECTED_1148,
         SYNOPSYS_UNCONNECTED_1149, SYNOPSYS_UNCONNECTED_1150,
         SYNOPSYS_UNCONNECTED_1151, SYNOPSYS_UNCONNECTED_1152,
         SYNOPSYS_UNCONNECTED_1153, SYNOPSYS_UNCONNECTED_1154,
         SYNOPSYS_UNCONNECTED_1155, SYNOPSYS_UNCONNECTED_1156,
         SYNOPSYS_UNCONNECTED_1157, SYNOPSYS_UNCONNECTED_1158,
         SYNOPSYS_UNCONNECTED_1159, SYNOPSYS_UNCONNECTED_1160,
         SYNOPSYS_UNCONNECTED_1161, SYNOPSYS_UNCONNECTED_1162,
         SYNOPSYS_UNCONNECTED_1163, SYNOPSYS_UNCONNECTED_1164,
         SYNOPSYS_UNCONNECTED_1165, SYNOPSYS_UNCONNECTED_1166,
         SYNOPSYS_UNCONNECTED_1167, SYNOPSYS_UNCONNECTED_1168,
         SYNOPSYS_UNCONNECTED_1169, SYNOPSYS_UNCONNECTED_1170,
         SYNOPSYS_UNCONNECTED_1171, SYNOPSYS_UNCONNECTED_1172,
         SYNOPSYS_UNCONNECTED_1173, SYNOPSYS_UNCONNECTED_1174,
         SYNOPSYS_UNCONNECTED_1175, SYNOPSYS_UNCONNECTED_1176,
         SYNOPSYS_UNCONNECTED_1177, SYNOPSYS_UNCONNECTED_1178,
         SYNOPSYS_UNCONNECTED_1179, SYNOPSYS_UNCONNECTED_1180,
         SYNOPSYS_UNCONNECTED_1181, SYNOPSYS_UNCONNECTED_1182,
         SYNOPSYS_UNCONNECTED_1183, SYNOPSYS_UNCONNECTED_1184,
         SYNOPSYS_UNCONNECTED_1185, SYNOPSYS_UNCONNECTED_1186,
         SYNOPSYS_UNCONNECTED_1187, SYNOPSYS_UNCONNECTED_1188,
         SYNOPSYS_UNCONNECTED_1189, SYNOPSYS_UNCONNECTED_1190,
         SYNOPSYS_UNCONNECTED_1191, SYNOPSYS_UNCONNECTED_1192,
         SYNOPSYS_UNCONNECTED_1193, SYNOPSYS_UNCONNECTED_1194,
         SYNOPSYS_UNCONNECTED_1195, SYNOPSYS_UNCONNECTED_1196,
         SYNOPSYS_UNCONNECTED_1197, SYNOPSYS_UNCONNECTED_1198,
         SYNOPSYS_UNCONNECTED_1199, SYNOPSYS_UNCONNECTED_1200,
         SYNOPSYS_UNCONNECTED_1201, SYNOPSYS_UNCONNECTED_1202,
         SYNOPSYS_UNCONNECTED_1203, SYNOPSYS_UNCONNECTED_1204,
         SYNOPSYS_UNCONNECTED_1205, SYNOPSYS_UNCONNECTED_1206,
         SYNOPSYS_UNCONNECTED_1207, SYNOPSYS_UNCONNECTED_1208,
         SYNOPSYS_UNCONNECTED_1209, SYNOPSYS_UNCONNECTED_1210,
         SYNOPSYS_UNCONNECTED_1211, SYNOPSYS_UNCONNECTED_1212,
         SYNOPSYS_UNCONNECTED_1213, SYNOPSYS_UNCONNECTED_1214,
         SYNOPSYS_UNCONNECTED_1215, SYNOPSYS_UNCONNECTED_1216,
         SYNOPSYS_UNCONNECTED_1217, SYNOPSYS_UNCONNECTED_1218,
         SYNOPSYS_UNCONNECTED_1219, SYNOPSYS_UNCONNECTED_1220,
         SYNOPSYS_UNCONNECTED_1221, SYNOPSYS_UNCONNECTED_1222,
         SYNOPSYS_UNCONNECTED_1223, SYNOPSYS_UNCONNECTED_1224,
         SYNOPSYS_UNCONNECTED_1225, SYNOPSYS_UNCONNECTED_1226,
         SYNOPSYS_UNCONNECTED_1227, SYNOPSYS_UNCONNECTED_1228,
         SYNOPSYS_UNCONNECTED_1229, SYNOPSYS_UNCONNECTED_1230,
         SYNOPSYS_UNCONNECTED_1231, SYNOPSYS_UNCONNECTED_1232,
         SYNOPSYS_UNCONNECTED_1233, SYNOPSYS_UNCONNECTED_1234,
         SYNOPSYS_UNCONNECTED_1235, SYNOPSYS_UNCONNECTED_1236,
         SYNOPSYS_UNCONNECTED_1237, SYNOPSYS_UNCONNECTED_1238,
         SYNOPSYS_UNCONNECTED_1239, SYNOPSYS_UNCONNECTED_1240,
         SYNOPSYS_UNCONNECTED_1241, SYNOPSYS_UNCONNECTED_1242,
         SYNOPSYS_UNCONNECTED_1243, SYNOPSYS_UNCONNECTED_1244,
         SYNOPSYS_UNCONNECTED_1245, SYNOPSYS_UNCONNECTED_1246,
         SYNOPSYS_UNCONNECTED_1247, SYNOPSYS_UNCONNECTED_1248,
         SYNOPSYS_UNCONNECTED_1249, SYNOPSYS_UNCONNECTED_1250,
         SYNOPSYS_UNCONNECTED_1251, SYNOPSYS_UNCONNECTED_1252,
         SYNOPSYS_UNCONNECTED_1253, SYNOPSYS_UNCONNECTED_1254,
         SYNOPSYS_UNCONNECTED_1255, SYNOPSYS_UNCONNECTED_1256,
         SYNOPSYS_UNCONNECTED_1257, SYNOPSYS_UNCONNECTED_1258,
         SYNOPSYS_UNCONNECTED_1259, SYNOPSYS_UNCONNECTED_1260,
         SYNOPSYS_UNCONNECTED_1261, SYNOPSYS_UNCONNECTED_1262,
         SYNOPSYS_UNCONNECTED_1263, SYNOPSYS_UNCONNECTED_1264,
         SYNOPSYS_UNCONNECTED_1265, SYNOPSYS_UNCONNECTED_1266,
         SYNOPSYS_UNCONNECTED_1267, SYNOPSYS_UNCONNECTED_1268,
         SYNOPSYS_UNCONNECTED_1269, SYNOPSYS_UNCONNECTED_1270,
         SYNOPSYS_UNCONNECTED_1271, SYNOPSYS_UNCONNECTED_1272,
         SYNOPSYS_UNCONNECTED_1273, SYNOPSYS_UNCONNECTED_1274,
         SYNOPSYS_UNCONNECTED_1275, SYNOPSYS_UNCONNECTED_1276,
         SYNOPSYS_UNCONNECTED_1277;
  wire   [4:0] i_p2b_opcode;
  wire   [5:0] i_p2b_subopcode;
  wire   [5:0] i_p3wba;
  wire   [3:0] i_aluflags_r;
  wire   [31:0] i_ext_s1val;
  wire   [31:0] i_ext_s2val;
  wire   [31:0] i_aux_addr;
  wire   [31:0] i_aux_dataw;
  wire   [5:0] i_s1a;
  wire   [5:0] i_s2a;
  wire   [5:0] i_fs2a;
  wire   [5:0] i_wba;
  wire   [31:0] i_wbdata;
  wire   [3:0] i_uxdrx_reg;
  wire   [3:0] i_br_flags_a;
  wire   [31:0] i_p1iw_aligned_a;
  wire   [31:0] i_s2val;
  wire   [19:3] i_irq;
  wire   [23:10] i_int_vector_base_r;
  wire   [23:1] i_loopstart_r;
  wire   [23:1] i_qd_b;
  wire   [23:1] i_x2data_2_pc;
  wire   [31:0] i_p2_iw_r;
  wire   [4:0] i_p2_s1a;
  wire   [4:0] i_p2_s2a;
  wire   [12:0] i_p2b_shimm_data;
  wire   [1:0] i_p3_alu_op;
  wire   [1:0] i_p3_bit_op_sel;
  wire   [1:0] i_p3_shiftin_sel_r;
  wire   [2:0] i_p3_sop_op_r;
  wire   [1:0] i_p3awb_field_r;
  wire   [1:0] i_barrel_type_r;
  wire   [1:0] i_aux_lv12;
  wire   [4:0] i_aux_hint;
  wire   [31:3] i_aux_lev;
  wire   [23:1] i_currentpc_r;
  wire   [18:2] i_next_pc;
  wire   [23:1] i_last_pc_plus_len;
  wire   [23:2] i_p2b_pc_r;
  wire   [23:1] i_p2_target;
  wire   [23:1] i_p2_s1val_tmp_r;
  wire   [31:0] i_aux_datar;
  wire   [31:0] i_s1val;
  wire   [3:0] i_alurflags;
  wire   [31:0] i_p3res_sc;
  wire   [7:0] i_p3result;
  wire   [63:0] i_lmulres_r;
  wire   [3:0] i_xflags;
  wire   [23:1] i_loopend_r;
  wire   [1:0] i_actionpt_status_r;
  wire   [31:0] i_ap_ahv0;
  wire   [31:0] i_ap_ahv1;
  wire   [9:0] i_ap_ahc0;
  wire   [9:0] i_ap_ahc1;
  wire   [31:0] i_ap_ahm0;
  wire   [31:0] i_ap_ahm1;

  cpu_isle_userextensions_0 iuserextensions ( .en(1'b0), .rst_a(n1036), .clk(
        clk), .s1en(1'b0), .s2en(1'b0), .s1bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .s2bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .en2(1'b0), .mload2b(1'b0), .mstore2b(1'b0), .p2opcode({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .p2subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .p2subopcode2_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2_a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2_b_field_r({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2_c_field_r({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .p2iv(1'b0), .p2cc({1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2conditional(1'b0), .p2sleep_inst(1'b0), .p2setflags(1'b0), .p2st(
        1'b0), .p2format({1'b0, 1'b0}), .p2bch(1'b0), .p2dop32_inst(1'b0), 
        .p2sop32_inst(1'b0), .p2zop32_inst(1'b0), .p2dop16_inst(1'b0), 
        .p2sop16_inst(1'b0), .p2zop16_inst(1'b0), .en2b(1'b0), .p2b_iv(1'b0), 
        .p2b_conditional(1'b0), .p2b_cc({1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2b_dop32_inst(1'b0), .p2b_sop32_inst(1'b0), .p2b_zop32_inst(1'b0), 
        .p2b_dop16_inst(1'b0), .p2b_sop16_inst(1'b0), .p2b_zop16_inst(1'b0), 
        .p2b_opcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2b_subopcode({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2b_a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p2b_b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2b_c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .en3(1'b0), 
        .p3iv(1'b0), .p3opcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode2_r({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .p3a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3c_field_r({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3cc({1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3condtrue(1'b0), .p3destlimm(1'b0), .p3format({1'b0, 1'b0}), 
        .p3setflags(1'b0), .x_idecode3(1'b0), .p3wb_en(1'b0), .p3wba({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3lr(1'b0), .p3sr(1'b0), 
        .p3dop32_inst(1'b0), .p3sop32_inst(1'b0), .p3zop32_inst(1'b0), 
        .p3dop16_inst(1'b0), .p3sop16_inst(1'b0), .p3zop16_inst(1'b0), 
        .aluflags_r({1'b0, 1'b0, 1'b0, 1'b0}), .ext_s1val({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ext_s2val({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .aux_addr(i_aux_addr), .aux_dataw({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, i_aux_dataw[3:0]}), .aux_write(n1052), .aux_read(
        1'b0), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .h_write(1'b0), .h_read(1'b0), .aux_access(1'b0), .s1a({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .s2a({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .fs2a({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .wba({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .wbdata({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .wben(1'b0), .core_access(1'b0), .dest({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .desten(1'b0), .sc_reg1(1'b0), .sc_reg2(1'b0), 
        .p3_xmultic_nwb(1'b0), .ap_param0({SYNOPSYS_UNCONNECTED_1, 
        SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
        SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9, 
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25, 
        SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
        SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29, 
        SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
        SYNOPSYS_UNCONNECTED_32}), .ap_param1({SYNOPSYS_UNCONNECTED_33, 
        SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
        SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
        SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39, 
        SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41, 
        SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
        SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
        SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
        SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
        SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55, 
        SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57, 
        SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59, 
        SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61, 
        SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
        SYNOPSYS_UNCONNECTED_64}), .uxdrx_reg({SYNOPSYS_UNCONNECTED_65, 
        SYNOPSYS_UNCONNECTED_66, SYNOPSYS_UNCONNECTED_67, 
        SYNOPSYS_UNCONNECTED_68, SYNOPSYS_UNCONNECTED_69, 
        SYNOPSYS_UNCONNECTED_70, SYNOPSYS_UNCONNECTED_71, 
        SYNOPSYS_UNCONNECTED_72, SYNOPSYS_UNCONNECTED_73, 
        SYNOPSYS_UNCONNECTED_74, SYNOPSYS_UNCONNECTED_75, 
        SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77, 
        SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79, 
        SYNOPSYS_UNCONNECTED_80, SYNOPSYS_UNCONNECTED_81, 
        SYNOPSYS_UNCONNECTED_82, SYNOPSYS_UNCONNECTED_83, 
        SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85, 
        SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87, 
        SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89, 
        SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91, 
        SYNOPSYS_UNCONNECTED_92, i_uxdrx_reg}), .uxreg_hit(i_uxreg_hit), 
        .ux_dar({SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94, 
        SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96, 
        SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98, 
        SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100, 
        SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102, 
        SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104, 
        SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106, 
        SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108, 
        SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110, 
        SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112, 
        SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114, 
        SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116, 
        SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118, 
        SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120, 
        SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122, 
        SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124}), .ux2data_2_pc({
        SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126, 
        SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128, 
        SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130, 
        SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132, 
        SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134, 
        SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136, 
        SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138, 
        SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140, 
        SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142, 
        SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144, 
        SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146, 
        SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148, 
        SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150, 
        SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152, 
        SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154, 
        SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156}), .ux1data({
        SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158, 
        SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160, 
        SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162, 
        SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164, 
        SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166, 
        SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168, 
        SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170, 
        SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172, 
        SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174, 
        SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176, 
        SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178, 
        SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180, 
        SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182, 
        SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184, 
        SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186, 
        SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188}), .ux2data({
        SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190, 
        SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192, 
        SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194, 
        SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196, 
        SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198, 
        SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200, 
        SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202, 
        SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204, 
        SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206, 
        SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208, 
        SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210, 
        SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212, 
        SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214, 
        SYNOPSYS_UNCONNECTED_215, SYNOPSYS_UNCONNECTED_216, 
        SYNOPSYS_UNCONNECTED_217, SYNOPSYS_UNCONNECTED_218, 
        SYNOPSYS_UNCONNECTED_219, SYNOPSYS_UNCONNECTED_220}), .ux_multic_wba({
        SYNOPSYS_UNCONNECTED_221, SYNOPSYS_UNCONNECTED_222, 
        SYNOPSYS_UNCONNECTED_223, SYNOPSYS_UNCONNECTED_224, 
        SYNOPSYS_UNCONNECTED_225, SYNOPSYS_UNCONNECTED_226}), .uxresult({
        SYNOPSYS_UNCONNECTED_227, SYNOPSYS_UNCONNECTED_228, 
        SYNOPSYS_UNCONNECTED_229, SYNOPSYS_UNCONNECTED_230, 
        SYNOPSYS_UNCONNECTED_231, SYNOPSYS_UNCONNECTED_232, 
        SYNOPSYS_UNCONNECTED_233, SYNOPSYS_UNCONNECTED_234, 
        SYNOPSYS_UNCONNECTED_235, SYNOPSYS_UNCONNECTED_236, 
        SYNOPSYS_UNCONNECTED_237, SYNOPSYS_UNCONNECTED_238, 
        SYNOPSYS_UNCONNECTED_239, SYNOPSYS_UNCONNECTED_240, 
        SYNOPSYS_UNCONNECTED_241, SYNOPSYS_UNCONNECTED_242, 
        SYNOPSYS_UNCONNECTED_243, SYNOPSYS_UNCONNECTED_244, 
        SYNOPSYS_UNCONNECTED_245, SYNOPSYS_UNCONNECTED_246, 
        SYNOPSYS_UNCONNECTED_247, SYNOPSYS_UNCONNECTED_248, 
        SYNOPSYS_UNCONNECTED_249, SYNOPSYS_UNCONNECTED_250, 
        SYNOPSYS_UNCONNECTED_251, SYNOPSYS_UNCONNECTED_252, 
        SYNOPSYS_UNCONNECTED_253, SYNOPSYS_UNCONNECTED_254, 
        SYNOPSYS_UNCONNECTED_255, SYNOPSYS_UNCONNECTED_256, 
        SYNOPSYS_UNCONNECTED_257, SYNOPSYS_UNCONNECTED_258}), .uxflags({
        SYNOPSYS_UNCONNECTED_259, SYNOPSYS_UNCONNECTED_260, 
        SYNOPSYS_UNCONNECTED_261, SYNOPSYS_UNCONNECTED_262}) );
  cpu_isle_control_0 icontrol ( .clk_ungated(clk_ungated), .en(en), .rst_a(
        n1038), .wd_clear(wd_clear), .ctrl_cpu_start_sync_r(
        ctrl_cpu_start_sync_r), .test_mode(1'b0), .clk(clk), .ibus_busy(
        ibus_busy), .mem_access(mem_access), .memory_error(memory_error), 
        .s1bus({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .s2bus({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .aluflags_r({n1039, 
        i_aluflags_r[2:0]}), .ext_s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .aux_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, i_aux_addr[15:0]}), .aux_dataw(i_aux_dataw), .aux_write(n1052), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .h_write(1'b0), .aux_access(1'b0), .ux_p2nosc1(1'b0), 
        .ux_p2nosc2(1'b0), .uxp2bccmatch(1'b0), .uxp2ccmatch(1'b0), 
        .uxp3ccmatch(1'b0), .uxholdup2(1'b0), .uxholdup2b(1'b0), .uxholdup3(
        1'b0), .ux_isop_decode2(1'b0), .ux_idop_decode2(1'b0), 
        .ux_izop_decode2(1'b0), .uxnwb(1'b0), .uxp2idest(1'b0), .uxsetflags(
        1'b0), .ux_flgen(1'b0), .ux_multic_wba({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ux_multic_wben(1'b0), .ux_multic_busy(1'b0), .ux_p1_rev_src(
        1'b0), .ux_p2_bfield_wb_a(1'b0), .ux_p2_jump_decode(1'b0), 
        .ux_snglec_wben(1'b0), .actionhalt(i_actionhalt), .actionpt_swi_a(
        i_actionpt_swi_a), .actionpt_pc_brk_a(i_actionpt_pc_brk_a), 
        .p2_ap_stall_a(i_p2_ap_stall_a), .br_flags_a(i_br_flags_a), .cr_hostw(
        1'b0), .do_inst_step_r(1'b0), .h_pcwr(1'b0), .h_pcwr32(1'b0), 
        .h_regadr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ivalid_aligned(
        i_ivalid_aligned), .ivic(i_ivic), .ldvalid(ldvalid), .loop_kill_p1_a(
        i_loop_kill_p1_a), .loop_int_holdoff_a(i_loop_int_holdoff_a), 
        .loopend_hit_a(i_loopend_hit_a), .sync_queue_idle(sync_queue_idle), 
        .debug_if_r(1'b0), .dmp_mload(dmp_mload), .dmp_mstore(dmp_mstore), 
        .is_local_ram(is_local_ram), .mwait(mwait), .p1iw_aligned_a(
        i_p1iw_aligned_a), .sleeping(i_sleeping), .sleeping_r2(i_sleeping_r2), 
        .code_stall_ldst(1'b0), .mulatwork_r(i_mulatwork_r), .dmp_holdup12(
        1'b0), .s2val({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .irq({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, i_irq}), .int_vector_base_r(i_int_vector_base_r), 
        .misaligned_int(misaligned_int), .e1flag_r(i_e1flag_r), .e2flag_r(
        i_e2flag_r), .q_ldvalid(q_ldvalid), .loc_ldvalid(loc_ldvalid), 
        .is_peripheral(1'b0), .dc_disable_r(1'b1), .q_busy(q_busy), .host_rw(
        1'b0), .ic_busy(1'b0), .cgm_queue_idle(cgm_queue_idle), .pcp_rd_rq(
        1'b0), .pcp_wr_rq(1'b0), .aligner_do_pc_plus_8(n1054), 
        .aligner_pc_enable(i_aligner_pc_enable), .ivalid(i_ivalid), 
        .loopstart_r({i_loopstart_r, 1'b0}), .p1inst_16(i_p1inst_16), 
        .do_loop_a(i_do_loop_a), .qd_b({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, i_qd_b, 1'b0}), .x2data_2_pc({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, i_x2data_2_pc, 1'b0}), .step(1'b0), .inst_step(1'b0), 
        .ck_disable(ck_disable), .ck_dmp_gated(ck_dmp_gated), .s1en(i_s1en), 
        .s2en(i_s2en), .en2(i_en2), .mstore2b(i_mstore2b), .p2opcode({
        SYNOPSYS_UNCONNECTED_263, SYNOPSYS_UNCONNECTED_264, 
        SYNOPSYS_UNCONNECTED_265, SYNOPSYS_UNCONNECTED_266, 
        SYNOPSYS_UNCONNECTED_267}), .p2subopcode({SYNOPSYS_UNCONNECTED_268, 
        SYNOPSYS_UNCONNECTED_269, SYNOPSYS_UNCONNECTED_270, 
        SYNOPSYS_UNCONNECTED_271, SYNOPSYS_UNCONNECTED_272, 
        SYNOPSYS_UNCONNECTED_273}), .p2subopcode2_r({SYNOPSYS_UNCONNECTED_274, 
        SYNOPSYS_UNCONNECTED_275, SYNOPSYS_UNCONNECTED_276, 
        SYNOPSYS_UNCONNECTED_277, SYNOPSYS_UNCONNECTED_278}), .p2_a_field_r({
        SYNOPSYS_UNCONNECTED_279, SYNOPSYS_UNCONNECTED_280, 
        SYNOPSYS_UNCONNECTED_281, SYNOPSYS_UNCONNECTED_282, 
        SYNOPSYS_UNCONNECTED_283, SYNOPSYS_UNCONNECTED_284}), .p2_b_field_r({
        SYNOPSYS_UNCONNECTED_285, SYNOPSYS_UNCONNECTED_286, 
        SYNOPSYS_UNCONNECTED_287, SYNOPSYS_UNCONNECTED_288, 
        SYNOPSYS_UNCONNECTED_289, SYNOPSYS_UNCONNECTED_290}), .p2_c_field_r({
        SYNOPSYS_UNCONNECTED_291, SYNOPSYS_UNCONNECTED_292, 
        SYNOPSYS_UNCONNECTED_293, SYNOPSYS_UNCONNECTED_294, 
        SYNOPSYS_UNCONNECTED_295, SYNOPSYS_UNCONNECTED_296}), .p2iv(i_p2iv), 
        .p2cc({SYNOPSYS_UNCONNECTED_297, SYNOPSYS_UNCONNECTED_298, 
        SYNOPSYS_UNCONNECTED_299, SYNOPSYS_UNCONNECTED_300}), .p2sleep_inst(
        i_p2sleep_inst), .p2format({SYNOPSYS_UNCONNECTED_301, 
        SYNOPSYS_UNCONNECTED_302}), .en2b(i_en2b), .p2b_iv(i_p2b_iv), .p2b_cc(
        {SYNOPSYS_UNCONNECTED_303, SYNOPSYS_UNCONNECTED_304, 
        SYNOPSYS_UNCONNECTED_305, SYNOPSYS_UNCONNECTED_306}), .p2b_opcode(
        i_p2b_opcode), .p2b_subopcode(i_p2b_subopcode), .p2b_a_field_r({
        SYNOPSYS_UNCONNECTED_307, SYNOPSYS_UNCONNECTED_308, 
        SYNOPSYS_UNCONNECTED_309, SYNOPSYS_UNCONNECTED_310, 
        SYNOPSYS_UNCONNECTED_311, SYNOPSYS_UNCONNECTED_312}), .p2b_b_field_r({
        SYNOPSYS_UNCONNECTED_313, SYNOPSYS_UNCONNECTED_314, 
        SYNOPSYS_UNCONNECTED_315, SYNOPSYS_UNCONNECTED_316, 
        SYNOPSYS_UNCONNECTED_317, SYNOPSYS_UNCONNECTED_318}), .p2b_c_field_r({
        SYNOPSYS_UNCONNECTED_319, SYNOPSYS_UNCONNECTED_320, 
        SYNOPSYS_UNCONNECTED_321, SYNOPSYS_UNCONNECTED_322, 
        SYNOPSYS_UNCONNECTED_323, SYNOPSYS_UNCONNECTED_324}), .en3(en3), 
        .p3iv(i_p3iv), .p3opcode({SYNOPSYS_UNCONNECTED_325, 
        SYNOPSYS_UNCONNECTED_326, SYNOPSYS_UNCONNECTED_327, 
        SYNOPSYS_UNCONNECTED_328, SYNOPSYS_UNCONNECTED_329}), .p3subopcode({
        SYNOPSYS_UNCONNECTED_330, SYNOPSYS_UNCONNECTED_331, 
        SYNOPSYS_UNCONNECTED_332, SYNOPSYS_UNCONNECTED_333, 
        SYNOPSYS_UNCONNECTED_334, SYNOPSYS_UNCONNECTED_335}), .p3subopcode2_r(
        {SYNOPSYS_UNCONNECTED_336, SYNOPSYS_UNCONNECTED_337, 
        SYNOPSYS_UNCONNECTED_338, SYNOPSYS_UNCONNECTED_339, 
        SYNOPSYS_UNCONNECTED_340}), .p3a_field_r({SYNOPSYS_UNCONNECTED_341, 
        SYNOPSYS_UNCONNECTED_342, SYNOPSYS_UNCONNECTED_343, 
        SYNOPSYS_UNCONNECTED_344, SYNOPSYS_UNCONNECTED_345, 
        SYNOPSYS_UNCONNECTED_346}), .p3b_field_r({SYNOPSYS_UNCONNECTED_347, 
        SYNOPSYS_UNCONNECTED_348, SYNOPSYS_UNCONNECTED_349, 
        SYNOPSYS_UNCONNECTED_350, SYNOPSYS_UNCONNECTED_351, 
        SYNOPSYS_UNCONNECTED_352}), .p3c_field_r({SYNOPSYS_UNCONNECTED_353, 
        SYNOPSYS_UNCONNECTED_354, SYNOPSYS_UNCONNECTED_355, 
        SYNOPSYS_UNCONNECTED_356, SYNOPSYS_UNCONNECTED_357, 
        SYNOPSYS_UNCONNECTED_358}), .p3cc({SYNOPSYS_UNCONNECTED_359, 
        SYNOPSYS_UNCONNECTED_360, SYNOPSYS_UNCONNECTED_361, 
        SYNOPSYS_UNCONNECTED_362}), .p3condtrue(i_p3condtrue), .p3format({
        SYNOPSYS_UNCONNECTED_363, SYNOPSYS_UNCONNECTED_364}), .p3setflags(
        i_p3setflags), .x_idecode3(i_x_idecode3), .p3wb_en(i_p3wb_en), .p3wba(
        i_p3wba), .p3lr(i_p3lr), .p3sr(i_p3sr), .s1a(i_s1a), .fs2a(i_fs2a), 
        .wba(i_wba), .wben(i_wben), .dest({SYNOPSYS_UNCONNECTED_365, 
        SYNOPSYS_UNCONNECTED_366, SYNOPSYS_UNCONNECTED_367, 
        SYNOPSYS_UNCONNECTED_368, SYNOPSYS_UNCONNECTED_369, 
        SYNOPSYS_UNCONNECTED_370}), .sc_reg1(i_sc_reg1), .sc_reg2(i_sc_reg2), 
        .lpending(n1025), .p1int(i_p1int), .p2int(i_p2int), .p2bint(i_p2bint), 
        .p3int(i_p3int), .pcounter_jmp_restart_r(i_pcounter_jmp_restart_r), 
        .regadr({SYNOPSYS_UNCONNECTED_371, SYNOPSYS_UNCONNECTED_372, 
        SYNOPSYS_UNCONNECTED_373, SYNOPSYS_UNCONNECTED_374, 
        SYNOPSYS_UNCONNECTED_375, SYNOPSYS_UNCONNECTED_376}), .x_idecode2b(
        i_x_idecode2b), .x_snglec_wben(i_x_snglec_wben), .en1(i_en1), 
        .ifetch_aligned(i_ifetch_aligned), .pcen(i_pcen), .pcen_niv(i_pcen_niv), .brk_inst_a(i_brk_inst_a), .p2_brcc_instr_a(i_p2_brcc_instr_a), .p2_dopred(
        i_p2_dopred), .p2_dorel(i_p2_dorel), .p2_iw_r(i_p2_iw_r), 
        .p2_lp_instr(i_p2_lp_instr), .p2_s1a({SYNOPSYS_UNCONNECTED_377, 
        i_p2_s1a}), .p2_s2a({SYNOPSYS_UNCONNECTED_378, i_p2_s2a}), 
        .p2condtrue(i_p2condtrue), .p2limm(i_p2limm), .p2minoropcode({
        SYNOPSYS_UNCONNECTED_379, SYNOPSYS_UNCONNECTED_380, 
        SYNOPSYS_UNCONNECTED_381, SYNOPSYS_UNCONNECTED_382, 
        SYNOPSYS_UNCONNECTED_383, SYNOPSYS_UNCONNECTED_384}), .p2subopcode3_r(
        {SYNOPSYS_UNCONNECTED_385, SYNOPSYS_UNCONNECTED_386, 
        SYNOPSYS_UNCONNECTED_387}), .p2subopcode5_r({SYNOPSYS_UNCONNECTED_388, 
        SYNOPSYS_UNCONNECTED_389}), .p2subopcode6_r({SYNOPSYS_UNCONNECTED_390, 
        SYNOPSYS_UNCONNECTED_391, SYNOPSYS_UNCONNECTED_392}), .p2subopcode7_r(
        {SYNOPSYS_UNCONNECTED_393, SYNOPSYS_UNCONNECTED_394}), .p2b_abs_op(
        i_p2b_abs_op), .p2b_alu_op({i_p2b_alu_op_1_, SYNOPSYS_UNCONNECTED_395}), .p2b_arithiv(i_p2b_arithiv), .p2b_blcc_a(i_p2b_blcc_a), .p2b_condtrue(
        i_p2b_condtrue), .p2b_delay_slot(i_p2b_delay_slot), .p2b_dojcc(
        i_p2b_dojcc), .p2b_jlcc_a(i_p2b_jlcc_a), .p2b_limm(i_p2b_limm), 
        .p2b_lr(i_p2b_lr), .p2b_neg_op(i_p2b_neg_op), .p2b_not_op(i_p2b_not_op), .p2b_setflags(i_p2b_setflags), .p2b_shift_by_one_a(i_p2b_shift_by_one_a), 
        .p2b_shift_by_three_a(i_p2b_shift_by_three_a), .p2b_shift_by_two_a(
        i_p2b_shift_by_two_a), .p2b_shift_by_zero_a(i_p2b_shift_by_zero_a), 
        .p2b_shimm_data(i_p2b_shimm_data), .p2b_shimm_s1_a(i_p2b_shimm_s1_a), 
        .p2b_shimm_s2_a(i_p2b_shimm_s2_a), .p2b_jmp_holdup_a(
        i_p2b_jmp_holdup_a), .en3_niv_a(i_en3_niv_a), .ldvalid_wb(i_ldvalid_wb), .mload(mload), .mstore(mstore), .nocache(nocache), .p3_alu_absiv(
        i_p3_alu_absiv), .p3_alu_arithiv(i_p3_alu_arithiv), .p3_alu_logiciv(
        i_p3_alu_logiciv), .p3_alu_op(i_p3_alu_op), .p3_alu_snglopiv(
        i_p3_alu_snglopiv), .p3_bit_op_sel(i_p3_bit_op_sel), .p3_brcc_instr_a(
        i_p3_brcc_instr_a), .p3_flag_instr(i_p3_flag_instr), .p3_sync_instr(
        i_p3_sync_instr), .p3_max_instr(i_p3_max_instr), .p3_min_instr(
        i_p3_min_instr), .p3_shiftin_sel_r(i_p3_shiftin_sel_r), .p3_sop_op_r(
        i_p3_sop_op_r), .p3awb_field_r(i_p3awb_field_r), .p3dolink(i_p3dolink), 
        .p3minoropcode({SYNOPSYS_UNCONNECTED_396, SYNOPSYS_UNCONNECTED_397, 
        SYNOPSYS_UNCONNECTED_398, SYNOPSYS_UNCONNECTED_399, 
        SYNOPSYS_UNCONNECTED_400, SYNOPSYS_UNCONNECTED_401}), .p3subopcode3_r(
        {SYNOPSYS_UNCONNECTED_402, SYNOPSYS_UNCONNECTED_403, 
        SYNOPSYS_UNCONNECTED_404}), .p3subopcode5_r({SYNOPSYS_UNCONNECTED_405, 
        SYNOPSYS_UNCONNECTED_406}), .p3subopcode6_r({SYNOPSYS_UNCONNECTED_407, 
        SYNOPSYS_UNCONNECTED_408, SYNOPSYS_UNCONNECTED_409}), .p3subopcode7_r(
        {SYNOPSYS_UNCONNECTED_410, SYNOPSYS_UNCONNECTED_411}), .sc_load1(
        i_sc_load1), .sc_load2(i_sc_load2), .sex(sex), .size(size), 
        .p4_docmprel(i_p4_docmprel), .loopcount_hit_a(i_loopcount_hit_a), 
        .p4_disable_r(i_p4_disable_r), .kill_p1_nlp_a(i_kill_p1_nlp_a), 
        .kill_p2_a(i_kill_p2_a), .kill_tagged_p1(i_kill_tagged_p1), 
        .barrel_type_r(i_barrel_type_r), .x_p3_brl_decode_16_r(
        i_x_p3_brl_decode_16_r), .x_p3_brl_decode_32_r(i_x_p3_brl_decode_32_r), 
        .x_p3_norm_decode_r(i_x_p3_norm_decode_r), .x_p3_snorm_decode_r(
        i_x_p3_snorm_decode_r), .x_p3_swap_decode_r(i_x_p3_swap_decode_r), 
        .x_flgen(i_x_flgen), .p3ilev1(i_p3ilev1), .aux_lv12(i_aux_lv12), 
        .aux_hint(i_aux_hint), .aux_lev(i_aux_lev), .ctrl_cpu_start_r(
        i_ctrl_cpu_start_r), .currentpc_r({i_currentpc_r, 
        SYNOPSYS_UNCONNECTED_412}), .misaligned_target(i_misaligned_target), 
        .pc_is_linear_r(i_pc_is_linear_r), .next_pc({SYNOPSYS_UNCONNECTED_413, 
        SYNOPSYS_UNCONNECTED_414, SYNOPSYS_UNCONNECTED_415, 
        SYNOPSYS_UNCONNECTED_416, SYNOPSYS_UNCONNECTED_417, i_next_pc, 
        SYNOPSYS_UNCONNECTED_418, SYNOPSYS_UNCONNECTED_419}), 
        .last_pc_plus_len({i_last_pc_plus_len, SYNOPSYS_UNCONNECTED_420}), 
        .p2b_pc_r({i_p2b_pc_r, SYNOPSYS_UNCONNECTED_421, 
        SYNOPSYS_UNCONNECTED_422}), .p2_target({i_p2_target, 
        SYNOPSYS_UNCONNECTED_423}), .p2_s1val_tmp_r({SYNOPSYS_UNCONNECTED_424, 
        SYNOPSYS_UNCONNECTED_425, SYNOPSYS_UNCONNECTED_426, 
        SYNOPSYS_UNCONNECTED_427, SYNOPSYS_UNCONNECTED_428, 
        SYNOPSYS_UNCONNECTED_429, SYNOPSYS_UNCONNECTED_430, 
        SYNOPSYS_UNCONNECTED_431, i_p2_s1val_tmp_r, SYNOPSYS_UNCONNECTED_432})
         );
  cpu_isle_alu_0 ialu ( .rst_a(n1037), .clk(clk), .en2b(i_en2b), .p2b_iv(
        i_p2b_iv), .p2b_opcode(i_p2b_opcode), .p2b_subopcode(i_p2b_subopcode), 
        .en3(1'b0), .p3iv(i_p3iv), .p3opcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode2_r({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3a_field_r({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .p3b_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p3c_field_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3condtrue(
        i_p3condtrue), .x_idecode3(1'b0), .p3wb_en(i_p3wb_en), .p3lr(i_p3lr), 
        .aluflags_r({1'b0, 1'b0, i_aluflags_r[1:0]}), .ext_s1val({n1040, 
        i_ext_s1val[30:0]}), .ext_s2val({i_ext_s2val[31:4], n1042, n1041, 
        i_ext_s2val[1:0]}), .aux_dataw(i_aux_dataw), .h_dataw({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .uxsetflags(1'b0), .uxresult({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .uxflags({1'b0, 1'b0, 
        1'b0, 1'b0}), .cr_hostw(1'b0), .p3int(i_p3int), .x_multic_wben(1'b0), 
        .x_snglec_wben(n1050), .ldvalid_wb(n1051), .p3_alu_absiv(
        i_p3_alu_absiv), .p3_alu_arithiv(i_p3_alu_arithiv), .p3_alu_logiciv(
        i_p3_alu_logiciv), .p3_alu_op({n1045, n1044}), .p3_alu_snglopiv(
        i_p3_alu_snglopiv), .p3_bit_op_sel({n1043, i_p3_bit_op_sel[0]}), 
        .p3_max_instr(i_p3_max_instr), .p3_min_instr(i_p3_min_instr), 
        .p3_shiftin_sel_r(i_p3_shiftin_sel_r), .p3_sop_op_r(i_p3_sop_op_r), 
        .p3awb_field_r(i_p3awb_field_r), .p3dolink(i_p3dolink), 
        .p3minoropcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p3subopcode3_r(
        {1'b0, 1'b0, 1'b0}), .p3subopcode4_r(1'b0), .p3subopcode5_r({1'b0, 
        1'b0}), .p3subopcode6_r({1'b0, 1'b0, 1'b0}), .p3subopcode7_r({1'b0, 
        1'b0}), .s2val(i_s2val), .barrel_type_r({n1049, n1048}), 
        .x_p3_brl_decode_16_r(i_x_p3_brl_decode_16_r), .x_p3_brl_decode_32_r(
        i_x_p3_brl_decode_32_r), .x_p3_norm_decode_r(i_x_p3_norm_decode_r), 
        .x_p3_snorm_decode_r(i_x_p3_snorm_decode_r), .x_p3_swap_decode_r(
        i_x_p3_swap_decode_r), .e1flag_r(1'b0), .e2flag_r(1'b0), .aux_datar(
        i_aux_datar), .aux_pc32hit(i_aux_pc32hit), .aux_pchit(1'b0), .drd(drd), 
        .s1val(i_s1val), .s2val_inverted_r(i_s2val_inverted_r), 
        .aux_st_mulhi_a(n1053), .wbdata(i_wbdata), .br_flags_a(i_br_flags_a), 
        .mulatwork_r(i_mulatwork_r), .alurflags(i_alurflags), .mc_addr({n1026, 
        n1027, n1028, n1029, n1030, n1031, n1032, n1033, mc_addr[23:0]}), 
        .p3res_sc(i_p3res_sc), .p3result({SYNOPSYS_UNCONNECTED_433, 
        SYNOPSYS_UNCONNECTED_434, SYNOPSYS_UNCONNECTED_435, 
        SYNOPSYS_UNCONNECTED_436, SYNOPSYS_UNCONNECTED_437, 
        SYNOPSYS_UNCONNECTED_438, SYNOPSYS_UNCONNECTED_439, 
        SYNOPSYS_UNCONNECTED_440, SYNOPSYS_UNCONNECTED_441, 
        SYNOPSYS_UNCONNECTED_442, SYNOPSYS_UNCONNECTED_443, 
        SYNOPSYS_UNCONNECTED_444, SYNOPSYS_UNCONNECTED_445, 
        SYNOPSYS_UNCONNECTED_446, SYNOPSYS_UNCONNECTED_447, 
        SYNOPSYS_UNCONNECTED_448, SYNOPSYS_UNCONNECTED_449, 
        SYNOPSYS_UNCONNECTED_450, SYNOPSYS_UNCONNECTED_451, 
        SYNOPSYS_UNCONNECTED_452, SYNOPSYS_UNCONNECTED_453, 
        SYNOPSYS_UNCONNECTED_454, SYNOPSYS_UNCONNECTED_455, 
        SYNOPSYS_UNCONNECTED_456, i_p3result}), .lmulres_r(i_lmulres_r), 
        .x_s_flag({SYNOPSYS_UNCONNECTED_457, SYNOPSYS_UNCONNECTED_458}), 
        .xflags(i_xflags) );
  cpu_isle_registers_0 iregisters ( .clk_ungated(clk_ungated), 
        .code_ram_rdata(code_ram_rdata), .en(1'b0), .rst_a(n1035), .test_mode(
        test_mode), .ck_disable(ck_disable), .clk(clk), .s1en(i_s1en), .s2en(
        i_s2en), .en2(i_en2), .mstore2b(i_mstore2b), .p2opcode({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .p2subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .p2iv(i_p2iv), .en2b(i_en2b), .p2b_iv(i_p2b_iv), .aux_addr({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, i_aux_addr[15:0]}), .aux_dataw({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, i_aux_dataw[23:1], 1'b0}), .aux_write(n1052), 
        .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_read(
        1'b0), .s1a({i_s1a[5:2], n1047, n1046}), .s2a(i_s2a), .fs2a(i_fs2a), 
        .wba(i_wba), .wbdata(i_wbdata), .wben(i_wben), .core_access(1'b0), 
        .sc_reg1(i_sc_reg1), .sc_reg2(i_sc_reg2), .ux2data_2_pc({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ux1data({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .ux2data({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .do_inst_step_r(1'b0), .h_pcwr(1'b0), .h_pcwr32(1'b0), 
        .ivic(i_ivic), .ldvalid(1'b0), .dmp_mload(dmp_mload), .dmp_mstore(
        dmp_mstore), .p1int(i_p1int), .p2int(i_p2int), .p2bint(i_p2bint), 
        .pcounter_jmp_restart_r(i_pcounter_jmp_restart_r), .regadr({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .x_idecode2b(i_x_idecode2b), .en1(i_en1), 
        .ifetch_aligned(i_ifetch_aligned), .pcen(i_pcen), .pcen_niv(i_pcen_niv), .p2_dopred(i_p2_dopred), .p2_dorel(i_p2_dorel), .p2_iw_r(i_p2_iw_r), 
        .p2_lp_instr(i_p2_lp_instr), .p2_s1a({1'b0, i_p2_s1a}), .p2_s2a({1'b0, 
        i_p2_s2a}), .p2condtrue(i_p2condtrue), .p2limm(i_p2limm), 
        .p2minoropcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2subopcode3_r(
        {1'b0, 1'b0, 1'b0}), .p2subopcode4_r(1'b0), .p2subopcode5_r({1'b0, 
        1'b0}), .p2subopcode6_r({1'b0, 1'b0, 1'b0}), .p2subopcode7_r({1'b0, 
        1'b0}), .p2b_abs_op(i_p2b_abs_op), .p2b_alu_op({i_p2b_alu_op_1_, 1'b0}), .p2b_arithiv(i_p2b_arithiv), .p2b_blcc_a(i_p2b_blcc_a), .p2b_delay_slot(
        i_p2b_delay_slot), .p2b_dojcc(i_p2b_dojcc), .p2b_jlcc_a(i_p2b_jlcc_a), 
        .p2b_limm(i_p2b_limm), .p2b_lr(i_p2b_lr), .p2b_neg_op(i_p2b_neg_op), 
        .p2b_not_op(i_p2b_not_op), .p2b_shift_by_one_a(i_p2b_shift_by_one_a), 
        .p2b_shift_by_three_a(i_p2b_shift_by_three_a), .p2b_shift_by_two_a(
        i_p2b_shift_by_two_a), .p2b_shift_by_zero_a(i_p2b_shift_by_zero_a), 
        .p2b_shimm_data(i_p2b_shimm_data), .p2b_shimm_s1_a(i_p2b_shimm_s1_a), 
        .p2b_shimm_s2_a(i_p2b_shimm_s2_a), .sc_load1(i_sc_load1), .sc_load2(
        i_sc_load2), .p4_docmprel(i_p4_docmprel), .loopcount_hit_a(
        i_loopcount_hit_a), .kill_p1_nlp_a(i_kill_p1_nlp_a), .kill_tagged_p1(
        i_kill_tagged_p1), .currentpc_r({i_currentpc_r, 1'b0}), 
        .misaligned_target(i_misaligned_target), .pc_is_linear_r(
        i_pc_is_linear_r), .next_pc({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, i_next_pc, 
        1'b0, 1'b0}), .last_pc_plus_len({i_last_pc_plus_len, 1'b0}), 
        .p2b_pc_r({i_p2b_pc_r, 1'b0, 1'b0}), .p2_target({i_p2_target, 1'b0}), 
        .p2_s1val_tmp_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        i_p2_s1val_tmp_r, 1'b0}), .drd(drd), .p3res_sc(i_p3res_sc), .p3result(
        {1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, i_p3result}), .lmulres_r(i_lmulres_r), .hold_host(1'b0), 
        .cr_hostr(1'b0), .h_status32(1'b0), .dmp_dwr(dmp_dwr), .dmp_en3(
        dmp_en3), .dmp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, dmp_addr[18:0]}), .dmp_size(dmp_size), 
        .dmp_sex(dmp_sex), .hold_loc(hold_loc), .is_code_ram(is_code_ram), 
        .code_dmi_req(code_dmi_req), .code_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        code_dmi_addr[18:2], 1'b0, 1'b0}), .code_dmi_wdata(code_dmi_wdata), 
        .code_dmi_wr(code_dmi_wr), .code_dmi_be(code_dmi_be), .code_ram_addr(
        code_ram_addr), .code_ram_wdata(code_ram_wdata), .code_ram_wr(
        code_ram_wr), .code_ram_be(code_ram_be), .code_ram_ck_en(
        code_ram_ck_en), .s1bus({SYNOPSYS_UNCONNECTED_459, 
        SYNOPSYS_UNCONNECTED_460, SYNOPSYS_UNCONNECTED_461, 
        SYNOPSYS_UNCONNECTED_462, SYNOPSYS_UNCONNECTED_463, 
        SYNOPSYS_UNCONNECTED_464, SYNOPSYS_UNCONNECTED_465, 
        SYNOPSYS_UNCONNECTED_466, SYNOPSYS_UNCONNECTED_467, 
        SYNOPSYS_UNCONNECTED_468, SYNOPSYS_UNCONNECTED_469, 
        SYNOPSYS_UNCONNECTED_470, SYNOPSYS_UNCONNECTED_471, 
        SYNOPSYS_UNCONNECTED_472, SYNOPSYS_UNCONNECTED_473, 
        SYNOPSYS_UNCONNECTED_474, SYNOPSYS_UNCONNECTED_475, 
        SYNOPSYS_UNCONNECTED_476, SYNOPSYS_UNCONNECTED_477, 
        SYNOPSYS_UNCONNECTED_478, SYNOPSYS_UNCONNECTED_479, 
        SYNOPSYS_UNCONNECTED_480, SYNOPSYS_UNCONNECTED_481, 
        SYNOPSYS_UNCONNECTED_482, SYNOPSYS_UNCONNECTED_483, 
        SYNOPSYS_UNCONNECTED_484, SYNOPSYS_UNCONNECTED_485, 
        SYNOPSYS_UNCONNECTED_486, SYNOPSYS_UNCONNECTED_487, 
        SYNOPSYS_UNCONNECTED_488, SYNOPSYS_UNCONNECTED_489, 
        SYNOPSYS_UNCONNECTED_490}), .s2bus({SYNOPSYS_UNCONNECTED_491, 
        SYNOPSYS_UNCONNECTED_492, SYNOPSYS_UNCONNECTED_493, 
        SYNOPSYS_UNCONNECTED_494, SYNOPSYS_UNCONNECTED_495, 
        SYNOPSYS_UNCONNECTED_496, SYNOPSYS_UNCONNECTED_497, 
        SYNOPSYS_UNCONNECTED_498, SYNOPSYS_UNCONNECTED_499, 
        SYNOPSYS_UNCONNECTED_500, SYNOPSYS_UNCONNECTED_501, 
        SYNOPSYS_UNCONNECTED_502, SYNOPSYS_UNCONNECTED_503, 
        SYNOPSYS_UNCONNECTED_504, SYNOPSYS_UNCONNECTED_505, 
        SYNOPSYS_UNCONNECTED_506, SYNOPSYS_UNCONNECTED_507, 
        SYNOPSYS_UNCONNECTED_508, SYNOPSYS_UNCONNECTED_509, 
        SYNOPSYS_UNCONNECTED_510, SYNOPSYS_UNCONNECTED_511, 
        SYNOPSYS_UNCONNECTED_512, SYNOPSYS_UNCONNECTED_513, 
        SYNOPSYS_UNCONNECTED_514, SYNOPSYS_UNCONNECTED_515, 
        SYNOPSYS_UNCONNECTED_516, SYNOPSYS_UNCONNECTED_517, 
        SYNOPSYS_UNCONNECTED_518, SYNOPSYS_UNCONNECTED_519, 
        SYNOPSYS_UNCONNECTED_520, SYNOPSYS_UNCONNECTED_521, 
        SYNOPSYS_UNCONNECTED_522}), .ext_s1val(i_ext_s1val), .ext_s2val(
        i_ext_s2val), .ivalid_aligned(i_ivalid_aligned), .loop_kill_p1_a(
        i_loop_kill_p1_a), .loop_int_holdoff_a(i_loop_int_holdoff_a), 
        .loopend_hit_a(i_loopend_hit_a), .p1iw_aligned_a(i_p1iw_aligned_a), 
        .s2val(i_s2val), .aligner_do_pc_plus_8(i_aligner_do_pc_plus_8), 
        .aligner_pc_enable(i_aligner_pc_enable), .ivalid(i_ivalid), 
        .loopstart_r({i_loopstart_r, SYNOPSYS_UNCONNECTED_523}), .p1inst_16(
        i_p1inst_16), .do_loop_a(i_do_loop_a), .qd_b({SYNOPSYS_UNCONNECTED_524, 
        SYNOPSYS_UNCONNECTED_525, SYNOPSYS_UNCONNECTED_526, 
        SYNOPSYS_UNCONNECTED_527, SYNOPSYS_UNCONNECTED_528, 
        SYNOPSYS_UNCONNECTED_529, SYNOPSYS_UNCONNECTED_530, 
        SYNOPSYS_UNCONNECTED_531, i_qd_b, SYNOPSYS_UNCONNECTED_532}), 
        .x2data_2_pc({SYNOPSYS_UNCONNECTED_533, SYNOPSYS_UNCONNECTED_534, 
        SYNOPSYS_UNCONNECTED_535, SYNOPSYS_UNCONNECTED_536, 
        SYNOPSYS_UNCONNECTED_537, SYNOPSYS_UNCONNECTED_538, 
        SYNOPSYS_UNCONNECTED_539, SYNOPSYS_UNCONNECTED_540, i_x2data_2_pc, 
        SYNOPSYS_UNCONNECTED_541}), .s1val(i_s1val), .s2val_inverted_r(
        i_s2val_inverted_r), .dwr(dwr), .h_rr_data({SYNOPSYS_UNCONNECTED_542, 
        SYNOPSYS_UNCONNECTED_543, SYNOPSYS_UNCONNECTED_544, 
        SYNOPSYS_UNCONNECTED_545, SYNOPSYS_UNCONNECTED_546, 
        SYNOPSYS_UNCONNECTED_547, SYNOPSYS_UNCONNECTED_548, 
        SYNOPSYS_UNCONNECTED_549, SYNOPSYS_UNCONNECTED_550, 
        SYNOPSYS_UNCONNECTED_551, SYNOPSYS_UNCONNECTED_552, 
        SYNOPSYS_UNCONNECTED_553, SYNOPSYS_UNCONNECTED_554, 
        SYNOPSYS_UNCONNECTED_555, SYNOPSYS_UNCONNECTED_556, 
        SYNOPSYS_UNCONNECTED_557, SYNOPSYS_UNCONNECTED_558, 
        SYNOPSYS_UNCONNECTED_559, SYNOPSYS_UNCONNECTED_560, 
        SYNOPSYS_UNCONNECTED_561, SYNOPSYS_UNCONNECTED_562, 
        SYNOPSYS_UNCONNECTED_563, SYNOPSYS_UNCONNECTED_564, 
        SYNOPSYS_UNCONNECTED_565, SYNOPSYS_UNCONNECTED_566, 
        SYNOPSYS_UNCONNECTED_567, SYNOPSYS_UNCONNECTED_568, 
        SYNOPSYS_UNCONNECTED_569, SYNOPSYS_UNCONNECTED_570, 
        SYNOPSYS_UNCONNECTED_571, SYNOPSYS_UNCONNECTED_572, 
        SYNOPSYS_UNCONNECTED_573}), .loopend_r({i_loopend_r, 
        SYNOPSYS_UNCONNECTED_574}), .p1iw({SYNOPSYS_UNCONNECTED_575, 
        SYNOPSYS_UNCONNECTED_576, SYNOPSYS_UNCONNECTED_577, 
        SYNOPSYS_UNCONNECTED_578, SYNOPSYS_UNCONNECTED_579, 
        SYNOPSYS_UNCONNECTED_580, SYNOPSYS_UNCONNECTED_581, 
        SYNOPSYS_UNCONNECTED_582, SYNOPSYS_UNCONNECTED_583, 
        SYNOPSYS_UNCONNECTED_584, SYNOPSYS_UNCONNECTED_585, 
        SYNOPSYS_UNCONNECTED_586, SYNOPSYS_UNCONNECTED_587, 
        SYNOPSYS_UNCONNECTED_588, SYNOPSYS_UNCONNECTED_589, 
        SYNOPSYS_UNCONNECTED_590, SYNOPSYS_UNCONNECTED_591, 
        SYNOPSYS_UNCONNECTED_592, SYNOPSYS_UNCONNECTED_593, 
        SYNOPSYS_UNCONNECTED_594, SYNOPSYS_UNCONNECTED_595, 
        SYNOPSYS_UNCONNECTED_596, SYNOPSYS_UNCONNECTED_597, 
        SYNOPSYS_UNCONNECTED_598, SYNOPSYS_UNCONNECTED_599, 
        SYNOPSYS_UNCONNECTED_600, SYNOPSYS_UNCONNECTED_601, 
        SYNOPSYS_UNCONNECTED_602, SYNOPSYS_UNCONNECTED_603, 
        SYNOPSYS_UNCONNECTED_604, SYNOPSYS_UNCONNECTED_605, 
        SYNOPSYS_UNCONNECTED_606}), .code_drd(code_drd), .code_ldvalid_r(
        code_ldvalid_r), .code_dmi_rdata(code_dmi_rdata) );
  cpu_isle_auxiliary_0 iauxiliary ( .clk_ungated(clk_ungated), .rst_a(n1035), 
        .l_irq_4(l_irq_4), .l_irq_5(l_irq_5), .l_irq_6(l_irq_6), .l_irq_7(
        l_irq_7), .l_irq_8(l_irq_8), .l_irq_9(l_irq_9), .l_irq_10(l_irq_10), 
        .l_irq_11(l_irq_11), .l_irq_12(l_irq_12), .l_irq_13(l_irq_13), 
        .l_irq_14(l_irq_14), .l_irq_15(l_irq_15), .l_irq_16(l_irq_16), 
        .l_irq_17(l_irq_17), .l_irq_18(l_irq_18), .l_irq_19(l_irq_19), 
        .en_debug_r(en_debug_r), .clk(clk), .en2(i_en2), .p2sleep_inst(
        i_p2sleep_inst), .en2b(i_en2b), .p2b_iv(i_p2b_iv), .p2b_opcode(
        i_p2b_opcode), .p2b_subopcode({i_p2b_subopcode[5:1], 1'b0}), .en3(en3), 
        .p3iv(i_p3iv), .p3condtrue(i_p3condtrue), .p3setflags(i_p3setflags), 
        .x_idecode3(i_x_idecode3), .p3wba(i_p3wba), .p3lr(i_p3lr), .p3sr(
        i_p3sr), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .h_write(1'b0), .h_read(1'b0), .aux_access(1'b0), .fs2a(i_fs2a), 
        .core_access(1'b0), .uxdrx_reg({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        i_uxdrx_reg}), .uxreg_hit(i_uxreg_hit), .ux_da_am(1'b0), .ux_dar({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .uxivic(1'b0), 
        .uxhold_host(1'b0), .uxnoaccess(1'b0), .actionpt_pc_brk_a(
        i_actionpt_pc_brk_a), .ldvalid(1'b0), .lpending(n1025), .debug_if_r(
        1'b0), .p1int(i_p1int), .p2int(1'b0), .p2bint(1'b0), .p3int(i_p3int), 
        .x_multic_busy(1'b0), .inst_stepping(1'b0), .instr_pending_r(1'b0), 
        .brk_inst_a(i_brk_inst_a), .p2b_condtrue(i_p2b_condtrue), 
        .p2b_setflags(i_p2b_setflags), .en3_niv_a(i_en3_niv_a), 
        .p3_docmprel_a(1'b0), .p3_flag_instr(i_p3_flag_instr), .p3_sync_instr(
        i_p3_sync_instr), .p4_disable_r(i_p4_disable_r), .stop_step(1'b0), 
        .s2val(i_s2val), .x_flgen(i_x_flgen), .xsetflags(1'b0), .x_set_sflag(
        1'b0), .p3ilev1(i_p3ilev1), .aux_lv12(i_aux_lv12), .aux_hint(
        i_aux_hint), .aux_lev(i_aux_lev), .ic_busy(1'b0), .ctrl_cpu_start_r(
        i_ctrl_cpu_start_r), .ck_gated(1'b0), .loopstart_r({i_loopstart_r, 
        1'b0}), .currentpc_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .pcounter_jmp_restart_a(1'b0), .s1val(
        i_s1val), .alurflags(i_alurflags), .x_s_flag({1'b0, 1'b0}), .xflags(
        i_xflags), .h_rr_data({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .loopend_r({i_loopend_r, 1'b0}), .sr_xhold_host_a(1'b0), .arc_start_a(
        arc_start_a), .debug_if_a(1'b0), .actionpt_hit_a(i_actionpt_hit_a), 
        .actionpt_status_r(i_actionpt_status_r), .halt(1'b0), .xstep(1'b0), 
        .misaligned_err(misaligned_err), .ap_ahv0(i_ap_ahv0), .ap_ahv1(
        i_ap_ahv1), .ap_ahv2({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv3({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv4({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv5({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahv6({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .ap_ahv7({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ap_ahc0({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, i_ap_ahc0}), .ap_ahc1({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, i_ap_ahc1}), .ap_ahc2({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .ap_ahc3({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ap_ahc4({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahc5({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahc6({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahc7({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahm0(i_ap_ahm0), .ap_ahm1(i_ap_ahm1), .ap_ahm2({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_ahm3({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .ap_ahm4({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ap_ahm5({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahm6({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .ap_ahm7({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .en(en), 
        .wd_clear(wd_clear), .aluflags_r(i_aluflags_r), .aux_addr(i_aux_addr), 
        .aux_dataw(i_aux_dataw), .aux_write(i_aux_write), .aux_read(i_aux_read), .s2a(i_s2a), .actionhalt(i_actionhalt), .h_regadr({SYNOPSYS_UNCONNECTED_607, 
        SYNOPSYS_UNCONNECTED_608, SYNOPSYS_UNCONNECTED_609, 
        SYNOPSYS_UNCONNECTED_610, SYNOPSYS_UNCONNECTED_611, 
        SYNOPSYS_UNCONNECTED_612}), .ivic(i_ivic), .sleeping(i_sleeping), 
        .sleeping_r2(i_sleeping_r2), .irq({SYNOPSYS_UNCONNECTED_613, 
        SYNOPSYS_UNCONNECTED_614, SYNOPSYS_UNCONNECTED_615, 
        SYNOPSYS_UNCONNECTED_616, SYNOPSYS_UNCONNECTED_617, 
        SYNOPSYS_UNCONNECTED_618, SYNOPSYS_UNCONNECTED_619, 
        SYNOPSYS_UNCONNECTED_620, SYNOPSYS_UNCONNECTED_621, 
        SYNOPSYS_UNCONNECTED_622, SYNOPSYS_UNCONNECTED_623, 
        SYNOPSYS_UNCONNECTED_624, i_irq}), .int_vector_base_r(
        i_int_vector_base_r), .e1flag_r(i_e1flag_r), .e2flag_r(i_e2flag_r), 
        .aux_datar(i_aux_datar), .aux_pc32hit(i_aux_pc32hit), .aux_st_mulhi_a(
        i_aux_st_mulhi_a), .en_misaligned(en_misaligned), .power_toggle(
        power_toggle), .lram_base({SYNOPSYS_UNCONNECTED_625, lram_base[22:19]}), .h_datar({SYNOPSYS_UNCONNECTED_626, SYNOPSYS_UNCONNECTED_627, 
        SYNOPSYS_UNCONNECTED_628, SYNOPSYS_UNCONNECTED_629, 
        SYNOPSYS_UNCONNECTED_630, SYNOPSYS_UNCONNECTED_631, 
        SYNOPSYS_UNCONNECTED_632, SYNOPSYS_UNCONNECTED_633, 
        SYNOPSYS_UNCONNECTED_634, SYNOPSYS_UNCONNECTED_635, 
        SYNOPSYS_UNCONNECTED_636, SYNOPSYS_UNCONNECTED_637, 
        SYNOPSYS_UNCONNECTED_638, SYNOPSYS_UNCONNECTED_639, 
        SYNOPSYS_UNCONNECTED_640, SYNOPSYS_UNCONNECTED_641, 
        SYNOPSYS_UNCONNECTED_642, SYNOPSYS_UNCONNECTED_643, 
        SYNOPSYS_UNCONNECTED_644, SYNOPSYS_UNCONNECTED_645, 
        SYNOPSYS_UNCONNECTED_646, SYNOPSYS_UNCONNECTED_647, 
        SYNOPSYS_UNCONNECTED_648, SYNOPSYS_UNCONNECTED_649, 
        SYNOPSYS_UNCONNECTED_650, SYNOPSYS_UNCONNECTED_651, 
        SYNOPSYS_UNCONNECTED_652, SYNOPSYS_UNCONNECTED_653, 
        SYNOPSYS_UNCONNECTED_654, SYNOPSYS_UNCONNECTED_655, 
        SYNOPSYS_UNCONNECTED_656, SYNOPSYS_UNCONNECTED_657}) );
  cpu_isle_debug_exts_0 idebug_exts ( .clk(1'b0), .clk_debug(clk_debug), 
        .clk_ungated(clk_ungated), .rst_a(n1035), .ivic(i_ivic), .p2b_iv(
        i_p2b_iv), .p2_iw_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .actionpt_pc_brk_a(i_actionpt_pc_brk_a), .p2_brcc_instr_a(i_p2_brcc_instr_a), .p3_brcc_instr_a(i_p3_brcc_instr_a), .p2_ap_stall_a(i_p2_ap_stall_a), 
        .p2b_jmp_holdup_a(i_p2b_jmp_holdup_a), .en(en), .aux_access(1'b0), 
        .aux_read(i_aux_read), .aux_write(n1052), .core_access(1'b0), .h_addr(
        {1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), .h_read(
        1'b0), .en1(i_en1), .en2(i_en2), .en2b(1'b0), .en3(1'b0), 
        .ivalid_aligned(1'b0), .mload2b(1'b0), .mstore2b(1'b0), .mwait(1'b0), 
        .p2limm(1'b0), .p2iv(i_p2iv), .p2opcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .p2subopcode({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .currentpc_r({
        i_currentpc_r, 1'b0}), .p1iw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .mc_addr({n1026, n1027, n1028, n1029, n1030, n1031, n1032, 
        n1033, mc_addr[23:0]}), .dwr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .drd({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .aux_addr(i_aux_addr), .aux_dataw(i_aux_dataw), .aux_datar({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ap_param0({1'b1, 1'b1, 1'b0, 
        1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b0, 1'b1, 1'b1, 1'b0, 
        1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 
        1'b0, 1'b1, 1'b1, 1'b1, 1'b1}), .ap_param1({1'b1, 1'b1, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 1'b1, 
        1'b1, 1'b1, 1'b1, 1'b0, 1'b1, 1'b1, 1'b1, 1'b0, 1'b0, 1'b0, 1'b1, 1'b0, 
        1'b0, 1'b0, 1'b1, 1'b1}), .ivalid(1'b0), .kill_tagged_p1(1'b0), 
        .kill_p2_a(i_kill_p2_a), .mload(mload), .mstore(mstore), .ldvalid(1'b0), .ap_param0_read(1'b1), .ap_param0_write(1'b1), .ap_param1_read(1'b1), 
        .ap_param1_write(1'b1), .actionhalt(i_actionhalt), .actionpt_status_r(
        i_actionpt_status_r), .ap_ahv0(i_ap_ahv0), .ap_ahv1(i_ap_ahv1), 
        .ap_ahv2({SYNOPSYS_UNCONNECTED_658, SYNOPSYS_UNCONNECTED_659, 
        SYNOPSYS_UNCONNECTED_660, SYNOPSYS_UNCONNECTED_661, 
        SYNOPSYS_UNCONNECTED_662, SYNOPSYS_UNCONNECTED_663, 
        SYNOPSYS_UNCONNECTED_664, SYNOPSYS_UNCONNECTED_665, 
        SYNOPSYS_UNCONNECTED_666, SYNOPSYS_UNCONNECTED_667, 
        SYNOPSYS_UNCONNECTED_668, SYNOPSYS_UNCONNECTED_669, 
        SYNOPSYS_UNCONNECTED_670, SYNOPSYS_UNCONNECTED_671, 
        SYNOPSYS_UNCONNECTED_672, SYNOPSYS_UNCONNECTED_673, 
        SYNOPSYS_UNCONNECTED_674, SYNOPSYS_UNCONNECTED_675, 
        SYNOPSYS_UNCONNECTED_676, SYNOPSYS_UNCONNECTED_677, 
        SYNOPSYS_UNCONNECTED_678, SYNOPSYS_UNCONNECTED_679, 
        SYNOPSYS_UNCONNECTED_680, SYNOPSYS_UNCONNECTED_681, 
        SYNOPSYS_UNCONNECTED_682, SYNOPSYS_UNCONNECTED_683, 
        SYNOPSYS_UNCONNECTED_684, SYNOPSYS_UNCONNECTED_685, 
        SYNOPSYS_UNCONNECTED_686, SYNOPSYS_UNCONNECTED_687, 
        SYNOPSYS_UNCONNECTED_688, SYNOPSYS_UNCONNECTED_689}), .ap_ahv3({
        SYNOPSYS_UNCONNECTED_690, SYNOPSYS_UNCONNECTED_691, 
        SYNOPSYS_UNCONNECTED_692, SYNOPSYS_UNCONNECTED_693, 
        SYNOPSYS_UNCONNECTED_694, SYNOPSYS_UNCONNECTED_695, 
        SYNOPSYS_UNCONNECTED_696, SYNOPSYS_UNCONNECTED_697, 
        SYNOPSYS_UNCONNECTED_698, SYNOPSYS_UNCONNECTED_699, 
        SYNOPSYS_UNCONNECTED_700, SYNOPSYS_UNCONNECTED_701, 
        SYNOPSYS_UNCONNECTED_702, SYNOPSYS_UNCONNECTED_703, 
        SYNOPSYS_UNCONNECTED_704, SYNOPSYS_UNCONNECTED_705, 
        SYNOPSYS_UNCONNECTED_706, SYNOPSYS_UNCONNECTED_707, 
        SYNOPSYS_UNCONNECTED_708, SYNOPSYS_UNCONNECTED_709, 
        SYNOPSYS_UNCONNECTED_710, SYNOPSYS_UNCONNECTED_711, 
        SYNOPSYS_UNCONNECTED_712, SYNOPSYS_UNCONNECTED_713, 
        SYNOPSYS_UNCONNECTED_714, SYNOPSYS_UNCONNECTED_715, 
        SYNOPSYS_UNCONNECTED_716, SYNOPSYS_UNCONNECTED_717, 
        SYNOPSYS_UNCONNECTED_718, SYNOPSYS_UNCONNECTED_719, 
        SYNOPSYS_UNCONNECTED_720, SYNOPSYS_UNCONNECTED_721}), .ap_ahv4({
        SYNOPSYS_UNCONNECTED_722, SYNOPSYS_UNCONNECTED_723, 
        SYNOPSYS_UNCONNECTED_724, SYNOPSYS_UNCONNECTED_725, 
        SYNOPSYS_UNCONNECTED_726, SYNOPSYS_UNCONNECTED_727, 
        SYNOPSYS_UNCONNECTED_728, SYNOPSYS_UNCONNECTED_729, 
        SYNOPSYS_UNCONNECTED_730, SYNOPSYS_UNCONNECTED_731, 
        SYNOPSYS_UNCONNECTED_732, SYNOPSYS_UNCONNECTED_733, 
        SYNOPSYS_UNCONNECTED_734, SYNOPSYS_UNCONNECTED_735, 
        SYNOPSYS_UNCONNECTED_736, SYNOPSYS_UNCONNECTED_737, 
        SYNOPSYS_UNCONNECTED_738, SYNOPSYS_UNCONNECTED_739, 
        SYNOPSYS_UNCONNECTED_740, SYNOPSYS_UNCONNECTED_741, 
        SYNOPSYS_UNCONNECTED_742, SYNOPSYS_UNCONNECTED_743, 
        SYNOPSYS_UNCONNECTED_744, SYNOPSYS_UNCONNECTED_745, 
        SYNOPSYS_UNCONNECTED_746, SYNOPSYS_UNCONNECTED_747, 
        SYNOPSYS_UNCONNECTED_748, SYNOPSYS_UNCONNECTED_749, 
        SYNOPSYS_UNCONNECTED_750, SYNOPSYS_UNCONNECTED_751, 
        SYNOPSYS_UNCONNECTED_752, SYNOPSYS_UNCONNECTED_753}), .ap_ahv5({
        SYNOPSYS_UNCONNECTED_754, SYNOPSYS_UNCONNECTED_755, 
        SYNOPSYS_UNCONNECTED_756, SYNOPSYS_UNCONNECTED_757, 
        SYNOPSYS_UNCONNECTED_758, SYNOPSYS_UNCONNECTED_759, 
        SYNOPSYS_UNCONNECTED_760, SYNOPSYS_UNCONNECTED_761, 
        SYNOPSYS_UNCONNECTED_762, SYNOPSYS_UNCONNECTED_763, 
        SYNOPSYS_UNCONNECTED_764, SYNOPSYS_UNCONNECTED_765, 
        SYNOPSYS_UNCONNECTED_766, SYNOPSYS_UNCONNECTED_767, 
        SYNOPSYS_UNCONNECTED_768, SYNOPSYS_UNCONNECTED_769, 
        SYNOPSYS_UNCONNECTED_770, SYNOPSYS_UNCONNECTED_771, 
        SYNOPSYS_UNCONNECTED_772, SYNOPSYS_UNCONNECTED_773, 
        SYNOPSYS_UNCONNECTED_774, SYNOPSYS_UNCONNECTED_775, 
        SYNOPSYS_UNCONNECTED_776, SYNOPSYS_UNCONNECTED_777, 
        SYNOPSYS_UNCONNECTED_778, SYNOPSYS_UNCONNECTED_779, 
        SYNOPSYS_UNCONNECTED_780, SYNOPSYS_UNCONNECTED_781, 
        SYNOPSYS_UNCONNECTED_782, SYNOPSYS_UNCONNECTED_783, 
        SYNOPSYS_UNCONNECTED_784, SYNOPSYS_UNCONNECTED_785}), .ap_ahv6({
        SYNOPSYS_UNCONNECTED_786, SYNOPSYS_UNCONNECTED_787, 
        SYNOPSYS_UNCONNECTED_788, SYNOPSYS_UNCONNECTED_789, 
        SYNOPSYS_UNCONNECTED_790, SYNOPSYS_UNCONNECTED_791, 
        SYNOPSYS_UNCONNECTED_792, SYNOPSYS_UNCONNECTED_793, 
        SYNOPSYS_UNCONNECTED_794, SYNOPSYS_UNCONNECTED_795, 
        SYNOPSYS_UNCONNECTED_796, SYNOPSYS_UNCONNECTED_797, 
        SYNOPSYS_UNCONNECTED_798, SYNOPSYS_UNCONNECTED_799, 
        SYNOPSYS_UNCONNECTED_800, SYNOPSYS_UNCONNECTED_801, 
        SYNOPSYS_UNCONNECTED_802, SYNOPSYS_UNCONNECTED_803, 
        SYNOPSYS_UNCONNECTED_804, SYNOPSYS_UNCONNECTED_805, 
        SYNOPSYS_UNCONNECTED_806, SYNOPSYS_UNCONNECTED_807, 
        SYNOPSYS_UNCONNECTED_808, SYNOPSYS_UNCONNECTED_809, 
        SYNOPSYS_UNCONNECTED_810, SYNOPSYS_UNCONNECTED_811, 
        SYNOPSYS_UNCONNECTED_812, SYNOPSYS_UNCONNECTED_813, 
        SYNOPSYS_UNCONNECTED_814, SYNOPSYS_UNCONNECTED_815, 
        SYNOPSYS_UNCONNECTED_816, SYNOPSYS_UNCONNECTED_817}), .ap_ahv7({
        SYNOPSYS_UNCONNECTED_818, SYNOPSYS_UNCONNECTED_819, 
        SYNOPSYS_UNCONNECTED_820, SYNOPSYS_UNCONNECTED_821, 
        SYNOPSYS_UNCONNECTED_822, SYNOPSYS_UNCONNECTED_823, 
        SYNOPSYS_UNCONNECTED_824, SYNOPSYS_UNCONNECTED_825, 
        SYNOPSYS_UNCONNECTED_826, SYNOPSYS_UNCONNECTED_827, 
        SYNOPSYS_UNCONNECTED_828, SYNOPSYS_UNCONNECTED_829, 
        SYNOPSYS_UNCONNECTED_830, SYNOPSYS_UNCONNECTED_831, 
        SYNOPSYS_UNCONNECTED_832, SYNOPSYS_UNCONNECTED_833, 
        SYNOPSYS_UNCONNECTED_834, SYNOPSYS_UNCONNECTED_835, 
        SYNOPSYS_UNCONNECTED_836, SYNOPSYS_UNCONNECTED_837, 
        SYNOPSYS_UNCONNECTED_838, SYNOPSYS_UNCONNECTED_839, 
        SYNOPSYS_UNCONNECTED_840, SYNOPSYS_UNCONNECTED_841, 
        SYNOPSYS_UNCONNECTED_842, SYNOPSYS_UNCONNECTED_843, 
        SYNOPSYS_UNCONNECTED_844, SYNOPSYS_UNCONNECTED_845, 
        SYNOPSYS_UNCONNECTED_846, SYNOPSYS_UNCONNECTED_847, 
        SYNOPSYS_UNCONNECTED_848, SYNOPSYS_UNCONNECTED_849}), .ap_ahc0({
        SYNOPSYS_UNCONNECTED_850, SYNOPSYS_UNCONNECTED_851, 
        SYNOPSYS_UNCONNECTED_852, SYNOPSYS_UNCONNECTED_853, 
        SYNOPSYS_UNCONNECTED_854, SYNOPSYS_UNCONNECTED_855, 
        SYNOPSYS_UNCONNECTED_856, SYNOPSYS_UNCONNECTED_857, 
        SYNOPSYS_UNCONNECTED_858, SYNOPSYS_UNCONNECTED_859, 
        SYNOPSYS_UNCONNECTED_860, SYNOPSYS_UNCONNECTED_861, 
        SYNOPSYS_UNCONNECTED_862, SYNOPSYS_UNCONNECTED_863, 
        SYNOPSYS_UNCONNECTED_864, SYNOPSYS_UNCONNECTED_865, 
        SYNOPSYS_UNCONNECTED_866, SYNOPSYS_UNCONNECTED_867, 
        SYNOPSYS_UNCONNECTED_868, SYNOPSYS_UNCONNECTED_869, 
        SYNOPSYS_UNCONNECTED_870, SYNOPSYS_UNCONNECTED_871, i_ap_ahc0}), 
        .ap_ahc1({SYNOPSYS_UNCONNECTED_872, SYNOPSYS_UNCONNECTED_873, 
        SYNOPSYS_UNCONNECTED_874, SYNOPSYS_UNCONNECTED_875, 
        SYNOPSYS_UNCONNECTED_876, SYNOPSYS_UNCONNECTED_877, 
        SYNOPSYS_UNCONNECTED_878, SYNOPSYS_UNCONNECTED_879, 
        SYNOPSYS_UNCONNECTED_880, SYNOPSYS_UNCONNECTED_881, 
        SYNOPSYS_UNCONNECTED_882, SYNOPSYS_UNCONNECTED_883, 
        SYNOPSYS_UNCONNECTED_884, SYNOPSYS_UNCONNECTED_885, 
        SYNOPSYS_UNCONNECTED_886, SYNOPSYS_UNCONNECTED_887, 
        SYNOPSYS_UNCONNECTED_888, SYNOPSYS_UNCONNECTED_889, 
        SYNOPSYS_UNCONNECTED_890, SYNOPSYS_UNCONNECTED_891, 
        SYNOPSYS_UNCONNECTED_892, SYNOPSYS_UNCONNECTED_893, i_ap_ahc1}), 
        .ap_ahc2({SYNOPSYS_UNCONNECTED_894, SYNOPSYS_UNCONNECTED_895, 
        SYNOPSYS_UNCONNECTED_896, SYNOPSYS_UNCONNECTED_897, 
        SYNOPSYS_UNCONNECTED_898, SYNOPSYS_UNCONNECTED_899, 
        SYNOPSYS_UNCONNECTED_900, SYNOPSYS_UNCONNECTED_901, 
        SYNOPSYS_UNCONNECTED_902, SYNOPSYS_UNCONNECTED_903, 
        SYNOPSYS_UNCONNECTED_904, SYNOPSYS_UNCONNECTED_905, 
        SYNOPSYS_UNCONNECTED_906, SYNOPSYS_UNCONNECTED_907, 
        SYNOPSYS_UNCONNECTED_908, SYNOPSYS_UNCONNECTED_909, 
        SYNOPSYS_UNCONNECTED_910, SYNOPSYS_UNCONNECTED_911, 
        SYNOPSYS_UNCONNECTED_912, SYNOPSYS_UNCONNECTED_913, 
        SYNOPSYS_UNCONNECTED_914, SYNOPSYS_UNCONNECTED_915, 
        SYNOPSYS_UNCONNECTED_916, SYNOPSYS_UNCONNECTED_917, 
        SYNOPSYS_UNCONNECTED_918, SYNOPSYS_UNCONNECTED_919, 
        SYNOPSYS_UNCONNECTED_920, SYNOPSYS_UNCONNECTED_921, 
        SYNOPSYS_UNCONNECTED_922, SYNOPSYS_UNCONNECTED_923, 
        SYNOPSYS_UNCONNECTED_924, SYNOPSYS_UNCONNECTED_925}), .ap_ahc3({
        SYNOPSYS_UNCONNECTED_926, SYNOPSYS_UNCONNECTED_927, 
        SYNOPSYS_UNCONNECTED_928, SYNOPSYS_UNCONNECTED_929, 
        SYNOPSYS_UNCONNECTED_930, SYNOPSYS_UNCONNECTED_931, 
        SYNOPSYS_UNCONNECTED_932, SYNOPSYS_UNCONNECTED_933, 
        SYNOPSYS_UNCONNECTED_934, SYNOPSYS_UNCONNECTED_935, 
        SYNOPSYS_UNCONNECTED_936, SYNOPSYS_UNCONNECTED_937, 
        SYNOPSYS_UNCONNECTED_938, SYNOPSYS_UNCONNECTED_939, 
        SYNOPSYS_UNCONNECTED_940, SYNOPSYS_UNCONNECTED_941, 
        SYNOPSYS_UNCONNECTED_942, SYNOPSYS_UNCONNECTED_943, 
        SYNOPSYS_UNCONNECTED_944, SYNOPSYS_UNCONNECTED_945, 
        SYNOPSYS_UNCONNECTED_946, SYNOPSYS_UNCONNECTED_947, 
        SYNOPSYS_UNCONNECTED_948, SYNOPSYS_UNCONNECTED_949, 
        SYNOPSYS_UNCONNECTED_950, SYNOPSYS_UNCONNECTED_951, 
        SYNOPSYS_UNCONNECTED_952, SYNOPSYS_UNCONNECTED_953, 
        SYNOPSYS_UNCONNECTED_954, SYNOPSYS_UNCONNECTED_955, 
        SYNOPSYS_UNCONNECTED_956, SYNOPSYS_UNCONNECTED_957}), .ap_ahc4({
        SYNOPSYS_UNCONNECTED_958, SYNOPSYS_UNCONNECTED_959, 
        SYNOPSYS_UNCONNECTED_960, SYNOPSYS_UNCONNECTED_961, 
        SYNOPSYS_UNCONNECTED_962, SYNOPSYS_UNCONNECTED_963, 
        SYNOPSYS_UNCONNECTED_964, SYNOPSYS_UNCONNECTED_965, 
        SYNOPSYS_UNCONNECTED_966, SYNOPSYS_UNCONNECTED_967, 
        SYNOPSYS_UNCONNECTED_968, SYNOPSYS_UNCONNECTED_969, 
        SYNOPSYS_UNCONNECTED_970, SYNOPSYS_UNCONNECTED_971, 
        SYNOPSYS_UNCONNECTED_972, SYNOPSYS_UNCONNECTED_973, 
        SYNOPSYS_UNCONNECTED_974, SYNOPSYS_UNCONNECTED_975, 
        SYNOPSYS_UNCONNECTED_976, SYNOPSYS_UNCONNECTED_977, 
        SYNOPSYS_UNCONNECTED_978, SYNOPSYS_UNCONNECTED_979, 
        SYNOPSYS_UNCONNECTED_980, SYNOPSYS_UNCONNECTED_981, 
        SYNOPSYS_UNCONNECTED_982, SYNOPSYS_UNCONNECTED_983, 
        SYNOPSYS_UNCONNECTED_984, SYNOPSYS_UNCONNECTED_985, 
        SYNOPSYS_UNCONNECTED_986, SYNOPSYS_UNCONNECTED_987, 
        SYNOPSYS_UNCONNECTED_988, SYNOPSYS_UNCONNECTED_989}), .ap_ahc5({
        SYNOPSYS_UNCONNECTED_990, SYNOPSYS_UNCONNECTED_991, 
        SYNOPSYS_UNCONNECTED_992, SYNOPSYS_UNCONNECTED_993, 
        SYNOPSYS_UNCONNECTED_994, SYNOPSYS_UNCONNECTED_995, 
        SYNOPSYS_UNCONNECTED_996, SYNOPSYS_UNCONNECTED_997, 
        SYNOPSYS_UNCONNECTED_998, SYNOPSYS_UNCONNECTED_999, 
        SYNOPSYS_UNCONNECTED_1000, SYNOPSYS_UNCONNECTED_1001, 
        SYNOPSYS_UNCONNECTED_1002, SYNOPSYS_UNCONNECTED_1003, 
        SYNOPSYS_UNCONNECTED_1004, SYNOPSYS_UNCONNECTED_1005, 
        SYNOPSYS_UNCONNECTED_1006, SYNOPSYS_UNCONNECTED_1007, 
        SYNOPSYS_UNCONNECTED_1008, SYNOPSYS_UNCONNECTED_1009, 
        SYNOPSYS_UNCONNECTED_1010, SYNOPSYS_UNCONNECTED_1011, 
        SYNOPSYS_UNCONNECTED_1012, SYNOPSYS_UNCONNECTED_1013, 
        SYNOPSYS_UNCONNECTED_1014, SYNOPSYS_UNCONNECTED_1015, 
        SYNOPSYS_UNCONNECTED_1016, SYNOPSYS_UNCONNECTED_1017, 
        SYNOPSYS_UNCONNECTED_1018, SYNOPSYS_UNCONNECTED_1019, 
        SYNOPSYS_UNCONNECTED_1020, SYNOPSYS_UNCONNECTED_1021}), .ap_ahc6({
        SYNOPSYS_UNCONNECTED_1022, SYNOPSYS_UNCONNECTED_1023, 
        SYNOPSYS_UNCONNECTED_1024, SYNOPSYS_UNCONNECTED_1025, 
        SYNOPSYS_UNCONNECTED_1026, SYNOPSYS_UNCONNECTED_1027, 
        SYNOPSYS_UNCONNECTED_1028, SYNOPSYS_UNCONNECTED_1029, 
        SYNOPSYS_UNCONNECTED_1030, SYNOPSYS_UNCONNECTED_1031, 
        SYNOPSYS_UNCONNECTED_1032, SYNOPSYS_UNCONNECTED_1033, 
        SYNOPSYS_UNCONNECTED_1034, SYNOPSYS_UNCONNECTED_1035, 
        SYNOPSYS_UNCONNECTED_1036, SYNOPSYS_UNCONNECTED_1037, 
        SYNOPSYS_UNCONNECTED_1038, SYNOPSYS_UNCONNECTED_1039, 
        SYNOPSYS_UNCONNECTED_1040, SYNOPSYS_UNCONNECTED_1041, 
        SYNOPSYS_UNCONNECTED_1042, SYNOPSYS_UNCONNECTED_1043, 
        SYNOPSYS_UNCONNECTED_1044, SYNOPSYS_UNCONNECTED_1045, 
        SYNOPSYS_UNCONNECTED_1046, SYNOPSYS_UNCONNECTED_1047, 
        SYNOPSYS_UNCONNECTED_1048, SYNOPSYS_UNCONNECTED_1049, 
        SYNOPSYS_UNCONNECTED_1050, SYNOPSYS_UNCONNECTED_1051, 
        SYNOPSYS_UNCONNECTED_1052, SYNOPSYS_UNCONNECTED_1053}), .ap_ahc7({
        SYNOPSYS_UNCONNECTED_1054, SYNOPSYS_UNCONNECTED_1055, 
        SYNOPSYS_UNCONNECTED_1056, SYNOPSYS_UNCONNECTED_1057, 
        SYNOPSYS_UNCONNECTED_1058, SYNOPSYS_UNCONNECTED_1059, 
        SYNOPSYS_UNCONNECTED_1060, SYNOPSYS_UNCONNECTED_1061, 
        SYNOPSYS_UNCONNECTED_1062, SYNOPSYS_UNCONNECTED_1063, 
        SYNOPSYS_UNCONNECTED_1064, SYNOPSYS_UNCONNECTED_1065, 
        SYNOPSYS_UNCONNECTED_1066, SYNOPSYS_UNCONNECTED_1067, 
        SYNOPSYS_UNCONNECTED_1068, SYNOPSYS_UNCONNECTED_1069, 
        SYNOPSYS_UNCONNECTED_1070, SYNOPSYS_UNCONNECTED_1071, 
        SYNOPSYS_UNCONNECTED_1072, SYNOPSYS_UNCONNECTED_1073, 
        SYNOPSYS_UNCONNECTED_1074, SYNOPSYS_UNCONNECTED_1075, 
        SYNOPSYS_UNCONNECTED_1076, SYNOPSYS_UNCONNECTED_1077, 
        SYNOPSYS_UNCONNECTED_1078, SYNOPSYS_UNCONNECTED_1079, 
        SYNOPSYS_UNCONNECTED_1080, SYNOPSYS_UNCONNECTED_1081, 
        SYNOPSYS_UNCONNECTED_1082, SYNOPSYS_UNCONNECTED_1083, 
        SYNOPSYS_UNCONNECTED_1084, SYNOPSYS_UNCONNECTED_1085}), .ap_ahm0(
        i_ap_ahm0), .ap_ahm1(i_ap_ahm1), .ap_ahm2({SYNOPSYS_UNCONNECTED_1086, 
        SYNOPSYS_UNCONNECTED_1087, SYNOPSYS_UNCONNECTED_1088, 
        SYNOPSYS_UNCONNECTED_1089, SYNOPSYS_UNCONNECTED_1090, 
        SYNOPSYS_UNCONNECTED_1091, SYNOPSYS_UNCONNECTED_1092, 
        SYNOPSYS_UNCONNECTED_1093, SYNOPSYS_UNCONNECTED_1094, 
        SYNOPSYS_UNCONNECTED_1095, SYNOPSYS_UNCONNECTED_1096, 
        SYNOPSYS_UNCONNECTED_1097, SYNOPSYS_UNCONNECTED_1098, 
        SYNOPSYS_UNCONNECTED_1099, SYNOPSYS_UNCONNECTED_1100, 
        SYNOPSYS_UNCONNECTED_1101, SYNOPSYS_UNCONNECTED_1102, 
        SYNOPSYS_UNCONNECTED_1103, SYNOPSYS_UNCONNECTED_1104, 
        SYNOPSYS_UNCONNECTED_1105, SYNOPSYS_UNCONNECTED_1106, 
        SYNOPSYS_UNCONNECTED_1107, SYNOPSYS_UNCONNECTED_1108, 
        SYNOPSYS_UNCONNECTED_1109, SYNOPSYS_UNCONNECTED_1110, 
        SYNOPSYS_UNCONNECTED_1111, SYNOPSYS_UNCONNECTED_1112, 
        SYNOPSYS_UNCONNECTED_1113, SYNOPSYS_UNCONNECTED_1114, 
        SYNOPSYS_UNCONNECTED_1115, SYNOPSYS_UNCONNECTED_1116, 
        SYNOPSYS_UNCONNECTED_1117}), .ap_ahm3({SYNOPSYS_UNCONNECTED_1118, 
        SYNOPSYS_UNCONNECTED_1119, SYNOPSYS_UNCONNECTED_1120, 
        SYNOPSYS_UNCONNECTED_1121, SYNOPSYS_UNCONNECTED_1122, 
        SYNOPSYS_UNCONNECTED_1123, SYNOPSYS_UNCONNECTED_1124, 
        SYNOPSYS_UNCONNECTED_1125, SYNOPSYS_UNCONNECTED_1126, 
        SYNOPSYS_UNCONNECTED_1127, SYNOPSYS_UNCONNECTED_1128, 
        SYNOPSYS_UNCONNECTED_1129, SYNOPSYS_UNCONNECTED_1130, 
        SYNOPSYS_UNCONNECTED_1131, SYNOPSYS_UNCONNECTED_1132, 
        SYNOPSYS_UNCONNECTED_1133, SYNOPSYS_UNCONNECTED_1134, 
        SYNOPSYS_UNCONNECTED_1135, SYNOPSYS_UNCONNECTED_1136, 
        SYNOPSYS_UNCONNECTED_1137, SYNOPSYS_UNCONNECTED_1138, 
        SYNOPSYS_UNCONNECTED_1139, SYNOPSYS_UNCONNECTED_1140, 
        SYNOPSYS_UNCONNECTED_1141, SYNOPSYS_UNCONNECTED_1142, 
        SYNOPSYS_UNCONNECTED_1143, SYNOPSYS_UNCONNECTED_1144, 
        SYNOPSYS_UNCONNECTED_1145, SYNOPSYS_UNCONNECTED_1146, 
        SYNOPSYS_UNCONNECTED_1147, SYNOPSYS_UNCONNECTED_1148, 
        SYNOPSYS_UNCONNECTED_1149}), .ap_ahm4({SYNOPSYS_UNCONNECTED_1150, 
        SYNOPSYS_UNCONNECTED_1151, SYNOPSYS_UNCONNECTED_1152, 
        SYNOPSYS_UNCONNECTED_1153, SYNOPSYS_UNCONNECTED_1154, 
        SYNOPSYS_UNCONNECTED_1155, SYNOPSYS_UNCONNECTED_1156, 
        SYNOPSYS_UNCONNECTED_1157, SYNOPSYS_UNCONNECTED_1158, 
        SYNOPSYS_UNCONNECTED_1159, SYNOPSYS_UNCONNECTED_1160, 
        SYNOPSYS_UNCONNECTED_1161, SYNOPSYS_UNCONNECTED_1162, 
        SYNOPSYS_UNCONNECTED_1163, SYNOPSYS_UNCONNECTED_1164, 
        SYNOPSYS_UNCONNECTED_1165, SYNOPSYS_UNCONNECTED_1166, 
        SYNOPSYS_UNCONNECTED_1167, SYNOPSYS_UNCONNECTED_1168, 
        SYNOPSYS_UNCONNECTED_1169, SYNOPSYS_UNCONNECTED_1170, 
        SYNOPSYS_UNCONNECTED_1171, SYNOPSYS_UNCONNECTED_1172, 
        SYNOPSYS_UNCONNECTED_1173, SYNOPSYS_UNCONNECTED_1174, 
        SYNOPSYS_UNCONNECTED_1175, SYNOPSYS_UNCONNECTED_1176, 
        SYNOPSYS_UNCONNECTED_1177, SYNOPSYS_UNCONNECTED_1178, 
        SYNOPSYS_UNCONNECTED_1179, SYNOPSYS_UNCONNECTED_1180, 
        SYNOPSYS_UNCONNECTED_1181}), .ap_ahm5({SYNOPSYS_UNCONNECTED_1182, 
        SYNOPSYS_UNCONNECTED_1183, SYNOPSYS_UNCONNECTED_1184, 
        SYNOPSYS_UNCONNECTED_1185, SYNOPSYS_UNCONNECTED_1186, 
        SYNOPSYS_UNCONNECTED_1187, SYNOPSYS_UNCONNECTED_1188, 
        SYNOPSYS_UNCONNECTED_1189, SYNOPSYS_UNCONNECTED_1190, 
        SYNOPSYS_UNCONNECTED_1191, SYNOPSYS_UNCONNECTED_1192, 
        SYNOPSYS_UNCONNECTED_1193, SYNOPSYS_UNCONNECTED_1194, 
        SYNOPSYS_UNCONNECTED_1195, SYNOPSYS_UNCONNECTED_1196, 
        SYNOPSYS_UNCONNECTED_1197, SYNOPSYS_UNCONNECTED_1198, 
        SYNOPSYS_UNCONNECTED_1199, SYNOPSYS_UNCONNECTED_1200, 
        SYNOPSYS_UNCONNECTED_1201, SYNOPSYS_UNCONNECTED_1202, 
        SYNOPSYS_UNCONNECTED_1203, SYNOPSYS_UNCONNECTED_1204, 
        SYNOPSYS_UNCONNECTED_1205, SYNOPSYS_UNCONNECTED_1206, 
        SYNOPSYS_UNCONNECTED_1207, SYNOPSYS_UNCONNECTED_1208, 
        SYNOPSYS_UNCONNECTED_1209, SYNOPSYS_UNCONNECTED_1210, 
        SYNOPSYS_UNCONNECTED_1211, SYNOPSYS_UNCONNECTED_1212, 
        SYNOPSYS_UNCONNECTED_1213}), .ap_ahm6({SYNOPSYS_UNCONNECTED_1214, 
        SYNOPSYS_UNCONNECTED_1215, SYNOPSYS_UNCONNECTED_1216, 
        SYNOPSYS_UNCONNECTED_1217, SYNOPSYS_UNCONNECTED_1218, 
        SYNOPSYS_UNCONNECTED_1219, SYNOPSYS_UNCONNECTED_1220, 
        SYNOPSYS_UNCONNECTED_1221, SYNOPSYS_UNCONNECTED_1222, 
        SYNOPSYS_UNCONNECTED_1223, SYNOPSYS_UNCONNECTED_1224, 
        SYNOPSYS_UNCONNECTED_1225, SYNOPSYS_UNCONNECTED_1226, 
        SYNOPSYS_UNCONNECTED_1227, SYNOPSYS_UNCONNECTED_1228, 
        SYNOPSYS_UNCONNECTED_1229, SYNOPSYS_UNCONNECTED_1230, 
        SYNOPSYS_UNCONNECTED_1231, SYNOPSYS_UNCONNECTED_1232, 
        SYNOPSYS_UNCONNECTED_1233, SYNOPSYS_UNCONNECTED_1234, 
        SYNOPSYS_UNCONNECTED_1235, SYNOPSYS_UNCONNECTED_1236, 
        SYNOPSYS_UNCONNECTED_1237, SYNOPSYS_UNCONNECTED_1238, 
        SYNOPSYS_UNCONNECTED_1239, SYNOPSYS_UNCONNECTED_1240, 
        SYNOPSYS_UNCONNECTED_1241, SYNOPSYS_UNCONNECTED_1242, 
        SYNOPSYS_UNCONNECTED_1243, SYNOPSYS_UNCONNECTED_1244, 
        SYNOPSYS_UNCONNECTED_1245}), .ap_ahm7({SYNOPSYS_UNCONNECTED_1246, 
        SYNOPSYS_UNCONNECTED_1247, SYNOPSYS_UNCONNECTED_1248, 
        SYNOPSYS_UNCONNECTED_1249, SYNOPSYS_UNCONNECTED_1250, 
        SYNOPSYS_UNCONNECTED_1251, SYNOPSYS_UNCONNECTED_1252, 
        SYNOPSYS_UNCONNECTED_1253, SYNOPSYS_UNCONNECTED_1254, 
        SYNOPSYS_UNCONNECTED_1255, SYNOPSYS_UNCONNECTED_1256, 
        SYNOPSYS_UNCONNECTED_1257, SYNOPSYS_UNCONNECTED_1258, 
        SYNOPSYS_UNCONNECTED_1259, SYNOPSYS_UNCONNECTED_1260, 
        SYNOPSYS_UNCONNECTED_1261, SYNOPSYS_UNCONNECTED_1262, 
        SYNOPSYS_UNCONNECTED_1263, SYNOPSYS_UNCONNECTED_1264, 
        SYNOPSYS_UNCONNECTED_1265, SYNOPSYS_UNCONNECTED_1266, 
        SYNOPSYS_UNCONNECTED_1267, SYNOPSYS_UNCONNECTED_1268, 
        SYNOPSYS_UNCONNECTED_1269, SYNOPSYS_UNCONNECTED_1270, 
        SYNOPSYS_UNCONNECTED_1271, SYNOPSYS_UNCONNECTED_1272, 
        SYNOPSYS_UNCONNECTED_1273, SYNOPSYS_UNCONNECTED_1274, 
        SYNOPSYS_UNCONNECTED_1275, SYNOPSYS_UNCONNECTED_1276, 
        SYNOPSYS_UNCONNECTED_1277}), .actionpt_hit_a(i_actionpt_hit_a), 
        .actionpt_swi_a(i_actionpt_swi_a), .en_debug_r(en_debug_r) );
  NBUFFX2_RVT U3 ( .A(rst_a), .Y(n1035) );
  NBUFFX2_RVT U4 ( .A(rst_a), .Y(n1036) );
  NBUFFX2_RVT U5 ( .A(rst_a), .Y(n1037) );
  NBUFFX2_RVT U6 ( .A(rst_a), .Y(n1038) );
  NBUFFX2_RVT U7 ( .A(i_aluflags_r[3]), .Y(n1039) );
  NBUFFX2_RVT U9 ( .A(i_ext_s2val[2]), .Y(n1041) );
  NBUFFX2_RVT U10 ( .A(i_ext_s2val[3]), .Y(n1042) );
  NBUFFX2_RVT U993 ( .A(i_p3_alu_op[1]), .Y(n1045) );
  NBUFFX2_RVT U994 ( .A(i_s1a[0]), .Y(n1046) );
  NBUFFX2_RVT U995 ( .A(i_s1a[1]), .Y(n1047) );
  NBUFFX2_RVT U998 ( .A(i_x_snglec_wben), .Y(n1050) );
  NBUFFX2_RVT U999 ( .A(i_ldvalid_wb), .Y(n1051) );
  NBUFFX2_RVT U1001 ( .A(i_aux_st_mulhi_a), .Y(n1053) );
  NBUFFX2_RVT U1000 ( .A(i_aux_write), .Y(n1052) );
  NBUFFX2_RVT U1002 ( .A(i_aligner_do_pc_plus_8), .Y(n1054) );
  NBUFFX2_RVT U991 ( .A(i_p3_bit_op_sel[1]), .Y(n1043) );
  NBUFFX2_RVT U996 ( .A(i_barrel_type_r[0]), .Y(n1048) );
  NBUFFX2_RVT U8 ( .A(i_ext_s1val[31]), .Y(n1040) );
  NBUFFX2_RVT U997 ( .A(i_barrel_type_r[1]), .Y(n1049) );
  NBUFFX4_RVT U992 ( .A(i_p3_alu_op[0]), .Y(n1044) );
endmodule


module cpu_isle_ld_arb_0 ( dmp_mload, dmp_mstore, q_drd, q_ldvalid, q_mwait, 
        q_busy, ldst_dmi_req, ldst_drd, ldst_ldvalid, stored_ld_rtn, 
        code_dmi_req, code_ldvalid_r, code_drd, hold_loc, hold_p, dmp_drd, 
        dmp_ldvalid, loc_ldvalid, mwait, dmp_idle );
  input [31:0] q_drd;
  input [31:0] ldst_drd;
  input [31:0] code_drd;
  output [31:0] dmp_drd;
  input dmp_mload, dmp_mstore, q_ldvalid, q_mwait, q_busy, ldst_dmi_req,
         ldst_ldvalid, stored_ld_rtn, code_dmi_req, code_ldvalid_r;
  output hold_loc, hold_p, dmp_ldvalid, loc_ldvalid, mwait, dmp_idle;
  wire   n1, n2, n3, n4, n5, n6, n7, n8;

  OR2X2_RVT U2 ( .A1(ldst_ldvalid), .A2(code_ldvalid_r), .Y(loc_ldvalid) );
  INVX1_RVT U3 ( .A(q_ldvalid), .Y(n2) );
  INVX1_RVT U6 ( .A(code_ldvalid_r), .Y(n1) );
  AO222X1_RVT U8 ( .A1(n5), .A2(q_drd[21]), .A3(n4), .A4(code_drd[21]), .A5(n3), .A6(ldst_drd[21]), .Y(dmp_drd[21]) );
  AO222X1_RVT U9 ( .A1(n5), .A2(q_drd[22]), .A3(n4), .A4(code_drd[22]), .A5(n3), .A6(ldst_drd[22]), .Y(dmp_drd[22]) );
  AO222X1_RVT U10 ( .A1(n5), .A2(q_drd[20]), .A3(n4), .A4(code_drd[20]), .A5(
        n3), .A6(ldst_drd[20]), .Y(dmp_drd[20]) );
  AO222X1_RVT U11 ( .A1(n5), .A2(q_drd[19]), .A3(n4), .A4(code_drd[19]), .A5(
        n3), .A6(ldst_drd[19]), .Y(dmp_drd[19]) );
  AO222X1_RVT U12 ( .A1(n5), .A2(q_drd[17]), .A3(n4), .A4(code_drd[17]), .A5(
        n3), .A6(ldst_drd[17]), .Y(dmp_drd[17]) );
  AO222X1_RVT U13 ( .A1(n5), .A2(q_drd[18]), .A3(n4), .A4(code_drd[18]), .A5(
        n3), .A6(ldst_drd[18]), .Y(dmp_drd[18]) );
  AO222X1_RVT U14 ( .A1(n5), .A2(q_drd[16]), .A3(n4), .A4(code_drd[16]), .A5(
        n3), .A6(ldst_drd[16]), .Y(dmp_drd[16]) );
  AO222X1_RVT U15 ( .A1(n5), .A2(q_drd[15]), .A3(n4), .A4(code_drd[15]), .A5(
        n3), .A6(ldst_drd[15]), .Y(dmp_drd[15]) );
  AO222X1_RVT U16 ( .A1(n5), .A2(q_drd[27]), .A3(n4), .A4(code_drd[27]), .A5(
        n3), .A6(ldst_drd[27]), .Y(dmp_drd[27]) );
  AO222X1_RVT U17 ( .A1(n5), .A2(q_drd[26]), .A3(n4), .A4(code_drd[26]), .A5(
        n3), .A6(ldst_drd[26]), .Y(dmp_drd[26]) );
  AO222X1_RVT U19 ( .A1(n5), .A2(q_drd[24]), .A3(n4), .A4(code_drd[24]), .A5(
        n3), .A6(ldst_drd[24]), .Y(dmp_drd[24]) );
  AO222X1_RVT U20 ( .A1(n5), .A2(q_drd[25]), .A3(n4), .A4(code_drd[25]), .A5(
        n3), .A6(ldst_drd[25]), .Y(dmp_drd[25]) );
  AO222X1_RVT U21 ( .A1(n5), .A2(q_drd[13]), .A3(n4), .A4(code_drd[13]), .A5(
        n3), .A6(ldst_drd[13]), .Y(dmp_drd[13]) );
  AO222X1_RVT U22 ( .A1(n5), .A2(q_drd[14]), .A3(n4), .A4(code_drd[14]), .A5(
        n3), .A6(ldst_drd[14]), .Y(dmp_drd[14]) );
  AO222X1_RVT U23 ( .A1(n5), .A2(q_drd[12]), .A3(n4), .A4(code_drd[12]), .A5(
        n3), .A6(ldst_drd[12]), .Y(dmp_drd[12]) );
  AO222X1_RVT U25 ( .A1(n5), .A2(q_drd[4]), .A3(n4), .A4(code_drd[4]), .A5(n3), 
        .A6(ldst_drd[4]), .Y(dmp_drd[4]) );
  AO222X1_RVT U26 ( .A1(n5), .A2(q_drd[5]), .A3(n4), .A4(code_drd[5]), .A5(n3), 
        .A6(ldst_drd[5]), .Y(dmp_drd[5]) );
  AO222X1_RVT U27 ( .A1(n5), .A2(q_drd[3]), .A3(n4), .A4(code_drd[3]), .A5(n3), 
        .A6(ldst_drd[3]), .Y(dmp_drd[3]) );
  AO222X1_RVT U29 ( .A1(n5), .A2(q_drd[29]), .A3(n4), .A4(code_drd[29]), .A5(
        n3), .A6(ldst_drd[29]), .Y(dmp_drd[29]) );
  AO222X1_RVT U30 ( .A1(n5), .A2(q_drd[30]), .A3(n4), .A4(code_drd[30]), .A5(
        n3), .A6(ldst_drd[30]), .Y(dmp_drd[30]) );
  AO222X1_RVT U31 ( .A1(n5), .A2(q_drd[28]), .A3(n4), .A4(code_drd[28]), .A5(
        n3), .A6(ldst_drd[28]), .Y(dmp_drd[28]) );
  AO222X1_RVT U32 ( .A1(n5), .A2(q_drd[10]), .A3(n4), .A4(code_drd[10]), .A5(
        n3), .A6(ldst_drd[10]), .Y(dmp_drd[10]) );
  AO222X1_RVT U36 ( .A1(n5), .A2(q_drd[2]), .A3(n4), .A4(code_drd[2]), .A5(n3), 
        .A6(ldst_drd[2]), .Y(dmp_drd[2]) );
  AO222X1_RVT U37 ( .A1(n5), .A2(q_drd[0]), .A3(n4), .A4(code_drd[0]), .A5(n3), 
        .A6(ldst_drd[0]), .Y(dmp_drd[0]) );
  AO222X1_RVT U39 ( .A1(n5), .A2(q_drd[31]), .A3(n4), .A4(code_drd[31]), .A5(
        n3), .A6(ldst_drd[31]), .Y(dmp_drd[31]) );
  OR2X1_RVT U41 ( .A1(ldst_dmi_req), .A2(stored_ld_rtn), .Y(n6) );
  AO21X1_RVT U42 ( .A1(q_ldvalid), .A2(loc_ldvalid), .A3(n6), .Y(n7) );
  OA22X1_RVT U43 ( .A1(code_dmi_req), .A2(n7), .A3(dmp_mload), .A4(dmp_mstore), 
        .Y(n8) );
  OR2X1_RVT U44 ( .A1(q_mwait), .A2(n8), .Y(mwait) );
  AND2X1_RVT U5 ( .A1(code_ldvalid_r), .A2(n2), .Y(n4) );
  AND3X1_RVT U7 ( .A1(ldst_ldvalid), .A2(n2), .A3(n1), .Y(n3) );
  AO222X1_RVT U18 ( .A1(n5), .A2(q_drd[23]), .A3(n4), .A4(code_drd[23]), .A5(
        n3), .A6(ldst_drd[23]), .Y(dmp_drd[23]) );
  AO222X1_RVT U28 ( .A1(n5), .A2(q_drd[11]), .A3(n4), .A4(code_drd[11]), .A5(
        n3), .A6(ldst_drd[11]), .Y(dmp_drd[11]) );
  AO222X1_RVT U35 ( .A1(n5), .A2(q_drd[9]), .A3(n4), .A4(code_drd[9]), .A5(n3), 
        .A6(ldst_drd[9]), .Y(dmp_drd[9]) );
  AO222X1_RVT U34 ( .A1(n5), .A2(q_drd[8]), .A3(n4), .A4(code_drd[8]), .A5(n3), 
        .A6(ldst_drd[8]), .Y(dmp_drd[8]) );
  AO222X1_RVT U38 ( .A1(n5), .A2(q_drd[1]), .A3(n4), .A4(code_drd[1]), .A5(n3), 
        .A6(ldst_drd[1]), .Y(dmp_drd[1]) );
  AO222X1_RVT U24 ( .A1(n5), .A2(q_drd[6]), .A3(n4), .A4(code_drd[6]), .A5(n3), 
        .A6(ldst_drd[6]), .Y(dmp_drd[6]) );
  NBUFFX2_RVT U1 ( .A(q_ldvalid), .Y(hold_loc) );
  AO222X1_RVT U33 ( .A1(n5), .A2(q_drd[7]), .A3(n4), .A4(code_drd[7]), .A5(n3), 
        .A6(ldst_drd[7]), .Y(dmp_drd[7]) );
  NAND2X0_RVT U4 ( .A1(n2), .A2(loc_ldvalid), .Y(n5) );
  OR2X2_RVT U40 ( .A1(loc_ldvalid), .A2(q_ldvalid), .Y(dmp_ldvalid) );
endmodule


module cpu_isle_decoder_0 ( dmp_addr, lram_base, is_ldst_ram, is_code_ram, 
        is_local_ramx, is_local_ramy, is_local_ram, is_peripheral );
  input [31:0] dmp_addr;
  input [23:19] lram_base;
  output is_ldst_ram, is_code_ram, is_local_ramx, is_local_ramy, is_local_ram,
         is_peripheral;
  wire   n2, n3, n4, n5, n6;

  HADDX1_RVT U3 ( .A0(lram_base[19]), .B0(dmp_addr[19]), .SO(n6) );
  HADDX1_RVT U4 ( .A0(lram_base[22]), .B0(dmp_addr[22]), .SO(n5) );
  HADDX1_RVT U5 ( .A0(dmp_addr[20]), .B0(lram_base[20]), .SO(n3) );
  HADDX1_RVT U6 ( .A0(dmp_addr[21]), .B0(lram_base[21]), .SO(n2) );
  OR2X1_RVT U7 ( .A1(n3), .A2(n2), .Y(n4) );
  NOR4X1_RVT U8 ( .A1(n6), .A2(n5), .A3(is_code_ram), .A4(n4), .Y(is_ldst_ram)
         );
  OR2X1_RVT U9 ( .A1(is_ldst_ram), .A2(is_code_ram), .Y(is_local_ram) );
  INVX1_RVT U2 ( .A(dmp_addr[23]), .Y(is_code_ram) );
endmodule


module cpu_isle_mem_align_chk_0 ( clk_dmp, rst_a, en3, mc_addr, mload, mstore, 
        size, en_misaligned, misaligned_int, misaligned_err );
  input [31:0] mc_addr;
  input [1:0] size;
  input clk_dmp, rst_a, en3, mload, mstore, en_misaligned;
  output misaligned_int, misaligned_err;
  wire   n1, n2, n3, n4;

  INVX1_RVT U1 ( .A(size[0]), .Y(n3) );
  INVX1_RVT U2 ( .A(size[1]), .Y(n1) );
  OA221X1_RVT U3 ( .A1(mc_addr[0]), .A2(mc_addr[1]), .A3(mc_addr[0]), .A4(n1), 
        .A5(en3), .Y(n2) );
  AND2X1_RVT U4 ( .A1(n3), .A2(n2), .Y(n4) );
  AND2X1_RVT U6 ( .A1(misaligned_err), .A2(en_misaligned), .Y(misaligned_int)
         );
  OA21X1_RVT U5 ( .A1(mload), .A2(mstore), .A3(n4), .Y(misaligned_err) );
endmodule


module cpu_isle_readsort_0 ( d_in, addr, size, sex, d_out );
  input [31:0] d_in;
  input [1:0] addr;
  input [1:0] size;
  output [31:0] d_out;
  input sex;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31,
         n32, n33, n34, n35, n36, n37, n38, n39, n41;

  INVX1_RVT U3 ( .A(size[1]), .Y(n1) );
  AND3X1_RVT U4 ( .A1(size[0]), .A2(addr[0]), .A3(n1), .Y(n20) );
  AO22X1_RVT U6 ( .A1(addr[1]), .A2(d_in[31]), .A3(n41), .A4(d_in[15]), .Y(n3)
         );
  AO22X1_RVT U7 ( .A1(addr[1]), .A2(d_in[23]), .A3(n41), .A4(d_in[7]), .Y(n24)
         );
  INVX1_RVT U8 ( .A(addr[0]), .Y(n5) );
  AND3X1_RVT U9 ( .A1(size[0]), .A2(n24), .A3(n5), .Y(n2) );
  AO22X1_RVT U10 ( .A1(n20), .A2(n3), .A3(n2), .A4(n1), .Y(n26) );
  AND2X1_RVT U11 ( .A1(sex), .A2(n26), .Y(n36) );
  OA221X1_RVT U12 ( .A1(addr[1]), .A2(d_in[15]), .A3(n41), .A4(d_in[31]), .A5(
        size[1]), .Y(n37) );
  OR2X1_RVT U13 ( .A1(n36), .A2(n37), .Y(n4) );
  AO21X1_RVT U14 ( .A1(d_in[15]), .A2(n39), .A3(n4), .Y(d_out[15]) );
  OA221X1_RVT U15 ( .A1(size[1]), .A2(size[0]), .A3(size[1]), .A4(n5), .A5(
        addr[1]), .Y(n19) );
  AO21X1_RVT U16 ( .A1(size[1]), .A2(n41), .A3(n39), .Y(n33) );
  AO21X1_RVT U17 ( .A1(n41), .A2(n5), .A3(n33), .Y(n18) );
  AO22X1_RVT U18 ( .A1(d_in[16]), .A2(n19), .A3(d_in[0]), .A4(n18), .Y(n7) );
  OA221X1_RVT U19 ( .A1(addr[1]), .A2(d_in[8]), .A3(n41), .A4(d_in[24]), .A5(
        n20), .Y(n6) );
  OR2X1_RVT U20 ( .A1(n7), .A2(n6), .Y(d_out[0]) );
  AO22X1_RVT U21 ( .A1(d_in[17]), .A2(n19), .A3(d_in[1]), .A4(n18), .Y(n9) );
  OA221X1_RVT U22 ( .A1(addr[1]), .A2(d_in[9]), .A3(n41), .A4(d_in[25]), .A5(
        n20), .Y(n8) );
  OR2X1_RVT U23 ( .A1(n9), .A2(n8), .Y(d_out[1]) );
  AO22X1_RVT U24 ( .A1(d_in[18]), .A2(n19), .A3(d_in[2]), .A4(n18), .Y(n11) );
  OA221X1_RVT U25 ( .A1(addr[1]), .A2(d_in[10]), .A3(n41), .A4(d_in[26]), .A5(
        n20), .Y(n10) );
  OR2X1_RVT U26 ( .A1(n11), .A2(n10), .Y(d_out[2]) );
  AO22X1_RVT U27 ( .A1(d_in[19]), .A2(n19), .A3(d_in[3]), .A4(n18), .Y(n13) );
  OA221X1_RVT U28 ( .A1(addr[1]), .A2(d_in[11]), .A3(n41), .A4(d_in[27]), .A5(
        n20), .Y(n12) );
  OR2X1_RVT U29 ( .A1(n13), .A2(n12), .Y(d_out[3]) );
  AO22X1_RVT U30 ( .A1(d_in[20]), .A2(n19), .A3(d_in[4]), .A4(n18), .Y(n15) );
  OA221X1_RVT U31 ( .A1(addr[1]), .A2(d_in[12]), .A3(n41), .A4(d_in[28]), .A5(
        n20), .Y(n14) );
  OR2X1_RVT U32 ( .A1(n15), .A2(n14), .Y(d_out[4]) );
  AO22X1_RVT U33 ( .A1(d_in[21]), .A2(n19), .A3(d_in[5]), .A4(n18), .Y(n17) );
  OA221X1_RVT U34 ( .A1(addr[1]), .A2(d_in[13]), .A3(n41), .A4(d_in[29]), .A5(
        n20), .Y(n16) );
  OR2X1_RVT U35 ( .A1(n17), .A2(n16), .Y(d_out[5]) );
  AO22X1_RVT U36 ( .A1(d_in[22]), .A2(n19), .A3(d_in[6]), .A4(n18), .Y(n23) );
  OA221X1_RVT U37 ( .A1(addr[1]), .A2(d_in[14]), .A3(n41), .A4(d_in[30]), .A5(
        n20), .Y(n22) );
  OR2X1_RVT U38 ( .A1(n23), .A2(n22), .Y(d_out[6]) );
  AO22X1_RVT U39 ( .A1(size[1]), .A2(n24), .A3(d_in[7]), .A4(n39), .Y(n25) );
  OR2X1_RVT U40 ( .A1(n26), .A2(n25), .Y(d_out[7]) );
  AND2X1_RVT U41 ( .A1(size[1]), .A2(addr[1]), .Y(n34) );
  AO22X1_RVT U42 ( .A1(d_in[24]), .A2(n34), .A3(d_in[8]), .A4(n33), .Y(n27) );
  OR2X1_RVT U43 ( .A1(n36), .A2(n27), .Y(d_out[8]) );
  AO22X1_RVT U44 ( .A1(d_in[25]), .A2(n34), .A3(d_in[9]), .A4(n33), .Y(n28) );
  OR2X1_RVT U45 ( .A1(n36), .A2(n28), .Y(d_out[9]) );
  AO22X1_RVT U46 ( .A1(d_in[26]), .A2(n34), .A3(d_in[10]), .A4(n33), .Y(n29)
         );
  OR2X1_RVT U47 ( .A1(n36), .A2(n29), .Y(d_out[10]) );
  AO22X1_RVT U48 ( .A1(d_in[27]), .A2(n34), .A3(d_in[11]), .A4(n33), .Y(n30)
         );
  OR2X1_RVT U49 ( .A1(n36), .A2(n30), .Y(d_out[11]) );
  AO22X1_RVT U50 ( .A1(d_in[28]), .A2(n34), .A3(d_in[12]), .A4(n33), .Y(n31)
         );
  OR2X1_RVT U51 ( .A1(n36), .A2(n31), .Y(d_out[12]) );
  AO22X1_RVT U52 ( .A1(d_in[29]), .A2(n34), .A3(d_in[13]), .A4(n33), .Y(n32)
         );
  OR2X1_RVT U53 ( .A1(n36), .A2(n32), .Y(d_out[13]) );
  AO22X1_RVT U54 ( .A1(d_in[30]), .A2(n34), .A3(d_in[14]), .A4(n33), .Y(n35)
         );
  OR2X1_RVT U55 ( .A1(n36), .A2(n35), .Y(d_out[14]) );
  AO21X1_RVT U57 ( .A1(n39), .A2(d_in[16]), .A3(n38), .Y(d_out[16]) );
  AO21X1_RVT U58 ( .A1(n39), .A2(d_in[17]), .A3(n38), .Y(d_out[17]) );
  AO21X1_RVT U59 ( .A1(n39), .A2(d_in[18]), .A3(n38), .Y(d_out[18]) );
  AO21X1_RVT U60 ( .A1(n39), .A2(d_in[19]), .A3(n38), .Y(d_out[19]) );
  AO21X1_RVT U61 ( .A1(n39), .A2(d_in[20]), .A3(n38), .Y(d_out[20]) );
  AO21X1_RVT U62 ( .A1(n39), .A2(d_in[21]), .A3(n38), .Y(d_out[21]) );
  AO21X1_RVT U63 ( .A1(n39), .A2(d_in[22]), .A3(n38), .Y(d_out[22]) );
  AO21X1_RVT U64 ( .A1(d_in[23]), .A2(n39), .A3(n38), .Y(d_out[23]) );
  AO21X1_RVT U65 ( .A1(n39), .A2(d_in[24]), .A3(n38), .Y(d_out[24]) );
  AO21X1_RVT U66 ( .A1(n39), .A2(d_in[25]), .A3(n38), .Y(d_out[25]) );
  AO21X1_RVT U67 ( .A1(n39), .A2(d_in[26]), .A3(n38), .Y(d_out[26]) );
  AO21X1_RVT U68 ( .A1(n39), .A2(d_in[27]), .A3(n38), .Y(d_out[27]) );
  AO21X1_RVT U69 ( .A1(n39), .A2(d_in[28]), .A3(n38), .Y(d_out[28]) );
  AO21X1_RVT U70 ( .A1(n39), .A2(d_in[29]), .A3(n38), .Y(d_out[29]) );
  AO21X1_RVT U71 ( .A1(n39), .A2(d_in[30]), .A3(n38), .Y(d_out[30]) );
  AO21X1_RVT U72 ( .A1(d_in[31]), .A2(n39), .A3(n38), .Y(d_out[31]) );
  AO21X1_RVT U56 ( .A1(sex), .A2(n37), .A3(n36), .Y(n38) );
  INVX1_RVT U73 ( .A(addr[1]), .Y(n41) );
  NOR2X0_RVT U2 ( .A1(size[1]), .A2(size[0]), .Y(n39) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_5 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_4 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_ldst_queue_0 ( clk_dmp, rst_a, dmp_dwr, dmp_en3, dmp_addr, 
        dmp_mload, dmp_mstore, dmp_nocache, dmp_size, dmp_sex, is_local_ram, 
        is_peripheral, q_cmdack, q_rdata, q_reop, q_rspval, dc_disable_r, 
        a_pc_en, b_pc_en, sel_dat, cgm_queue_idle, sync_queue_idle, q_drd, 
        q_ldvalid, q_mwait, q_busy, q_address, q_wdata, q_be, q_cmdval, q_eop, 
        q_plen, q_rspack, q_cache, q_priv, q_buffer, q_mode, q_cmd );
  input [31:0] dmp_dwr;
  input [31:0] dmp_addr;
  input [1:0] dmp_size;
  input [31:0] q_rdata;
  output [31:0] q_drd;
  output [23:0] q_address;
  output [31:0] q_wdata;
  output [3:0] q_be;
  output [8:0] q_plen;
  output [1:0] q_cmd;
  input clk_dmp, rst_a, dmp_en3, dmp_mload, dmp_mstore, dmp_nocache, dmp_sex,
         is_local_ram, is_peripheral, q_cmdack, q_reop, q_rspval, dc_disable_r;
  output a_pc_en, b_pc_en, sel_dat, cgm_queue_idle, sync_queue_idle, q_ldvalid,
         q_mwait, q_busy, q_cmdval, q_eop, q_rspack, q_cache, q_priv, q_buffer,
         q_mode;
  wire   n159, i_a_full_r, i_a_load_r, i_a_sex_r, i_b_full_r, i_b_load_r,
         i_b_sex_r, i_a_next_r, i_b_next_r, N55, N61, i_fifo_valid3_r,
         i_fifo_sex0_r, i_fifo_sex1_r, i_fifo_sex2_r, i_fifo_sex3_r,
         i_fifo_valid0_r, i_fifo_valid1_r, i_fifo_valid2_r, i_fifo_store0_r,
         i_fifo_store1_r, i_fifo_store2_r, i_fifo_store3_r, i_sex, N150, N151,
         N152, N153, N154, N155, N156, N157, N158, N1590, N160, N161, N162,
         N163, N164, N165, N166, N167, N168, N169, N170, N171, N172, N173,
         N174, i_sel_sex, net19897, net19903, net19908, net19913, net19918,
         net19923, n86, n87, n88, n89, n90, n91, n1, n4, n5, n6, n15, n16, n17,
         n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31,
         n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n53, n54,
         n550, n56, n58, n59, n60, n610, n62, n63, n65, n67, n68, n69, n70,
         n73, n74, n75, n76, n77, n78, n79, n80, n81, n82, n83, n84, n85, n92,
         n93, n94, n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105,
         n106, n107, n108, n109, n110, n111, n112, n113, n114, n115, n116,
         n117, n118, n119, n120, n121, n122, n123, n124, n125, n126, n127,
         n128, n129, n130, n131, n132, n133, n134, n135, n136, n137, n138,
         n139, n140, n141, n142, n143, n144, n145, n146, n1610, n1620, n1630,
         n1640, n1650, n1660, n1670, n1680, n1690, n1710, n1720, n1730, n1740,
         n175, n176, n177, n178, n179, n180;
  wire   [31:0] i_dwr;
  wire   [1:0] i_a_size_r;
  wire   [23:0] i_a_addr_r;
  wire   [31:0] i_a_wdata_r;
  wire   [1:0] i_b_size_r;
  wire   [23:0] i_b_addr_r;
  wire   [31:0] i_b_wdata_r;
  wire   [1:0] i_fifo_addr0_r;
  wire   [1:0] i_fifo_addr1_r;
  wire   [1:0] i_fifo_addr2_r;
  wire   [1:0] i_fifo_addr3_r;
  wire   [1:0] i_fifo_size0_r;
  wire   [1:0] i_fifo_size1_r;
  wire   [1:0] i_fifo_size2_r;
  wire   [1:0] i_fifo_size3_r;
  wire   [1:0] i_size;
  wire   [1:0] i_sel_addr;
  wire   [1:0] i_sel_size;

  cpu_isle_readsort_0 U_readsort ( .d_in(q_rdata), .addr(i_sel_addr), .size(
        i_sel_size), .sex(i_sel_sex), .d_out(q_drd) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_0 clk_gate_i_a_load_r_reg ( .CLK(
        clk_dmp), .EN(N55), .ENCLK(net19897), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_5 clk_gate_i_b_load_r_reg ( .CLK(
        clk_dmp), .EN(N61), .ENCLK(net19903), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_4 clk_gate_i_fifo_store3_r_reg ( 
        .CLK(clk_dmp), .EN(N150), .ENCLK(net19908), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_3 clk_gate_i_fifo_addr0_r_reg ( 
        .CLK(clk_dmp), .EN(N151), .ENCLK(net19913), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_2 clk_gate_i_fifo_addr1_r_reg ( 
        .CLK(clk_dmp), .EN(N1590), .ENCLK(net19918), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_ldst_queue_1 clk_gate_i_fifo_addr2_r_reg ( 
        .CLK(clk_dmp), .EN(N167), .ENCLK(net19923), .TE(1'b0) );
  DFFARX1_RVT i_fifo_valid3_r_reg ( .D(n91), .CLK(clk_dmp), .RSTB(n1630), .Q(
        i_fifo_valid3_r) );
  DFFARX1_RVT i_fifo_valid0_r_reg ( .D(N152), .CLK(net19913), .RSTB(n1650), 
        .Q(i_fifo_valid0_r) );
  DFFARX1_RVT i_fifo_valid1_r_reg ( .D(N160), .CLK(net19918), .RSTB(n1630), 
        .Q(i_fifo_valid1_r) );
  DFFARX1_RVT i_fifo_valid2_r_reg ( .D(N168), .CLK(net19923), .RSTB(n1630), 
        .Q(i_fifo_valid2_r) );
  DFFARX1_RVT i_a_sex_r_reg ( .D(dmp_sex), .CLK(net19897), .RSTB(n1630), .Q(
        i_a_sex_r) );
  DFFARX1_RVT i_a_size_r_reg_1_ ( .D(dmp_size[1]), .CLK(net19897), .RSTB(n1620), .Q(i_a_size_r[1]) );
  DFFARX1_RVT i_a_size_r_reg_0_ ( .D(dmp_size[0]), .CLK(net19897), .RSTB(n1620), .Q(i_a_size_r[0]) );
  DFFARX1_RVT i_a_addr_r_reg_23_ ( .D(dmp_addr[23]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[23]) );
  DFFARX1_RVT i_a_addr_r_reg_22_ ( .D(dmp_addr[22]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[22]) );
  DFFARX1_RVT i_a_addr_r_reg_21_ ( .D(dmp_addr[21]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[21]) );
  DFFARX1_RVT i_a_addr_r_reg_20_ ( .D(dmp_addr[20]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[20]) );
  DFFARX1_RVT i_a_addr_r_reg_19_ ( .D(dmp_addr[19]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[19]) );
  DFFARX1_RVT i_a_addr_r_reg_18_ ( .D(dmp_addr[18]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[18]) );
  DFFARX1_RVT i_a_addr_r_reg_17_ ( .D(dmp_addr[17]), .CLK(net19897), .RSTB(
        n1640), .Q(i_a_addr_r[17]) );
  DFFARX1_RVT i_a_addr_r_reg_16_ ( .D(dmp_addr[16]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[16]) );
  DFFARX1_RVT i_a_addr_r_reg_15_ ( .D(dmp_addr[15]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[15]) );
  DFFARX1_RVT i_a_addr_r_reg_14_ ( .D(dmp_addr[14]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[14]) );
  DFFARX1_RVT i_a_addr_r_reg_13_ ( .D(dmp_addr[13]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[13]) );
  DFFARX1_RVT i_a_addr_r_reg_12_ ( .D(dmp_addr[12]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[12]) );
  DFFARX1_RVT i_a_addr_r_reg_11_ ( .D(dmp_addr[11]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[11]) );
  DFFARX1_RVT i_a_addr_r_reg_10_ ( .D(dmp_addr[10]), .CLK(net19897), .RSTB(
        n1620), .Q(i_a_addr_r[10]) );
  DFFARX1_RVT i_a_addr_r_reg_9_ ( .D(dmp_addr[9]), .CLK(net19897), .RSTB(n1620), .Q(i_a_addr_r[9]) );
  DFFARX1_RVT i_a_addr_r_reg_8_ ( .D(dmp_addr[8]), .CLK(net19897), .RSTB(n1620), .Q(i_a_addr_r[8]) );
  DFFARX1_RVT i_a_addr_r_reg_7_ ( .D(dmp_addr[7]), .CLK(net19897), .RSTB(n1620), .Q(i_a_addr_r[7]) );
  DFFARX1_RVT i_a_addr_r_reg_6_ ( .D(dmp_addr[6]), .CLK(net19897), .RSTB(n1650), .Q(i_a_addr_r[6]) );
  DFFARX1_RVT i_a_addr_r_reg_5_ ( .D(dmp_addr[5]), .CLK(net19897), .RSTB(n1650), .Q(i_a_addr_r[5]) );
  DFFARX1_RVT i_a_addr_r_reg_4_ ( .D(dmp_addr[4]), .CLK(net19897), .RSTB(n1650), .Q(i_a_addr_r[4]) );
  DFFARX1_RVT i_a_addr_r_reg_3_ ( .D(dmp_addr[3]), .CLK(net19897), .RSTB(n1650), .Q(i_a_addr_r[3]) );
  DFFARX1_RVT i_a_addr_r_reg_2_ ( .D(dmp_addr[2]), .CLK(net19897), .RSTB(n1620), .Q(i_a_addr_r[2]) );
  DFFARX1_RVT i_a_addr_r_reg_1_ ( .D(dmp_addr[1]), .CLK(net19897), .RSTB(n1650), .Q(i_a_addr_r[1]) );
  DFFARX1_RVT i_a_addr_r_reg_0_ ( .D(dmp_addr[0]), .CLK(net19897), .RSTB(n1650), .Q(i_a_addr_r[0]) );
  DFFARX1_RVT i_a_wdata_r_reg_31_ ( .D(i_dwr[31]), .CLK(net19897), .RSTB(n1620), .Q(i_a_wdata_r[31]) );
  DFFARX1_RVT i_a_wdata_r_reg_30_ ( .D(i_dwr[30]), .CLK(net19897), .RSTB(n1620), .Q(i_a_wdata_r[30]) );
  DFFARX1_RVT i_a_wdata_r_reg_29_ ( .D(i_dwr[29]), .CLK(net19897), .RSTB(n1620), .Q(i_a_wdata_r[29]) );
  DFFARX1_RVT i_a_wdata_r_reg_28_ ( .D(i_dwr[28]), .CLK(net19897), .RSTB(n1620), .Q(i_a_wdata_r[28]) );
  DFFARX1_RVT i_a_wdata_r_reg_27_ ( .D(i_dwr[27]), .CLK(net19897), .RSTB(n1620), .Q(i_a_wdata_r[27]) );
  DFFARX1_RVT i_a_wdata_r_reg_26_ ( .D(i_dwr[26]), .CLK(net19897), .RSTB(n1620), .Q(i_a_wdata_r[26]) );
  DFFARX1_RVT i_a_wdata_r_reg_25_ ( .D(i_dwr[25]), .CLK(net19897), .RSTB(n1610), .Q(i_a_wdata_r[25]) );
  DFFARX1_RVT i_a_wdata_r_reg_24_ ( .D(i_dwr[24]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[24]) );
  DFFARX1_RVT i_a_wdata_r_reg_23_ ( .D(i_dwr[23]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[23]) );
  DFFARX1_RVT i_a_wdata_r_reg_22_ ( .D(i_dwr[22]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[22]) );
  DFFARX1_RVT i_a_wdata_r_reg_21_ ( .D(i_dwr[21]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[21]) );
  DFFARX1_RVT i_a_wdata_r_reg_20_ ( .D(i_dwr[20]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[20]) );
  DFFARX1_RVT i_a_wdata_r_reg_19_ ( .D(i_dwr[19]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[19]) );
  DFFARX1_RVT i_a_wdata_r_reg_18_ ( .D(i_dwr[18]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[18]) );
  DFFARX1_RVT i_a_wdata_r_reg_17_ ( .D(i_dwr[17]), .CLK(net19897), .RSTB(n1610), .Q(i_a_wdata_r[17]) );
  DFFARX1_RVT i_a_wdata_r_reg_16_ ( .D(i_dwr[16]), .CLK(net19897), .RSTB(n1610), .Q(i_a_wdata_r[16]) );
  DFFARX1_RVT i_a_wdata_r_reg_15_ ( .D(i_dwr[15]), .CLK(net19897), .RSTB(n1610), .Q(i_a_wdata_r[15]) );
  DFFARX1_RVT i_a_wdata_r_reg_14_ ( .D(i_dwr[14]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[14]) );
  DFFARX1_RVT i_a_wdata_r_reg_13_ ( .D(i_dwr[13]), .CLK(net19897), .RSTB(n1610), .Q(i_a_wdata_r[13]) );
  DFFARX1_RVT i_a_wdata_r_reg_12_ ( .D(i_dwr[12]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[12]) );
  DFFARX1_RVT i_a_wdata_r_reg_11_ ( .D(i_dwr[11]), .CLK(net19897), .RSTB(n1640), .Q(i_a_wdata_r[11]) );
  DFFARX1_RVT i_a_wdata_r_reg_10_ ( .D(i_dwr[10]), .CLK(net19897), .RSTB(n1610), .Q(i_a_wdata_r[10]) );
  DFFARX1_RVT i_a_wdata_r_reg_9_ ( .D(i_dwr[9]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[9]) );
  DFFARX1_RVT i_a_wdata_r_reg_8_ ( .D(i_dwr[8]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[8]) );
  DFFARX1_RVT i_a_wdata_r_reg_7_ ( .D(i_dwr[7]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[7]) );
  DFFARX1_RVT i_a_wdata_r_reg_6_ ( .D(i_dwr[6]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[6]) );
  DFFARX1_RVT i_a_wdata_r_reg_5_ ( .D(i_dwr[5]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[5]) );
  DFFARX1_RVT i_a_wdata_r_reg_4_ ( .D(i_dwr[4]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[4]) );
  DFFARX1_RVT i_a_wdata_r_reg_3_ ( .D(i_dwr[3]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[3]) );
  DFFARX1_RVT i_a_wdata_r_reg_2_ ( .D(i_dwr[2]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[2]) );
  DFFARX1_RVT i_a_wdata_r_reg_1_ ( .D(i_dwr[1]), .CLK(net19897), .RSTB(n1630), 
        .Q(i_a_wdata_r[1]) );
  DFFARX1_RVT i_a_wdata_r_reg_0_ ( .D(i_dwr[0]), .CLK(net19897), .RSTB(n1610), 
        .Q(i_a_wdata_r[0]) );
  DFFARX1_RVT i_b_load_r_reg ( .D(dmp_mload), .CLK(net19903), .RSTB(n1630), 
        .Q(i_b_load_r) );
  DFFARX1_RVT i_b_sex_r_reg ( .D(dmp_sex), .CLK(net19903), .RSTB(n1630), .Q(
        i_b_sex_r) );
  DFFARX1_RVT i_fifo_sex3_r_reg ( .D(i_sex), .CLK(net19908), .RSTB(n1630), .Q(
        i_fifo_sex3_r) );
  DFFARX1_RVT i_fifo_sex2_r_reg ( .D(N174), .CLK(net19923), .RSTB(n1630), .Q(
        i_fifo_sex2_r) );
  DFFARX1_RVT i_fifo_sex1_r_reg ( .D(N166), .CLK(net19918), .RSTB(n1630), .Q(
        i_fifo_sex1_r) );
  DFFARX1_RVT i_fifo_sex0_r_reg ( .D(N158), .CLK(net19913), .RSTB(n1650), .Q(
        i_fifo_sex0_r) );
  DFFARX1_RVT i_b_size_r_reg_1_ ( .D(dmp_size[1]), .CLK(net19903), .RSTB(n1620), .Q(i_b_size_r[1]) );
  DFFARX1_RVT i_fifo_size3_r_reg_1_ ( .D(i_size[1]), .CLK(net19908), .RSTB(
        n1630), .Q(i_fifo_size3_r[1]) );
  DFFARX1_RVT i_fifo_size2_r_reg_1_ ( .D(N173), .CLK(net19923), .RSTB(n1630), 
        .Q(i_fifo_size2_r[1]) );
  DFFARX1_RVT i_fifo_size1_r_reg_1_ ( .D(N165), .CLK(net19918), .RSTB(n1630), 
        .Q(i_fifo_size1_r[1]) );
  DFFARX1_RVT i_fifo_size0_r_reg_1_ ( .D(N157), .CLK(net19913), .RSTB(n1650), 
        .Q(i_fifo_size0_r[1]) );
  DFFARX1_RVT i_b_size_r_reg_0_ ( .D(dmp_size[0]), .CLK(net19903), .RSTB(n1630), .Q(i_b_size_r[0]) );
  DFFARX1_RVT i_fifo_size3_r_reg_0_ ( .D(i_size[0]), .CLK(net19908), .RSTB(
        n1630), .Q(i_fifo_size3_r[0]) );
  DFFARX1_RVT i_fifo_size2_r_reg_0_ ( .D(N172), .CLK(net19923), .RSTB(n1630), 
        .Q(i_fifo_size2_r[0]) );
  DFFARX1_RVT i_fifo_size1_r_reg_0_ ( .D(N164), .CLK(net19918), .RSTB(n1650), 
        .Q(i_fifo_size1_r[0]) );
  DFFARX1_RVT i_fifo_size0_r_reg_0_ ( .D(N156), .CLK(net19913), .RSTB(n1650), 
        .Q(i_fifo_size0_r[0]) );
  DFFARX1_RVT i_b_addr_r_reg_23_ ( .D(dmp_addr[23]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[23]) );
  DFFARX1_RVT i_b_addr_r_reg_22_ ( .D(dmp_addr[22]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[22]) );
  DFFARX1_RVT i_b_addr_r_reg_21_ ( .D(dmp_addr[21]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[21]) );
  DFFARX1_RVT i_b_addr_r_reg_20_ ( .D(dmp_addr[20]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[20]) );
  DFFARX1_RVT i_b_addr_r_reg_19_ ( .D(dmp_addr[19]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[19]) );
  DFFARX1_RVT i_b_addr_r_reg_18_ ( .D(dmp_addr[18]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[18]) );
  DFFARX1_RVT i_b_addr_r_reg_17_ ( .D(dmp_addr[17]), .CLK(net19903), .RSTB(
        n1640), .Q(i_b_addr_r[17]) );
  DFFARX1_RVT i_b_addr_r_reg_16_ ( .D(dmp_addr[16]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[16]) );
  DFFARX1_RVT i_b_addr_r_reg_15_ ( .D(dmp_addr[15]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[15]) );
  DFFARX1_RVT i_b_addr_r_reg_14_ ( .D(dmp_addr[14]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[14]) );
  DFFARX1_RVT i_b_addr_r_reg_13_ ( .D(dmp_addr[13]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[13]) );
  DFFARX1_RVT i_b_addr_r_reg_12_ ( .D(dmp_addr[12]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[12]) );
  DFFARX1_RVT i_b_addr_r_reg_11_ ( .D(dmp_addr[11]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[11]) );
  DFFARX1_RVT i_b_addr_r_reg_10_ ( .D(dmp_addr[10]), .CLK(net19903), .RSTB(
        n1620), .Q(i_b_addr_r[10]) );
  DFFARX1_RVT i_b_addr_r_reg_9_ ( .D(dmp_addr[9]), .CLK(net19903), .RSTB(n1620), .Q(i_b_addr_r[9]) );
  DFFARX1_RVT i_b_addr_r_reg_8_ ( .D(dmp_addr[8]), .CLK(net19903), .RSTB(n1620), .Q(i_b_addr_r[8]) );
  DFFARX1_RVT i_b_addr_r_reg_7_ ( .D(dmp_addr[7]), .CLK(net19903), .RSTB(n1620), .Q(i_b_addr_r[7]) );
  DFFARX1_RVT i_b_addr_r_reg_6_ ( .D(dmp_addr[6]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[6]) );
  DFFARX1_RVT i_b_addr_r_reg_5_ ( .D(dmp_addr[5]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[5]) );
  DFFARX1_RVT i_b_addr_r_reg_4_ ( .D(dmp_addr[4]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[4]) );
  DFFARX1_RVT i_b_addr_r_reg_3_ ( .D(dmp_addr[3]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[3]) );
  DFFARX1_RVT i_b_addr_r_reg_2_ ( .D(dmp_addr[2]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[2]) );
  DFFARX1_RVT i_b_addr_r_reg_1_ ( .D(dmp_addr[1]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[1]) );
  DFFARX1_RVT i_fifo_addr3_r_reg_1_ ( .D(q_address[1]), .CLK(net19908), .RSTB(
        n1650), .Q(i_fifo_addr3_r[1]) );
  DFFARX1_RVT i_fifo_addr2_r_reg_1_ ( .D(N171), .CLK(net19923), .RSTB(n1630), 
        .Q(i_fifo_addr2_r[1]) );
  DFFARX1_RVT i_fifo_addr1_r_reg_1_ ( .D(N163), .CLK(net19918), .RSTB(n1650), 
        .Q(i_fifo_addr1_r[1]) );
  DFFARX1_RVT i_fifo_addr0_r_reg_1_ ( .D(N155), .CLK(net19913), .RSTB(n1650), 
        .Q(i_fifo_addr0_r[1]) );
  DFFARX1_RVT i_b_addr_r_reg_0_ ( .D(dmp_addr[0]), .CLK(net19903), .RSTB(n1650), .Q(i_b_addr_r[0]) );
  DFFARX1_RVT i_fifo_addr3_r_reg_0_ ( .D(q_address[0]), .CLK(net19908), .RSTB(
        n1630), .Q(i_fifo_addr3_r[0]) );
  DFFARX1_RVT i_fifo_addr2_r_reg_0_ ( .D(N170), .CLK(net19923), .RSTB(n1630), 
        .Q(i_fifo_addr2_r[0]) );
  DFFARX1_RVT i_fifo_addr1_r_reg_0_ ( .D(N162), .CLK(net19918), .RSTB(n1650), 
        .Q(i_fifo_addr1_r[0]) );
  DFFARX1_RVT i_fifo_addr0_r_reg_0_ ( .D(N154), .CLK(net19913), .RSTB(n1650), 
        .Q(i_fifo_addr0_r[0]) );
  DFFARX1_RVT i_b_wdata_r_reg_31_ ( .D(i_dwr[31]), .CLK(net19903), .RSTB(n1620), .Q(i_b_wdata_r[31]) );
  DFFARX1_RVT i_b_wdata_r_reg_30_ ( .D(i_dwr[30]), .CLK(net19903), .RSTB(n1620), .Q(i_b_wdata_r[30]) );
  DFFARX1_RVT i_b_wdata_r_reg_29_ ( .D(i_dwr[29]), .CLK(net19903), .RSTB(n1620), .Q(i_b_wdata_r[29]) );
  DFFARX1_RVT i_b_wdata_r_reg_28_ ( .D(i_dwr[28]), .CLK(net19903), .RSTB(n1620), .Q(i_b_wdata_r[28]) );
  DFFARX1_RVT i_b_wdata_r_reg_27_ ( .D(i_dwr[27]), .CLK(net19903), .RSTB(n1620), .Q(i_b_wdata_r[27]) );
  DFFARX1_RVT i_b_wdata_r_reg_26_ ( .D(i_dwr[26]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[26]) );
  DFFARX1_RVT i_b_wdata_r_reg_25_ ( .D(i_dwr[25]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[25]) );
  DFFARX1_RVT i_b_wdata_r_reg_24_ ( .D(i_dwr[24]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[24]) );
  DFFARX1_RVT i_b_wdata_r_reg_23_ ( .D(i_dwr[23]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[23]) );
  DFFARX1_RVT i_b_wdata_r_reg_22_ ( .D(i_dwr[22]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[22]) );
  DFFARX1_RVT i_b_wdata_r_reg_21_ ( .D(i_dwr[21]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[21]) );
  DFFARX1_RVT i_b_wdata_r_reg_20_ ( .D(i_dwr[20]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[20]) );
  DFFARX1_RVT i_b_wdata_r_reg_19_ ( .D(i_dwr[19]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[19]) );
  DFFARX1_RVT i_b_wdata_r_reg_18_ ( .D(i_dwr[18]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[18]) );
  DFFARX1_RVT i_b_wdata_r_reg_17_ ( .D(i_dwr[17]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[17]) );
  DFFARX1_RVT i_b_wdata_r_reg_16_ ( .D(i_dwr[16]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[16]) );
  DFFARX1_RVT i_b_wdata_r_reg_15_ ( .D(i_dwr[15]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[15]) );
  DFFARX1_RVT i_b_wdata_r_reg_14_ ( .D(i_dwr[14]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[14]) );
  DFFARX1_RVT i_b_wdata_r_reg_13_ ( .D(i_dwr[13]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[13]) );
  DFFARX1_RVT i_b_wdata_r_reg_12_ ( .D(i_dwr[12]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[12]) );
  DFFARX1_RVT i_b_wdata_r_reg_11_ ( .D(i_dwr[11]), .CLK(net19903), .RSTB(n1640), .Q(i_b_wdata_r[11]) );
  DFFARX1_RVT i_b_wdata_r_reg_10_ ( .D(i_dwr[10]), .CLK(net19903), .RSTB(n1610), .Q(i_b_wdata_r[10]) );
  DFFARX1_RVT i_b_wdata_r_reg_9_ ( .D(i_dwr[9]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[9]) );
  DFFARX1_RVT i_b_wdata_r_reg_8_ ( .D(i_dwr[8]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[8]) );
  DFFARX1_RVT i_b_wdata_r_reg_7_ ( .D(i_dwr[7]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[7]) );
  DFFARX1_RVT i_b_wdata_r_reg_6_ ( .D(i_dwr[6]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[6]) );
  DFFARX1_RVT i_b_wdata_r_reg_5_ ( .D(i_dwr[5]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[5]) );
  DFFARX1_RVT i_b_wdata_r_reg_4_ ( .D(i_dwr[4]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[4]) );
  DFFARX1_RVT i_b_wdata_r_reg_3_ ( .D(i_dwr[3]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[3]) );
  DFFARX1_RVT i_b_wdata_r_reg_2_ ( .D(i_dwr[2]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[2]) );
  DFFARX1_RVT i_b_wdata_r_reg_1_ ( .D(i_dwr[1]), .CLK(net19903), .RSTB(n1630), 
        .Q(i_b_wdata_r[1]) );
  DFFARX1_RVT i_b_wdata_r_reg_0_ ( .D(i_dwr[0]), .CLK(net19903), .RSTB(n1610), 
        .Q(i_b_wdata_r[0]) );
  DFFARX1_RVT i_fifo_store3_r_reg ( .D(q_cmd[1]), .CLK(net19908), .RSTB(n1650), 
        .Q(i_fifo_store3_r) );
  DFFARX1_RVT i_fifo_store2_r_reg ( .D(N169), .CLK(net19923), .RSTB(n1630), 
        .Q(i_fifo_store2_r) );
  DFFARX1_RVT i_fifo_store1_r_reg ( .D(N161), .CLK(net19918), .RSTB(n1630), 
        .Q(i_fifo_store1_r) );
  DFFARX1_RVT i_fifo_store0_r_reg ( .D(N153), .CLK(net19913), .RSTB(n1650), 
        .Q(i_fifo_store0_r) );
  DFFASX1_RVT i_a_load_r_reg ( .D(dmp_mload), .CLK(net19897), .SETB(n1630), 
        .Q(i_a_load_r) );
  DFFASX1_RVT i_a_next_r_reg ( .D(n86), .CLK(clk_dmp), .SETB(n1630), .Q(
        i_a_next_r) );
  DFFARX1_RVT i_a_full_r_reg ( .D(n88), .CLK(clk_dmp), .RSTB(n1630), .Q(
        i_a_full_r) );
  DFFARX1_RVT i_b_full_r_reg ( .D(n89), .CLK(clk_dmp), .RSTB(n1630), .Q(
        i_b_full_r) );
  DFFARX1_RVT i_b_next_r_reg ( .D(n87), .CLK(clk_dmp), .RSTB(n1630), .Q(
        i_b_next_r) );
  INVX1_RVT U5 ( .A(i_fifo_valid3_r), .Y(n1) );
  NAND3X0_RVT U6 ( .A1(n159), .A2(i_b_full_r), .A3(n1), .Y(n19) );
  NAND3X0_RVT U8 ( .A1(i_a_full_r), .A2(n1710), .A3(n1), .Y(n53) );
  NAND2X0_RVT U9 ( .A1(n19), .A2(n53), .Y(q_cmdval) );
  INVX1_RVT U16 ( .A(is_local_ram), .Y(n4) );
  AND3X1_RVT U17 ( .A1(dmp_en3), .A2(n22), .A3(n4), .Y(n16) );
  NAND2X0_RVT U18 ( .A1(q_cmdack), .A2(q_cmdval), .Y(n37) );
  NAND2X0_RVT U19 ( .A1(i_a_full_r), .A2(n37), .Y(n15) );
  NAND2X0_RVT U20 ( .A1(i_a_next_r), .A2(n15), .Y(n6) );
  NAND2X0_RVT U21 ( .A1(i_b_full_r), .A2(n37), .Y(n5) );
  NAND4X0_RVT U22 ( .A1(n16), .A2(i_b_next_r), .A3(n6), .A4(n5), .Y(n610) );
  INVX1_RVT U23 ( .A(n610), .Y(N61) );
  INVX1_RVT U50 ( .A(i_size[0]), .Y(n67) );
  INVX1_RVT U51 ( .A(i_size[1]), .Y(n70) );
  AO22X1_RVT U52 ( .A1(n67), .A2(n70), .A3(i_size[0]), .A4(i_size[1]), .Y(n63)
         );
  AO221X1_RVT U53 ( .A1(n178), .A2(n177), .A3(n178), .A4(i_size[1]), .A5(n63), 
        .Y(q_be[0]) );
  AO221X1_RVT U54 ( .A1(n178), .A2(q_address[0]), .A3(n178), .A4(i_size[1]), 
        .A5(n63), .Y(q_be[1]) );
  AO221X1_RVT U55 ( .A1(q_address[1]), .A2(q_address[0]), .A3(q_address[1]), 
        .A4(i_size[1]), .A5(n63), .Y(q_be[3]) );
  AO221X1_RVT U56 ( .A1(q_address[1]), .A2(n177), .A3(q_address[1]), .A4(
        i_size[1]), .A5(n63), .Y(q_be[2]) );
  NAND3X0_RVT U57 ( .A1(i_a_next_r), .A2(n16), .A3(n15), .Y(n62) );
  INVX1_RVT U58 ( .A(n62), .Y(N55) );
  OAI22X2_RVT U62 ( .A1(i_b_load_r), .A2(n19), .A3(i_a_load_r), .A4(n53), .Y(
        q_cmd[1]) );
  AO22X1_RVT U64 ( .A1(i_fifo_valid0_r), .A2(i_fifo_store0_r), .A3(n176), .A4(
        q_cmd[1]), .Y(n23) );
  NOR2X2_RVT U65 ( .A1(n38), .A2(n23), .Y(q_ldvalid) );
  NAND3X0_RVT U66 ( .A1(q_rspval), .A2(i_fifo_valid0_r), .A3(n37), .Y(n550) );
  NAND3X0_RVT U68 ( .A1(q_cmdack), .A2(q_cmdval), .A3(n38), .Y(n27) );
  INVX1_RVT U69 ( .A(n27), .Y(n54) );
  AND4X1_RVT U70 ( .A1(q_cmdack), .A2(q_rspval), .A3(i_fifo_valid0_r), .A4(
        q_cmdval), .Y(n30) );
  OR2X1_RVT U71 ( .A1(n54), .A2(n30), .Y(n17) );
  AO21X1_RVT U72 ( .A1(i_fifo_valid1_r), .A2(n25), .A3(n17), .Y(N152) );
  AO22X1_RVT U73 ( .A1(i_b_full_r), .A2(i_b_next_r), .A3(i_a_full_r), .A4(
        i_a_next_r), .Y(n18) );
  AND3X1_RVT U74 ( .A1(n37), .A2(n22), .A3(n18), .Y(q_mwait) );
  INVX1_RVT U75 ( .A(n19), .Y(n58) );
  NAND2X0_RVT U76 ( .A1(n58), .A2(q_cmdack), .Y(n59) );
  AO222X1_RVT U77 ( .A1(i_b_full_r), .A2(i_a_full_r), .A3(i_b_full_r), .A4(n59), .A5(i_a_full_r), .A6(n37), .Y(q_busy) );
  NOR4X1_RVT U78 ( .A1(n23), .A2(dmp_nocache), .A3(q_busy), .A4(n22), .Y(
        cgm_queue_idle) );
  AO22X1_RVT U79 ( .A1(i_fifo_valid3_r), .A2(i_fifo_store3_r), .A3(
        i_fifo_valid2_r), .A4(i_fifo_store2_r), .Y(n20) );
  AO21X1_RVT U80 ( .A1(i_fifo_valid1_r), .A2(i_fifo_store1_r), .A3(n20), .Y(
        n21) );
  NOR4X1_RVT U81 ( .A1(n23), .A2(q_busy), .A3(n22), .A4(n21), .Y(
        sync_queue_idle) );
  AO22X1_RVT U82 ( .A1(n159), .A2(i_b_sex_r), .A3(n1710), .A4(i_a_sex_r), .Y(
        i_sex) );
  NAND3X0_RVT U83 ( .A1(i_fifo_valid1_r), .A2(i_fifo_valid2_r), .A3(n30), .Y(
        n26) );
  NAND2X0_RVT U84 ( .A1(n27), .A2(n26), .Y(n24) );
  AO22X1_RVT U85 ( .A1(i_fifo_sex3_r), .A2(n25), .A3(i_sex), .A4(n24), .Y(N174) );
  AO22X1_RVT U86 ( .A1(i_fifo_size3_r[0]), .A2(n25), .A3(n24), .A4(i_size[0]), 
        .Y(N172) );
  AO22X1_RVT U87 ( .A1(i_fifo_size3_r[1]), .A2(n25), .A3(n24), .A4(i_size[1]), 
        .Y(N173) );
  AO22X1_RVT U88 ( .A1(i_fifo_addr3_r[0]), .A2(n25), .A3(n24), .A4(
        q_address[0]), .Y(N170) );
  AO22X1_RVT U89 ( .A1(i_fifo_addr3_r[1]), .A2(n25), .A3(n24), .A4(
        q_address[1]), .Y(N171) );
  AO22X1_RVT U90 ( .A1(i_fifo_store3_r), .A2(n25), .A3(n24), .A4(q_cmd[1]), 
        .Y(N169) );
  AO21X1_RVT U91 ( .A1(i_fifo_valid3_r), .A2(n25), .A3(n24), .Y(N168) );
  NAND2X0_RVT U92 ( .A1(n26), .A2(n550), .Y(n32) );
  INVX1_RVT U93 ( .A(i_fifo_valid2_r), .Y(n33) );
  NAND3X0_RVT U94 ( .A1(n30), .A2(n33), .A3(i_fifo_valid1_r), .Y(n28) );
  NAND2X0_RVT U95 ( .A1(n28), .A2(n27), .Y(n29) );
  AO22X1_RVT U96 ( .A1(i_fifo_sex2_r), .A2(n32), .A3(i_sex), .A4(n29), .Y(N166) );
  AO22X1_RVT U97 ( .A1(i_fifo_size2_r[0]), .A2(n32), .A3(i_size[0]), .A4(n29), 
        .Y(N164) );
  AO22X1_RVT U98 ( .A1(i_fifo_size2_r[1]), .A2(n32), .A3(i_size[1]), .A4(n29), 
        .Y(N165) );
  AO22X1_RVT U99 ( .A1(i_fifo_addr2_r[0]), .A2(n32), .A3(q_address[0]), .A4(
        n29), .Y(N162) );
  AO22X1_RVT U100 ( .A1(i_fifo_addr2_r[1]), .A2(n32), .A3(q_address[1]), .A4(
        n29), .Y(N163) );
  AO22X1_RVT U101 ( .A1(i_fifo_store2_r), .A2(n32), .A3(q_cmd[1]), .A4(n29), 
        .Y(N161) );
  AO21X1_RVT U102 ( .A1(i_fifo_valid2_r), .A2(n32), .A3(n29), .Y(N160) );
  AND2X1_RVT U103 ( .A1(q_rspval), .A2(i_fifo_valid0_r), .Y(n43) );
  OA21X1_RVT U104 ( .A1(i_fifo_valid1_r), .A2(n37), .A3(n43), .Y(n36) );
  INVX1_RVT U105 ( .A(i_fifo_valid1_r), .Y(n39) );
  AO21X1_RVT U106 ( .A1(n30), .A2(n39), .A3(n54), .Y(n31) );
  AO22X1_RVT U107 ( .A1(i_fifo_sex1_r), .A2(n36), .A3(i_sex), .A4(n31), .Y(
        N158) );
  AO22X1_RVT U108 ( .A1(i_fifo_size1_r[0]), .A2(n36), .A3(i_size[0]), .A4(n31), 
        .Y(N156) );
  AO22X1_RVT U109 ( .A1(i_fifo_size1_r[1]), .A2(n36), .A3(i_size[1]), .A4(n31), 
        .Y(N157) );
  AO22X1_RVT U110 ( .A1(i_fifo_addr1_r[0]), .A2(n36), .A3(q_address[0]), .A4(
        n31), .Y(N154) );
  AO22X1_RVT U111 ( .A1(i_fifo_addr1_r[1]), .A2(n36), .A3(q_address[1]), .A4(
        n31), .Y(N155) );
  AO22X1_RVT U112 ( .A1(i_fifo_store1_r), .A2(n36), .A3(q_cmd[1]), .A4(n31), 
        .Y(N153) );
  INVX1_RVT U113 ( .A(n32), .Y(n35) );
  NAND4X0_RVT U114 ( .A1(i_fifo_valid1_r), .A2(n54), .A3(i_fifo_valid0_r), 
        .A4(n33), .Y(n34) );
  NAND2X0_RVT U115 ( .A1(n35), .A2(n34), .Y(N167) );
  INVX1_RVT U116 ( .A(n36), .Y(n42) );
  INVX1_RVT U117 ( .A(n37), .Y(n40) );
  NAND4X0_RVT U118 ( .A1(n40), .A2(i_fifo_valid0_r), .A3(n39), .A4(n38), .Y(
        n41) );
  NAND2X0_RVT U119 ( .A1(n42), .A2(n41), .Y(N1590) );
  AO21X1_RVT U120 ( .A1(n54), .A2(n176), .A3(n43), .Y(N151) );
  AO22X1_RVT U124 ( .A1(n1720), .A2(i_b_wdata_r[0]), .A3(n1730), .A4(
        i_a_wdata_r[0]), .Y(q_wdata[0]) );
  AO22X1_RVT U125 ( .A1(n1720), .A2(i_b_wdata_r[1]), .A3(n1730), .A4(
        i_a_wdata_r[1]), .Y(q_wdata[1]) );
  AO22X1_RVT U126 ( .A1(n1720), .A2(i_b_wdata_r[2]), .A3(n1730), .A4(
        i_a_wdata_r[2]), .Y(q_wdata[2]) );
  AO22X1_RVT U127 ( .A1(n1720), .A2(i_b_wdata_r[3]), .A3(n1730), .A4(
        i_a_wdata_r[3]), .Y(q_wdata[3]) );
  AO22X1_RVT U128 ( .A1(n1720), .A2(i_b_wdata_r[4]), .A3(n1730), .A4(
        i_a_wdata_r[4]), .Y(q_wdata[4]) );
  AO22X1_RVT U130 ( .A1(n1720), .A2(i_b_wdata_r[5]), .A3(n1730), .A4(
        i_a_wdata_r[5]), .Y(q_wdata[5]) );
  AO22X1_RVT U131 ( .A1(n1720), .A2(i_b_wdata_r[6]), .A3(n1730), .A4(
        i_a_wdata_r[6]), .Y(q_wdata[6]) );
  AO22X1_RVT U132 ( .A1(n1720), .A2(i_b_wdata_r[7]), .A3(n1730), .A4(
        i_a_wdata_r[7]), .Y(q_wdata[7]) );
  AO22X1_RVT U133 ( .A1(n1720), .A2(i_b_wdata_r[8]), .A3(n1730), .A4(
        i_a_wdata_r[8]), .Y(q_wdata[8]) );
  AO22X1_RVT U134 ( .A1(n1720), .A2(i_b_wdata_r[9]), .A3(n1730), .A4(
        i_a_wdata_r[9]), .Y(q_wdata[9]) );
  AO22X1_RVT U135 ( .A1(n1720), .A2(i_b_wdata_r[10]), .A3(n1730), .A4(
        i_a_wdata_r[10]), .Y(q_wdata[10]) );
  AO22X1_RVT U136 ( .A1(n1660), .A2(i_b_wdata_r[11]), .A3(n1670), .A4(
        i_a_wdata_r[11]), .Y(q_wdata[11]) );
  AO22X1_RVT U137 ( .A1(n1680), .A2(i_b_wdata_r[12]), .A3(n1690), .A4(
        i_a_wdata_r[12]), .Y(q_wdata[12]) );
  AO22X1_RVT U138 ( .A1(n1720), .A2(i_b_wdata_r[13]), .A3(n1730), .A4(
        i_a_wdata_r[13]), .Y(q_wdata[13]) );
  AO22X1_RVT U139 ( .A1(n1660), .A2(i_b_wdata_r[14]), .A3(n1670), .A4(
        i_a_wdata_r[14]), .Y(q_wdata[14]) );
  AO22X1_RVT U141 ( .A1(n1720), .A2(i_b_wdata_r[15]), .A3(n1730), .A4(
        i_a_wdata_r[15]), .Y(q_wdata[15]) );
  AO22X1_RVT U142 ( .A1(n1720), .A2(i_b_wdata_r[16]), .A3(n1730), .A4(
        i_a_wdata_r[16]), .Y(q_wdata[16]) );
  AO22X1_RVT U143 ( .A1(n1720), .A2(i_b_wdata_r[17]), .A3(n1730), .A4(
        i_a_wdata_r[17]), .Y(q_wdata[17]) );
  AO22X1_RVT U144 ( .A1(n1660), .A2(i_b_wdata_r[18]), .A3(n1670), .A4(
        i_a_wdata_r[18]), .Y(q_wdata[18]) );
  AO22X1_RVT U145 ( .A1(n1720), .A2(i_b_wdata_r[19]), .A3(n1670), .A4(
        i_a_wdata_r[19]), .Y(q_wdata[19]) );
  AO22X1_RVT U146 ( .A1(n1660), .A2(i_b_wdata_r[20]), .A3(n1670), .A4(
        i_a_wdata_r[20]), .Y(q_wdata[20]) );
  AO22X1_RVT U147 ( .A1(n1660), .A2(i_b_wdata_r[21]), .A3(n1670), .A4(
        i_a_wdata_r[21]), .Y(q_wdata[21]) );
  AO22X1_RVT U148 ( .A1(n1660), .A2(i_b_wdata_r[22]), .A3(n1670), .A4(
        i_a_wdata_r[22]), .Y(q_wdata[22]) );
  AO22X1_RVT U149 ( .A1(n1660), .A2(i_b_wdata_r[23]), .A3(n1670), .A4(
        i_a_wdata_r[23]), .Y(q_wdata[23]) );
  AO22X1_RVT U150 ( .A1(n1660), .A2(i_b_wdata_r[24]), .A3(n1670), .A4(
        i_a_wdata_r[24]), .Y(q_wdata[24]) );
  AO22X1_RVT U152 ( .A1(n1720), .A2(i_b_wdata_r[25]), .A3(n1730), .A4(
        i_a_wdata_r[25]), .Y(q_wdata[25]) );
  AO22X1_RVT U153 ( .A1(n1680), .A2(i_b_wdata_r[26]), .A3(n1690), .A4(
        i_a_wdata_r[26]), .Y(q_wdata[26]) );
  AO22X1_RVT U154 ( .A1(n1680), .A2(i_b_wdata_r[27]), .A3(n1690), .A4(
        i_a_wdata_r[27]), .Y(q_wdata[27]) );
  AO22X1_RVT U155 ( .A1(n1680), .A2(i_b_wdata_r[28]), .A3(n1690), .A4(
        i_a_wdata_r[28]), .Y(q_wdata[28]) );
  AO22X1_RVT U156 ( .A1(n1680), .A2(i_b_wdata_r[29]), .A3(n1690), .A4(
        i_a_wdata_r[29]), .Y(q_wdata[29]) );
  AO22X1_RVT U157 ( .A1(n1680), .A2(i_b_wdata_r[30]), .A3(n1690), .A4(
        i_a_wdata_r[30]), .Y(q_wdata[30]) );
  AO22X1_RVT U158 ( .A1(n1680), .A2(i_b_wdata_r[31]), .A3(n1690), .A4(
        i_a_wdata_r[31]), .Y(q_wdata[31]) );
  AO22X1_RVT U159 ( .A1(n1740), .A2(i_b_addr_r[2]), .A3(n175), .A4(
        i_a_addr_r[2]), .Y(q_address[2]) );
  AO22X1_RVT U161 ( .A1(n1740), .A2(i_b_addr_r[4]), .A3(n175), .A4(
        i_a_addr_r[4]), .Y(q_address[4]) );
  AO22X1_RVT U162 ( .A1(n1740), .A2(i_b_addr_r[5]), .A3(n175), .A4(
        i_a_addr_r[5]), .Y(q_address[5]) );
  AO22X1_RVT U163 ( .A1(n1740), .A2(i_b_addr_r[6]), .A3(n175), .A4(
        i_a_addr_r[6]), .Y(q_address[6]) );
  AO22X1_RVT U164 ( .A1(n1740), .A2(i_b_addr_r[7]), .A3(n175), .A4(
        i_a_addr_r[7]), .Y(q_address[7]) );
  AO22X1_RVT U165 ( .A1(n1740), .A2(i_b_addr_r[8]), .A3(n175), .A4(
        i_a_addr_r[8]), .Y(q_address[8]) );
  AO22X1_RVT U166 ( .A1(n1680), .A2(i_b_addr_r[9]), .A3(n1690), .A4(
        i_a_addr_r[9]), .Y(q_address[9]) );
  AO22X1_RVT U167 ( .A1(n1680), .A2(i_b_addr_r[11]), .A3(n1690), .A4(
        i_a_addr_r[11]), .Y(q_address[11]) );
  AO22X1_RVT U168 ( .A1(n1740), .A2(i_b_addr_r[12]), .A3(n175), .A4(
        i_a_addr_r[12]), .Y(q_address[12]) );
  AO22X1_RVT U169 ( .A1(n1680), .A2(i_b_addr_r[13]), .A3(n1690), .A4(
        i_a_addr_r[13]), .Y(q_address[13]) );
  AO22X1_RVT U170 ( .A1(n1740), .A2(i_b_addr_r[14]), .A3(n175), .A4(
        i_a_addr_r[14]), .Y(q_address[14]) );
  AO22X1_RVT U172 ( .A1(n1680), .A2(i_b_addr_r[15]), .A3(n1690), .A4(
        i_a_addr_r[15]), .Y(q_address[15]) );
  AO22X1_RVT U173 ( .A1(n1680), .A2(i_b_addr_r[16]), .A3(n1690), .A4(
        i_a_addr_r[16]), .Y(q_address[16]) );
  AO22X1_RVT U174 ( .A1(n1680), .A2(i_b_addr_r[17]), .A3(n1690), .A4(
        i_a_addr_r[17]), .Y(q_address[17]) );
  AO22X1_RVT U175 ( .A1(n1660), .A2(i_b_addr_r[18]), .A3(n1670), .A4(
        i_a_addr_r[18]), .Y(q_address[18]) );
  AO22X1_RVT U176 ( .A1(n1660), .A2(i_b_addr_r[19]), .A3(n1670), .A4(
        i_a_addr_r[19]), .Y(q_address[19]) );
  AO22X1_RVT U177 ( .A1(n1660), .A2(i_b_addr_r[20]), .A3(n1670), .A4(
        i_a_addr_r[20]), .Y(q_address[20]) );
  AO22X1_RVT U178 ( .A1(n1660), .A2(i_b_addr_r[21]), .A3(n1670), .A4(
        i_a_addr_r[21]), .Y(q_address[21]) );
  AO22X1_RVT U179 ( .A1(n1660), .A2(i_b_addr_r[22]), .A3(n1670), .A4(
        i_a_addr_r[22]), .Y(q_address[22]) );
  AO22X1_RVT U180 ( .A1(n1660), .A2(i_b_addr_r[23]), .A3(n1670), .A4(
        i_a_addr_r[23]), .Y(q_address[23]) );
  INVX1_RVT U181 ( .A(n53), .Y(n56) );
  AND4X1_RVT U184 ( .A1(n54), .A2(i_fifo_valid1_r), .A3(i_fifo_valid2_r), .A4(
        i_fifo_valid0_r), .Y(N150) );
  AO21X1_RVT U185 ( .A1(i_fifo_valid3_r), .A2(n550), .A3(N150), .Y(n91) );
  NAND2X0_RVT U186 ( .A1(n56), .A2(q_cmdack), .Y(n60) );
  AOI22X1_RVT U187 ( .A1(q_cmdack), .A2(n58), .A3(n1710), .A4(n60), .Y(n90) );
  AO21X1_RVT U188 ( .A1(i_b_full_r), .A2(n59), .A3(N61), .Y(n89) );
  AO21X1_RVT U189 ( .A1(i_a_full_r), .A2(n60), .A3(N55), .Y(n88) );
  AO21X1_RVT U190 ( .A1(i_b_next_r), .A2(n610), .A3(N55), .Y(n87) );
  AO21X1_RVT U191 ( .A1(i_a_next_r), .A2(n62), .A3(N61), .Y(n86) );
  AND3X1_RVT U192 ( .A1(n177), .A2(n178), .A3(n63), .Y(q_plen[2]) );
  NAND2X0_RVT U193 ( .A1(n70), .A2(i_size[0]), .Y(n65) );
  NAND3X0_RVT U194 ( .A1(n177), .A2(q_address[1]), .A3(n65), .Y(n68) );
  NAND2X0_RVT U195 ( .A1(n67), .A2(i_size[1]), .Y(n69) );
  NAND2X0_RVT U196 ( .A1(n68), .A2(n69), .Y(q_plen[1]) );
  AO22X1_RVT U197 ( .A1(n70), .A2(i_size[0]), .A3(q_address[0]), .A4(n69), .Y(
        q_plen[0]) );
  AO22X1_RVT U201 ( .A1(n142), .A2(dmp_dwr[15]), .A3(n141), .A4(dmp_dwr[7]), 
        .Y(n74) );
  AO22X1_RVT U205 ( .A1(n144), .A2(dmp_dwr[31]), .A3(n143), .A4(dmp_dwr[23]), 
        .Y(n73) );
  OR2X1_RVT U206 ( .A1(n74), .A2(n73), .Y(i_dwr[31]) );
  AO22X1_RVT U207 ( .A1(n142), .A2(dmp_dwr[14]), .A3(n141), .A4(dmp_dwr[6]), 
        .Y(n76) );
  AO22X1_RVT U208 ( .A1(n144), .A2(dmp_dwr[30]), .A3(n143), .A4(dmp_dwr[22]), 
        .Y(n75) );
  OR2X1_RVT U209 ( .A1(n76), .A2(n75), .Y(i_dwr[30]) );
  AO22X1_RVT U210 ( .A1(n142), .A2(dmp_dwr[13]), .A3(n141), .A4(dmp_dwr[5]), 
        .Y(n78) );
  AO22X1_RVT U211 ( .A1(n144), .A2(dmp_dwr[29]), .A3(n143), .A4(dmp_dwr[21]), 
        .Y(n77) );
  OR2X1_RVT U212 ( .A1(n78), .A2(n77), .Y(i_dwr[29]) );
  AO22X1_RVT U213 ( .A1(n142), .A2(dmp_dwr[12]), .A3(n141), .A4(dmp_dwr[4]), 
        .Y(n80) );
  AO22X1_RVT U214 ( .A1(n144), .A2(dmp_dwr[28]), .A3(n143), .A4(dmp_dwr[20]), 
        .Y(n79) );
  OR2X1_RVT U215 ( .A1(n80), .A2(n79), .Y(i_dwr[28]) );
  AO22X1_RVT U216 ( .A1(n142), .A2(dmp_dwr[11]), .A3(n141), .A4(dmp_dwr[3]), 
        .Y(n82) );
  AO22X1_RVT U217 ( .A1(n144), .A2(dmp_dwr[27]), .A3(n143), .A4(dmp_dwr[19]), 
        .Y(n81) );
  OR2X1_RVT U218 ( .A1(n82), .A2(n81), .Y(i_dwr[27]) );
  AO22X1_RVT U219 ( .A1(n142), .A2(dmp_dwr[10]), .A3(n141), .A4(dmp_dwr[2]), 
        .Y(n84) );
  AO22X1_RVT U220 ( .A1(n144), .A2(dmp_dwr[26]), .A3(n143), .A4(dmp_dwr[18]), 
        .Y(n83) );
  OR2X1_RVT U221 ( .A1(n84), .A2(n83), .Y(i_dwr[26]) );
  AO22X1_RVT U222 ( .A1(n142), .A2(dmp_dwr[9]), .A3(n141), .A4(dmp_dwr[1]), 
        .Y(n92) );
  AO22X1_RVT U223 ( .A1(n144), .A2(dmp_dwr[25]), .A3(n143), .A4(dmp_dwr[17]), 
        .Y(n85) );
  OR2X1_RVT U224 ( .A1(n92), .A2(n85), .Y(i_dwr[25]) );
  AO22X1_RVT U225 ( .A1(n142), .A2(dmp_dwr[8]), .A3(n141), .A4(dmp_dwr[0]), 
        .Y(n94) );
  AO22X1_RVT U226 ( .A1(n144), .A2(dmp_dwr[24]), .A3(n143), .A4(dmp_dwr[16]), 
        .Y(n93) );
  AO22X1_RVT U228 ( .A1(dmp_dwr[31]), .A2(n141), .A3(n142), .A4(dmp_dwr[7]), 
        .Y(n96) );
  AO22X1_RVT U229 ( .A1(n144), .A2(dmp_dwr[23]), .A3(n143), .A4(dmp_dwr[15]), 
        .Y(n95) );
  AO22X1_RVT U231 ( .A1(n142), .A2(dmp_dwr[6]), .A3(n141), .A4(dmp_dwr[30]), 
        .Y(n98) );
  AO22X1_RVT U232 ( .A1(n144), .A2(dmp_dwr[22]), .A3(n143), .A4(dmp_dwr[14]), 
        .Y(n97) );
  OR2X1_RVT U233 ( .A1(n98), .A2(n97), .Y(i_dwr[22]) );
  AO22X1_RVT U234 ( .A1(n142), .A2(dmp_dwr[5]), .A3(n141), .A4(dmp_dwr[29]), 
        .Y(n100) );
  AO22X1_RVT U235 ( .A1(n144), .A2(dmp_dwr[21]), .A3(n143), .A4(dmp_dwr[13]), 
        .Y(n99) );
  AO22X1_RVT U237 ( .A1(n142), .A2(dmp_dwr[4]), .A3(n141), .A4(dmp_dwr[28]), 
        .Y(n102) );
  AO22X1_RVT U238 ( .A1(n144), .A2(dmp_dwr[20]), .A3(n143), .A4(dmp_dwr[12]), 
        .Y(n101) );
  AO22X1_RVT U240 ( .A1(n142), .A2(dmp_dwr[3]), .A3(n141), .A4(dmp_dwr[27]), 
        .Y(n104) );
  AO22X1_RVT U241 ( .A1(n144), .A2(dmp_dwr[19]), .A3(n143), .A4(dmp_dwr[11]), 
        .Y(n103) );
  OR2X1_RVT U242 ( .A1(n104), .A2(n103), .Y(i_dwr[19]) );
  AO22X1_RVT U243 ( .A1(n142), .A2(dmp_dwr[2]), .A3(n141), .A4(dmp_dwr[26]), 
        .Y(n106) );
  AO22X1_RVT U244 ( .A1(n144), .A2(dmp_dwr[18]), .A3(n143), .A4(dmp_dwr[10]), 
        .Y(n105) );
  AO22X1_RVT U246 ( .A1(n142), .A2(dmp_dwr[1]), .A3(n141), .A4(dmp_dwr[25]), 
        .Y(n108) );
  AO22X1_RVT U247 ( .A1(n144), .A2(dmp_dwr[17]), .A3(n143), .A4(dmp_dwr[9]), 
        .Y(n107) );
  AO22X1_RVT U249 ( .A1(n142), .A2(dmp_dwr[0]), .A3(n141), .A4(dmp_dwr[24]), 
        .Y(n110) );
  AO22X1_RVT U250 ( .A1(n144), .A2(dmp_dwr[16]), .A3(n143), .A4(dmp_dwr[8]), 
        .Y(n109) );
  AO22X1_RVT U252 ( .A1(dmp_dwr[31]), .A2(n142), .A3(dmp_dwr[23]), .A4(n141), 
        .Y(n112) );
  AO22X1_RVT U253 ( .A1(n144), .A2(dmp_dwr[15]), .A3(n143), .A4(dmp_dwr[7]), 
        .Y(n111) );
  OR2X1_RVT U254 ( .A1(n112), .A2(n111), .Y(i_dwr[15]) );
  AO22X1_RVT U255 ( .A1(n142), .A2(dmp_dwr[30]), .A3(n141), .A4(dmp_dwr[22]), 
        .Y(n114) );
  AO22X1_RVT U256 ( .A1(n144), .A2(dmp_dwr[14]), .A3(n143), .A4(dmp_dwr[6]), 
        .Y(n113) );
  OR2X1_RVT U257 ( .A1(n114), .A2(n113), .Y(i_dwr[14]) );
  AO22X1_RVT U258 ( .A1(n142), .A2(dmp_dwr[29]), .A3(n141), .A4(dmp_dwr[21]), 
        .Y(n116) );
  AO22X1_RVT U259 ( .A1(n144), .A2(dmp_dwr[13]), .A3(n143), .A4(dmp_dwr[5]), 
        .Y(n115) );
  OR2X1_RVT U260 ( .A1(n116), .A2(n115), .Y(i_dwr[13]) );
  AO22X1_RVT U261 ( .A1(n142), .A2(dmp_dwr[28]), .A3(n141), .A4(dmp_dwr[20]), 
        .Y(n118) );
  AO22X1_RVT U262 ( .A1(n144), .A2(dmp_dwr[12]), .A3(n143), .A4(dmp_dwr[4]), 
        .Y(n117) );
  AO22X1_RVT U264 ( .A1(n142), .A2(dmp_dwr[27]), .A3(n141), .A4(dmp_dwr[19]), 
        .Y(n120) );
  AO22X1_RVT U265 ( .A1(n144), .A2(dmp_dwr[11]), .A3(n143), .A4(dmp_dwr[3]), 
        .Y(n119) );
  AO22X1_RVT U267 ( .A1(n142), .A2(dmp_dwr[26]), .A3(n141), .A4(dmp_dwr[18]), 
        .Y(n122) );
  AO22X1_RVT U268 ( .A1(n144), .A2(dmp_dwr[10]), .A3(n143), .A4(dmp_dwr[2]), 
        .Y(n121) );
  OR2X1_RVT U269 ( .A1(n122), .A2(n121), .Y(i_dwr[10]) );
  AO22X1_RVT U270 ( .A1(n142), .A2(dmp_dwr[25]), .A3(n141), .A4(dmp_dwr[17]), 
        .Y(n124) );
  AO22X1_RVT U271 ( .A1(n144), .A2(dmp_dwr[9]), .A3(n143), .A4(dmp_dwr[1]), 
        .Y(n123) );
  OR2X1_RVT U272 ( .A1(n124), .A2(n123), .Y(i_dwr[9]) );
  AO22X1_RVT U273 ( .A1(n142), .A2(dmp_dwr[24]), .A3(n141), .A4(dmp_dwr[16]), 
        .Y(n126) );
  AO22X1_RVT U274 ( .A1(n144), .A2(dmp_dwr[8]), .A3(n143), .A4(dmp_dwr[0]), 
        .Y(n125) );
  AO22X1_RVT U276 ( .A1(dmp_dwr[23]), .A2(n142), .A3(dmp_dwr[15]), .A4(n141), 
        .Y(n128) );
  AO22X1_RVT U277 ( .A1(n144), .A2(dmp_dwr[7]), .A3(dmp_dwr[31]), .A4(n143), 
        .Y(n127) );
  OR2X1_RVT U278 ( .A1(n128), .A2(n127), .Y(i_dwr[7]) );
  AO22X1_RVT U279 ( .A1(n142), .A2(dmp_dwr[22]), .A3(n141), .A4(dmp_dwr[14]), 
        .Y(n130) );
  AO22X1_RVT U280 ( .A1(n144), .A2(dmp_dwr[6]), .A3(n143), .A4(dmp_dwr[30]), 
        .Y(n129) );
  OR2X1_RVT U281 ( .A1(n130), .A2(n129), .Y(i_dwr[6]) );
  AO22X1_RVT U282 ( .A1(n142), .A2(dmp_dwr[21]), .A3(n141), .A4(dmp_dwr[13]), 
        .Y(n132) );
  AO22X1_RVT U283 ( .A1(n144), .A2(dmp_dwr[5]), .A3(n143), .A4(dmp_dwr[29]), 
        .Y(n131) );
  AO22X1_RVT U285 ( .A1(n142), .A2(dmp_dwr[20]), .A3(n141), .A4(dmp_dwr[12]), 
        .Y(n134) );
  AO22X1_RVT U286 ( .A1(n144), .A2(dmp_dwr[4]), .A3(n143), .A4(dmp_dwr[28]), 
        .Y(n133) );
  AO22X1_RVT U288 ( .A1(n142), .A2(dmp_dwr[19]), .A3(n141), .A4(dmp_dwr[11]), 
        .Y(n136) );
  AO22X1_RVT U289 ( .A1(n144), .A2(dmp_dwr[3]), .A3(n143), .A4(dmp_dwr[27]), 
        .Y(n135) );
  AO22X1_RVT U291 ( .A1(n142), .A2(dmp_dwr[18]), .A3(n141), .A4(dmp_dwr[10]), 
        .Y(n138) );
  AO22X1_RVT U292 ( .A1(n144), .A2(dmp_dwr[2]), .A3(n143), .A4(dmp_dwr[26]), 
        .Y(n137) );
  AO22X1_RVT U294 ( .A1(n142), .A2(dmp_dwr[17]), .A3(n141), .A4(dmp_dwr[9]), 
        .Y(n140) );
  AO22X1_RVT U295 ( .A1(n144), .A2(dmp_dwr[1]), .A3(n143), .A4(dmp_dwr[25]), 
        .Y(n139) );
  OR2X1_RVT U296 ( .A1(n140), .A2(n139), .Y(i_dwr[1]) );
  AO22X1_RVT U297 ( .A1(n142), .A2(dmp_dwr[16]), .A3(n141), .A4(dmp_dwr[8]), 
        .Y(n146) );
  AO22X1_RVT U298 ( .A1(n144), .A2(dmp_dwr[0]), .A3(n143), .A4(dmp_dwr[24]), 
        .Y(n145) );
  OR2X1_RVT U299 ( .A1(n146), .A2(n145), .Y(i_dwr[0]) );
  INVX1_RVT U4 ( .A(rst_a), .Y(n1610) );
  INVX1_RVT U7 ( .A(rst_a), .Y(n1620) );
  INVX1_RVT U11 ( .A(rst_a), .Y(n1630) );
  INVX1_RVT U12 ( .A(rst_a), .Y(n1640) );
  INVX1_RVT U13 ( .A(rst_a), .Y(n1650) );
  INVX4_RVT U31 ( .A(n159), .Y(n1710) );
  INVX1_RVT U36 ( .A(i_fifo_valid0_r), .Y(n176) );
  INVX1_RVT U37 ( .A(q_address[0]), .Y(n177) );
  INVX1_RVT U38 ( .A(q_address[1]), .Y(n178) );
  INVX1_RVT U39 ( .A(dmp_addr[0]), .Y(n179) );
  INVX1_RVT U40 ( .A(dmp_addr[1]), .Y(n180) );
  OR2X1_RVT U227 ( .A1(n94), .A2(n93), .Y(i_dwr[24]) );
  OR2X1_RVT U236 ( .A1(n100), .A2(n99), .Y(i_dwr[21]) );
  OR2X1_RVT U230 ( .A1(n96), .A2(n95), .Y(i_dwr[23]) );
  OR2X1_RVT U245 ( .A1(n106), .A2(n105), .Y(i_dwr[18]) );
  OR2X1_RVT U239 ( .A1(n102), .A2(n101), .Y(i_dwr[20]) );
  OR2X1_RVT U251 ( .A1(n110), .A2(n109), .Y(i_dwr[16]) );
  OR2X1_RVT U248 ( .A1(n108), .A2(n107), .Y(i_dwr[17]) );
  OR2X1_RVT U266 ( .A1(n120), .A2(n119), .Y(i_dwr[11]) );
  OR2X1_RVT U263 ( .A1(n118), .A2(n117), .Y(i_dwr[12]) );
  OR2X1_RVT U284 ( .A1(n132), .A2(n131), .Y(i_dwr[5]) );
  OR2X1_RVT U275 ( .A1(n126), .A2(n125), .Y(i_dwr[8]) );
  OR2X1_RVT U290 ( .A1(n136), .A2(n135), .Y(i_dwr[3]) );
  OR2X1_RVT U287 ( .A1(n134), .A2(n133), .Y(i_dwr[4]) );
  OR2X1_RVT U293 ( .A1(n138), .A2(n137), .Y(i_dwr[2]) );
  AND2X1_RVT U203 ( .A1(n180), .A2(n179), .Y(n144) );
  AND2X1_RVT U199 ( .A1(dmp_addr[1]), .A2(n179), .Y(n142) );
  AND2X1_RVT U204 ( .A1(dmp_addr[0]), .A2(n180), .Y(n143) );
  AND2X1_RVT U200 ( .A1(dmp_addr[1]), .A2(dmp_addr[0]), .Y(n141) );
  AO22X1_RVT U160 ( .A1(n1740), .A2(i_b_addr_r[3]), .A3(n175), .A4(
        i_a_addr_r[3]), .Y(q_address[3]) );
  NBUFFX2_RVT U24 ( .A(n159), .Y(n1660) );
  NBUFFX2_RVT U32 ( .A(n159), .Y(n1720) );
  NBUFFX2_RVT U28 ( .A(n159), .Y(n1680) );
  NBUFFX2_RVT U10 ( .A(q_cmdval), .Y(q_eop) );
  AO22X1_RVT U182 ( .A1(n58), .A2(i_b_load_r), .A3(n56), .A4(i_a_load_r), .Y(
        q_cmd[0]) );
  AO22X1_RVT U121 ( .A1(i_fifo_valid0_r), .A2(i_fifo_sex0_r), .A3(n176), .A4(
        i_sex), .Y(i_sel_sex) );
  AO22X1_RVT U14 ( .A1(n1740), .A2(i_b_addr_r[10]), .A3(n175), .A4(
        i_a_addr_r[10]), .Y(q_address[10]) );
  AO22X1_RVT U123 ( .A1(i_fifo_valid0_r), .A2(i_fifo_addr0_r[0]), .A3(n176), 
        .A4(q_address[0]), .Y(i_sel_addr[0]) );
  NBUFFX2_RVT U34 ( .A(n159), .Y(n1740) );
  AO22X1_RVT U61 ( .A1(i_fifo_valid0_r), .A2(i_fifo_size0_r[1]), .A3(n176), 
        .A4(i_size[1]), .Y(i_sel_size[1]) );
  AO22X1_RVT U47 ( .A1(n159), .A2(i_b_addr_r[0]), .A3(n1710), .A4(
        i_a_addr_r[0]), .Y(q_address[0]) );
  AO22X1_RVT U122 ( .A1(i_fifo_valid0_r), .A2(i_fifo_size0_r[0]), .A3(n176), 
        .A4(i_size[0]), .Y(i_sel_size[0]) );
  AO22X1_RVT U25 ( .A1(n159), .A2(i_b_size_r[0]), .A3(n1710), .A4(
        i_a_size_r[0]), .Y(i_size[0]) );
  AO22X1_RVT U60 ( .A1(i_fifo_valid0_r), .A2(i_fifo_addr0_r[1]), .A3(n176), 
        .A4(q_address[1]), .Y(i_sel_addr[1]) );
  AO22X1_RVT U26 ( .A1(n159), .A2(i_b_size_r[1]), .A3(n1710), .A4(
        i_a_size_r[1]), .Y(i_size[1]) );
  AO22X1_RVT U46 ( .A1(n159), .A2(i_b_addr_r[1]), .A3(n1710), .A4(
        i_a_addr_r[1]), .Y(q_address[1]) );
  OR2X1_RVT U15 ( .A1(dmp_mload), .A2(dmp_mstore), .Y(n22) );
  INVX1_RVT U67 ( .A(n550), .Y(n25) );
  INVX1_RVT U29 ( .A(n1680), .Y(n1690) );
  INVX1_RVT U27 ( .A(n1660), .Y(n1670) );
  INVX1_RVT U33 ( .A(n1720), .Y(n1730) );
  INVX1_RVT U35 ( .A(n1740), .Y(n175) );
  INVX1_RVT U63 ( .A(q_rspval), .Y(n38) );
  DFFARX2_RVT i_sel_dat_r_reg ( .D(n90), .CLK(clk_dmp), .RSTB(n1630), .Q(n159)
         );
endmodule


module cpu_isle_debug_access_0 ( clk_dmp, rst_a, en, pcp_wr_rq, pcp_rd_rq, 
        pcp_addr, pcp_d_wr, is_local_ram, dwr, en3, mc_addr, mload, mstore, 
        nocache, size, sex, lpending, max_one_lpend, dmp_drd, dmp_ldvalid, 
        mwait, dmp_idle, debug_if_r, debug_if_a, pcp_d_rd, pcp_ack, pcp_dlat, 
        pcp_dak, dmp_holdup12, drd, ldvalid, dmp_dwr, dmp_addr, dmp_mload, 
        dmp_mstore, dmp_nocache, dmp_sex, dmp_size, dmp_en3 );
  input [23:0] pcp_addr;
  input [31:0] pcp_d_wr;
  input [31:0] dwr;
  input [31:0] mc_addr;
  input [1:0] size;
  input [31:0] dmp_drd;
  output [31:0] pcp_d_rd;
  output [31:0] drd;
  output [31:0] dmp_dwr;
  output [31:0] dmp_addr;
  output [1:0] dmp_size;
  input clk_dmp, rst_a, en, pcp_wr_rq, pcp_rd_rq, is_local_ram, en3, mload,
         mstore, nocache, sex, lpending, max_one_lpend, dmp_ldvalid, mwait,
         dmp_idle;
  output debug_if_r, debug_if_a, pcp_ack, pcp_dlat, pcp_dak, dmp_holdup12,
         ldvalid, dmp_mload, dmp_mstore, dmp_nocache, dmp_sex, dmp_en3;
  wire   n15;

  INVX1_RVT U41 ( .A(size[1]), .Y(n15) );
  NBUFFX2_RVT U45 ( .A(nocache), .Y(dmp_nocache) );
  NBUFFX2_RVT U44 ( .A(sex), .Y(dmp_sex) );
  NBUFFX2_RVT U61 ( .A(dwr[2]), .Y(dmp_dwr[2]) );
  NBUFFX2_RVT U60 ( .A(dwr[1]), .Y(dmp_dwr[1]) );
  NBUFFX2_RVT U63 ( .A(dwr[4]), .Y(dmp_dwr[4]) );
  NBUFFX2_RVT U62 ( .A(dwr[3]), .Y(dmp_dwr[3]) );
  NBUFFX2_RVT U65 ( .A(dwr[6]), .Y(dmp_dwr[6]) );
  NBUFFX2_RVT U64 ( .A(dwr[5]), .Y(dmp_dwr[5]) );
  NBUFFX2_RVT U68 ( .A(dwr[9]), .Y(dmp_dwr[9]) );
  NBUFFX2_RVT U66 ( .A(dwr[7]), .Y(dmp_dwr[7]) );
  NBUFFX2_RVT U70 ( .A(dwr[11]), .Y(dmp_dwr[11]) );
  NBUFFX2_RVT U69 ( .A(dwr[10]), .Y(dmp_dwr[10]) );
  NBUFFX2_RVT U71 ( .A(dwr[12]), .Y(dmp_dwr[12]) );
  NBUFFX2_RVT U59 ( .A(dwr[0]), .Y(dmp_dwr[0]) );
  NBUFFX2_RVT U72 ( .A(dwr[13]), .Y(dmp_dwr[13]) );
  NBUFFX2_RVT U67 ( .A(dwr[8]), .Y(dmp_dwr[8]) );
  NBUFFX2_RVT U74 ( .A(dwr[15]), .Y(dmp_dwr[15]) );
  NBUFFX2_RVT U73 ( .A(dwr[14]), .Y(dmp_dwr[14]) );
  NBUFFX2_RVT U76 ( .A(dwr[17]), .Y(dmp_dwr[17]) );
  NBUFFX2_RVT U75 ( .A(dwr[16]), .Y(dmp_dwr[16]) );
  NBUFFX2_RVT U78 ( .A(dwr[19]), .Y(dmp_dwr[19]) );
  NBUFFX2_RVT U77 ( .A(dwr[18]), .Y(dmp_dwr[18]) );
  NBUFFX2_RVT U80 ( .A(dwr[21]), .Y(dmp_dwr[21]) );
  NBUFFX2_RVT U79 ( .A(dwr[20]), .Y(dmp_dwr[20]) );
  NBUFFX2_RVT U82 ( .A(dwr[23]), .Y(dmp_dwr[23]) );
  NBUFFX2_RVT U81 ( .A(dwr[22]), .Y(dmp_dwr[22]) );
  NBUFFX2_RVT U84 ( .A(dwr[25]), .Y(dmp_dwr[25]) );
  NBUFFX2_RVT U83 ( .A(dwr[24]), .Y(dmp_dwr[24]) );
  NBUFFX2_RVT U86 ( .A(dwr[27]), .Y(dmp_dwr[27]) );
  NBUFFX2_RVT U85 ( .A(dwr[26]), .Y(dmp_dwr[26]) );
  NBUFFX2_RVT U88 ( .A(dwr[29]), .Y(dmp_dwr[29]) );
  NBUFFX2_RVT U87 ( .A(dwr[28]), .Y(dmp_dwr[28]) );
  NBUFFX2_RVT U90 ( .A(dwr[31]), .Y(dmp_dwr[31]) );
  NBUFFX2_RVT U89 ( .A(dwr[30]), .Y(dmp_dwr[30]) );
  NBUFFX2_RVT U116 ( .A(dmp_drd[25]), .Y(drd[25]) );
  NBUFFX2_RVT U115 ( .A(dmp_drd[24]), .Y(drd[24]) );
  NBUFFX2_RVT U118 ( .A(dmp_drd[27]), .Y(drd[27]) );
  NBUFFX2_RVT U117 ( .A(dmp_drd[26]), .Y(drd[26]) );
  NBUFFX2_RVT U120 ( .A(dmp_drd[29]), .Y(drd[29]) );
  NBUFFX2_RVT U119 ( .A(dmp_drd[28]), .Y(drd[28]) );
  NBUFFX2_RVT U122 ( .A(dmp_drd[31]), .Y(drd[31]) );
  NBUFFX2_RVT U121 ( .A(dmp_drd[30]), .Y(drd[30]) );
  NBUFFX2_RVT U103 ( .A(dmp_drd[12]), .Y(drd[12]) );
  NBUFFX2_RVT U105 ( .A(dmp_drd[14]), .Y(drd[14]) );
  NBUFFX2_RVT U104 ( .A(dmp_drd[13]), .Y(drd[13]) );
  NBUFFX2_RVT U107 ( .A(dmp_drd[16]), .Y(drd[16]) );
  NBUFFX2_RVT U106 ( .A(dmp_drd[15]), .Y(drd[15]) );
  NBUFFX2_RVT U109 ( .A(dmp_drd[18]), .Y(drd[18]) );
  NBUFFX2_RVT U108 ( .A(dmp_drd[17]), .Y(drd[17]) );
  NBUFFX2_RVT U111 ( .A(dmp_drd[20]), .Y(drd[20]) );
  NBUFFX2_RVT U110 ( .A(dmp_drd[19]), .Y(drd[19]) );
  NBUFFX2_RVT U113 ( .A(dmp_drd[22]), .Y(drd[22]) );
  NBUFFX2_RVT U112 ( .A(dmp_drd[21]), .Y(drd[21]) );
  NBUFFX2_RVT U114 ( .A(dmp_drd[23]), .Y(drd[23]) );
  NBUFFX2_RVT U91 ( .A(dmp_drd[0]), .Y(drd[0]) );
  NBUFFX2_RVT U99 ( .A(dmp_drd[8]), .Y(drd[8]) );
  NBUFFX2_RVT U92 ( .A(dmp_drd[1]), .Y(drd[1]) );
  NBUFFX2_RVT U101 ( .A(dmp_drd[10]), .Y(drd[10]) );
  NBUFFX2_RVT U100 ( .A(dmp_drd[9]), .Y(drd[9]) );
  NBUFFX2_RVT U102 ( .A(dmp_drd[11]), .Y(drd[11]) );
  INVX1_RVT U40 ( .A(n15), .Y(dmp_size[1]) );
  NBUFFX2_RVT U93 ( .A(dmp_drd[2]), .Y(drd[2]) );
  NBUFFX2_RVT U95 ( .A(dmp_drd[4]), .Y(drd[4]) );
  NBUFFX2_RVT U94 ( .A(dmp_drd[3]), .Y(drd[3]) );
  NBUFFX2_RVT U97 ( .A(dmp_drd[6]), .Y(drd[6]) );
  NBUFFX2_RVT U96 ( .A(dmp_drd[5]), .Y(drd[5]) );
  NBUFFX2_RVT U98 ( .A(dmp_drd[7]), .Y(drd[7]) );
  NBUFFX2_RVT U123 ( .A(mstore), .Y(dmp_mstore) );
  NBUFFX2_RVT U4 ( .A(mc_addr[21]), .Y(dmp_addr[21]) );
  NBUFFX2_RVT U5 ( .A(mc_addr[20]), .Y(dmp_addr[20]) );
  NBUFFX2_RVT U6 ( .A(mc_addr[22]), .Y(dmp_addr[22]) );
  NBUFFX2_RVT U7 ( .A(mc_addr[19]), .Y(dmp_addr[19]) );
  NBUFFX2_RVT U8 ( .A(mc_addr[23]), .Y(dmp_addr[23]) );
  NBUFFX2_RVT U9 ( .A(size[0]), .Y(dmp_size[0]) );
  NBUFFX2_RVT U10 ( .A(mc_addr[3]), .Y(dmp_addr[3]) );
  NBUFFX2_RVT U11 ( .A(mc_addr[2]), .Y(dmp_addr[2]) );
  NBUFFX2_RVT U12 ( .A(mc_addr[5]), .Y(dmp_addr[5]) );
  NBUFFX2_RVT U13 ( .A(mc_addr[4]), .Y(dmp_addr[4]) );
  NBUFFX2_RVT U14 ( .A(mc_addr[7]), .Y(dmp_addr[7]) );
  NBUFFX2_RVT U15 ( .A(mc_addr[6]), .Y(dmp_addr[6]) );
  NBUFFX2_RVT U16 ( .A(mc_addr[9]), .Y(dmp_addr[9]) );
  NBUFFX2_RVT U17 ( .A(mc_addr[8]), .Y(dmp_addr[8]) );
  NBUFFX2_RVT U18 ( .A(mc_addr[11]), .Y(dmp_addr[11]) );
  NBUFFX2_RVT U19 ( .A(mc_addr[10]), .Y(dmp_addr[10]) );
  NBUFFX2_RVT U20 ( .A(mc_addr[13]), .Y(dmp_addr[13]) );
  NBUFFX2_RVT U21 ( .A(mc_addr[12]), .Y(dmp_addr[12]) );
  NBUFFX2_RVT U22 ( .A(mc_addr[15]), .Y(dmp_addr[15]) );
  NBUFFX2_RVT U23 ( .A(mc_addr[14]), .Y(dmp_addr[14]) );
  NBUFFX2_RVT U24 ( .A(mc_addr[17]), .Y(dmp_addr[17]) );
  NBUFFX2_RVT U25 ( .A(mc_addr[16]), .Y(dmp_addr[16]) );
  NBUFFX2_RVT U26 ( .A(dmp_ldvalid), .Y(ldvalid) );
  NBUFFX2_RVT U27 ( .A(mload), .Y(dmp_mload) );
  NBUFFX2_RVT U28 ( .A(mc_addr[1]), .Y(dmp_addr[1]) );
  NBUFFX2_RVT U29 ( .A(mc_addr[0]), .Y(dmp_addr[0]) );
  NBUFFX2_RVT U30 ( .A(mc_addr[18]), .Y(dmp_addr[18]) );
  NBUFFX2_RVT U31 ( .A(en3), .Y(dmp_en3) );
endmodule


module cpu_isle_readsort_1 ( d_in, addr, size, sex, d_out );
  input [31:0] d_in;
  input [1:0] addr;
  input [1:0] size;
  output [31:0] d_out;
  input sex;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n22, n23, n24, n25, n26, n27, n28, n29, n30, n31,
         n32, n33, n34, n35, n36, n37, n38, n39, n40;

  INVX1_RVT U3 ( .A(size[1]), .Y(n1) );
  AND3X1_RVT U4 ( .A1(size[0]), .A2(addr[0]), .A3(n1), .Y(n20) );
  AO22X1_RVT U6 ( .A1(addr[1]), .A2(d_in[31]), .A3(n40), .A4(d_in[15]), .Y(n3)
         );
  AO22X1_RVT U7 ( .A1(addr[1]), .A2(d_in[23]), .A3(n40), .A4(d_in[7]), .Y(n24)
         );
  INVX1_RVT U8 ( .A(addr[0]), .Y(n5) );
  AND3X1_RVT U9 ( .A1(size[0]), .A2(n24), .A3(n5), .Y(n2) );
  AO22X1_RVT U10 ( .A1(n20), .A2(n3), .A3(n2), .A4(n1), .Y(n26) );
  AND2X1_RVT U11 ( .A1(sex), .A2(n26), .Y(n36) );
  OA221X1_RVT U12 ( .A1(addr[1]), .A2(d_in[15]), .A3(n40), .A4(d_in[31]), .A5(
        size[1]), .Y(n37) );
  OR2X1_RVT U13 ( .A1(n36), .A2(n37), .Y(n4) );
  AO21X1_RVT U14 ( .A1(d_in[15]), .A2(n39), .A3(n4), .Y(d_out[15]) );
  OA221X1_RVT U15 ( .A1(size[1]), .A2(size[0]), .A3(size[1]), .A4(n5), .A5(
        addr[1]), .Y(n19) );
  AO21X1_RVT U16 ( .A1(size[1]), .A2(n40), .A3(n39), .Y(n33) );
  AO21X1_RVT U17 ( .A1(n40), .A2(n5), .A3(n33), .Y(n18) );
  AO22X1_RVT U18 ( .A1(d_in[16]), .A2(n19), .A3(d_in[0]), .A4(n18), .Y(n7) );
  OA221X1_RVT U19 ( .A1(addr[1]), .A2(d_in[8]), .A3(n40), .A4(d_in[24]), .A5(
        n20), .Y(n6) );
  OR2X1_RVT U20 ( .A1(n7), .A2(n6), .Y(d_out[0]) );
  AO22X1_RVT U21 ( .A1(d_in[17]), .A2(n19), .A3(d_in[1]), .A4(n18), .Y(n9) );
  OA221X1_RVT U22 ( .A1(addr[1]), .A2(d_in[9]), .A3(n40), .A4(d_in[25]), .A5(
        n20), .Y(n8) );
  OR2X1_RVT U23 ( .A1(n9), .A2(n8), .Y(d_out[1]) );
  AO22X1_RVT U24 ( .A1(d_in[18]), .A2(n19), .A3(d_in[2]), .A4(n18), .Y(n11) );
  OA221X1_RVT U25 ( .A1(addr[1]), .A2(d_in[10]), .A3(n40), .A4(d_in[26]), .A5(
        n20), .Y(n10) );
  OR2X1_RVT U26 ( .A1(n11), .A2(n10), .Y(d_out[2]) );
  AO22X1_RVT U27 ( .A1(d_in[19]), .A2(n19), .A3(d_in[3]), .A4(n18), .Y(n13) );
  OA221X1_RVT U28 ( .A1(addr[1]), .A2(d_in[11]), .A3(n40), .A4(d_in[27]), .A5(
        n20), .Y(n12) );
  OR2X1_RVT U29 ( .A1(n13), .A2(n12), .Y(d_out[3]) );
  AO22X1_RVT U30 ( .A1(d_in[20]), .A2(n19), .A3(d_in[4]), .A4(n18), .Y(n15) );
  OA221X1_RVT U31 ( .A1(addr[1]), .A2(d_in[12]), .A3(n40), .A4(d_in[28]), .A5(
        n20), .Y(n14) );
  OR2X1_RVT U32 ( .A1(n15), .A2(n14), .Y(d_out[4]) );
  AO22X1_RVT U33 ( .A1(d_in[21]), .A2(n19), .A3(d_in[5]), .A4(n18), .Y(n17) );
  OA221X1_RVT U34 ( .A1(addr[1]), .A2(d_in[13]), .A3(n40), .A4(d_in[29]), .A5(
        n20), .Y(n16) );
  OR2X1_RVT U35 ( .A1(n17), .A2(n16), .Y(d_out[5]) );
  AO22X1_RVT U36 ( .A1(d_in[22]), .A2(n19), .A3(d_in[6]), .A4(n18), .Y(n23) );
  OA221X1_RVT U37 ( .A1(addr[1]), .A2(d_in[14]), .A3(n40), .A4(d_in[30]), .A5(
        n20), .Y(n22) );
  OR2X1_RVT U38 ( .A1(n23), .A2(n22), .Y(d_out[6]) );
  AO22X1_RVT U39 ( .A1(size[1]), .A2(n24), .A3(d_in[7]), .A4(n39), .Y(n25) );
  OR2X1_RVT U40 ( .A1(n26), .A2(n25), .Y(d_out[7]) );
  AND2X1_RVT U41 ( .A1(size[1]), .A2(addr[1]), .Y(n34) );
  AO22X1_RVT U42 ( .A1(d_in[24]), .A2(n34), .A3(d_in[8]), .A4(n33), .Y(n27) );
  OR2X1_RVT U43 ( .A1(n36), .A2(n27), .Y(d_out[8]) );
  AO22X1_RVT U44 ( .A1(d_in[25]), .A2(n34), .A3(d_in[9]), .A4(n33), .Y(n28) );
  OR2X1_RVT U45 ( .A1(n36), .A2(n28), .Y(d_out[9]) );
  AO22X1_RVT U46 ( .A1(d_in[26]), .A2(n34), .A3(d_in[10]), .A4(n33), .Y(n29)
         );
  OR2X1_RVT U47 ( .A1(n36), .A2(n29), .Y(d_out[10]) );
  AO22X1_RVT U48 ( .A1(d_in[27]), .A2(n34), .A3(d_in[11]), .A4(n33), .Y(n30)
         );
  OR2X1_RVT U49 ( .A1(n36), .A2(n30), .Y(d_out[11]) );
  AO22X1_RVT U50 ( .A1(d_in[28]), .A2(n34), .A3(d_in[12]), .A4(n33), .Y(n31)
         );
  OR2X1_RVT U51 ( .A1(n36), .A2(n31), .Y(d_out[12]) );
  AO22X1_RVT U52 ( .A1(d_in[29]), .A2(n34), .A3(d_in[13]), .A4(n33), .Y(n32)
         );
  OR2X1_RVT U53 ( .A1(n36), .A2(n32), .Y(d_out[13]) );
  AO22X1_RVT U54 ( .A1(d_in[30]), .A2(n34), .A3(d_in[14]), .A4(n33), .Y(n35)
         );
  OR2X1_RVT U55 ( .A1(n36), .A2(n35), .Y(d_out[14]) );
  AO21X1_RVT U57 ( .A1(n39), .A2(d_in[16]), .A3(n38), .Y(d_out[16]) );
  AO21X1_RVT U58 ( .A1(n39), .A2(d_in[17]), .A3(n38), .Y(d_out[17]) );
  AO21X1_RVT U59 ( .A1(n39), .A2(d_in[18]), .A3(n38), .Y(d_out[18]) );
  AO21X1_RVT U60 ( .A1(n39), .A2(d_in[19]), .A3(n38), .Y(d_out[19]) );
  AO21X1_RVT U61 ( .A1(n39), .A2(d_in[20]), .A3(n38), .Y(d_out[20]) );
  AO21X1_RVT U62 ( .A1(n39), .A2(d_in[21]), .A3(n38), .Y(d_out[21]) );
  AO21X1_RVT U63 ( .A1(n39), .A2(d_in[22]), .A3(n38), .Y(d_out[22]) );
  AO21X1_RVT U64 ( .A1(d_in[23]), .A2(n39), .A3(n38), .Y(d_out[23]) );
  AO21X1_RVT U65 ( .A1(n39), .A2(d_in[24]), .A3(n38), .Y(d_out[24]) );
  AO21X1_RVT U66 ( .A1(n39), .A2(d_in[25]), .A3(n38), .Y(d_out[25]) );
  AO21X1_RVT U67 ( .A1(n39), .A2(d_in[26]), .A3(n38), .Y(d_out[26]) );
  AO21X1_RVT U68 ( .A1(n39), .A2(d_in[27]), .A3(n38), .Y(d_out[27]) );
  AO21X1_RVT U69 ( .A1(n39), .A2(d_in[28]), .A3(n38), .Y(d_out[28]) );
  AO21X1_RVT U70 ( .A1(n39), .A2(d_in[29]), .A3(n38), .Y(d_out[29]) );
  AO21X1_RVT U71 ( .A1(n39), .A2(d_in[30]), .A3(n38), .Y(d_out[30]) );
  AO21X1_RVT U72 ( .A1(d_in[31]), .A2(n39), .A3(n38), .Y(d_out[31]) );
  INVX1_RVT U5 ( .A(addr[1]), .Y(n40) );
  AO21X1_RVT U56 ( .A1(sex), .A2(n37), .A3(n36), .Y(n38) );
  NOR2X0_RVT U2 ( .A1(size[1]), .A2(size[0]), .Y(n39) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_dccm_control_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_dccm_control_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_dccm_control_0 ( clk_ungated, rst_a, test_mode, dmp_dwr, 
        dmp_en3, dmp_addr, dmp_mload, dmp_mstore, dmp_size, dmp_sex, 
        ldst_dmi_req, ldst_dmi_addr, ldst_dmi_wdata, ldst_dmi_wr, ldst_dmi_be, 
        ldst_dout, hold_loc, is_ldst_ram, is_peripheral, ldst_addr, ldst_din, 
        ldst_mask, ldst_wren, ldst_ck_en, ldst_dmi_rdata, ldst_drd, 
        ldst_ldvalid, stored_ld_rtn );
  input [31:0] dmp_dwr;
  input [31:0] dmp_addr;
  input [1:0] dmp_size;
  input [31:0] ldst_dmi_addr;
  input [31:0] ldst_dmi_wdata;
  input [3:0] ldst_dmi_be;
  input [31:0] ldst_dout;
  output [16:0] ldst_addr;
  output [31:0] ldst_din;
  output [3:0] ldst_mask;
  output [31:0] ldst_dmi_rdata;
  output [31:0] ldst_drd;
  input clk_ungated, rst_a, test_mode, dmp_en3, dmp_mload, dmp_mstore, dmp_sex,
         ldst_dmi_req, ldst_dmi_wr, hold_loc, is_ldst_ram, is_peripheral;
  output ldst_wren, ldst_ck_en, ldst_ldvalid, stored_ld_rtn;
  wire   i_d_sex_r, N19, N24, i_ldst_st_d, N25, net19874, net19880, n1, n95,
         n8, n9, n10, n11, n12, n13, n14, n15, n16, n17, n18, n190, n20, n21,
         n22, n23, n240, n250, n26, n27, n28, n29, n30, n31, n32, n33, n34,
         n35, n36, n37, n38, n39, n40, n41, n42, n43, n44, n45, n46, n47, n48,
         n49, n50, n51, n52, n53, n54, n55, n56, n57, n58, n59, n60, n61, n62,
         n63, n64, n65, n66, n67, n68, n69, n70, n71, n72, n73, n75, n76, n77,
         n78, n79, n80, n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91,
         n92, n93, n94, n96, n97, n98, n99, n100, n101, n102, n103, n105, n106,
         n107, n108, n109, n110, n111, n112, n113, n114, n115, n116, n117,
         n118, n119, n120, n121, n122, n123, n124, n125, n126, n128, n130,
         n131, n132, n133, n134, n135, n136, n137, n139, n140, n143, n181,
         n183, n185, n186, n187, n188;
  wire   [16:0] i_ldst_raddr_r;
  wire   [1:0] i_d_addr_r;
  wire   [1:0] i_d_size_r;

  cpu_isle_readsort_1 U_readsort ( .d_in(ldst_dout), .addr(i_d_addr_r), .size(
        i_d_size_r), .sex(i_d_sex_r), .d_out(ldst_drd) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_dccm_control_0 clk_gate_i_ldst_raddr_r_reg ( 
        .CLK(clk_ungated), .EN(n185), .ENCLK(net19874), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_dccm_control_1 clk_gate_i_d_addr_r_reg ( .CLK(
        clk_ungated), .EN(N19), .ENCLK(net19880), .TE(1'b0) );
  DFFARX1_RVT i_ldst_raddr_r_reg_16_ ( .D(dmp_addr[18]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[16]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_15_ ( .D(dmp_addr[17]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[15]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_14_ ( .D(dmp_addr[16]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[14]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_13_ ( .D(dmp_addr[15]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[13]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_12_ ( .D(dmp_addr[14]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[12]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_11_ ( .D(dmp_addr[13]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[11]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_10_ ( .D(dmp_addr[12]), .CLK(net19874), 
        .RSTB(n186), .Q(i_ldst_raddr_r[10]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_9_ ( .D(dmp_addr[11]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[9]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_8_ ( .D(dmp_addr[10]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[8]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_7_ ( .D(dmp_addr[9]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[7]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_6_ ( .D(dmp_addr[8]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[6]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_5_ ( .D(dmp_addr[7]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[5]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_4_ ( .D(dmp_addr[6]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[4]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_3_ ( .D(dmp_addr[5]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[3]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_2_ ( .D(dmp_addr[4]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[2]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_1_ ( .D(dmp_addr[3]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[1]) );
  DFFARX1_RVT i_ldst_raddr_r_reg_0_ ( .D(dmp_addr[2]), .CLK(net19874), .RSTB(
        n186), .Q(i_ldst_raddr_r[0]) );
  DFFASX1_RVT i_d_addr_r_reg_1_ ( .D(n188), .CLK(net19880), .SETB(n186), .QN(
        i_d_addr_r[1]) );
  DFFASX1_RVT i_d_addr_r_reg_0_ ( .D(n187), .CLK(net19880), .SETB(n186), .QN(
        i_d_addr_r[0]) );
  DFFARX1_RVT i_d_size_r_reg_1_ ( .D(dmp_size[1]), .CLK(net19880), .RSTB(n186), 
        .Q(i_d_size_r[1]) );
  DFFARX1_RVT i_d_size_r_reg_0_ ( .D(dmp_size[0]), .CLK(net19880), .RSTB(n186), 
        .Q(i_d_size_r[0]) );
  DFFARX1_RVT i_d_sex_r_reg ( .D(dmp_sex), .CLK(net19880), .RSTB(n186), .Q(
        i_d_sex_r) );
  AO21X1_RVT U4 ( .A1(i_ldst_st_d), .A2(ldst_dmi_req), .A3(N25), .Y(n1) );
  DFFARX1_RVT i_stored_ld_rtn_r_reg ( .D(n95), .CLK(clk_ungated), .RSTB(n186), 
        .Q(stored_ld_rtn) );
  DFFARX1_RVT i_ldst_dlat_r_reg ( .D(N24), .CLK(clk_ungated), .RSTB(n186), .Q(
        ldst_ldvalid) );
  DFFARX1_RVT i_ldst_st_d_reg ( .D(n1), .CLK(clk_ungated), .RSTB(n186), .Q(
        i_ldst_st_d) );
  NBUFFX2_RVT U12 ( .A(ldst_dout[7]), .Y(ldst_dmi_rdata[7]) );
  NBUFFX2_RVT U13 ( .A(ldst_dout[8]), .Y(ldst_dmi_rdata[8]) );
  NBUFFX2_RVT U14 ( .A(ldst_dout[9]), .Y(ldst_dmi_rdata[9]) );
  NBUFFX2_RVT U15 ( .A(ldst_dout[10]), .Y(ldst_dmi_rdata[10]) );
  NBUFFX2_RVT U16 ( .A(ldst_dout[11]), .Y(ldst_dmi_rdata[11]) );
  NBUFFX2_RVT U17 ( .A(ldst_dout[12]), .Y(ldst_dmi_rdata[12]) );
  NBUFFX2_RVT U18 ( .A(ldst_dout[13]), .Y(ldst_dmi_rdata[13]) );
  NBUFFX2_RVT U19 ( .A(ldst_dout[14]), .Y(ldst_dmi_rdata[14]) );
  NBUFFX2_RVT U20 ( .A(ldst_dout[15]), .Y(ldst_dmi_rdata[15]) );
  NBUFFX2_RVT U33 ( .A(ldst_dout[28]), .Y(ldst_dmi_rdata[28]) );
  NBUFFX2_RVT U36 ( .A(ldst_dout[31]), .Y(ldst_dmi_rdata[31]) );
  NAND3X0_RVT U37 ( .A1(is_ldst_ram), .A2(dmp_en3), .A3(dmp_mload), .Y(n113)
         );
  INVX1_RVT U38 ( .A(n113), .Y(N19) );
  NAND3X0_RVT U51 ( .A1(is_ldst_ram), .A2(dmp_en3), .A3(dmp_mstore), .Y(n112)
         );
  INVX1_RVT U52 ( .A(n112), .Y(n111) );
  AO22X1_RVT U57 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[0]), .A3(n103), .A4(
        dmp_dwr[8]), .Y(n9) );
  AO22X1_RVT U60 ( .A1(n106), .A2(dmp_dwr[0]), .A3(n105), .A4(dmp_dwr[16]), 
        .Y(n8) );
  OR2X1_RVT U61 ( .A1(n9), .A2(n8), .Y(n10) );
  AO21X1_RVT U62 ( .A1(n110), .A2(dmp_dwr[24]), .A3(n10), .Y(ldst_din[0]) );
  AO22X1_RVT U63 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[1]), .A3(n103), .A4(
        dmp_dwr[9]), .Y(n12) );
  AO22X1_RVT U64 ( .A1(n106), .A2(dmp_dwr[1]), .A3(n105), .A4(dmp_dwr[17]), 
        .Y(n11) );
  OR2X1_RVT U65 ( .A1(n12), .A2(n11), .Y(n13) );
  AO21X1_RVT U66 ( .A1(n110), .A2(dmp_dwr[25]), .A3(n13), .Y(ldst_din[1]) );
  AO22X1_RVT U68 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[2]), .A3(n103), .A4(
        dmp_dwr[10]), .Y(n15) );
  AO22X1_RVT U69 ( .A1(n106), .A2(dmp_dwr[2]), .A3(n105), .A4(dmp_dwr[18]), 
        .Y(n14) );
  OR2X1_RVT U70 ( .A1(n15), .A2(n14), .Y(n16) );
  AO21X1_RVT U71 ( .A1(n110), .A2(dmp_dwr[26]), .A3(n16), .Y(ldst_din[2]) );
  AO22X1_RVT U72 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[3]), .A3(n103), .A4(
        dmp_dwr[11]), .Y(n18) );
  AO22X1_RVT U73 ( .A1(n106), .A2(dmp_dwr[3]), .A3(n105), .A4(dmp_dwr[19]), 
        .Y(n17) );
  OR2X1_RVT U74 ( .A1(n18), .A2(n17), .Y(n190) );
  AO21X1_RVT U75 ( .A1(n110), .A2(dmp_dwr[27]), .A3(n190), .Y(ldst_din[3]) );
  AO22X1_RVT U76 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[4]), .A3(n103), .A4(
        dmp_dwr[12]), .Y(n21) );
  AO22X1_RVT U77 ( .A1(n106), .A2(dmp_dwr[4]), .A3(n105), .A4(dmp_dwr[20]), 
        .Y(n20) );
  OR2X1_RVT U78 ( .A1(n21), .A2(n20), .Y(n22) );
  AO21X1_RVT U79 ( .A1(n110), .A2(dmp_dwr[28]), .A3(n22), .Y(ldst_din[4]) );
  AO22X1_RVT U80 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[5]), .A3(n103), .A4(
        dmp_dwr[13]), .Y(n240) );
  AO22X1_RVT U81 ( .A1(n106), .A2(dmp_dwr[5]), .A3(n105), .A4(dmp_dwr[21]), 
        .Y(n23) );
  OR2X1_RVT U82 ( .A1(n240), .A2(n23), .Y(n250) );
  AO21X1_RVT U83 ( .A1(n110), .A2(dmp_dwr[29]), .A3(n250), .Y(ldst_din[5]) );
  AO22X1_RVT U84 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[6]), .A3(n103), .A4(
        dmp_dwr[14]), .Y(n27) );
  AO22X1_RVT U85 ( .A1(n106), .A2(dmp_dwr[6]), .A3(n105), .A4(dmp_dwr[22]), 
        .Y(n26) );
  OR2X1_RVT U86 ( .A1(n27), .A2(n26), .Y(n28) );
  AO21X1_RVT U87 ( .A1(n110), .A2(dmp_dwr[30]), .A3(n28), .Y(ldst_din[6]) );
  AO22X1_RVT U88 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[7]), .A3(dmp_dwr[15]), 
        .A4(n103), .Y(n30) );
  AO22X1_RVT U89 ( .A1(dmp_dwr[23]), .A2(n105), .A3(n106), .A4(dmp_dwr[7]), 
        .Y(n29) );
  OR2X1_RVT U90 ( .A1(n30), .A2(n29), .Y(n31) );
  AO21X1_RVT U91 ( .A1(n110), .A2(dmp_dwr[31]), .A3(n31), .Y(ldst_din[7]) );
  AO22X1_RVT U92 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[8]), .A3(n103), .A4(
        dmp_dwr[16]), .Y(n33) );
  AO22X1_RVT U93 ( .A1(n106), .A2(dmp_dwr[8]), .A3(n105), .A4(dmp_dwr[24]), 
        .Y(n32) );
  OR2X1_RVT U94 ( .A1(n33), .A2(n32), .Y(n34) );
  AO21X1_RVT U95 ( .A1(n110), .A2(dmp_dwr[0]), .A3(n34), .Y(ldst_din[8]) );
  AO22X1_RVT U96 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[9]), .A3(n103), .A4(
        dmp_dwr[17]), .Y(n36) );
  AO22X1_RVT U97 ( .A1(n106), .A2(dmp_dwr[9]), .A3(n105), .A4(dmp_dwr[25]), 
        .Y(n35) );
  OR2X1_RVT U98 ( .A1(n36), .A2(n35), .Y(n37) );
  AO21X1_RVT U99 ( .A1(n110), .A2(dmp_dwr[1]), .A3(n37), .Y(ldst_din[9]) );
  AO22X1_RVT U100 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[10]), .A3(n103), 
        .A4(dmp_dwr[18]), .Y(n39) );
  AO22X1_RVT U101 ( .A1(n106), .A2(dmp_dwr[10]), .A3(n105), .A4(dmp_dwr[26]), 
        .Y(n38) );
  OR2X1_RVT U102 ( .A1(n39), .A2(n38), .Y(n40) );
  AO21X1_RVT U103 ( .A1(n110), .A2(dmp_dwr[2]), .A3(n40), .Y(ldst_din[10]) );
  AO22X1_RVT U105 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[11]), .A3(n103), 
        .A4(dmp_dwr[19]), .Y(n42) );
  AO22X1_RVT U106 ( .A1(n106), .A2(dmp_dwr[11]), .A3(n105), .A4(dmp_dwr[27]), 
        .Y(n41) );
  OR2X1_RVT U107 ( .A1(n42), .A2(n41), .Y(n43) );
  AO21X1_RVT U108 ( .A1(n110), .A2(dmp_dwr[3]), .A3(n43), .Y(ldst_din[11]) );
  AO22X1_RVT U109 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[12]), .A3(n103), 
        .A4(dmp_dwr[20]), .Y(n45) );
  AO22X1_RVT U110 ( .A1(n106), .A2(dmp_dwr[12]), .A3(n105), .A4(dmp_dwr[28]), 
        .Y(n44) );
  OR2X1_RVT U111 ( .A1(n45), .A2(n44), .Y(n46) );
  AO21X1_RVT U112 ( .A1(n110), .A2(dmp_dwr[4]), .A3(n46), .Y(ldst_din[12]) );
  AO22X1_RVT U113 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[13]), .A3(n103), 
        .A4(dmp_dwr[21]), .Y(n48) );
  AO22X1_RVT U114 ( .A1(n106), .A2(dmp_dwr[13]), .A3(n105), .A4(dmp_dwr[29]), 
        .Y(n47) );
  OR2X1_RVT U115 ( .A1(n48), .A2(n47), .Y(n49) );
  AO21X1_RVT U116 ( .A1(n110), .A2(dmp_dwr[5]), .A3(n49), .Y(ldst_din[13]) );
  AO22X1_RVT U117 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[14]), .A3(n103), 
        .A4(dmp_dwr[22]), .Y(n51) );
  AO22X1_RVT U118 ( .A1(n106), .A2(dmp_dwr[14]), .A3(n105), .A4(dmp_dwr[30]), 
        .Y(n50) );
  OR2X1_RVT U119 ( .A1(n51), .A2(n50), .Y(n52) );
  AO21X1_RVT U120 ( .A1(n110), .A2(dmp_dwr[6]), .A3(n52), .Y(ldst_din[14]) );
  AO22X1_RVT U121 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[15]), .A3(
        dmp_dwr[23]), .A4(n103), .Y(n54) );
  AO22X1_RVT U122 ( .A1(n106), .A2(dmp_dwr[15]), .A3(dmp_dwr[31]), .A4(n105), 
        .Y(n53) );
  OR2X1_RVT U123 ( .A1(n54), .A2(n53), .Y(n55) );
  AO21X1_RVT U124 ( .A1(n110), .A2(dmp_dwr[7]), .A3(n55), .Y(ldst_din[15]) );
  AO22X1_RVT U125 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[16]), .A3(n103), 
        .A4(dmp_dwr[24]), .Y(n57) );
  AO22X1_RVT U126 ( .A1(n106), .A2(dmp_dwr[16]), .A3(n105), .A4(dmp_dwr[0]), 
        .Y(n56) );
  OR2X1_RVT U127 ( .A1(n57), .A2(n56), .Y(n58) );
  AO21X1_RVT U128 ( .A1(n110), .A2(dmp_dwr[8]), .A3(n58), .Y(ldst_din[16]) );
  AO22X1_RVT U129 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[17]), .A3(n103), 
        .A4(dmp_dwr[25]), .Y(n60) );
  AO22X1_RVT U130 ( .A1(n106), .A2(dmp_dwr[17]), .A3(n105), .A4(dmp_dwr[1]), 
        .Y(n59) );
  OR2X1_RVT U131 ( .A1(n60), .A2(n59), .Y(n61) );
  AO21X1_RVT U132 ( .A1(n110), .A2(dmp_dwr[9]), .A3(n61), .Y(ldst_din[17]) );
  AO22X1_RVT U133 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[18]), .A3(n103), 
        .A4(dmp_dwr[26]), .Y(n63) );
  AO22X1_RVT U134 ( .A1(n106), .A2(dmp_dwr[18]), .A3(n105), .A4(dmp_dwr[2]), 
        .Y(n62) );
  OR2X1_RVT U135 ( .A1(n63), .A2(n62), .Y(n64) );
  AO21X1_RVT U136 ( .A1(n110), .A2(dmp_dwr[10]), .A3(n64), .Y(ldst_din[18]) );
  AO22X1_RVT U137 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[19]), .A3(n103), 
        .A4(dmp_dwr[27]), .Y(n66) );
  AO22X1_RVT U138 ( .A1(n106), .A2(dmp_dwr[19]), .A3(n105), .A4(dmp_dwr[3]), 
        .Y(n65) );
  OR2X1_RVT U139 ( .A1(n66), .A2(n65), .Y(n67) );
  AO21X1_RVT U140 ( .A1(n110), .A2(dmp_dwr[11]), .A3(n67), .Y(ldst_din[19]) );
  AO22X1_RVT U141 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[20]), .A3(n103), 
        .A4(dmp_dwr[28]), .Y(n69) );
  AO22X1_RVT U142 ( .A1(n106), .A2(dmp_dwr[20]), .A3(n105), .A4(dmp_dwr[4]), 
        .Y(n68) );
  OR2X1_RVT U143 ( .A1(n69), .A2(n68), .Y(n70) );
  AO21X1_RVT U144 ( .A1(n110), .A2(dmp_dwr[12]), .A3(n70), .Y(ldst_din[20]) );
  AO22X1_RVT U145 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[21]), .A3(n103), 
        .A4(dmp_dwr[29]), .Y(n72) );
  AO22X1_RVT U146 ( .A1(n106), .A2(dmp_dwr[21]), .A3(n105), .A4(dmp_dwr[5]), 
        .Y(n71) );
  OR2X1_RVT U147 ( .A1(n72), .A2(n71), .Y(n73) );
  AO21X1_RVT U148 ( .A1(n110), .A2(dmp_dwr[13]), .A3(n73), .Y(ldst_din[21]) );
  AO22X1_RVT U149 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[22]), .A3(n103), 
        .A4(dmp_dwr[30]), .Y(n76) );
  AO22X1_RVT U150 ( .A1(n106), .A2(dmp_dwr[22]), .A3(n105), .A4(dmp_dwr[6]), 
        .Y(n75) );
  OR2X1_RVT U151 ( .A1(n76), .A2(n75), .Y(n77) );
  AO21X1_RVT U152 ( .A1(n110), .A2(dmp_dwr[14]), .A3(n77), .Y(ldst_din[22]) );
  AO22X1_RVT U153 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[23]), .A3(
        dmp_dwr[31]), .A4(n103), .Y(n79) );
  AO22X1_RVT U154 ( .A1(dmp_dwr[23]), .A2(n106), .A3(n105), .A4(dmp_dwr[7]), 
        .Y(n78) );
  OR2X1_RVT U155 ( .A1(n79), .A2(n78), .Y(n80) );
  AO21X1_RVT U156 ( .A1(n110), .A2(dmp_dwr[15]), .A3(n80), .Y(ldst_din[23]) );
  AO22X1_RVT U157 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[24]), .A3(n103), 
        .A4(dmp_dwr[0]), .Y(n82) );
  AO22X1_RVT U158 ( .A1(n106), .A2(dmp_dwr[24]), .A3(n105), .A4(dmp_dwr[8]), 
        .Y(n81) );
  OR2X1_RVT U159 ( .A1(n82), .A2(n81), .Y(n83) );
  AO21X1_RVT U160 ( .A1(n110), .A2(dmp_dwr[16]), .A3(n83), .Y(ldst_din[24]) );
  AO22X1_RVT U161 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[25]), .A3(n103), 
        .A4(dmp_dwr[1]), .Y(n85) );
  AO22X1_RVT U162 ( .A1(n106), .A2(dmp_dwr[25]), .A3(n105), .A4(dmp_dwr[9]), 
        .Y(n84) );
  OR2X1_RVT U163 ( .A1(n85), .A2(n84), .Y(n86) );
  AO21X1_RVT U164 ( .A1(n110), .A2(dmp_dwr[17]), .A3(n86), .Y(ldst_din[25]) );
  AO22X1_RVT U165 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[26]), .A3(n103), 
        .A4(dmp_dwr[2]), .Y(n88) );
  AO22X1_RVT U166 ( .A1(n106), .A2(dmp_dwr[26]), .A3(n105), .A4(dmp_dwr[10]), 
        .Y(n87) );
  OR2X1_RVT U167 ( .A1(n88), .A2(n87), .Y(n89) );
  AO21X1_RVT U168 ( .A1(n110), .A2(dmp_dwr[18]), .A3(n89), .Y(ldst_din[26]) );
  AO22X1_RVT U169 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[27]), .A3(n103), 
        .A4(dmp_dwr[3]), .Y(n91) );
  AO22X1_RVT U170 ( .A1(n106), .A2(dmp_dwr[27]), .A3(n105), .A4(dmp_dwr[11]), 
        .Y(n90) );
  OR2X1_RVT U171 ( .A1(n91), .A2(n90), .Y(n92) );
  AO21X1_RVT U172 ( .A1(n110), .A2(dmp_dwr[19]), .A3(n92), .Y(ldst_din[27]) );
  AO22X1_RVT U173 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[28]), .A3(n103), 
        .A4(dmp_dwr[4]), .Y(n94) );
  AO22X1_RVT U174 ( .A1(n106), .A2(dmp_dwr[28]), .A3(n105), .A4(dmp_dwr[12]), 
        .Y(n93) );
  OR2X1_RVT U175 ( .A1(n94), .A2(n93), .Y(n96) );
  AO21X1_RVT U176 ( .A1(n110), .A2(dmp_dwr[20]), .A3(n96), .Y(ldst_din[28]) );
  AO22X1_RVT U177 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[29]), .A3(n103), 
        .A4(dmp_dwr[5]), .Y(n98) );
  AO22X1_RVT U178 ( .A1(n106), .A2(dmp_dwr[29]), .A3(n105), .A4(dmp_dwr[13]), 
        .Y(n97) );
  OR2X1_RVT U179 ( .A1(n98), .A2(n97), .Y(n99) );
  AO21X1_RVT U180 ( .A1(n110), .A2(dmp_dwr[21]), .A3(n99), .Y(ldst_din[29]) );
  AO22X1_RVT U181 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[30]), .A3(n103), 
        .A4(dmp_dwr[6]), .Y(n101) );
  AO22X1_RVT U182 ( .A1(n106), .A2(dmp_dwr[30]), .A3(n105), .A4(dmp_dwr[14]), 
        .Y(n100) );
  OR2X1_RVT U183 ( .A1(n101), .A2(n100), .Y(n102) );
  AO21X1_RVT U184 ( .A1(n110), .A2(dmp_dwr[22]), .A3(n102), .Y(ldst_din[30])
         );
  AO22X1_RVT U185 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wdata[31]), .A3(n103), 
        .A4(dmp_dwr[7]), .Y(n108) );
  AO22X1_RVT U186 ( .A1(n106), .A2(dmp_dwr[31]), .A3(n105), .A4(dmp_dwr[15]), 
        .Y(n107) );
  OR2X1_RVT U187 ( .A1(n108), .A2(n107), .Y(n109) );
  AO21X1_RVT U188 ( .A1(n110), .A2(dmp_dwr[23]), .A3(n109), .Y(ldst_din[31])
         );
  AO21X1_RVT U189 ( .A1(ldst_ldvalid), .A2(hold_loc), .A3(stored_ld_rtn), .Y(
        n143) );
  OA21X1_RVT U190 ( .A1(N19), .A2(n143), .A3(n183), .Y(N24) );
  AND2X1_RVT U192 ( .A1(ldst_dmi_req), .A2(n111), .Y(N25) );
  NOR4X1_RVT U193 ( .A1(ldst_dmi_req), .A2(stored_ld_rtn), .A3(i_ldst_st_d), 
        .A4(test_mode), .Y(n114) );
  NAND3X0_RVT U194 ( .A1(n114), .A2(n113), .A3(n112), .Y(ldst_ck_en) );
  OA22X1_RVT U197 ( .A1(n143), .A2(dmp_addr[1]), .A3(n137), .A4(i_d_addr_r[1]), 
        .Y(n133) );
  INVX1_RVT U198 ( .A(n133), .Y(n128) );
  INVX1_RVT U199 ( .A(dmp_size[1]), .Y(n119) );
  INVX1_RVT U200 ( .A(i_d_size_r[1]), .Y(n117) );
  AO22X1_RVT U201 ( .A1(n137), .A2(n119), .A3(n143), .A4(n117), .Y(n124) );
  AO22X1_RVT U202 ( .A1(n137), .A2(dmp_addr[0]), .A3(n143), .A4(i_d_addr_r[0]), 
        .Y(n123) );
  NAND2X0_RVT U203 ( .A1(n124), .A2(n123), .Y(n115) );
  AND2X1_RVT U204 ( .A1(n183), .A2(n115), .Y(n131) );
  AOI22X1_RVT U205 ( .A1(ldst_dmi_req), .A2(ldst_dmi_be[0]), .A3(n128), .A4(
        n131), .Y(n122) );
  INVX1_RVT U206 ( .A(i_d_size_r[0]), .Y(n116) );
  AO221X1_RVT U207 ( .A1(i_d_size_r[1]), .A2(i_d_size_r[0]), .A3(n117), .A4(
        n116), .A5(n137), .Y(n121) );
  INVX1_RVT U208 ( .A(dmp_size[0]), .Y(n118) );
  AO221X1_RVT U209 ( .A1(dmp_size[1]), .A2(dmp_size[0]), .A3(n119), .A4(n118), 
        .A5(n143), .Y(n120) );
  NAND3X0_RVT U210 ( .A1(n183), .A2(n121), .A3(n120), .Y(n135) );
  NAND2X0_RVT U211 ( .A1(n122), .A2(n135), .Y(ldst_mask[0]) );
  INVX1_RVT U212 ( .A(n123), .Y(n125) );
  NAND2X0_RVT U213 ( .A1(n125), .A2(n124), .Y(n126) );
  AND2X1_RVT U214 ( .A1(n183), .A2(n126), .Y(n134) );
  AOI22X1_RVT U215 ( .A1(ldst_dmi_req), .A2(ldst_dmi_be[1]), .A3(n128), .A4(
        n134), .Y(n130) );
  NAND2X0_RVT U216 ( .A1(n130), .A2(n135), .Y(ldst_mask[1]) );
  AOI22X1_RVT U217 ( .A1(ldst_dmi_req), .A2(ldst_dmi_be[2]), .A3(n131), .A4(
        n133), .Y(n132) );
  NAND2X0_RVT U218 ( .A1(n132), .A2(n135), .Y(ldst_mask[2]) );
  AOI22X1_RVT U219 ( .A1(ldst_dmi_req), .A2(ldst_dmi_be[3]), .A3(n134), .A4(
        n133), .Y(n136) );
  NAND2X0_RVT U220 ( .A1(n136), .A2(n135), .Y(ldst_mask[3]) );
  AO222X1_RVT U224 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[2]), .A3(dmp_addr[2]), .A4(n139), .A5(n140), .A6(i_ldst_raddr_r[0]), .Y(ldst_addr[0]) );
  AO222X1_RVT U225 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[3]), .A3(n140), .A4(
        i_ldst_raddr_r[1]), .A5(n139), .A6(dmp_addr[3]), .Y(ldst_addr[1]) );
  AO222X1_RVT U226 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[4]), .A3(n140), .A4(
        i_ldst_raddr_r[2]), .A5(n139), .A6(dmp_addr[4]), .Y(ldst_addr[2]) );
  AO222X1_RVT U227 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[5]), .A3(n140), .A4(
        i_ldst_raddr_r[3]), .A5(n139), .A6(dmp_addr[5]), .Y(ldst_addr[3]) );
  AO222X1_RVT U228 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[6]), .A3(n140), .A4(
        i_ldst_raddr_r[4]), .A5(n139), .A6(dmp_addr[6]), .Y(ldst_addr[4]) );
  AO222X1_RVT U229 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[7]), .A3(n140), .A4(
        i_ldst_raddr_r[5]), .A5(n139), .A6(dmp_addr[7]), .Y(ldst_addr[5]) );
  AO222X1_RVT U230 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[8]), .A3(n140), .A4(
        i_ldst_raddr_r[6]), .A5(n139), .A6(dmp_addr[8]), .Y(ldst_addr[6]) );
  AO222X1_RVT U231 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[9]), .A3(n140), .A4(
        i_ldst_raddr_r[7]), .A5(n139), .A6(dmp_addr[9]), .Y(ldst_addr[7]) );
  AO222X1_RVT U232 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[10]), .A3(n140), 
        .A4(i_ldst_raddr_r[8]), .A5(n139), .A6(dmp_addr[10]), .Y(ldst_addr[8])
         );
  AO222X1_RVT U233 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[11]), .A3(n140), 
        .A4(i_ldst_raddr_r[9]), .A5(n139), .A6(dmp_addr[11]), .Y(ldst_addr[9])
         );
  AO222X1_RVT U234 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[12]), .A3(n140), 
        .A4(i_ldst_raddr_r[10]), .A5(n139), .A6(dmp_addr[12]), .Y(
        ldst_addr[10]) );
  AO222X1_RVT U235 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[13]), .A3(n140), 
        .A4(i_ldst_raddr_r[11]), .A5(n139), .A6(dmp_addr[13]), .Y(
        ldst_addr[11]) );
  AO222X1_RVT U236 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[14]), .A3(n140), 
        .A4(i_ldst_raddr_r[12]), .A5(n139), .A6(dmp_addr[14]), .Y(
        ldst_addr[12]) );
  AO222X1_RVT U237 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[15]), .A3(n140), 
        .A4(i_ldst_raddr_r[13]), .A5(n139), .A6(dmp_addr[15]), .Y(
        ldst_addr[13]) );
  AO222X1_RVT U238 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[16]), .A3(n140), 
        .A4(i_ldst_raddr_r[14]), .A5(n139), .A6(dmp_addr[16]), .Y(
        ldst_addr[14]) );
  AO222X1_RVT U239 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[17]), .A3(n140), 
        .A4(i_ldst_raddr_r[15]), .A5(n139), .A6(dmp_addr[17]), .Y(
        ldst_addr[15]) );
  AO222X1_RVT U240 ( .A1(ldst_dmi_req), .A2(ldst_dmi_addr[18]), .A3(n140), 
        .A4(i_ldst_raddr_r[16]), .A5(n139), .A6(dmp_addr[18]), .Y(
        ldst_addr[16]) );
  OA21X1_RVT U241 ( .A1(N19), .A2(n143), .A3(ldst_dmi_req), .Y(n95) );
  INVX1_RVT U45 ( .A(rst_a), .Y(n186) );
  INVX1_RVT U46 ( .A(dmp_addr[0]), .Y(n187) );
  INVX1_RVT U47 ( .A(dmp_addr[1]), .Y(n188) );
  NBUFFX2_RVT U6 ( .A(ldst_dout[1]), .Y(ldst_dmi_rdata[1]) );
  NBUFFX2_RVT U5 ( .A(ldst_dout[0]), .Y(ldst_dmi_rdata[0]) );
  NBUFFX2_RVT U8 ( .A(ldst_dout[3]), .Y(ldst_dmi_rdata[3]) );
  NBUFFX2_RVT U7 ( .A(ldst_dout[2]), .Y(ldst_dmi_rdata[2]) );
  NBUFFX2_RVT U10 ( .A(ldst_dout[5]), .Y(ldst_dmi_rdata[5]) );
  NBUFFX2_RVT U9 ( .A(ldst_dout[4]), .Y(ldst_dmi_rdata[4]) );
  NBUFFX2_RVT U21 ( .A(ldst_dout[16]), .Y(ldst_dmi_rdata[16]) );
  NBUFFX2_RVT U11 ( .A(ldst_dout[6]), .Y(ldst_dmi_rdata[6]) );
  NBUFFX2_RVT U23 ( .A(ldst_dout[18]), .Y(ldst_dmi_rdata[18]) );
  NBUFFX2_RVT U22 ( .A(ldst_dout[17]), .Y(ldst_dmi_rdata[17]) );
  NBUFFX2_RVT U25 ( .A(ldst_dout[20]), .Y(ldst_dmi_rdata[20]) );
  NBUFFX2_RVT U24 ( .A(ldst_dout[19]), .Y(ldst_dmi_rdata[19]) );
  NBUFFX2_RVT U27 ( .A(ldst_dout[22]), .Y(ldst_dmi_rdata[22]) );
  NBUFFX2_RVT U26 ( .A(ldst_dout[21]), .Y(ldst_dmi_rdata[21]) );
  NBUFFX2_RVT U29 ( .A(ldst_dout[24]), .Y(ldst_dmi_rdata[24]) );
  NBUFFX2_RVT U28 ( .A(ldst_dout[23]), .Y(ldst_dmi_rdata[23]) );
  NBUFFX2_RVT U31 ( .A(ldst_dout[26]), .Y(ldst_dmi_rdata[26]) );
  NBUFFX2_RVT U30 ( .A(ldst_dout[25]), .Y(ldst_dmi_rdata[25]) );
  NBUFFX2_RVT U34 ( .A(ldst_dout[29]), .Y(ldst_dmi_rdata[29]) );
  NBUFFX2_RVT U32 ( .A(ldst_dout[27]), .Y(ldst_dmi_rdata[27]) );
  NBUFFX2_RVT U35 ( .A(ldst_dout[30]), .Y(ldst_dmi_rdata[30]) );
  AND2X1_RVT U223 ( .A1(n183), .A2(n143), .Y(n140) );
  AND2X1_RVT U222 ( .A1(n137), .A2(n185), .Y(n139) );
  AND3X1_RVT U54 ( .A1(dmp_addr[0]), .A2(n183), .A3(n188), .Y(n110) );
  AO221X1_RVT U53 ( .A1(ldst_dmi_req), .A2(ldst_dmi_wr), .A3(n183), .A4(
        i_ldst_st_d), .A5(n111), .Y(ldst_wren) );
  INVX1_RVT U44 ( .A(ldst_dmi_req), .Y(n185) );
  AND3X1_RVT U56 ( .A1(dmp_addr[1]), .A2(dmp_addr[0]), .A3(n181), .Y(n103) );
  AND3X1_RVT U58 ( .A1(n181), .A2(n188), .A3(n187), .Y(n106) );
  AND3X1_RVT U59 ( .A1(dmp_addr[1]), .A2(n181), .A3(n187), .Y(n105) );
  INVX1_RVT U40 ( .A(ldst_dmi_req), .Y(n181) );
  INVX1_RVT U42 ( .A(ldst_dmi_req), .Y(n183) );
  INVX1_RVT U196 ( .A(n143), .Y(n137) );
endmodule


module cpu_isle_dmp_0 ( clk_ungated, ldst_dout, en, rst_a, test_mode, clk_dmp, 
        q_cmdack, q_rdata, q_reop, q_rspval, en3, lpending, mload, mstore, 
        nocache, sex, size, dc_disable_r, max_one_lpend, pcp_rd_rq, pcp_wr_rq, 
        mc_addr, dwr, code_dmi_req, code_drd, code_ldvalid_r, en_misaligned, 
        lram_base, ldst_dmi_req, pcp_addr, pcp_d_wr, ldst_dmi_addr, 
        ldst_dmi_wdata, ldst_dmi_wr, ldst_dmi_be, ldst_addr, ldst_din, 
        ldst_mask, ldst_wren, ldst_ck_en, q_address, q_be, q_cmd, q_cmdval, 
        q_eop, q_rspack, q_wdata, q_plen, q_buffer, q_cache, q_mode, q_priv, 
        ldvalid, sync_queue_idle, debug_if_r, dmp_mload, dmp_mstore, 
        is_local_ram, mwait, dmp_holdup12, misaligned_int, q_ldvalid, 
        loc_ldvalid, is_peripheral, q_busy, cgm_queue_idle, drd, dmp_dwr, 
        dmp_en3, dmp_addr, dmp_size, dmp_sex, hold_loc, is_code_ram, 
        debug_if_a, misaligned_err, pcp_d_rd, pcp_ack, pcp_dlat, pcp_dak, 
        ldst_dmi_rdata );
  input [31:0] ldst_dout;
  input [31:0] q_rdata;
  input [1:0] size;
  input [31:0] mc_addr;
  input [31:0] dwr;
  input [31:0] code_drd;
  input [23:19] lram_base;
  input [23:0] pcp_addr;
  input [31:0] pcp_d_wr;
  input [31:0] ldst_dmi_addr;
  input [31:0] ldst_dmi_wdata;
  input [3:0] ldst_dmi_be;
  output [16:0] ldst_addr;
  output [31:0] ldst_din;
  output [3:0] ldst_mask;
  output [23:0] q_address;
  output [3:0] q_be;
  output [1:0] q_cmd;
  output [31:0] q_wdata;
  output [8:0] q_plen;
  output [31:0] drd;
  output [31:0] dmp_dwr;
  output [31:0] dmp_addr;
  output [1:0] dmp_size;
  output [31:0] pcp_d_rd;
  output [31:0] ldst_dmi_rdata;
  input clk_ungated, en, rst_a, test_mode, clk_dmp, q_cmdack, q_reop, q_rspval,
         en3, lpending, mload, mstore, nocache, sex, dc_disable_r,
         max_one_lpend, pcp_rd_rq, pcp_wr_rq, code_dmi_req, code_ldvalid_r,
         en_misaligned, ldst_dmi_req, ldst_dmi_wr;
  output ldst_wren, ldst_ck_en, q_cmdval, q_eop, q_rspack, q_buffer, q_cache,
         q_mode, q_priv, ldvalid, sync_queue_idle, debug_if_r, dmp_mload,
         dmp_mstore, is_local_ram, mwait, dmp_holdup12, misaligned_int,
         q_ldvalid, loc_ldvalid, is_peripheral, q_busy, cgm_queue_idle,
         dmp_en3, dmp_sex, hold_loc, is_code_ram, debug_if_a, misaligned_err,
         pcp_ack, pcp_dlat, pcp_dak;
  wire   n121, n122, n123, n124, n125, i_dmp_nocache, i_q_mwait,
         i_ldst_ldvalid, i_stored_ld_rtn, i_dmp_ldvalid, i_is_ldst_ram,
         SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46;
  wire   [31:0] i_q_drd;
  wire   [31:0] i_ldst_drd;
  wire   [31:0] i_dmp_drd;

  cpu_isle_ldst_queue_0 ildst_queue ( .clk_dmp(clk_dmp), .rst_a(rst_a), 
        .dmp_dwr(dmp_dwr), .dmp_en3(dmp_en3), .dmp_addr({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, n121, n122, n123, n124, n125, 
        dmp_addr[18:0]}), .dmp_mload(dmp_mload), .dmp_mstore(dmp_mstore), 
        .dmp_nocache(i_dmp_nocache), .dmp_size(dmp_size), .dmp_sex(dmp_sex), 
        .is_local_ram(is_local_ram), .is_peripheral(1'b0), .q_cmdack(q_cmdack), 
        .q_rdata(q_rdata), .q_reop(1'b0), .q_rspval(q_rspval), .dc_disable_r(
        1'b1), .cgm_queue_idle(cgm_queue_idle), .sync_queue_idle(
        sync_queue_idle), .q_drd(i_q_drd), .q_ldvalid(q_ldvalid), .q_mwait(
        i_q_mwait), .q_busy(q_busy), .q_address(q_address), .q_wdata(q_wdata), 
        .q_be(q_be), .q_cmdval(q_cmdval), .q_eop(q_eop), .q_plen({
        SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, 
        SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, 
        q_plen[2:0]}), .q_cmd(q_cmd) );
  cpu_isle_ld_arb_0 ild_arb ( .dmp_mload(dmp_mload), .dmp_mstore(dmp_mstore), 
        .q_drd(i_q_drd), .q_ldvalid(q_ldvalid), .q_mwait(i_q_mwait), .q_busy(
        1'b0), .ldst_dmi_req(ldst_dmi_req), .ldst_drd(i_ldst_drd), 
        .ldst_ldvalid(i_ldst_ldvalid), .stored_ld_rtn(i_stored_ld_rtn), 
        .code_dmi_req(code_dmi_req), .code_ldvalid_r(code_ldvalid_r), 
        .code_drd(code_drd), .hold_loc(hold_loc), .dmp_drd(i_dmp_drd), 
        .dmp_ldvalid(i_dmp_ldvalid), .loc_ldvalid(loc_ldvalid), .mwait(mwait)
         );
  cpu_isle_decoder_0 idecoder ( .dmp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, n121, n122, n123, n124, n125, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .lram_base({1'b1, lram_base[22:19]}), .is_ldst_ram(
        i_is_ldst_ram), .is_code_ram(is_code_ram), .is_local_ram(is_local_ram)
         );
  cpu_isle_debug_access_0 idebug_access ( .clk_dmp(1'b0), .rst_a(1'b0), .en(
        1'b0), .pcp_wr_rq(1'b0), .pcp_rd_rq(1'b0), .pcp_addr({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .pcp_d_wr({
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .is_local_ram(1'b0), 
        .dwr(dwr), .en3(en3), .mc_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, mc_addr[23:0]}), .mload(mload), .mstore(mstore), .nocache(
        nocache), .size(size), .sex(sex), .lpending(1'b0), .max_one_lpend(1'b0), .dmp_drd(i_dmp_drd), .dmp_ldvalid(i_dmp_ldvalid), .mwait(1'b0), .dmp_idle(
        1'b0), .pcp_d_rd({SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8, 
        SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10, 
        SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
        SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32, 
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38}), .drd(drd), 
        .ldvalid(ldvalid), .dmp_dwr(dmp_dwr), .dmp_addr({
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, n121, n122, n123, 
        n124, n125, dmp_addr[18:0]}), .dmp_mload(dmp_mload), .dmp_mstore(
        dmp_mstore), .dmp_nocache(i_dmp_nocache), .dmp_sex(dmp_sex), 
        .dmp_size(dmp_size), .dmp_en3(dmp_en3) );
  cpu_isle_mem_align_chk_0 imem_align_chk ( .clk_dmp(1'b0), .rst_a(1'b0), 
        .en3(en3), .mc_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        mc_addr[1:0]}), .mload(mload), .mstore(mstore), .size(size), 
        .en_misaligned(en_misaligned), .misaligned_int(misaligned_int), 
        .misaligned_err(misaligned_err) );
  cpu_isle_dccm_control_0 idccm_control ( .clk_ungated(clk_ungated), .rst_a(
        rst_a), .test_mode(test_mode), .dmp_dwr(dmp_dwr), .dmp_en3(dmp_en3), 
        .dmp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, dmp_addr[18:0]}), .dmp_mload(dmp_mload), 
        .dmp_mstore(dmp_mstore), .dmp_size(dmp_size), .dmp_sex(dmp_sex), 
        .ldst_dmi_req(ldst_dmi_req), .ldst_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        ldst_dmi_addr[18:2], 1'b0, 1'b0}), .ldst_dmi_wdata(ldst_dmi_wdata), 
        .ldst_dmi_wr(ldst_dmi_wr), .ldst_dmi_be(ldst_dmi_be), .ldst_dout(
        ldst_dout), .hold_loc(hold_loc), .is_ldst_ram(i_is_ldst_ram), 
        .is_peripheral(1'b0), .ldst_addr(ldst_addr), .ldst_din(ldst_din), 
        .ldst_mask(ldst_mask), .ldst_wren(ldst_wren), .ldst_ck_en(ldst_ck_en), 
        .ldst_dmi_rdata(ldst_dmi_rdata), .ldst_drd(i_ldst_drd), .ldst_ldvalid(
        i_ldst_ldvalid), .stored_ld_rtn(i_stored_ld_rtn) );
endmodule


module cpu_isle_arc600_0 ( clk_ungated, ldst_dout, code_ram_rdata, rst_a, 
        ctrl_cpu_start_sync_r, l_irq_4, l_irq_5, l_irq_6, l_irq_7, l_irq_8, 
        l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13, l_irq_14, l_irq_15, 
        l_irq_16, l_irq_17, l_irq_18, l_irq_19, test_mode, clk, clk_debug, 
        clk_dmp, ibus_busy, q_cmdack, q_rdata, q_reop, q_rspval, mem_access, 
        memory_error, h_addr, h_dataw, h_write, h_read, aux_access, 
        core_access, pcp_rd_rq, pcp_wr_rq, code_dmi_req, code_dmi_addr, 
        code_dmi_wdata, code_dmi_wr, code_dmi_be, arc_start_a, halt, xstep, 
        ldst_dmi_req, pcp_addr, pcp_d_wr, ldst_dmi_addr, ldst_dmi_wdata, 
        ldst_dmi_wr, ldst_dmi_be, ldst_addr, ldst_din, ldst_mask, ldst_wren, 
        ldst_ck_en, code_ram_addr, code_ram_wdata, code_ram_wr, code_ram_be, 
        code_ram_ck_en, en, wd_clear, ck_disable, ck_dmp_gated, en_debug_r, 
        q_address, q_be, q_cmd, q_cmdval, q_eop, q_rspack, q_wdata, q_plen, 
        q_buffer, q_cache, q_mode, q_priv, hold_host, code_dmi_rdata, noaccess, 
        reset_applied_r, power_toggle, pc_sel_r, h_datar, pcp_d_rd, pcp_ack, 
        pcp_dlat, pcp_dak, ldst_dmi_rdata );
  input [31:0] ldst_dout;
  input [31:0] code_ram_rdata;
  input [31:0] q_rdata;
  input [31:0] h_addr;
  input [31:0] h_dataw;
  input [31:0] code_dmi_addr;
  input [31:0] code_dmi_wdata;
  input [3:0] code_dmi_be;
  input [23:0] pcp_addr;
  input [31:0] pcp_d_wr;
  input [31:0] ldst_dmi_addr;
  input [31:0] ldst_dmi_wdata;
  input [3:0] ldst_dmi_be;
  output [16:0] ldst_addr;
  output [31:0] ldst_din;
  output [3:0] ldst_mask;
  output [16:0] code_ram_addr;
  output [31:0] code_ram_wdata;
  output [3:0] code_ram_be;
  output [23:0] q_address;
  output [3:0] q_be;
  output [1:0] q_cmd;
  output [31:0] q_wdata;
  output [8:0] q_plen;
  output [31:0] code_dmi_rdata;
  output [31:0] h_datar;
  output [31:0] pcp_d_rd;
  output [31:0] ldst_dmi_rdata;
  input clk_ungated, rst_a, ctrl_cpu_start_sync_r, l_irq_4, l_irq_5, l_irq_6,
         l_irq_7, l_irq_8, l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13,
         l_irq_14, l_irq_15, l_irq_16, l_irq_17, l_irq_18, l_irq_19, test_mode,
         clk, clk_debug, clk_dmp, ibus_busy, q_cmdack, q_reop, q_rspval,
         mem_access, memory_error, h_write, h_read, aux_access, core_access,
         pcp_rd_rq, pcp_wr_rq, code_dmi_req, code_dmi_wr, arc_start_a, halt,
         xstep, ldst_dmi_req, ldst_dmi_wr;
  output ldst_wren, ldst_ck_en, code_ram_wr, code_ram_ck_en, en, wd_clear,
         ck_disable, ck_dmp_gated, en_debug_r, q_cmdval, q_eop, q_rspack,
         q_buffer, q_cache, q_mode, q_priv, hold_host, noaccess,
         reset_applied_r, power_toggle, pc_sel_r, pcp_ack, pcp_dlat, pcp_dak;
  wire   i_ldvalid, i_sync_queue_idle, i_dmp_mload, i_dmp_mstore,
         i_is_local_ram, i_mwait, i_misaligned_int, i_q_ldvalid, i_loc_ldvalid,
         i_q_busy, i_cgm_queue_idle, i_dmp_en3, i_dmp_sex, i_hold_loc,
         i_is_code_ram, i_misaligned_err, i_en3, i_mload, i_mstore, i_nocache,
         i_sex, i_code_ldvalid_r, i_en_misaligned, SYNOPSYS_UNCONNECTED_1,
         SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3,
         SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5,
         SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7,
         SYNOPSYS_UNCONNECTED_8, SYNOPSYS_UNCONNECTED_9,
         SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11,
         SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13,
         SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15,
         SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17,
         SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19,
         SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21,
         SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23,
         SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25,
         SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27,
         SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29,
         SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31,
         SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33,
         SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35,
         SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37,
         SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39,
         SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41,
         SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43,
         SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45,
         SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47,
         SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49,
         SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51,
         SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53,
         SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55,
         SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57,
         SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59,
         SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61,
         SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63,
         SYNOPSYS_UNCONNECTED_64, SYNOPSYS_UNCONNECTED_65,
         SYNOPSYS_UNCONNECTED_66, SYNOPSYS_UNCONNECTED_67,
         SYNOPSYS_UNCONNECTED_68, SYNOPSYS_UNCONNECTED_69,
         SYNOPSYS_UNCONNECTED_70, SYNOPSYS_UNCONNECTED_71,
         SYNOPSYS_UNCONNECTED_72, SYNOPSYS_UNCONNECTED_73,
         SYNOPSYS_UNCONNECTED_74, SYNOPSYS_UNCONNECTED_75,
         SYNOPSYS_UNCONNECTED_76, SYNOPSYS_UNCONNECTED_77,
         SYNOPSYS_UNCONNECTED_78, SYNOPSYS_UNCONNECTED_79,
         SYNOPSYS_UNCONNECTED_80, SYNOPSYS_UNCONNECTED_81,
         SYNOPSYS_UNCONNECTED_82, SYNOPSYS_UNCONNECTED_83,
         SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85,
         SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87,
         SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89,
         SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91,
         SYNOPSYS_UNCONNECTED_92;
  wire   [31:0] i_drd;
  wire   [31:0] i_dmp_dwr;
  wire   [18:0] i_dmp_addr;
  wire   [1:0] i_dmp_size;
  wire   [1:0] i_size;
  wire   [23:0] i_mc_addr;
  wire   [31:0] i_dwr;
  wire   [31:0] i_code_drd;
  wire   [23:19] i_lram_base;

  cpu_isle_quarc_0 iquarc ( .clk_ungated(clk_ungated), .code_ram_rdata(
        code_ram_rdata), .rst_a(rst_a), .ctrl_cpu_start_sync_r(
        ctrl_cpu_start_sync_r), .l_irq_4(l_irq_4), .l_irq_5(l_irq_5), 
        .l_irq_6(l_irq_6), .l_irq_7(l_irq_7), .l_irq_8(l_irq_8), .l_irq_9(
        l_irq_9), .l_irq_10(l_irq_10), .l_irq_11(l_irq_11), .l_irq_12(l_irq_12), .l_irq_13(l_irq_13), .l_irq_14(l_irq_14), .l_irq_15(l_irq_15), .l_irq_16(
        l_irq_16), .l_irq_17(l_irq_17), .l_irq_18(l_irq_18), .l_irq_19(
        l_irq_19), .test_mode(test_mode), .clk(clk), .clk_debug(clk_debug), 
        .ibus_busy(ibus_busy), .mem_access(mem_access), .memory_error(
        memory_error), .h_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), 
        .h_read(1'b0), .aux_access(1'b0), .core_access(1'b0), .ldvalid(
        i_ldvalid), .sync_queue_idle(i_sync_queue_idle), .debug_if_r(1'b0), 
        .dmp_mload(i_dmp_mload), .dmp_mstore(i_dmp_mstore), .is_local_ram(
        i_is_local_ram), .mwait(i_mwait), .dmp_holdup12(1'b0), 
        .misaligned_int(i_misaligned_int), .q_ldvalid(i_q_ldvalid), 
        .loc_ldvalid(i_loc_ldvalid), .is_peripheral(1'b0), .q_busy(i_q_busy), 
        .cgm_queue_idle(i_cgm_queue_idle), .pcp_rd_rq(1'b0), .pcp_wr_rq(1'b0), 
        .drd(i_drd), .dmp_dwr(i_dmp_dwr), .dmp_en3(i_dmp_en3), .dmp_addr({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        i_dmp_addr}), .dmp_size(i_dmp_size), .dmp_sex(i_dmp_sex), .hold_loc(
        i_hold_loc), .is_code_ram(i_is_code_ram), .code_dmi_req(code_dmi_req), 
        .code_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, code_dmi_addr[18:2], 1'b0, 1'b0}), 
        .code_dmi_wdata(code_dmi_wdata), .code_dmi_wr(code_dmi_wr), 
        .code_dmi_be(code_dmi_be), .arc_start_a(arc_start_a), .debug_if_a(1'b0), .halt(1'b0), .xstep(1'b0), .misaligned_err(i_misaligned_err), 
        .code_ram_addr(code_ram_addr), .code_ram_wdata(code_ram_wdata), 
        .code_ram_wr(code_ram_wr), .code_ram_be(code_ram_be), .code_ram_ck_en(
        code_ram_ck_en), .en(en), .wd_clear(wd_clear), .ck_disable(ck_disable), 
        .ck_dmp_gated(ck_dmp_gated), .en_debug_r(en_debug_r), .en3(i_en3), 
        .mload(i_mload), .mstore(i_mstore), .nocache(i_nocache), .sex(i_sex), 
        .size(i_size), .mc_addr({SYNOPSYS_UNCONNECTED_1, 
        SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
        SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, i_mc_addr}), .dwr(i_dwr), .code_drd(i_code_drd), .code_ldvalid_r(i_code_ldvalid_r), .code_dmi_rdata(code_dmi_rdata), 
        .en_misaligned(i_en_misaligned), .power_toggle(power_toggle), 
        .lram_base({SYNOPSYS_UNCONNECTED_9, i_lram_base[22:19]}), .h_datar({
        SYNOPSYS_UNCONNECTED_10, SYNOPSYS_UNCONNECTED_11, 
        SYNOPSYS_UNCONNECTED_12, SYNOPSYS_UNCONNECTED_13, 
        SYNOPSYS_UNCONNECTED_14, SYNOPSYS_UNCONNECTED_15, 
        SYNOPSYS_UNCONNECTED_16, SYNOPSYS_UNCONNECTED_17, 
        SYNOPSYS_UNCONNECTED_18, SYNOPSYS_UNCONNECTED_19, 
        SYNOPSYS_UNCONNECTED_20, SYNOPSYS_UNCONNECTED_21, 
        SYNOPSYS_UNCONNECTED_22, SYNOPSYS_UNCONNECTED_23, 
        SYNOPSYS_UNCONNECTED_24, SYNOPSYS_UNCONNECTED_25, 
        SYNOPSYS_UNCONNECTED_26, SYNOPSYS_UNCONNECTED_27, 
        SYNOPSYS_UNCONNECTED_28, SYNOPSYS_UNCONNECTED_29, 
        SYNOPSYS_UNCONNECTED_30, SYNOPSYS_UNCONNECTED_31, 
        SYNOPSYS_UNCONNECTED_32, SYNOPSYS_UNCONNECTED_33, 
        SYNOPSYS_UNCONNECTED_34, SYNOPSYS_UNCONNECTED_35, 
        SYNOPSYS_UNCONNECTED_36, SYNOPSYS_UNCONNECTED_37, 
        SYNOPSYS_UNCONNECTED_38, SYNOPSYS_UNCONNECTED_39, 
        SYNOPSYS_UNCONNECTED_40, SYNOPSYS_UNCONNECTED_41}) );
  cpu_isle_dmp_0 idmp ( .clk_ungated(clk_ungated), .ldst_dout(ldst_dout), .en(
        1'b0), .rst_a(rst_a), .test_mode(test_mode), .clk_dmp(clk_dmp), 
        .q_cmdack(q_cmdack), .q_rdata(q_rdata), .q_reop(1'b0), .q_rspval(
        q_rspval), .en3(i_en3), .lpending(1'b0), .mload(i_mload), .mstore(
        i_mstore), .nocache(i_nocache), .sex(i_sex), .size(i_size), 
        .dc_disable_r(1'b1), .max_one_lpend(1'b0), .pcp_rd_rq(1'b0), 
        .pcp_wr_rq(1'b0), .mc_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, i_mc_addr}), .dwr(i_dwr), .code_dmi_req(code_dmi_req), 
        .code_drd(i_code_drd), .code_ldvalid_r(i_code_ldvalid_r), 
        .en_misaligned(i_en_misaligned), .lram_base({1'b1, i_lram_base[22:19]}), .ldst_dmi_req(ldst_dmi_req), .pcp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .pcp_d_wr({1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .ldst_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        ldst_dmi_addr[18:2], 1'b0, 1'b0}), .ldst_dmi_wdata(ldst_dmi_wdata), 
        .ldst_dmi_wr(ldst_dmi_wr), .ldst_dmi_be(ldst_dmi_be), .ldst_addr(
        ldst_addr), .ldst_din(ldst_din), .ldst_mask(ldst_mask), .ldst_wren(
        ldst_wren), .ldst_ck_en(ldst_ck_en), .q_address(q_address), .q_be(q_be), .q_cmd(q_cmd), .q_cmdval(q_cmdval), .q_eop(q_eop), .q_wdata(q_wdata), 
        .q_plen({SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
        SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
        SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, q_plen[2:0]}), 
        .ldvalid(i_ldvalid), .sync_queue_idle(i_sync_queue_idle), .dmp_mload(
        i_dmp_mload), .dmp_mstore(i_dmp_mstore), .is_local_ram(i_is_local_ram), 
        .mwait(i_mwait), .misaligned_int(i_misaligned_int), .q_ldvalid(
        i_q_ldvalid), .loc_ldvalid(i_loc_ldvalid), .q_busy(i_q_busy), 
        .cgm_queue_idle(i_cgm_queue_idle), .drd(i_drd), .dmp_dwr(i_dmp_dwr), 
        .dmp_en3(i_dmp_en3), .dmp_addr({SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52, 
        SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
        SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56, 
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58, 
        SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60, i_dmp_addr}), 
        .dmp_size(i_dmp_size), .dmp_sex(i_dmp_sex), .hold_loc(i_hold_loc), 
        .is_code_ram(i_is_code_ram), .misaligned_err(i_misaligned_err), 
        .pcp_d_rd({SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62, 
        SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64, 
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84, 
        SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86, 
        SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88, 
        SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90, 
        SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92}), .ldst_dmi_rdata(
        ldst_dmi_rdata) );
endmodule


module cpu_isle_ibus_cksyn_sys_0 ( clk_ext, rst_a, toggle );
  input clk_ext, rst_a;
  output toggle;
  wire   N0, n2;

  DFFARX1_RVT toggle_int_r_reg ( .D(N0), .CLK(clk_ext), .RSTB(n2), .Q(toggle), 
        .QN(N0) );
  INVX1_RVT U3 ( .A(rst_a), .Y(n2) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cksyn_main_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_ibus_cksyn_main_0 ( clk_ungated, rst_a, toggle, sync );
  input clk_ungated, rst_a, toggle;
  output sync;
  wire   toggle_r, edge_detect, N9, mask_r0_r, sync_mask_r, N10, net19856, n1,
         n2, n3, n4, n5, n6, n11;
  wire   [1:0] count_r;
  wire   [1:0] ratio_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_ibus_cksyn_main_0 clk_gate_sync_mask_r_reg ( 
        .CLK(clk_ungated), .EN(edge_detect), .ENCLK(net19856), .TE(1'b0) );
  DFFARX1_RVT toggle_r_reg ( .D(toggle), .CLK(clk_ungated), .RSTB(n11), .Q(
        toggle_r) );
  SDFFASX1_RVT count_r_reg_1_ ( .D(1'b1), .SI(edge_detect), .SE(N9), .CLK(
        clk_ungated), .SETB(n11), .QN(count_r[1]) );
  DFFASX1_RVT sync_mask_r_reg ( .D(n3), .CLK(net19856), .SETB(n11), .QN(
        sync_mask_r) );
  DFFASX1_RVT ratio_r_reg_1_ ( .D(n2), .CLK(net19856), .SETB(n11), .QN(
        ratio_r[1]) );
  DFFASX1_RVT ratio_r_reg_0_ ( .D(n1), .CLK(net19856), .SETB(n11), .QN(
        ratio_r[0]) );
  DFFARX1_RVT sync_out_r_reg ( .D(N10), .CLK(clk_ungated), .RSTB(n11), .Q(sync) );
  SDFFARX1_RVT mask_r0_r_reg ( .D(edge_detect), .SI(1'b1), .SE(mask_r0_r), 
        .CLK(net19856), .RSTB(n11), .Q(mask_r0_r), .QN(n3) );
  SDFFASX1_RVT count_r_reg_0_ ( .D(edge_detect), .SI(1'b1), .SE(count_r[0]), 
        .CLK(clk_ungated), .SETB(n11), .Q(n1), .QN(count_r[0]) );
  INVX1_RVT U6 ( .A(count_r[1]), .Y(n2) );
  HADDX1_RVT U8 ( .A0(toggle), .B0(toggle_r), .SO(edge_detect) );
  INVX1_RVT U9 ( .A(ratio_r[0]), .Y(n4) );
  AO22X1_RVT U10 ( .A1(count_r[0]), .A2(n4), .A3(n1), .A4(ratio_r[0]), .Y(n5)
         );
  OAI22X1_RVT U11 ( .A1(ratio_r[0]), .A2(ratio_r[1]), .A3(count_r[1]), .A4(n5), 
        .Y(n6) );
  AND2X1_RVT U12 ( .A1(sync_mask_r), .A2(n6), .Y(N10) );
  AO22X1_RVT U14 ( .A1(count_r[1]), .A2(n1), .A3(n2), .A4(count_r[0]), .Y(N9)
         );
  INVX1_RVT U7 ( .A(rst_a), .Y(n11) );
endmodule


module cpu_isle_ibus_cksyn_0 ( clk_ungated, clk_system, rst_a, sync );
  input clk_ungated, clk_system, rst_a;
  output sync;
  wire   toggle;

  cpu_isle_ibus_cksyn_sys_0 icksyn_sys ( .clk_ext(clk_system), .rst_a(rst_a), 
        .toggle(toggle) );
  cpu_isle_ibus_cksyn_main_0 icksyn_main ( .clk_ungated(clk_ungated), .rst_a(
        rst_a), .toggle(toggle), .sync(sync) );
endmodule


module cpu_isle_sys_clk_sync_0 ( clk_ungated, rst_a, test_mode, do_bvci_cycle, 
        bvci_addr_r, bvci_cmd_r, debug_address, debug_cmd, debug_cmdval );
  input [4:2] bvci_addr_r;
  input [1:0] bvci_cmd_r;
  output [31:0] debug_address;
  output [1:0] debug_cmd;
  input clk_ungated, rst_a, test_mode, do_bvci_cycle;
  output debug_cmdval;


  MUX21X1_RVT U5 ( .A1(1'b1), .A2(1'b0), .S0(test_mode) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_0 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_4 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_3 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_2 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_1 ( CLK, EN, ENCLK, TE );
  input CLK, EN, TE;
  output ENCLK;


  CGLPPRX2_RVT latch ( .CLK(CLK), .EN(EN), .SE(TE), .GCLK(ENCLK) );
endmodule


module cpu_isle_debug_port_0 ( jtag_tck, jtag_tck_muxed, jtag_trst_a, jtag_tdi, 
        debug_rdata_r, jtag_bsr_tdo, test_logic_reset, run_test_idle, shift_ir, 
        update_ir, shift_dr, capture_dr, capture_ir, select_r, 
        test_logic_reset_nxt, run_test_idle_nxt, select_dr_scan_nxt, 
        capture_dr_nxt, update_dr_nxt, do_bvci_cycle, arca_busy, jtag_tdo_r, 
        bvci_addr_r, debug_be, bvci_cmd_r, debug_eop, debug_rspack, 
        debug_wdata, jtag_extest_mode, jtag_sample_mode );
  input [31:0] debug_rdata_r;
  output [4:2] bvci_addr_r;
  output [3:0] debug_be;
  output [1:0] bvci_cmd_r;
  output [31:0] debug_wdata;
  input jtag_tck, jtag_tck_muxed, jtag_trst_a, jtag_tdi, jtag_bsr_tdo,
         test_logic_reset, run_test_idle, shift_ir, update_ir, shift_dr,
         capture_dr, capture_ir, select_r, test_logic_reset_nxt,
         run_test_idle_nxt, select_dr_scan_nxt, capture_dr_nxt, update_dr_nxt;
  output do_bvci_cycle, arca_busy, jtag_tdo_r, debug_eop, debug_rspack,
         jtag_extest_mode, jtag_sample_mode;
  wire   ir_latch_r_0_, bypass_reg_r, net19797, net19811, net19815, net19819,
         net19822, net19827, net19830, net19833, net19836, net19839, n4, n5,
         n7, n9, n11, n13, n15, n17, n19, n21, n23, n25, n27, n29, n31, n33,
         n35, n37, n39, n41, n43, n45, n47, n49, n51, n53, n55, n57, n59, n61,
         n63, n65, n67, n69, n79, n81, n125, n126, n127, n129, n6, n10, n12,
         n14, n16, n18, n20, n22, n26, n28, n32, n38, n40, n48, n52, n54, n56,
         n58, n62, n116, n117, n154, n155, n157, n161;
  wire   [118:153] n;
  wire   [3:0] ir_sreg_r;

  cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_0 clk_gate_shift_register_r_reg ( 
        .CLK(jtag_tck), .EN(net19811), .ENCLK(net19815), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_4 clk_gate_shift_register_r_reg_0 ( 
        .CLK(jtag_tck), .EN(net19819), .ENCLK(net19822), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_3 clk_gate_shift_register_r_reg_1 ( 
        .CLK(jtag_tck), .EN(net19797), .ENCLK(net19827), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_2 clk_gate_ir_sreg_r_reg ( .CLK(
        jtag_tck), .EN(net19830), .ENCLK(net19833), .TE(1'b0) );
  cpu_isle_SNPS_CLOCK_GATE_HIGH_debug_port_1 clk_gate_ir_latch_r_reg ( .CLK(
        jtag_tck_muxed), .EN(net19836), .ENCLK(net19839), .TE(1'b0) );
  SDFFARX1_RVT ir_sreg_r_reg_0_ ( .D(capture_ir), .SI(1'b1), .SE(ir_sreg_r[1]), 
        .CLK(net19833), .RSTB(n155), .Q(ir_sreg_r[0]), .QN(n65) );
  SDFFASX1_RVT ir_latch_r_reg_2_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        ir_sreg_r[2]), .CLK(net19839), .SETB(n155), .QN(n126) );
  SDFFASX1_RVT bypass_reg_r_reg ( .D(1'b1), .SI(capture_dr), .SE(n4), .CLK(
        net19827), .SETB(n154), .QN(bypass_reg_r) );
  SDFFASX1_RVT jtag_tdo_r_reg ( .D(1'b1), .SI(test_logic_reset), .SE(n129), 
        .CLK(jtag_tck_muxed), .SETB(n155), .QN(jtag_tdo_r) );
  SDFFASX1_RVT ir_sreg_r_reg_3_ ( .D(1'b1), .SI(capture_ir), .SE(jtag_tdi), 
        .CLK(net19833), .SETB(n155), .Q(n81), .QN(ir_sreg_r[3]) );
  SDFFARX1_RVT ir_latch_r_reg_3_ ( .D(n161), .SI(1'b0), .SE(ir_sreg_r[3]), 
        .CLK(net19839), .RSTB(n155), .Q(n127), .QN(n116) );
  SDFFARX1_RVT ir_latch_r_reg_1_ ( .D(1'b0), .SI(n161), .SE(ir_sreg_r[1]), 
        .CLK(net19839), .RSTB(n155), .QN(n125) );
  SDFFASX1_RVT ir_sreg_r_reg_2_ ( .D(capture_ir), .SI(1'b1), .SE(n81), .CLK(
        net19833), .SETB(n155), .Q(n79), .QN(ir_sreg_r[2]) );
  SDFFASX1_RVT ir_sreg_r_reg_1_ ( .D(capture_ir), .SI(1'b1), .SE(n79), .CLK(
        net19833), .SETB(n155), .QN(ir_sreg_r[1]) );
  SDFFASX1_RVT shift_register_r_reg_31_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n69), .CLK(net19815), .SETB(n154), .QN(n[118]) );
  SDFFASX1_RVT shift_register_r_reg_30_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n67), .CLK(net19815), .SETB(n154), .QN(n[119]) );
  SDFFASX1_RVT shift_register_r_reg_28_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n61), .CLK(net19815), .SETB(n154), .QN(n[121]) );
  SDFFASX1_RVT shift_register_r_reg_27_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n59), .CLK(net19815), .SETB(n154), .QN(n[122]) );
  SDFFASX1_RVT shift_register_r_reg_26_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n57), .CLK(net19815), .SETB(n154), .QN(n[123]) );
  SDFFASX1_RVT shift_register_r_reg_25_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n55), .CLK(net19815), .SETB(n154), .QN(n[124]) );
  SDFFASX1_RVT shift_register_r_reg_24_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n53), .CLK(net19815), .SETB(n154), .QN(n[128]) );
  SDFFASX1_RVT shift_register_r_reg_23_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n51), .CLK(net19815), .SETB(n154), .QN(n[130]) );
  SDFFASX1_RVT shift_register_r_reg_22_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n49), .CLK(net19815), .SETB(n154), .QN(n[131]) );
  SDFFASX1_RVT shift_register_r_reg_21_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n47), .CLK(net19815), .SETB(n154), .QN(n[132]) );
  SDFFASX1_RVT shift_register_r_reg_20_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n45), .CLK(net19815), .SETB(n154), .QN(n[133]) );
  SDFFASX1_RVT shift_register_r_reg_19_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n43), .CLK(net19815), .SETB(n154), .QN(n[134]) );
  SDFFASX1_RVT shift_register_r_reg_17_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n39), .CLK(net19815), .SETB(n155), .QN(n[136]) );
  SDFFASX1_RVT shift_register_r_reg_16_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n37), .CLK(net19815), .SETB(n155), .QN(n[137]) );
  SDFFASX1_RVT shift_register_r_reg_15_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n35), .CLK(net19815), .SETB(n155), .QN(n[138]) );
  SDFFASX1_RVT shift_register_r_reg_14_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n33), .CLK(net19815), .SETB(n155), .QN(n[139]) );
  SDFFASX1_RVT shift_register_r_reg_12_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n29), .CLK(net19815), .SETB(n155), .QN(n[141]) );
  SDFFASX1_RVT shift_register_r_reg_11_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n27), .CLK(net19815), .SETB(n155), .QN(n[142]) );
  SDFFASX1_RVT shift_register_r_reg_9_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n23), .CLK(net19815), .SETB(n154), .QN(n[144]) );
  SDFFASX1_RVT shift_register_r_reg_8_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n21), .CLK(net19815), .SETB(n154), .QN(n[145]) );
  SDFFASX1_RVT shift_register_r_reg_2_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n9), .CLK(net19827), .SETB(n154), .QN(n[151]) );
  SDFFASX1_RVT shift_register_r_reg_1_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n7), .CLK(net19827), .SETB(n154), .QN(n[152]) );
  SDFFASX1_RVT shift_register_r_reg_29_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n63), .CLK(net19815), .SETB(n154), .QN(n[120]) );
  SDFFASX1_RVT shift_register_r_reg_18_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n41), .CLK(net19815), .SETB(n154), .QN(n[135]) );
  SDFFASX1_RVT shift_register_r_reg_13_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n31), .CLK(net19815), .SETB(n155), .QN(n[140]) );
  SDFFASX1_RVT shift_register_r_reg_10_ ( .D(test_logic_reset), .SI(1'b1), 
        .SE(n25), .CLK(net19815), .SETB(n154), .QN(n[143]) );
  SDFFASX1_RVT shift_register_r_reg_7_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n19), .CLK(net19815), .SETB(n154), .QN(n[146]) );
  SDFFASX1_RVT shift_register_r_reg_5_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n15), .CLK(net19822), .SETB(n154), .QN(n[148]) );
  SDFFASX1_RVT shift_register_r_reg_4_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n13), .CLK(net19822), .SETB(n154), .QN(n[149]) );
  SDFFASX1_RVT shift_register_r_reg_0_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n5), .CLK(net19827), .SETB(n154), .QN(n[153]) );
  SDFFASX1_RVT shift_register_r_reg_3_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n11), .CLK(net19827), .SETB(n154), .QN(n[150]) );
  SDFFASX1_RVT ir_latch_r_reg_0_ ( .D(test_logic_reset), .SI(1'b1), .SE(n65), 
        .CLK(net19839), .SETB(n155), .Q(n117), .QN(ir_latch_r_0_) );
  SDFFASX1_RVT shift_register_r_reg_6_ ( .D(test_logic_reset), .SI(1'b1), .SE(
        n17), .CLK(net19822), .SETB(n154), .QN(n[147]) );
  INVX1_RVT U47 ( .A(capture_dr), .Y(n28) );
  NAND2X0_RVT U51 ( .A1(n28), .A2(n157), .Y(n6) );
  MUX21X1_RVT U52 ( .A1(bypass_reg_r), .A2(jtag_tdi), .S0(n6), .Y(n4) );
  INVX1_RVT U58 ( .A(select_r), .Y(n18) );
  NAND2X0_RVT U59 ( .A1(n126), .A2(n125), .Y(n10) );
  INVX1_RVT U60 ( .A(n10), .Y(n52) );
  AO22X1_RVT U61 ( .A1(n52), .A2(jtag_bsr_tdo), .A3(n10), .A4(bypass_reg_r), 
        .Y(n14) );
  OA221X1_RVT U62 ( .A1(n126), .A2(n125), .A3(n126), .A4(n117), .A5(n116), .Y(
        n12) );
  AO22X1_RVT U64 ( .A1(select_r), .A2(ir_sreg_r[0]), .A3(n18), .A4(n16), .Y(
        n22) );
  OR2X1_RVT U66 ( .A1(shift_dr), .A2(shift_ir), .Y(n20) );
  NAND2X0_RVT U68 ( .A1(n52), .A2(n116), .Y(n32) );
  OA21X1_RVT U71 ( .A1(n117), .A2(n32), .A3(shift_dr), .Y(n56) );
  OR2X1_RVT U72 ( .A1(test_logic_reset), .A2(n56), .Y(n26) );
  AO21X1_RVT U73 ( .A1(capture_dr), .A2(n157), .A3(n26), .Y(net19819) );
  NAND3X0_RVT U74 ( .A1(n157), .A2(n28), .A3(n161), .Y(net19797) );
  NAND2X0_RVT U77 ( .A1(shift_dr), .A2(n32), .Y(n48) );
  NAND2X0_RVT U78 ( .A1(capture_dr), .A2(n157), .Y(n38) );
  NAND3X0_RVT U79 ( .A1(n48), .A2(n38), .A3(n161), .Y(net19811) );
  OR2X1_RVT U81 ( .A1(shift_ir), .A2(capture_ir), .Y(net19830) );
  OR2X1_RVT U82 ( .A1(test_logic_reset), .A2(update_ir), .Y(net19836) );
  NAND2X0_RVT U84 ( .A1(shift_dr), .A2(jtag_tdi), .Y(n69) );
  NAND2X0_RVT U85 ( .A1(shift_dr), .A2(n[118]), .Y(n67) );
  NAND2X0_RVT U86 ( .A1(n125), .A2(n117), .Y(n40) );
  NOR4X1_RVT U87 ( .A1(n126), .A2(n127), .A3(n40), .A4(n38), .Y(n62) );
  AOI21X1_RVT U88 ( .A1(shift_dr), .A2(n[119]), .A3(n62), .Y(n63) );
  NAND2X0_RVT U89 ( .A1(shift_dr), .A2(n[120]), .Y(n61) );
  NAND2X0_RVT U90 ( .A1(shift_dr), .A2(n[121]), .Y(n59) );
  NAND2X0_RVT U93 ( .A1(shift_dr), .A2(n[122]), .Y(n57) );
  NAND2X0_RVT U94 ( .A1(shift_dr), .A2(n[123]), .Y(n55) );
  NAND2X0_RVT U95 ( .A1(shift_dr), .A2(n[124]), .Y(n53) );
  NAND2X0_RVT U96 ( .A1(shift_dr), .A2(n[128]), .Y(n51) );
  NAND2X0_RVT U97 ( .A1(shift_dr), .A2(n[130]), .Y(n49) );
  NAND2X0_RVT U98 ( .A1(shift_dr), .A2(n[131]), .Y(n47) );
  NAND2X0_RVT U99 ( .A1(shift_dr), .A2(n[132]), .Y(n45) );
  NAND2X0_RVT U100 ( .A1(shift_dr), .A2(n[133]), .Y(n43) );
  AOI21X1_RVT U101 ( .A1(shift_dr), .A2(n[134]), .A3(n62), .Y(n41) );
  NAND2X0_RVT U102 ( .A1(shift_dr), .A2(n[135]), .Y(n39) );
  NAND2X0_RVT U103 ( .A1(shift_dr), .A2(n[136]), .Y(n37) );
  NAND2X0_RVT U104 ( .A1(shift_dr), .A2(n[137]), .Y(n35) );
  NAND2X0_RVT U105 ( .A1(shift_dr), .A2(n[138]), .Y(n33) );
  AOI21X1_RVT U106 ( .A1(shift_dr), .A2(n[139]), .A3(n62), .Y(n31) );
  NAND2X0_RVT U107 ( .A1(shift_dr), .A2(n[140]), .Y(n29) );
  NAND2X0_RVT U108 ( .A1(shift_dr), .A2(n[141]), .Y(n27) );
  AOI21X1_RVT U109 ( .A1(shift_dr), .A2(n[142]), .A3(n62), .Y(n25) );
  NAND2X0_RVT U110 ( .A1(shift_dr), .A2(n[143]), .Y(n23) );
  NAND2X0_RVT U111 ( .A1(shift_dr), .A2(n[144]), .Y(n21) );
  AOI21X1_RVT U112 ( .A1(shift_dr), .A2(n[145]), .A3(n62), .Y(n19) );
  INVX1_RVT U113 ( .A(n48), .Y(n54) );
  AND4X1_RVT U114 ( .A1(n52), .A2(shift_dr), .A3(jtag_tdi), .A4(n116), .Y(n58)
         );
  AOI22X1_RVT U115 ( .A1(n[146]), .A2(n54), .A3(n58), .A4(n117), .Y(n17) );
  AOI21X1_RVT U116 ( .A1(shift_dr), .A2(n[147]), .A3(n62), .Y(n15) );
  AOI21X1_RVT U117 ( .A1(shift_dr), .A2(n[148]), .A3(n62), .Y(n13) );
  AOI22X1_RVT U118 ( .A1(ir_latch_r_0_), .A2(n58), .A3(n[149]), .A4(n56), .Y(
        n11) );
  NAND2X0_RVT U119 ( .A1(shift_dr), .A2(n[150]), .Y(n9) );
  NAND2X0_RVT U120 ( .A1(shift_dr), .A2(n[151]), .Y(n7) );
  AOI21X1_RVT U121 ( .A1(shift_dr), .A2(n[152]), .A3(n62), .Y(n5) );
  INVX1_RVT U41 ( .A(jtag_trst_a), .Y(n154) );
  INVX1_RVT U42 ( .A(jtag_trst_a), .Y(n155) );
  INVX1_RVT U44 ( .A(shift_dr), .Y(n157) );
  INVX1_RVT U49 ( .A(test_logic_reset), .Y(n161) );
  MUX21X1_RVT U67 ( .A1(jtag_tdo_r), .A2(n22), .S0(n20), .Y(n129) );
  MUX21X1_RVT U63 ( .A1(n14), .A2(n[153]), .S0(n12), .Y(n16) );
endmodule


module cpu_isle_tap_controller_0 ( jtag_tck, jtag_tck_muxed, jtag_trst_a, 
        jtag_tms, select_r, jtag_tdo_zen_n, test_logic_reset, run_test_idle, 
        shift_ir, update_ir, shift_dr, capture_dr, capture_ir, update_dr, 
        test_logic_reset_nxt, run_test_idle_nxt, select_dr_scan_nxt, 
        capture_dr_nxt, update_dr_nxt );
  input jtag_tck, jtag_tck_muxed, jtag_trst_a, jtag_tms;
  output select_r, jtag_tdo_zen_n, test_logic_reset, run_test_idle, shift_ir,
         update_ir, shift_dr, capture_dr, capture_ir, update_dr,
         test_logic_reset_nxt, run_test_idle_nxt, select_dr_scan_nxt,
         capture_dr_nxt, update_dr_nxt;
  wire   N79, N80, N81, N82, N83, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11,
         n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25,
         n26, n27, n28, n29, n30, n31;
  wire   [3:0] i_tap_state_r;

  DFFARX1_RVT jtag_tdo_zen_n_reg ( .D(N83), .CLK(jtag_tck_muxed), .RSTB(n31), 
        .Q(jtag_tdo_zen_n) );
  DFFARX1_RVT i_tap_state_r_reg_0_ ( .D(N79), .CLK(jtag_tck), .RSTB(n31), .Q(
        i_tap_state_r[0]), .QN(n27) );
  DFFARX1_RVT i_tap_state_r_reg_1_ ( .D(N80), .CLK(jtag_tck), .RSTB(n31), .Q(
        i_tap_state_r[1]), .QN(n28) );
  DFFARX1_RVT i_tap_state_r_reg_3_ ( .D(N82), .CLK(jtag_tck), .RSTB(n31), .Q(
        i_tap_state_r[3]), .QN(n29) );
  DFFARX1_RVT i_tap_state_r_reg_2_ ( .D(N81), .CLK(jtag_tck), .RSTB(n31), .Q(
        i_tap_state_r[2]), .QN(n30) );
  NAND4X0_RVT U4 ( .A1(i_tap_state_r[1]), .A2(i_tap_state_r[0]), .A3(n30), 
        .A4(n29), .Y(n17) );
  INVX1_RVT U5 ( .A(n17), .Y(capture_dr) );
  NAND2X0_RVT U6 ( .A1(n30), .A2(n28), .Y(n14) );
  INVX1_RVT U7 ( .A(n14), .Y(n7) );
  AND3X1_RVT U8 ( .A1(n7), .A2(n29), .A3(n27), .Y(test_logic_reset) );
  NAND3X0_RVT U9 ( .A1(i_tap_state_r[2]), .A2(n29), .A3(n27), .Y(n18) );
  NOR2X0_RVT U10 ( .A1(i_tap_state_r[1]), .A2(n18), .Y(shift_dr) );
  NAND3X0_RVT U11 ( .A1(i_tap_state_r[1]), .A2(i_tap_state_r[3]), .A3(n30), 
        .Y(n24) );
  INVX1_RVT U12 ( .A(n24), .Y(n1) );
  AND2X1_RVT U13 ( .A1(n1), .A2(n27), .Y(capture_ir) );
  AND2X1_RVT U14 ( .A1(i_tap_state_r[0]), .A2(n1), .Y(shift_ir) );
  OR2X1_RVT U15 ( .A1(shift_ir), .A2(shift_dr), .Y(N83) );
  AND2X1_RVT U16 ( .A1(i_tap_state_r[3]), .A2(n14), .Y(select_r) );
  AND4X1_RVT U17 ( .A1(i_tap_state_r[2]), .A2(i_tap_state_r[1]), .A3(
        i_tap_state_r[3]), .A4(i_tap_state_r[0]), .Y(update_ir) );
  NAND4X0_RVT U18 ( .A1(i_tap_state_r[1]), .A2(n30), .A3(n29), .A4(n27), .Y(
        n21) );
  NAND3X0_RVT U19 ( .A1(i_tap_state_r[3]), .A2(i_tap_state_r[2]), .A3(n27), 
        .Y(n16) );
  NAND3X0_RVT U20 ( .A1(i_tap_state_r[2]), .A2(i_tap_state_r[3]), .A3(n28), 
        .Y(n23) );
  OA221X1_RVT U21 ( .A1(n14), .A2(i_tap_state_r[0]), .A3(n14), .A4(
        i_tap_state_r[3]), .A5(n23), .Y(n2) );
  NAND3X0_RVT U23 ( .A1(n2), .A2(n20), .A3(n24), .Y(n4) );
  NAND2X0_RVT U24 ( .A1(n18), .A2(n17), .Y(n3) );
  OAI22X1_RVT U25 ( .A1(update_ir), .A2(n4), .A3(n20), .A4(n3), .Y(n5) );
  NAND3X0_RVT U26 ( .A1(n21), .A2(n16), .A3(n5), .Y(N79) );
  NAND3X0_RVT U27 ( .A1(i_tap_state_r[0]), .A2(i_tap_state_r[3]), .A3(n20), 
        .Y(n6) );
  OA22X1_RVT U28 ( .A1(n28), .A2(n16), .A3(n14), .A4(n6), .Y(n26) );
  NAND4X0_RVT U29 ( .A1(i_tap_state_r[0]), .A2(jtag_tms), .A3(n7), .A4(n29), 
        .Y(n13) );
  AO221X1_RVT U30 ( .A1(i_tap_state_r[0]), .A2(n30), .A3(n27), .A4(
        i_tap_state_r[1]), .A5(n29), .Y(n8) );
  OA222X1_RVT U31 ( .A1(jtag_tms), .A2(n21), .A3(jtag_tms), .A4(n24), .A5(n8), 
        .A6(n20), .Y(n12) );
  NAND2X0_RVT U32 ( .A1(i_tap_state_r[0]), .A2(n20), .Y(n10) );
  NAND2X0_RVT U33 ( .A1(i_tap_state_r[2]), .A2(n29), .Y(n9) );
  AO221X1_RVT U34 ( .A1(i_tap_state_r[1]), .A2(i_tap_state_r[0]), .A3(n28), 
        .A4(n10), .A5(n9), .Y(n11) );
  NAND4X0_RVT U35 ( .A1(n26), .A2(n13), .A3(n12), .A4(n11), .Y(N80) );
  NAND4X0_RVT U36 ( .A1(i_tap_state_r[0]), .A2(n29), .A3(n20), .A4(n14), .Y(
        n15) );
  OA221X1_RVT U37 ( .A1(n20), .A2(n16), .A3(n20), .A4(n24), .A5(n15), .Y(n19)
         );
  NAND4X0_RVT U38 ( .A1(n19), .A2(n23), .A3(n18), .A4(n17), .Y(N81) );
  NAND3X0_RVT U39 ( .A1(i_tap_state_r[0]), .A2(jtag_tms), .A3(n29), .Y(n22) );
  OA22X1_RVT U40 ( .A1(n30), .A2(n22), .A3(n21), .A4(n20), .Y(n25) );
  NAND4X0_RVT U41 ( .A1(n26), .A2(n25), .A3(n24), .A4(n23), .Y(N82) );
  INVX1_RVT U3 ( .A(jtag_trst_a), .Y(n31) );
  INVX1_RVT U22 ( .A(jtag_tms), .Y(n20) );
endmodule


module cpu_isle_jtag_port_0 ( clk_ungated, jtag_tck, jtag_trst_a, rst_a, 
        test_mode, en, reset_applied_r, h_datar, noaccess, hold_host, pcp_d_rd, 
        pcp_ack, pcp_dlat, pcp_dak, pc_sel_r, jtag_tdi, jtag_tms, jtag_bsr_tdo, 
        jtag_busy, h_addr, h_dataw, h_write, h_read, aux_access, core_access, 
        madi_access, halt, xstep, pcp_wr_rq, pcp_rd_rq, pcp_addr, pcp_brst, 
        pcp_mask, pcp_d_wr, jtag_tdo, jtag_tdo_zen_n, jtag_extest_mode, 
        jtag_sample_mode, updatedr_en, capturedr_en, shiftdr_en );
  input [31:0] h_datar;
  input [31:0] pcp_d_rd;
  output [31:0] h_addr;
  output [31:0] h_dataw;
  output [23:0] pcp_addr;
  output [7:0] pcp_brst;
  output [3:0] pcp_mask;
  output [31:0] pcp_d_wr;
  input clk_ungated, jtag_tck, jtag_trst_a, rst_a, test_mode, en,
         reset_applied_r, noaccess, hold_host, pcp_ack, pcp_dlat, pcp_dak,
         pc_sel_r, jtag_tdi, jtag_tms, jtag_bsr_tdo;
  output jtag_busy, h_write, h_read, aux_access, core_access, madi_access,
         halt, xstep, pcp_wr_rq, pcp_rd_rq, jtag_tdo, jtag_tdo_zen_n,
         jtag_extest_mode, jtag_sample_mode, updatedr_en, capturedr_en,
         shiftdr_en;
  wire   n16, n17, jtag_tck_muxed, N4, i_test_logic_reset, i_shift_ir,
         i_update_ir, i_capture_ir, i_select_r, n18, n19,
         SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75;

  cpu_isle_debug_port_0 u_debug_port ( .jtag_tck(jtag_tck), .jtag_tck_muxed(
        jtag_tck_muxed), .jtag_trst_a(jtag_trst_a), .jtag_tdi(jtag_tdi), 
        .debug_rdata_r({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), 
        .jtag_bsr_tdo(jtag_bsr_tdo), .test_logic_reset(n19), .run_test_idle(
        1'b0), .shift_ir(i_shift_ir), .update_ir(i_update_ir), .shift_dr(n18), 
        .capture_dr(n16), .capture_ir(i_capture_ir), .select_r(i_select_r), 
        .test_logic_reset_nxt(1'b0), .run_test_idle_nxt(1'b0), 
        .select_dr_scan_nxt(1'b0), .capture_dr_nxt(1'b0), .update_dr_nxt(1'b0), 
        .jtag_tdo_r(jtag_tdo), .bvci_addr_r({SYNOPSYS_UNCONNECTED_1, 
        SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3}), .debug_be({
        SYNOPSYS_UNCONNECTED_4, SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, 
        SYNOPSYS_UNCONNECTED_7}), .bvci_cmd_r({SYNOPSYS_UNCONNECTED_8, 
        SYNOPSYS_UNCONNECTED_9}), .debug_wdata({SYNOPSYS_UNCONNECTED_10, 
        SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
        SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32, 
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41}) );
  cpu_isle_sys_clk_sync_0 u_sys_clk_sync ( .clk_ungated(1'b0), .rst_a(1'b0), 
        .test_mode(test_mode), .do_bvci_cycle(1'b0), .bvci_addr_r({1'b0, 1'b0, 
        1'b0}), .bvci_cmd_r({1'b0, 1'b0}), .debug_address({
        SYNOPSYS_UNCONNECTED_42, SYNOPSYS_UNCONNECTED_43, 
        SYNOPSYS_UNCONNECTED_44, SYNOPSYS_UNCONNECTED_45, 
        SYNOPSYS_UNCONNECTED_46, SYNOPSYS_UNCONNECTED_47, 
        SYNOPSYS_UNCONNECTED_48, SYNOPSYS_UNCONNECTED_49, 
        SYNOPSYS_UNCONNECTED_50, SYNOPSYS_UNCONNECTED_51, 
        SYNOPSYS_UNCONNECTED_52, SYNOPSYS_UNCONNECTED_53, 
        SYNOPSYS_UNCONNECTED_54, SYNOPSYS_UNCONNECTED_55, 
        SYNOPSYS_UNCONNECTED_56, SYNOPSYS_UNCONNECTED_57, 
        SYNOPSYS_UNCONNECTED_58, SYNOPSYS_UNCONNECTED_59, 
        SYNOPSYS_UNCONNECTED_60, SYNOPSYS_UNCONNECTED_61, 
        SYNOPSYS_UNCONNECTED_62, SYNOPSYS_UNCONNECTED_63, 
        SYNOPSYS_UNCONNECTED_64, SYNOPSYS_UNCONNECTED_65, 
        SYNOPSYS_UNCONNECTED_66, SYNOPSYS_UNCONNECTED_67, 
        SYNOPSYS_UNCONNECTED_68, SYNOPSYS_UNCONNECTED_69, 
        SYNOPSYS_UNCONNECTED_70, SYNOPSYS_UNCONNECTED_71, 
        SYNOPSYS_UNCONNECTED_72, SYNOPSYS_UNCONNECTED_73}), .debug_cmd({
        SYNOPSYS_UNCONNECTED_74, SYNOPSYS_UNCONNECTED_75}) );
  cpu_isle_tap_controller_0 u_tap_controller ( .jtag_tck(jtag_tck), 
        .jtag_tck_muxed(jtag_tck_muxed), .jtag_trst_a(jtag_trst_a), .jtag_tms(
        jtag_tms), .select_r(i_select_r), .jtag_tdo_zen_n(jtag_tdo_zen_n), 
        .test_logic_reset(i_test_logic_reset), .shift_ir(i_shift_ir), 
        .update_ir(i_update_ir), .shift_dr(n17), .capture_dr(n16), 
        .capture_ir(i_capture_ir) );
  INVX1_RVT U3 ( .A(jtag_tck), .Y(N4) );
  MUX21X1_RVT U4 ( .A1(N4), .A2(jtag_tck), .S0(test_mode), .Y(jtag_tck_muxed)
         );
  NBUFFX2_RVT U18 ( .A(n17), .Y(n18) );
  NBUFFX2_RVT U19 ( .A(i_test_logic_reset), .Y(n19) );
endmodule


module cpu_isle_io_flops_0 ( clk_ungated, rst_n_a, en, rst_a, wd_clear, 
        ctrl_cpu_start_sync_r, ctrl_cpu_start, xirq_n_4, xirq_n_5, xirq_n_6, 
        xirq_n_7, xirq_n_8, xirq_n_9, xirq_n_10, xirq_n_11, xirq_n_12, 
        xirq_n_13, xirq_n_14, xirq_n_15, xirq_n_16, xirq_n_17, xirq_n_18, 
        xirq_n_19, l_irq_4, l_irq_5, l_irq_6, l_irq_7, l_irq_8, l_irq_9, 
        l_irq_10, l_irq_11, l_irq_12, l_irq_13, l_irq_14, l_irq_15, l_irq_16, 
        l_irq_17, l_irq_18, l_irq_19, jtag_tck, jtag_trst_n, jtag_trst_a, 
        test_mode );
  input clk_ungated, rst_n_a, en, wd_clear, ctrl_cpu_start, xirq_n_4, xirq_n_5,
         xirq_n_6, xirq_n_7, xirq_n_8, xirq_n_9, xirq_n_10, xirq_n_11,
         xirq_n_12, xirq_n_13, xirq_n_14, xirq_n_15, xirq_n_16, xirq_n_17,
         xirq_n_18, xirq_n_19, jtag_tck, jtag_trst_n, test_mode;
  output rst_a, ctrl_cpu_start_sync_r, l_irq_4, l_irq_5, l_irq_6, l_irq_7,
         l_irq_8, l_irq_9, l_irq_10, l_irq_11, l_irq_12, l_irq_13, l_irq_14,
         l_irq_15, l_irq_16, l_irq_17, l_irq_18, l_irq_19, jtag_trst_a;
  wire   i_rst_synchro_r, i_rst_r1, i_jtag_trst_synchro_r, i_jtag_trst_r1, N19,
         N20, n1, n11;

  DFFASX1_RVT i_rst_synchro_r_reg ( .D(wd_clear), .CLK(clk_ungated), .SETB(
        rst_n_a), .Q(i_rst_synchro_r) );
  SDFFASX1_RVT i_rst_r1_reg ( .D(wd_clear), .SI(1'b1), .SE(i_rst_synchro_r), 
        .CLK(clk_ungated), .SETB(rst_n_a), .Q(i_rst_r1) );
  DFFASX1_RVT ctrl_cpu_start_sync_r_reg ( .D(n1), .CLK(clk_ungated), .SETB(n11), .QN(ctrl_cpu_start_sync_r) );
  DFFASX1_RVT l_irq_19_reg ( .D(xirq_n_19), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_19) );
  DFFASX1_RVT l_irq_4_reg ( .D(xirq_n_4), .CLK(clk_ungated), .SETB(n11), .QN(
        l_irq_4) );
  DFFASX1_RVT l_irq_5_reg ( .D(xirq_n_5), .CLK(clk_ungated), .SETB(n11), .QN(
        l_irq_5) );
  DFFASX1_RVT l_irq_6_reg ( .D(xirq_n_6), .CLK(clk_ungated), .SETB(n11), .QN(
        l_irq_6) );
  DFFASX1_RVT l_irq_7_reg ( .D(xirq_n_7), .CLK(clk_ungated), .SETB(n11), .QN(
        l_irq_7) );
  DFFASX1_RVT l_irq_8_reg ( .D(xirq_n_8), .CLK(clk_ungated), .SETB(n11), .QN(
        l_irq_8) );
  DFFASX1_RVT l_irq_9_reg ( .D(xirq_n_9), .CLK(clk_ungated), .SETB(n11), .QN(
        l_irq_9) );
  DFFASX1_RVT l_irq_10_reg ( .D(xirq_n_10), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_10) );
  DFFASX1_RVT l_irq_11_reg ( .D(xirq_n_11), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_11) );
  DFFASX1_RVT l_irq_12_reg ( .D(xirq_n_12), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_12) );
  DFFASX1_RVT l_irq_13_reg ( .D(xirq_n_13), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_13) );
  DFFASX1_RVT l_irq_14_reg ( .D(xirq_n_14), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_14) );
  DFFASX1_RVT l_irq_15_reg ( .D(xirq_n_15), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_15) );
  DFFASX1_RVT l_irq_16_reg ( .D(xirq_n_16), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_16) );
  DFFASX1_RVT l_irq_17_reg ( .D(xirq_n_17), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_17) );
  DFFASX1_RVT l_irq_18_reg ( .D(xirq_n_18), .CLK(clk_ungated), .SETB(n11), 
        .QN(l_irq_18) );
  DFFASX1_RVT i_jtag_trst_synchro_r_reg ( .D(1'b0), .CLK(jtag_tck), .SETB(
        jtag_trst_n), .Q(i_jtag_trst_synchro_r) );
  DFFASX1_RVT i_jtag_trst_r1_reg ( .D(i_jtag_trst_synchro_r), .CLK(jtag_tck), 
        .SETB(jtag_trst_n), .Q(i_jtag_trst_r1) );
  INVX1_RVT U8 ( .A(rst_n_a), .Y(N19) );
  INVX1_RVT U7 ( .A(jtag_trst_n), .Y(N20) );
  MUX21X1_RVT U9 ( .A1(i_rst_r1), .A2(N19), .S0(test_mode), .Y(rst_a) );
  DFFARX1_RVT i_start_synchro_r_reg ( .D(ctrl_cpu_start), .CLK(clk_ungated), 
        .RSTB(n11), .QN(n1) );
  INVX1_RVT U11 ( .A(rst_a), .Y(n11) );
  MUX21X1_RVT U10 ( .A1(i_jtag_trst_r1), .A2(N20), .S0(test_mode), .Y(
        jtag_trst_a) );
endmodule


module cpu_isle ( rst_n_a, ctrl_cpu_start, xirq_n_4, xirq_n_5, xirq_n_6, 
        xirq_n_7, xirq_n_8, xirq_n_9, xirq_n_10, xirq_n_11, xirq_n_12, 
        xirq_n_13, xirq_n_14, xirq_n_15, xirq_n_16, xirq_n_17, xirq_n_18, 
        xirq_n_19, jtag_tck, jtag_trst_n, test_mode, clk_in, clk_system_in, 
        hclk, hresetn, hgrant, hready, hresp, hrdata, code_dmi_req, 
        code_dmi_addr, code_dmi_wdata, code_dmi_wr, code_dmi_be, arc_start_a, 
        ldst_dmi_req, ldst_dmi_addr, ldst_dmi_wdata, ldst_dmi_wr, ldst_dmi_be, 
        jtag_tdi, jtag_tms, jtag_bsr_tdo, en, hbusreq, hlock, htrans, haddr, 
        hwrite, hsize, hburst, hprot, hwdata, code_dmi_rdata, power_toggle, 
        ldst_dmi_rdata, jtag_tdo, jtag_tdo_zen_n );
  input [1:0] hresp;
  input [31:0] hrdata;
  input [31:0] code_dmi_addr;
  input [31:0] code_dmi_wdata;
  input [3:0] code_dmi_be;
  input [31:0] ldst_dmi_addr;
  input [31:0] ldst_dmi_wdata;
  input [3:0] ldst_dmi_be;
  output [1:0] htrans;
  output [31:0] haddr;
  output [2:0] hsize;
  output [2:0] hburst;
  output [3:0] hprot;
  output [31:0] hwdata;
  output [31:0] code_dmi_rdata;
  output [31:0] ldst_dmi_rdata;
  input rst_n_a, ctrl_cpu_start, xirq_n_4, xirq_n_5, xirq_n_6, xirq_n_7,
         xirq_n_8, xirq_n_9, xirq_n_10, xirq_n_11, xirq_n_12, xirq_n_13,
         xirq_n_14, xirq_n_15, xirq_n_16, xirq_n_17, xirq_n_18, xirq_n_19,
         jtag_tck, jtag_trst_n, test_mode, clk_in, clk_system_in, hclk,
         hresetn, hgrant, hready, code_dmi_req, code_dmi_wr, arc_start_a,
         ldst_dmi_req, ldst_dmi_wr, jtag_tdi, jtag_tms, jtag_bsr_tdo;
  output en, hbusreq, hlock, hwrite, power_toggle, jtag_tdo, jtag_tdo_zen_n;
  wire   i_clk_ungated, i_ldst_wren, i_ldst_ck_en, i_code_ram_wr,
         i_code_ram_ck_en, i_rst_a, i_wd_clear, i_ctrl_cpu_start_sync_r,
         i_l_irq_4, i_l_irq_5, i_l_irq_6, i_l_irq_7, i_l_irq_8, i_l_irq_9,
         i_l_irq_10, i_l_irq_11, i_l_irq_12, i_l_irq_13, i_l_irq_14,
         i_l_irq_15, i_l_irq_16, i_l_irq_17, i_l_irq_18, i_l_irq_19,
         i_jtag_trst_a, i_ck_disable, i_ck_dmp_gated, i_en_debug_r, i_clk,
         i_clk_debug, i_clk_dmp, i_clk_system, i_sync, i_ibus_busy, i_q_cmdval,
         i_q_eop, i_q_cmdack, i_q_rspval, i_mem_access, i_memory_error,
         SYNOPSYS_UNCONNECTED_1, SYNOPSYS_UNCONNECTED_2,
         SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4,
         SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6,
         SYNOPSYS_UNCONNECTED_7, SYNOPSYS_UNCONNECTED_8,
         SYNOPSYS_UNCONNECTED_9, SYNOPSYS_UNCONNECTED_10,
         SYNOPSYS_UNCONNECTED_11, SYNOPSYS_UNCONNECTED_12,
         SYNOPSYS_UNCONNECTED_13, SYNOPSYS_UNCONNECTED_14,
         SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16,
         SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18,
         SYNOPSYS_UNCONNECTED_19, SYNOPSYS_UNCONNECTED_20,
         SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22,
         SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24,
         SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26,
         SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28,
         SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30,
         SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32,
         SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34,
         SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36,
         SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38,
         SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40,
         SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42,
         SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44,
         SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46,
         SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48,
         SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50,
         SYNOPSYS_UNCONNECTED_51, SYNOPSYS_UNCONNECTED_52,
         SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54,
         SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56,
         SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58,
         SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60,
         SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62,
         SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64,
         SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66,
         SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68,
         SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70,
         SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72,
         SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74,
         SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76,
         SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78,
         SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80,
         SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82,
         SYNOPSYS_UNCONNECTED_83, SYNOPSYS_UNCONNECTED_84,
         SYNOPSYS_UNCONNECTED_85, SYNOPSYS_UNCONNECTED_86,
         SYNOPSYS_UNCONNECTED_87, SYNOPSYS_UNCONNECTED_88,
         SYNOPSYS_UNCONNECTED_89, SYNOPSYS_UNCONNECTED_90,
         SYNOPSYS_UNCONNECTED_91, SYNOPSYS_UNCONNECTED_92,
         SYNOPSYS_UNCONNECTED_93, SYNOPSYS_UNCONNECTED_94,
         SYNOPSYS_UNCONNECTED_95, SYNOPSYS_UNCONNECTED_96,
         SYNOPSYS_UNCONNECTED_97, SYNOPSYS_UNCONNECTED_98,
         SYNOPSYS_UNCONNECTED_99, SYNOPSYS_UNCONNECTED_100,
         SYNOPSYS_UNCONNECTED_101, SYNOPSYS_UNCONNECTED_102,
         SYNOPSYS_UNCONNECTED_103, SYNOPSYS_UNCONNECTED_104,
         SYNOPSYS_UNCONNECTED_105, SYNOPSYS_UNCONNECTED_106,
         SYNOPSYS_UNCONNECTED_107, SYNOPSYS_UNCONNECTED_108,
         SYNOPSYS_UNCONNECTED_109, SYNOPSYS_UNCONNECTED_110,
         SYNOPSYS_UNCONNECTED_111, SYNOPSYS_UNCONNECTED_112,
         SYNOPSYS_UNCONNECTED_113, SYNOPSYS_UNCONNECTED_114,
         SYNOPSYS_UNCONNECTED_115, SYNOPSYS_UNCONNECTED_116,
         SYNOPSYS_UNCONNECTED_117, SYNOPSYS_UNCONNECTED_118,
         SYNOPSYS_UNCONNECTED_119, SYNOPSYS_UNCONNECTED_120,
         SYNOPSYS_UNCONNECTED_121, SYNOPSYS_UNCONNECTED_122,
         SYNOPSYS_UNCONNECTED_123, SYNOPSYS_UNCONNECTED_124,
         SYNOPSYS_UNCONNECTED_125, SYNOPSYS_UNCONNECTED_126,
         SYNOPSYS_UNCONNECTED_127, SYNOPSYS_UNCONNECTED_128,
         SYNOPSYS_UNCONNECTED_129, SYNOPSYS_UNCONNECTED_130,
         SYNOPSYS_UNCONNECTED_131, SYNOPSYS_UNCONNECTED_132,
         SYNOPSYS_UNCONNECTED_133, SYNOPSYS_UNCONNECTED_134,
         SYNOPSYS_UNCONNECTED_135, SYNOPSYS_UNCONNECTED_136,
         SYNOPSYS_UNCONNECTED_137, SYNOPSYS_UNCONNECTED_138,
         SYNOPSYS_UNCONNECTED_139, SYNOPSYS_UNCONNECTED_140,
         SYNOPSYS_UNCONNECTED_141, SYNOPSYS_UNCONNECTED_142,
         SYNOPSYS_UNCONNECTED_143, SYNOPSYS_UNCONNECTED_144,
         SYNOPSYS_UNCONNECTED_145, SYNOPSYS_UNCONNECTED_146,
         SYNOPSYS_UNCONNECTED_147, SYNOPSYS_UNCONNECTED_148,
         SYNOPSYS_UNCONNECTED_149, SYNOPSYS_UNCONNECTED_150,
         SYNOPSYS_UNCONNECTED_151, SYNOPSYS_UNCONNECTED_152,
         SYNOPSYS_UNCONNECTED_153, SYNOPSYS_UNCONNECTED_154,
         SYNOPSYS_UNCONNECTED_155, SYNOPSYS_UNCONNECTED_156,
         SYNOPSYS_UNCONNECTED_157, SYNOPSYS_UNCONNECTED_158,
         SYNOPSYS_UNCONNECTED_159, SYNOPSYS_UNCONNECTED_160,
         SYNOPSYS_UNCONNECTED_161, SYNOPSYS_UNCONNECTED_162,
         SYNOPSYS_UNCONNECTED_163, SYNOPSYS_UNCONNECTED_164,
         SYNOPSYS_UNCONNECTED_165, SYNOPSYS_UNCONNECTED_166,
         SYNOPSYS_UNCONNECTED_167, SYNOPSYS_UNCONNECTED_168,
         SYNOPSYS_UNCONNECTED_169, SYNOPSYS_UNCONNECTED_170,
         SYNOPSYS_UNCONNECTED_171, SYNOPSYS_UNCONNECTED_172,
         SYNOPSYS_UNCONNECTED_173, SYNOPSYS_UNCONNECTED_174,
         SYNOPSYS_UNCONNECTED_175, SYNOPSYS_UNCONNECTED_176,
         SYNOPSYS_UNCONNECTED_177, SYNOPSYS_UNCONNECTED_178,
         SYNOPSYS_UNCONNECTED_179, SYNOPSYS_UNCONNECTED_180,
         SYNOPSYS_UNCONNECTED_181, SYNOPSYS_UNCONNECTED_182,
         SYNOPSYS_UNCONNECTED_183, SYNOPSYS_UNCONNECTED_184,
         SYNOPSYS_UNCONNECTED_185, SYNOPSYS_UNCONNECTED_186,
         SYNOPSYS_UNCONNECTED_187, SYNOPSYS_UNCONNECTED_188,
         SYNOPSYS_UNCONNECTED_189, SYNOPSYS_UNCONNECTED_190,
         SYNOPSYS_UNCONNECTED_191, SYNOPSYS_UNCONNECTED_192,
         SYNOPSYS_UNCONNECTED_193, SYNOPSYS_UNCONNECTED_194,
         SYNOPSYS_UNCONNECTED_195, SYNOPSYS_UNCONNECTED_196,
         SYNOPSYS_UNCONNECTED_197, SYNOPSYS_UNCONNECTED_198,
         SYNOPSYS_UNCONNECTED_199, SYNOPSYS_UNCONNECTED_200,
         SYNOPSYS_UNCONNECTED_201, SYNOPSYS_UNCONNECTED_202,
         SYNOPSYS_UNCONNECTED_203, SYNOPSYS_UNCONNECTED_204,
         SYNOPSYS_UNCONNECTED_205, SYNOPSYS_UNCONNECTED_206,
         SYNOPSYS_UNCONNECTED_207, SYNOPSYS_UNCONNECTED_208,
         SYNOPSYS_UNCONNECTED_209, SYNOPSYS_UNCONNECTED_210,
         SYNOPSYS_UNCONNECTED_211, SYNOPSYS_UNCONNECTED_212,
         SYNOPSYS_UNCONNECTED_213, SYNOPSYS_UNCONNECTED_214,
         SYNOPSYS_UNCONNECTED_215;
  wire   [16:0] i_ldst_addr;
  wire   [31:0] i_ldst_din;
  wire   [3:0] i_ldst_mask;
  wire   [16:0] i_code_ram_addr;
  wire   [31:0] i_code_ram_wdata;
  wire   [3:0] i_code_ram_be;
  wire   [31:0] i_ldst_dout;
  wire   [31:0] i_code_ram_rdata;
  wire   [23:0] i_q_address;
  wire   [3:0] i_q_be;
  wire   [1:0] i_q_cmd;
  wire   [31:0] i_q_wdata;
  wire   [2:0] i_q_plen;
  wire   [31:0] i_q_rdata;

  cpu_isle_arc_ram_0 iarc_ram ( .clk_ungated(i_clk_ungated), .ldst_addr(
        i_ldst_addr), .ldst_din(i_ldst_din), .ldst_mask(i_ldst_mask), 
        .ldst_wren(i_ldst_wren), .ldst_ck_en(i_ldst_ck_en), .code_ram_addr(
        i_code_ram_addr), .code_ram_wdata(i_code_ram_wdata), .code_ram_wr(
        i_code_ram_wr), .code_ram_be(i_code_ram_be), .code_ram_ck_en(
        i_code_ram_ck_en), .ldst_dout(i_ldst_dout), .code_ram_rdata(
        i_code_ram_rdata) );
  cpu_isle_io_flops_0 iio_flops ( .clk_ungated(i_clk_ungated), .rst_n_a(
        rst_n_a), .en(1'b0), .rst_a(i_rst_a), .wd_clear(i_wd_clear), 
        .ctrl_cpu_start_sync_r(i_ctrl_cpu_start_sync_r), .ctrl_cpu_start(
        ctrl_cpu_start), .xirq_n_4(xirq_n_4), .xirq_n_5(xirq_n_5), .xirq_n_6(
        xirq_n_6), .xirq_n_7(xirq_n_7), .xirq_n_8(xirq_n_8), .xirq_n_9(
        xirq_n_9), .xirq_n_10(xirq_n_10), .xirq_n_11(xirq_n_11), .xirq_n_12(
        xirq_n_12), .xirq_n_13(xirq_n_13), .xirq_n_14(xirq_n_14), .xirq_n_15(
        xirq_n_15), .xirq_n_16(xirq_n_16), .xirq_n_17(xirq_n_17), .xirq_n_18(
        xirq_n_18), .xirq_n_19(xirq_n_19), .l_irq_4(i_l_irq_4), .l_irq_5(
        i_l_irq_5), .l_irq_6(i_l_irq_6), .l_irq_7(i_l_irq_7), .l_irq_8(
        i_l_irq_8), .l_irq_9(i_l_irq_9), .l_irq_10(i_l_irq_10), .l_irq_11(
        i_l_irq_11), .l_irq_12(i_l_irq_12), .l_irq_13(i_l_irq_13), .l_irq_14(
        i_l_irq_14), .l_irq_15(i_l_irq_15), .l_irq_16(i_l_irq_16), .l_irq_17(
        i_l_irq_17), .l_irq_18(i_l_irq_18), .l_irq_19(i_l_irq_19), .jtag_tck(
        jtag_tck), .jtag_trst_n(jtag_trst_n), .jtag_trst_a(i_jtag_trst_a), 
        .test_mode(test_mode) );
  cpu_isle_ck_gen_0 ick_gen ( .clk_in(clk_in), .clk_system_in(clk_system_in), 
        .ck_disable(i_ck_disable), .ck_dmp_gated(i_ck_dmp_gated), .en_debug_r(
        i_en_debug_r), .clk(i_clk), .clk_debug(i_clk_debug), .clk_dmp(
        i_clk_dmp), .clk_ungated(i_clk_ungated), .clk_system(i_clk_system) );
  cpu_isle_ibus_0 iibus ( .clk(i_clk), .clk_ungated(i_clk_ungated), 
        .clk_system(i_clk_system), .rst_a(i_rst_a), .sync(i_sync), .ibus_busy(
        i_ibus_busy), .q_address(i_q_address), .q_be(i_q_be), .q_cmd(i_q_cmd), 
        .q_cmdval(i_q_cmdval), .q_eop(i_q_eop), .q_rspack(1'b1), .q_wdata(
        i_q_wdata), .q_plen({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, i_q_plen}), 
        .q_buffer(1'b0), .q_cache(1'b0), .q_mode(1'b1), .q_priv(1'b1), 
        .q_cmdack(i_q_cmdack), .q_rdata(i_q_rdata), .q_rspval(i_q_rspval), 
        .hclk(hclk), .hresetn(hresetn), .hgrant(hgrant), .hready(hready), 
        .hresp(hresp), .hrdata(hrdata), .hbusreq(hbusreq), .hlock(hlock), 
        .htrans(htrans), .haddr({SYNOPSYS_UNCONNECTED_1, 
        SYNOPSYS_UNCONNECTED_2, SYNOPSYS_UNCONNECTED_3, SYNOPSYS_UNCONNECTED_4, 
        SYNOPSYS_UNCONNECTED_5, SYNOPSYS_UNCONNECTED_6, SYNOPSYS_UNCONNECTED_7, 
        SYNOPSYS_UNCONNECTED_8, haddr[23:0]}), .hwrite(hwrite), .hsize({
        SYNOPSYS_UNCONNECTED_9, hsize[1:0]}), .hburst({SYNOPSYS_UNCONNECTED_10, 
        SYNOPSYS_UNCONNECTED_11, hburst[0]}), .hprot({SYNOPSYS_UNCONNECTED_12, 
        SYNOPSYS_UNCONNECTED_13, hprot[1:0]}), .hwdata(hwdata), .mem_access(
        i_mem_access), .memory_error(i_memory_error) );
  cpu_isle_arc600_0 iarc600 ( .clk_ungated(i_clk_ungated), .ldst_dout(
        i_ldst_dout), .code_ram_rdata(i_code_ram_rdata), .rst_a(i_rst_a), 
        .ctrl_cpu_start_sync_r(i_ctrl_cpu_start_sync_r), .l_irq_4(i_l_irq_4), 
        .l_irq_5(i_l_irq_5), .l_irq_6(i_l_irq_6), .l_irq_7(i_l_irq_7), 
        .l_irq_8(i_l_irq_8), .l_irq_9(i_l_irq_9), .l_irq_10(i_l_irq_10), 
        .l_irq_11(i_l_irq_11), .l_irq_12(i_l_irq_12), .l_irq_13(i_l_irq_13), 
        .l_irq_14(i_l_irq_14), .l_irq_15(i_l_irq_15), .l_irq_16(i_l_irq_16), 
        .l_irq_17(i_l_irq_17), .l_irq_18(i_l_irq_18), .l_irq_19(i_l_irq_19), 
        .test_mode(test_mode), .clk(i_clk), .clk_debug(i_clk_debug), .clk_dmp(
        i_clk_dmp), .ibus_busy(i_ibus_busy), .q_cmdack(i_q_cmdack), .q_rdata(
        i_q_rdata), .q_reop(1'b0), .q_rspval(i_q_rspval), .mem_access(
        i_mem_access), .memory_error(i_memory_error), .h_addr({1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .h_dataw({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0}), .h_write(1'b0), .h_read(1'b0), .aux_access(
        1'b0), .core_access(1'b0), .pcp_rd_rq(1'b0), .pcp_wr_rq(1'b0), 
        .code_dmi_req(code_dmi_req), .code_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        code_dmi_addr[18:2], 1'b0, 1'b0}), .code_dmi_wdata(code_dmi_wdata), 
        .code_dmi_wr(code_dmi_wr), .code_dmi_be(code_dmi_be), .arc_start_a(
        arc_start_a), .halt(1'b0), .xstep(1'b0), .ldst_dmi_req(ldst_dmi_req), 
        .pcp_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0}), .pcp_d_wr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0}), .ldst_dmi_addr({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, ldst_dmi_addr[18:2], 1'b0, 1'b0}), 
        .ldst_dmi_wdata(ldst_dmi_wdata), .ldst_dmi_wr(ldst_dmi_wr), 
        .ldst_dmi_be(ldst_dmi_be), .ldst_addr(i_ldst_addr), .ldst_din(
        i_ldst_din), .ldst_mask(i_ldst_mask), .ldst_wren(i_ldst_wren), 
        .ldst_ck_en(i_ldst_ck_en), .code_ram_addr(i_code_ram_addr), 
        .code_ram_wdata(i_code_ram_wdata), .code_ram_wr(i_code_ram_wr), 
        .code_ram_be(i_code_ram_be), .code_ram_ck_en(i_code_ram_ck_en), .en(en), .wd_clear(i_wd_clear), .ck_disable(i_ck_disable), .ck_dmp_gated(
        i_ck_dmp_gated), .en_debug_r(i_en_debug_r), .q_address(i_q_address), 
        .q_be(i_q_be), .q_cmd(i_q_cmd), .q_cmdval(i_q_cmdval), .q_eop(i_q_eop), 
        .q_wdata(i_q_wdata), .q_plen({SYNOPSYS_UNCONNECTED_14, 
        SYNOPSYS_UNCONNECTED_15, SYNOPSYS_UNCONNECTED_16, 
        SYNOPSYS_UNCONNECTED_17, SYNOPSYS_UNCONNECTED_18, 
        SYNOPSYS_UNCONNECTED_19, i_q_plen}), .code_dmi_rdata(code_dmi_rdata), 
        .power_toggle(power_toggle), .h_datar({SYNOPSYS_UNCONNECTED_20, 
        SYNOPSYS_UNCONNECTED_21, SYNOPSYS_UNCONNECTED_22, 
        SYNOPSYS_UNCONNECTED_23, SYNOPSYS_UNCONNECTED_24, 
        SYNOPSYS_UNCONNECTED_25, SYNOPSYS_UNCONNECTED_26, 
        SYNOPSYS_UNCONNECTED_27, SYNOPSYS_UNCONNECTED_28, 
        SYNOPSYS_UNCONNECTED_29, SYNOPSYS_UNCONNECTED_30, 
        SYNOPSYS_UNCONNECTED_31, SYNOPSYS_UNCONNECTED_32, 
        SYNOPSYS_UNCONNECTED_33, SYNOPSYS_UNCONNECTED_34, 
        SYNOPSYS_UNCONNECTED_35, SYNOPSYS_UNCONNECTED_36, 
        SYNOPSYS_UNCONNECTED_37, SYNOPSYS_UNCONNECTED_38, 
        SYNOPSYS_UNCONNECTED_39, SYNOPSYS_UNCONNECTED_40, 
        SYNOPSYS_UNCONNECTED_41, SYNOPSYS_UNCONNECTED_42, 
        SYNOPSYS_UNCONNECTED_43, SYNOPSYS_UNCONNECTED_44, 
        SYNOPSYS_UNCONNECTED_45, SYNOPSYS_UNCONNECTED_46, 
        SYNOPSYS_UNCONNECTED_47, SYNOPSYS_UNCONNECTED_48, 
        SYNOPSYS_UNCONNECTED_49, SYNOPSYS_UNCONNECTED_50, 
        SYNOPSYS_UNCONNECTED_51}), .pcp_d_rd({SYNOPSYS_UNCONNECTED_52, 
        SYNOPSYS_UNCONNECTED_53, SYNOPSYS_UNCONNECTED_54, 
        SYNOPSYS_UNCONNECTED_55, SYNOPSYS_UNCONNECTED_56, 
        SYNOPSYS_UNCONNECTED_57, SYNOPSYS_UNCONNECTED_58, 
        SYNOPSYS_UNCONNECTED_59, SYNOPSYS_UNCONNECTED_60, 
        SYNOPSYS_UNCONNECTED_61, SYNOPSYS_UNCONNECTED_62, 
        SYNOPSYS_UNCONNECTED_63, SYNOPSYS_UNCONNECTED_64, 
        SYNOPSYS_UNCONNECTED_65, SYNOPSYS_UNCONNECTED_66, 
        SYNOPSYS_UNCONNECTED_67, SYNOPSYS_UNCONNECTED_68, 
        SYNOPSYS_UNCONNECTED_69, SYNOPSYS_UNCONNECTED_70, 
        SYNOPSYS_UNCONNECTED_71, SYNOPSYS_UNCONNECTED_72, 
        SYNOPSYS_UNCONNECTED_73, SYNOPSYS_UNCONNECTED_74, 
        SYNOPSYS_UNCONNECTED_75, SYNOPSYS_UNCONNECTED_76, 
        SYNOPSYS_UNCONNECTED_77, SYNOPSYS_UNCONNECTED_78, 
        SYNOPSYS_UNCONNECTED_79, SYNOPSYS_UNCONNECTED_80, 
        SYNOPSYS_UNCONNECTED_81, SYNOPSYS_UNCONNECTED_82, 
        SYNOPSYS_UNCONNECTED_83}), .ldst_dmi_rdata(ldst_dmi_rdata) );
  cpu_isle_ibus_cksyn_0 iibus_cksyn ( .clk_ungated(i_clk_ungated), 
        .clk_system(i_clk_system), .rst_a(i_rst_a), .sync(i_sync) );
  cpu_isle_jtag_port_0 ijtag_port ( .clk_ungated(1'b0), .jtag_tck(jtag_tck), 
        .jtag_trst_a(i_jtag_trst_a), .rst_a(1'b0), .test_mode(test_mode), .en(
        1'b0), .reset_applied_r(1'b0), .h_datar({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0}), .noaccess(1'b0), .hold_host(1'b0), .pcp_d_rd({1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
        1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}), .pcp_ack(1'b0), .pcp_dlat(
        1'b0), .pcp_dak(1'b0), .pc_sel_r(1'b0), .jtag_tdi(jtag_tdi), 
        .jtag_tms(jtag_tms), .jtag_bsr_tdo(jtag_bsr_tdo), .h_addr({
        SYNOPSYS_UNCONNECTED_84, SYNOPSYS_UNCONNECTED_85, 
        SYNOPSYS_UNCONNECTED_86, SYNOPSYS_UNCONNECTED_87, 
        SYNOPSYS_UNCONNECTED_88, SYNOPSYS_UNCONNECTED_89, 
        SYNOPSYS_UNCONNECTED_90, SYNOPSYS_UNCONNECTED_91, 
        SYNOPSYS_UNCONNECTED_92, SYNOPSYS_UNCONNECTED_93, 
        SYNOPSYS_UNCONNECTED_94, SYNOPSYS_UNCONNECTED_95, 
        SYNOPSYS_UNCONNECTED_96, SYNOPSYS_UNCONNECTED_97, 
        SYNOPSYS_UNCONNECTED_98, SYNOPSYS_UNCONNECTED_99, 
        SYNOPSYS_UNCONNECTED_100, SYNOPSYS_UNCONNECTED_101, 
        SYNOPSYS_UNCONNECTED_102, SYNOPSYS_UNCONNECTED_103, 
        SYNOPSYS_UNCONNECTED_104, SYNOPSYS_UNCONNECTED_105, 
        SYNOPSYS_UNCONNECTED_106, SYNOPSYS_UNCONNECTED_107, 
        SYNOPSYS_UNCONNECTED_108, SYNOPSYS_UNCONNECTED_109, 
        SYNOPSYS_UNCONNECTED_110, SYNOPSYS_UNCONNECTED_111, 
        SYNOPSYS_UNCONNECTED_112, SYNOPSYS_UNCONNECTED_113, 
        SYNOPSYS_UNCONNECTED_114, SYNOPSYS_UNCONNECTED_115}), .h_dataw({
        SYNOPSYS_UNCONNECTED_116, SYNOPSYS_UNCONNECTED_117, 
        SYNOPSYS_UNCONNECTED_118, SYNOPSYS_UNCONNECTED_119, 
        SYNOPSYS_UNCONNECTED_120, SYNOPSYS_UNCONNECTED_121, 
        SYNOPSYS_UNCONNECTED_122, SYNOPSYS_UNCONNECTED_123, 
        SYNOPSYS_UNCONNECTED_124, SYNOPSYS_UNCONNECTED_125, 
        SYNOPSYS_UNCONNECTED_126, SYNOPSYS_UNCONNECTED_127, 
        SYNOPSYS_UNCONNECTED_128, SYNOPSYS_UNCONNECTED_129, 
        SYNOPSYS_UNCONNECTED_130, SYNOPSYS_UNCONNECTED_131, 
        SYNOPSYS_UNCONNECTED_132, SYNOPSYS_UNCONNECTED_133, 
        SYNOPSYS_UNCONNECTED_134, SYNOPSYS_UNCONNECTED_135, 
        SYNOPSYS_UNCONNECTED_136, SYNOPSYS_UNCONNECTED_137, 
        SYNOPSYS_UNCONNECTED_138, SYNOPSYS_UNCONNECTED_139, 
        SYNOPSYS_UNCONNECTED_140, SYNOPSYS_UNCONNECTED_141, 
        SYNOPSYS_UNCONNECTED_142, SYNOPSYS_UNCONNECTED_143, 
        SYNOPSYS_UNCONNECTED_144, SYNOPSYS_UNCONNECTED_145, 
        SYNOPSYS_UNCONNECTED_146, SYNOPSYS_UNCONNECTED_147}), .pcp_addr({
        SYNOPSYS_UNCONNECTED_148, SYNOPSYS_UNCONNECTED_149, 
        SYNOPSYS_UNCONNECTED_150, SYNOPSYS_UNCONNECTED_151, 
        SYNOPSYS_UNCONNECTED_152, SYNOPSYS_UNCONNECTED_153, 
        SYNOPSYS_UNCONNECTED_154, SYNOPSYS_UNCONNECTED_155, 
        SYNOPSYS_UNCONNECTED_156, SYNOPSYS_UNCONNECTED_157, 
        SYNOPSYS_UNCONNECTED_158, SYNOPSYS_UNCONNECTED_159, 
        SYNOPSYS_UNCONNECTED_160, SYNOPSYS_UNCONNECTED_161, 
        SYNOPSYS_UNCONNECTED_162, SYNOPSYS_UNCONNECTED_163, 
        SYNOPSYS_UNCONNECTED_164, SYNOPSYS_UNCONNECTED_165, 
        SYNOPSYS_UNCONNECTED_166, SYNOPSYS_UNCONNECTED_167, 
        SYNOPSYS_UNCONNECTED_168, SYNOPSYS_UNCONNECTED_169, 
        SYNOPSYS_UNCONNECTED_170, SYNOPSYS_UNCONNECTED_171}), .pcp_brst({
        SYNOPSYS_UNCONNECTED_172, SYNOPSYS_UNCONNECTED_173, 
        SYNOPSYS_UNCONNECTED_174, SYNOPSYS_UNCONNECTED_175, 
        SYNOPSYS_UNCONNECTED_176, SYNOPSYS_UNCONNECTED_177, 
        SYNOPSYS_UNCONNECTED_178, SYNOPSYS_UNCONNECTED_179}), .pcp_mask({
        SYNOPSYS_UNCONNECTED_180, SYNOPSYS_UNCONNECTED_181, 
        SYNOPSYS_UNCONNECTED_182, SYNOPSYS_UNCONNECTED_183}), .pcp_d_wr({
        SYNOPSYS_UNCONNECTED_184, SYNOPSYS_UNCONNECTED_185, 
        SYNOPSYS_UNCONNECTED_186, SYNOPSYS_UNCONNECTED_187, 
        SYNOPSYS_UNCONNECTED_188, SYNOPSYS_UNCONNECTED_189, 
        SYNOPSYS_UNCONNECTED_190, SYNOPSYS_UNCONNECTED_191, 
        SYNOPSYS_UNCONNECTED_192, SYNOPSYS_UNCONNECTED_193, 
        SYNOPSYS_UNCONNECTED_194, SYNOPSYS_UNCONNECTED_195, 
        SYNOPSYS_UNCONNECTED_196, SYNOPSYS_UNCONNECTED_197, 
        SYNOPSYS_UNCONNECTED_198, SYNOPSYS_UNCONNECTED_199, 
        SYNOPSYS_UNCONNECTED_200, SYNOPSYS_UNCONNECTED_201, 
        SYNOPSYS_UNCONNECTED_202, SYNOPSYS_UNCONNECTED_203, 
        SYNOPSYS_UNCONNECTED_204, SYNOPSYS_UNCONNECTED_205, 
        SYNOPSYS_UNCONNECTED_206, SYNOPSYS_UNCONNECTED_207, 
        SYNOPSYS_UNCONNECTED_208, SYNOPSYS_UNCONNECTED_209, 
        SYNOPSYS_UNCONNECTED_210, SYNOPSYS_UNCONNECTED_211, 
        SYNOPSYS_UNCONNECTED_212, SYNOPSYS_UNCONNECTED_213, 
        SYNOPSYS_UNCONNECTED_214, SYNOPSYS_UNCONNECTED_215}), .jtag_tdo(
        jtag_tdo), .jtag_tdo_zen_n(jtag_tdo_zen_n) );
  INVX1_RVT U4 ( .A(1'b1), .Y(hprot[2]) );
  INVX1_RVT U111 ( .A(1'b1), .Y(hprot[3]) );
  INVX1_RVT U113 ( .A(1'b1), .Y(hburst[1]) );
  INVX1_RVT U115 ( .A(1'b1), .Y(hburst[2]) );
  INVX1_RVT U117 ( .A(1'b1), .Y(hsize[2]) );
  INVX1_RVT U119 ( .A(1'b1), .Y(haddr[24]) );
  INVX1_RVT U121 ( .A(1'b1), .Y(haddr[25]) );
  INVX1_RVT U123 ( .A(1'b1), .Y(haddr[26]) );
  INVX1_RVT U125 ( .A(1'b1), .Y(haddr[27]) );
  INVX1_RVT U127 ( .A(1'b1), .Y(haddr[28]) );
  INVX1_RVT U129 ( .A(1'b1), .Y(haddr[29]) );
  INVX1_RVT U131 ( .A(1'b1), .Y(haddr[30]) );
  INVX1_RVT U133 ( .A(1'b1), .Y(haddr[31]) );
endmodule

# Write top-level verilog view needed for block instantiation
write             \
  -format verilog \
  -output ${dc_results_dir}/${dc_design_name}.mapped.top.v
Writing verilog file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/results/cpu_isle.mapped.top.v'.
1
# Floorplan
if { $dc_topographical == True } {
  write_floorplan -all ${dc_results_dir}/${dc_design_name}.mapped.fp
}
1
# Parasitics
write_parasitics -output ${dc_results_dir}/${dc_design_name}.mapped.spef
Information: Writing parasitics to file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/results/cpu_isle.mapped.spef'. (WP-3)
Warning: Created physical library cell for logical library cell fake_dccm. (OPT-1413)
Warning: Created physical library cell for logical library cell fake_iccm. (OPT-1413)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.11 0.096 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.094 0.079 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.092 0.076 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.098 0.084 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.12 0.11 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 5.8e-07 5.8e-07 (RCEX-011)
1
# SDF for back-annotated gate-level simulation
write_sdf ${dc_results_dir}/${dc_design_name}.mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/users/brionqye/Documents/EE292A/ee292a_lab3/build_nojtag/6-synopsys-dc-synthesis/results/cpu_isle.mapped.sdf'. (WT-3)
Information: Updating design information... (UID-85)
1
# Do not write out net RC info into SDC
set_app_var write_sdc_output_lumped_net_capacitance false
false
set_app_var write_sdc_output_net_resistance false
false
# SDC constraints
write_sdc -nosplit ${dc_results_dir}/${dc_design_name}.mapped.sdc
1
# UPF
if {[file exists $dc_upf]} {
  save_upf ${dc_results_dir}/${dc_design_name}.upf
}

  > Info: Sourcing "scripts/reporting.tcl"

#=========================================================================
# reporting.tcl
#=========================================================================
# Final reports
#
# Author : Christopher Torng
# Date   : May 14, 2018
#
# Report variables
print_variable_group all > ${dc_reports_dir}/${dc_design_name}.vars.rpt
# Report units
redirect -tee \
  ${dc_reports_dir}/${dc_design_name}.mapped.units.rpt \
  {report_units}
************************************
Report : units
Design : cpu_isle
Version: S-2021.06-SP5-4
Date   : Mon May 13 03:39:11 2024

************************************
Units
------------------------------------
Time_unit            : 1.0e-09 Second(ns)
Capacitive_load_unit : 1.0e-15 Farad(fF)
Resistance_unit      : 1.0e+6 Ohm(MOhm)
Voltage_unit         : 1 Volt
Power_unit           : N/A
Current_unit         : 1.0e-06 Amp(uA)
1
# Report QOR
report_qor > ${dc_reports_dir}/${dc_design_name}.mapped.qor.rpt
# Report timing
report_clock_timing \
  -type summary     \
  > ${dc_reports_dir}/${dc_design_name}.mapped.timing.clock.rpt
report_timing \
  -input_pins -capacitance -transition_time \
  -nets -significant_digits 4 -nosplit      \
  -path_type full_clock -attributes         \
  -nworst 10 -max_paths 30 -delay_type max  \
  > ${dc_reports_dir}/${dc_design_name}.mapped.timing.setup.rpt
report_timing \
  -input_pins -capacitance -transition_time \
  -nets -significant_digits 4 -nosplit      \
  -path_type full_clock -attributes         \
  -nworst 10 -max_paths 30 -delay_type min  \
  > ${dc_reports_dir}/${dc_design_name}.mapped.timing.hold.rpt
# Report constraints
report_constraint \
  -nosplit        \
  -verbose        \
  > ${dc_reports_dir}/${dc_design_name}.mapped.constraints.rpt
report_constraint \
  -nosplit        \
  -verbose        \
  -all_violators  \
  > ${dc_reports_dir}/${dc_design_name}.mapped.constraints.violators.rpt
report_timing_requirements \
  > ${dc_reports_dir}/${dc_design_name}.mapped.timing.requirements.rpt
# Report area
report_area  \
  -hierarchy \
  -physical  \
  -nosplit   \
  > ${dc_reports_dir}/${dc_design_name}.mapped.area.rpt
# Report references and resources
report_reference \
  -nosplit       \
  -hierarchy     \
  > ${dc_reports_dir}/${dc_design_name}.mapped.reference.rpt
report_resources \
  -nosplit       \
  -hierarchy     \
  > ${dc_reports_dir}/${dc_design_name}.mapped.resources.rpt
# Report power
#
# - Use SAIF file for power analysis
#
if {[file exists "inputs/run.saif" ]} {

  read_saif                            \
    -map_names                         \
    -input "inputs/run.saif"           \
    -instance_name $dc_saif_instance   \
    -verbose

  report_saif        \
    -hier            \
    -annotated_flag  \
    -rtl_saif        \
    > ${dc_reports_dir}/${dc_design_name}.mapped.saif.rpt

  saif_map     \
    -type ptpx \
    -write_map \
    ${dc_reports_dir}/${dc_design_name}.namemap

}
report_power \
  -nosplit   \
  -hier      \
  > ${dc_reports_dir}/${dc_design_name}.mapped.power.rpt
# Report clock gating
report_clock_gating \
  -nosplit          \
  > ${dc_reports_dir}/${dc_design_name}.mapped.clock_gating.rpt
exit

Memory usage for this session 778 Mbytes.
Memory usage for this session including child processes 1498 Mbytes.
CPU usage for this session 12020 seconds ( 3.34 hours ).
Elapsed time for this session 1675 seconds ( 0.47 hours ).

Thank you...

