# Parallel Multiplier
<br>

**Author:** Soham Kapur
<br>

**Description:** Implementation of a generalized Parallel Multiplier using Carry Save Adder with SystemVerilog and Xilinx Vivado. Includes UVM-based testbench.
<br>

**Tools Used:** SystemVerilog, Xilinx Vivado
<br>

**Concepts used:** Parameterization, Universal Verification Mehtodology (UVM), Parallel Multiplier, Carry Save Adder
<br>

**Multiplier Schematic:** 4x4 multiplier
<br>
![image](https://github.com/user-attachments/assets/b64028a8-f875-4ddb-a9af-f5702b26bf18)
<br>

**Adder Row Schematic:** Individual instance of Intermediate Product module
<br>
![image](https://github.com/user-attachments/assets/71dfe993-168c-44d8-8bf0-0bca8460cf78)
