[{"DBLP title": "Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications.", "DBLP authors": ["Yu-Hsuan Lee", "Cheng-Wei Pan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2299532", "OA papers": [{"PaperId": "https://openalex.org/W1965568574", "PaperTitle": "Fully Reused VLSI Architecture of FM0/Manchester Encoding Using SOLS Technique for DSRC Applications", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Yuan Ze University": 2.0}, "Authors": ["Yu Hsuan Lee", "Chengwei Pan"]}]}, {"DBLP title": "Signal Processing With Direct Computations on Compressively Sensed Data.", "DBLP authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2301733", "OA papers": [{"PaperId": "https://openalex.org/W2038190601", "PaperTitle": "Signal Processing With Direct Computations on Compressively Sensed Data", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Microsoft (United States)": 1.0, "Princeton University": 2.0}, "Authors": ["Mohammed Shoaib", "Niraj K. Jha", "Naveen Verma"]}]}, {"DBLP title": "A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme.", "DBLP authors": ["Georgi I. Radulov", "Patrick J. Quinn", "Arthur H. M. van Roermund"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2298055", "OA papers": [{"PaperId": "https://openalex.org/W2117843175", "PaperTitle": "A 28-nm CMOS 1 V 3.5 GS/s 6-bit DAC With Signal-Independent Delta-I Noise DfT Scheme", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Eindhoven University of Technology": 2.0, "Xilinx Ireland, Saggart, Dublin, Ireland": 1.0}, "Authors": ["Georgi Radulov", "Patrick D. Quinn", "Arthur van Roermund"]}]}, {"DBLP title": "Design Techniques to Improve Blocker Tolerance of Continuous-Time \u0394\u03a3 ADCs.", "DBLP authors": ["Hemasundar Mohan Geddada", "Chang-Joon Park", "Hyung-Joon Jeon", "Jos\u00e9 Silva-Mart\u00ednez", "Aydin Ilker Karsilayan", "Douglas Garrity"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2303815", "OA papers": [{"PaperId": "https://openalex.org/W2013305417", "PaperTitle": "Design Techniques to Improve Blocker Tolerance of Continuous-Time <inline-formula> <tex-math notation=\"LaTeX\">$\\Delta\\Sigma$ </tex-math></inline-formula> ADCs", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Texas A&M University": 5.0, "Freescale Semicond. Inc., Tempe, AZ, USA": 1.0}, "Authors": ["Hemasundar Mohan Geddada", "Chang-Joon Park", "Hyung-joon Jeon", "Jose Silva-Martinez", "Aydin Ilker Karsilayan", "Douglas A. Garrity"]}]}, {"DBLP title": "Protein Alignment Systolic Array Throughput Optimization.", "DBLP authors": ["Giovanni Causapruno", "Gianvito Urgese", "Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2302015", "OA papers": [{"PaperId": "https://openalex.org/W2093218262", "PaperTitle": "Protein Alignment Systolic Array Throughput Optimization", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Giovanni Causapruno", "Gianvito Urgese", "Marco Vacca", "Mariagrazia Graziano", "Maurizio Zamboni"]}]}, {"DBLP title": "Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block.", "DBLP authors": ["I-Chyn Wey", "Chien-Chang Peng", "Feng-Yu Liao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2303487", "OA papers": [{"PaperId": "https://openalex.org/W1966095865", "PaperTitle": "Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Graduate Institute of Electrical Engineering, Electrical Engineering Department, Green Technology Research Center, Healthy-Aging Research Center, School of Electrical and Computer Engineering, College of Engineering, Chang Gung University, Tao-Yuan, Taiwan": 1.0, "Chang Gung University": 2.0}, "Authors": ["I-Chyn Wey", "Chien-Chang Peng", "Feng-Yu Liao"]}]}, {"DBLP title": "Efficient Hardware Architecture of \u03b7T Pairing Accelerator Over Characteristic Three.", "DBLP authors": ["Szu-Chi Chung", "Jing-Yu Wu", "Hsing-Ping Fu", "Jen-Wei Lee", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2303489", "OA papers": [{"PaperId": "https://openalex.org/W1983686570", "PaperTitle": "Efficient Hardware Architecture of <inline-formula> <tex-math notation=\"LaTeX\">$\\eta_{T}$ </tex-math></inline-formula> Pairing Accelerator Over Characteristic Three", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 6.0}, "Authors": ["Szu-Chi Chung", "Jing-Yu Wu", "Hsing-Ping Fu", "Jen-Wei Lee", "Hsie-Chia Chang", "Chen-Yi Lee"]}]}, {"DBLP title": "An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers.", "DBLP authors": ["Horng-Yuan Shih", "Chun-Fan Chen", "Yu-Chuan Chang", "Yu-Wei Hu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2013.2297834", "OA papers": [{"PaperId": "https://openalex.org/W2043061771", "PaperTitle": "An Ultralow Power Multirate FSK Demodulator With Digital-Assisted Calibrated Delay-Line Based Phase Shifter for High-Speed Biomedical Zero-IF Receivers", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tamkang University": 4.0}, "Authors": ["Horng-Yuan Shih", "Chun Fan Chen", "Yu-Chuan Chang", "Yuwei Hu"]}]}, {"DBLP title": "A Ripple Control Dual-Mode Single-Inductor Dual-Output Buck Converter With Fast Transient Response.", "DBLP authors": ["Weifeng Sun", "Caixia Han", "Miao Yang", "Shen Xu", "Shengli Lu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2299873", "OA papers": [{"PaperId": "https://openalex.org/W2095483693", "PaperTitle": "A Ripple Control Dual-Mode Single-Inductor Dual-Output Buck Converter With Fast Transient Response", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Southeast University": 5.0}, "Authors": ["Weifeng Sun", "Caixia Han", "Miao Yang", "Shen Xu", "Shengli Lu"]}]}, {"DBLP title": "A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures.", "DBLP authors": ["Di-An Li", "Malgorzata Marek-Sadowska", "Sani R. Nassif"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2301458", "OA papers": [{"PaperId": "https://openalex.org/W2003121593", "PaperTitle": "A Method for Improving Power Grid Resilience to Electromigration-Caused via Failures", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of California, Santa Barbara": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Dian Li", "Malgorzata Marek-Sadowska", "Sani R. Nassif"]}]}, {"DBLP title": "Low-Cost Control Flow Protection via Available Redundancies in the Microprocessor Pipeline.", "DBLP authors": ["Mohammad Abdur Rouf", "Soontae Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2013.2297573", "OA papers": [{"PaperId": "https://openalex.org/W2016845480", "PaperTitle": "Low-Cost Control Flow Protection via Available Redundancies in the Microprocessor Pipeline", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Korea Institute of Science & Technology Information": 1.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Mohammad Abdur Rouf", "Soontae Kim"]}]}, {"DBLP title": "Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion.", "DBLP authors": ["Yici Cai", "Chao Deng", "Qiang Zhou", "Hailong Yao", "Feifei Niu", "Cliff N. Sze"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2300174", "OA papers": [{"PaperId": "https://openalex.org/W1963807856", "PaperTitle": "Obstacle-Avoiding and Slew-Constrained Clock Tree Synthesis With Efficient Buffer Insertion", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Yici Cai", "Chao Deng", "Qiang Zhou", "Hailong Yao", "Feifei Niu", "Cliff Sze"]}]}, {"DBLP title": "Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint.", "DBLP authors": ["Mahdi Nikdast", "Jiang Xu", "Luan H. K. Duong", "Xiaowen Wu", "Zhehui Wang", "Xuan Wang", "Zhe Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2300534", "OA papers": [{"PaperId": "https://openalex.org/W2025889676", "PaperTitle": "Fat-Tree-Based Optical Interconnection Networks Under Crosstalk Noise Constraint", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"Hong Kong University of Science and Technology": 7.0}, "Authors": ["Mahdi Nikdast", "None Jiang Xu", "Luan H. K. Duong", "None Xiaowen Wu", "None Zhehui Wang", "None Xuan Wang", "None Zhe Wang"]}]}, {"DBLP title": "Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip.", "DBLP authors": ["Zhongqi Li", "Amer Qouneh", "Madhura Joshi", "Wangyuan Zhang", "Xin Fu", "Tao Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2300477", "OA papers": [{"PaperId": "https://openalex.org/W2091190287", "PaperTitle": "Aurora: A Cross-Layer Solution for Thermally Resilient Photonic Network-on-Chip", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Qualcomm (United States)": 1.0, "University of Florida": 2.0, "Infinera (United States)": 1.0, "Google (United States)": 1.0, "University of Kansas": 1.0}, "Authors": ["Zhongqi Li", "Amer Qouneh", "Madhura Joshi", "Wangyuan Zhang", "Xin Fu", "Tao Li"]}]}, {"DBLP title": "A Wide-Range Multiport LC-Ladder Oscillator and Its Applications to a 1.2-10.1 GHz PLL.", "DBLP authors": ["Meng-Hung Shen", "Po-Chiun Huang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2298864", "OA papers": [{"PaperId": "https://openalex.org/W2075622685", "PaperTitle": "A Wide-Range Multiport LC-Ladder Oscillator and Its Applications to a 1.2\u201310.1 GHz PLL", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 2.0}, "Authors": ["Meng-Hung Shen", "Po-Chiun Huang"]}]}, {"DBLP title": "Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing.", "DBLP authors": ["Manuel de la Guia Solaz", "Richard Conway"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2300173", "OA papers": [{"PaperId": "https://openalex.org/W1989301509", "PaperTitle": "Razor Based Programmable Truncated Multiply and Accumulate, Energy-Reduction for Efficient Digital Signal Processing", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Imec": 1.0, "University of Limerick": 1.0}, "Authors": ["Manuel la Guia de Solaz", "Richard Conway"]}]}, {"DBLP title": "A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler.", "DBLP authors": ["Wen-rui Zhu", "Haigang Yang", "Tongqiang Gao", "Fei Liu", "Tao Yin", "Dandan Zhang", "Hongfeng Zhang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2300871", "OA papers": [{"PaperId": "https://openalex.org/W1977826763", "PaperTitle": "A 5.8-GHz Wideband TSPC Divide-by-16/17 Dual Modulus Prescaler", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Institute of Electronics": 3.5, "Chinese Academy of Sciences": 3.5}, "Authors": ["Wenrui Zhu", "Haigang Yang", "Tongqiang Gao", "Fei Liu", "Tao Yin", "Dandan Zhang", "Hong-Feng Zhang"]}]}, {"DBLP title": "A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain.", "DBLP authors": ["Hyung-Joon Jeon", "Jos\u00e9 Silva-Mart\u00ednez", "Sebastian Hoyos"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2301034", "OA papers": [{"PaperId": "https://openalex.org/W2032405028", "PaperTitle": "A Process-Variation Resilient Current Mode Logic With Simultaneous Regulations for Time Constant, Voltage Swing, Level Shifting, and DC Gain Using Time-Reference-Based Adaptive Biasing Chain", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Broadcom (United States)": 0.5, "Texas A&M University": 2.5}, "Authors": ["Hyung-joon Jeon", "Jose Silva-Martinez", "Sebastian Hoyos"]}]}, {"DBLP title": "An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability.", "DBLP authors": ["Yuan-Ho Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2302447", "OA papers": [{"PaperId": "https://openalex.org/W2028906371", "PaperTitle": "An Accuracy-Adjustment Fixed-Width Booth Multiplier Based on Multilevel Conditional Probability", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Chung Yuan Christian University": 1.0}, "Authors": ["Yuan-Ho Chen"]}]}, {"DBLP title": "Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection.", "DBLP authors": ["Himanshu Markandeya", "Pedro P. Irazoqui", "Kaushik Roy"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2302798", "OA papers": [{"PaperId": "https://openalex.org/W2019920196", "PaperTitle": "Low-Energy Two-Stage Algorithm for High Efficacy Epileptic Seizure Detection", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Purdue University West Lafayette": 3.0}, "Authors": ["Himanshu S. Markandeya", "Pedro P. Irazoqui", "Kaushik Roy"]}]}, {"DBLP title": "Recursive Approach to the Design of a Parallel Self-Timed Adder.", "DBLP authors": ["Mohammed Ziaur Rahman", "Lindsay Kleeman", "Mohammad Ashfak Habib"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2303809", "OA papers": [{"PaperId": "https://openalex.org/W2091884618", "PaperTitle": "Recursive Approach to the Design of a Parallel Self-Timed Adder", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {", Zifern Ltd., Kuala Lumpur, Malaysia": 1.0, "Monash University": 1.0, "Chittagong University of Engineering & Technology": 1.0}, "Authors": ["Mohammed M. Rahman", "Lindsay Kleeman", "Mohammad Ahsan Habib"]}]}, {"DBLP title": "Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems.", "DBLP authors": ["Jienan Chen", "Jianhao Hu", "Shuyang Lee", "Gerald E. Sobelman"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2304834", "OA papers": [{"PaperId": "https://openalex.org/W1965101604", "PaperTitle": "Hardware Efficient Mixed Radix-25/16/9 FFT for LTE Systems", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"University of Electronic Science and Technology of China": 3.0, "University of Minnesota": 1.0}, "Authors": ["Jienan Chen", "Jianhao Hu", "Shuyang Lee", "Gerald E. Sobelman"]}]}, {"DBLP title": "Low-Complexity Hardware Design for Fast Solving LSPs With Coordinated Polynomial Solution.", "DBLP authors": ["Chung-Hsien Chang", "Bo-Wei Chen", "Shi-Huang Chen", "Jhing-Fa Wang", "Yu-Hao Chiu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2305699", "OA papers": [{"PaperId": "https://openalex.org/W2061634774", "PaperTitle": "Low-Complexity Hardware Design for Fast Solving LSPs With Coordinated Polynomial Solution", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Cheng Kung University": 4.0, "Shu-Te University": 1.0}, "Authors": ["Chung-Hsien Chang", "Bo-Wei Chen", "Shi-Huang Chen", "Jhing-Fa Wang", "Yu-Hao Chiu"]}]}, {"DBLP title": "A Voltage Monitoring IC With HV Multiplexer and HV Transceiver for Battery Management Systems.", "DBLP authors": ["Chih-Lin Chen", "Deng-Shian Wang", "Jie-Jyun Li", "Chua-Chin Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2303989", "OA papers": [{"PaperId": "https://openalex.org/W2028763305", "PaperTitle": "A Voltage Monitoring IC With HV Multiplexer and HV Transceiver for Battery Management Systems", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Sun Yat-sen University": 4.0}, "Authors": ["Chih-Lin Chen", "Deng-Shian Wang", "Jie-Jyun Li", "Chua-Chin Wang"]}]}, {"DBLP title": "Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories.", "DBLP authors": ["Jeongkyu Hong", "Jesung Kim", "Soontae Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2303856", "OA papers": [{"PaperId": "https://openalex.org/W2053744363", "PaperTitle": "Exploiting Same Tag Bits to Improve the Reliability of the Cache Memories", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "MC Preceding Product Laboratory, Mobile Handset Research and Development Center, Mobile Communication Company, LG Electronics, Inc., Seoul, Korea": 1.0}, "Authors": ["Jeongkyu Hong", "Jesung Kim", "Soontae Kim"]}]}, {"DBLP title": "Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Wei Zhang", "Xiaowen Wu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast", "Zhe Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2306959", "OA papers": [{"PaperId": "https://openalex.org/W2130269768", "PaperTitle": "Actively Alleviate Power Gating-Induced Power/Ground Noise Using Parasitic Capacitance of On-Chip Memories in MPSoC", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Hong Kong University of Science and Technology": 7.0}, "Authors": ["Xuan Wang", "Jiang Xu", "Wei Zhang", "Xiaowen Wu", "Yaoyao Ye", "Zhehui Wang", "Mahdi Nikdast"]}]}, {"DBLP title": "The Dependence of BTI and HCI-Induced Frequency Degradation on Interconnect Length and Its Circuit Level Implications.", "DBLP authors": ["Xiaofei Wang", "Qianying Tang", "Pulkit Jain", "Dong Jiao", "Chris H. Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2307589", "OA papers": [{"PaperId": "https://openalex.org/W2024740838", "PaperTitle": "The Dependence of BTI and HCI-Induced Frequency Degradation on Interconnect Length and Its Circuit Level Implications", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Minnesota": 3.0, "Intel (United States)": 1.0, "Google (United States)": 1.0}, "Authors": ["Xiaofei Wang", "Qianying Tang", "Pulkit Jain", "Dong Jiao", "Chris H. Kim"]}]}, {"DBLP title": "Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging.", "DBLP authors": ["James Sebastian Guido", "Alexandre Yakovlev"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2306176", "OA papers": [{"PaperId": "https://openalex.org/W1997431454", "PaperTitle": "Design of Self-Timed Reconfigurable Controllers for Parallel Synchronization via Wagging", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Newcastle University": 2.0}, "Authors": ["James S. Guido", "Alexandre Yakovlev"]}]}, {"DBLP title": "Quaternary Logic Lookup Table in Standard CMOS.", "DBLP authors": ["Diogo Brito", "Taimur Gibran Rabuske", "Jorge R. Fernandes", "Paulo F. Flores", "Jos\u00e9 Monteiro"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2308302", "OA papers": [{"PaperId": "https://openalex.org/W1968677765", "PaperTitle": "Quaternary Logic Lookup Table in Standard CMOS", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 5.0}, "Authors": ["Diogo Brito", "Taimur Rabuske", "Jorge M.O. Fernandes", "Paulo Flores", "Jos\u00e9 Monteiro"]}]}, {"DBLP title": "Scan Test of Die Logic in 3-D ICs Using TSV Probing.", "DBLP authors": ["Brandon Noia", "Shreepad Panth", "Krishnendu Chakrabarty", "Sung Kyu Lim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2306951", "OA papers": [{"PaperId": "https://openalex.org/W2050816113", "PaperTitle": "Scan Test of Die Logic in 3-D ICs Using TSV Probing", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Duke University": 2.0, "Georgia Institute of Technology": 2.0}, "Authors": ["Brandon Noia", "Shreepad Panth", "Krishnendu Chakrabarty", "Sung Kyu Lim"]}]}, {"DBLP title": "Built-In Self-Test of Transmitter I/Q Mismatch and Nonlinearity Using Self-Mixing Envelope Detector.", "DBLP authors": ["Afsaneh Nassery", "Srinath Byregowda", "Sule Ozev", "Marian Verhelst", "Mustapha Slamani"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2308317", "OA papers": [{"PaperId": "https://openalex.org/W2004131345", "PaperTitle": "Built-In Self-Test of Transmitter I/Q Mismatch and Nonlinearity Using Self-Mixing Envelope Detector", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Arizona State University": 3.0, "KU Leuven": 1.0, "IBM (United States)": 1.0}, "Authors": ["Afsaneh Nassery", "Srinath Byregowda", "Sule Ozev", "Marian Verhelst", "Mustapha Slamani"]}]}, {"DBLP title": "Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power.", "DBLP authors": ["Aritra Banerjee", "Abhijit Chatterjee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309114", "OA papers": [{"PaperId": "https://openalex.org/W2007151043", "PaperTitle": "Signature Driven Hierarchical Post-Manufacture Tuning of RF Systems for Performance and Power", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 1.5, "Texas Instruments (United States)": 0.5}, "Authors": ["Aritra Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "An 8 bit 0.3-0.8 V 0.2-40 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS.", "DBLP authors": ["Kentaro Yoshioka", "Akira Shikata", "Ryota Sekimoto", "Tadahiro Kuroda", "Hiroki Ishikuro"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2304733", "OA papers": [{"PaperId": "https://openalex.org/W1989745461", "PaperTitle": "An 8 bit 0.3\u20130.8 V 0.2\u201340 MS/s 2-bit/Step SAR ADC With Successively Activated Threshold Configuring Comparators in 40 nm CMOS", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Keio University": 3.0, "Japan Design Center, Analog Devices Inc., Tokyo, Japan": 1.0, "Canon (Japan)": 1.0}, "Authors": ["Kentaro Yoshioka", "Akira Shikata", "Ryota Sekimoto", "Tadahiro Kuroda", "Hiroki Ishikuro"]}]}, {"DBLP title": "Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm.", "DBLP authors": ["Dean Michael Ancajas", "Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2305335", "OA papers": [{"PaperId": "https://openalex.org/W1969103354", "PaperTitle": "Wearout Resilience in NoCs Through an Aging Aware Adaptive Routing Algorithm", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Utah State University": 4.0}, "Authors": ["Dean Michael Ancajas", "Kshitij Bhardwaj", "Koushik Chakraborty", "Sanghamitra Roy"]}]}, {"DBLP title": "Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations.", "DBLP authors": ["Azadeh Alsadat Emrani Zarandi", "Amir Sabbagh Molahosseini", "Mehdi Hosseinzadeh", "Saeid Sorouri", "Samuel Ant\u00e3o", "Leonel Sousa"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2305392", "OA papers": [{"PaperId": "https://openalex.org/W2069045670", "PaperTitle": "Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Department of Computer Engineering, Tehran Science and Research Branch, Islamic Azad University, Tehran, Iran": 1.0, "Islamic Azad University Kerman": 2.0, "Islamic Azad University, Science and Research Branch": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 2.0}, "Authors": ["Azadeh Alsadat Emrani Zarandi", "Amir Sabbagh Molahosseini", "Mehdi Hosseinzadeh", "Saeid Sorouri", "Samuel Antao", "Leonel Sousa"]}]}, {"DBLP title": "Fast Sign Detection Algorithm for the RNS Moduli Set 2n+1-1, 2n-1, 2n.", "DBLP authors": ["Minghe Xu", "Zhenpeng Bian", "Ruohe Yao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2308014", "OA papers": [{"PaperId": "https://openalex.org/W2039540200", "PaperTitle": "Fast Sign Detection Algorithm for the RNS Moduli Set &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\{2^{n+1}-1, 2^{n}-1, 2^{n}\\}$ &lt;/tex-math&gt;&lt;/inline-formula&gt;", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"South China University of Technology": 2.0, "Nanyang Technological University": 1.0}, "Authors": ["Minghe Xu", "Zhen-Peng Bian", "Ruo-He Yao"]}]}, {"DBLP title": "Fault Tolerant Parallel Filters Based on Error Correction Codes.", "DBLP authors": ["Zhen Gao", "Pedro Reviriego", "Wen Pan", "Zhan Xu", "Ming Zhao", "Jing Wang", "Juan Antonio Maestro"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2308322", "OA papers": [{"PaperId": "https://openalex.org/W2018533230", "PaperTitle": "Fault Tolerant Parallel Filters Based on Error Correction Codes", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Tsinghua University": 4.0, "Nebrija University": 2.0, "Beijing Information Science & Technology University": 1.0}, "Authors": ["Zhen Gao", "Pedro Reviriego", "Wen-Harn Pan", "Zhan Xu", "Ming Zhao", "Jing Wang", "Juan Antonio Maestro"]}]}, {"DBLP title": "Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs.", "DBLP authors": ["Marco Lanuzza", "Pasquale Corsonello", "Stefania Perri"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2308400", "OA papers": [{"PaperId": "https://openalex.org/W2082007216", "PaperTitle": "Fast and Wide Range Voltage Conversion in Multisupply Voltage Designs", "Year": 2015, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"University of Calabria": 3.0}, "Authors": ["Marco Lanuzza", "Pasquale Corsonello", "Stefania Perri"]}]}, {"DBLP title": "Energy Aware Mapping for Reconfigurable Wireless MPSoCs.", "DBLP authors": ["Amr M. A. Hussien", "Rahul Amin", "Ahmed M. Eltawil", "Jim Martin"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309013", "OA papers": [{"PaperId": "https://openalex.org/W2100035349", "PaperTitle": "Energy Aware Mapping for Reconfigurable Wireless MPSoCs", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, Irvine": 2.0, "Clemson University": 2.0}, "Authors": ["Amr M. A. Hussien", "Rahul Amin", "Ahmed M. Eltawil", "Jim Martin"]}]}, {"DBLP title": "Task Migrations for Distributed Thermal Management Considering Transient Effects.", "DBLP authors": ["Zao Liu", "Sheldon X.-D. Tan", "Xin Huang", "Hai Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309331", "OA papers": [{"PaperId": "https://openalex.org/W2062360490", "PaperTitle": "Task Migrations for Distributed Thermal Management Considering Transient Effects", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"University of California, Riverside": 3.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Zao Liu", "Sheldon X.-D. Tan", "Xin Huang", "Hai Wang"]}]}, {"DBLP title": "Z-TCAM: An SRAM-based Architecture for TCAM.", "DBLP authors": ["Zahid Ullah", "Manish Kumar Jaiswal", "Ray C. C. Cheung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309350", "OA papers": [{"PaperId": "https://openalex.org/W2013406643", "PaperTitle": "Z-TCAM: An SRAM-based Architecture for TCAM", "Year": 2015, "CitationCount": 67, "EstimatedCitation": 67, "Affiliations": {"City University of Hong Kong": 3.0}, "Authors": ["Zahid Ullah", "Manish Jaiswal", "Ray C. C. Cheung"]}]}, {"DBLP title": "Functional Constraint Extraction From Register Transfer Level for ATPG.", "DBLP authors": ["Christelle Hobeika", "Claude Thibeault", "Jean-Fran\u00e7ois Boland"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309439", "OA papers": [{"PaperId": "https://openalex.org/W2057433396", "PaperTitle": "Functional Constraint Extraction From Register Transfer Level for ATPG", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"\u00c9cole de Technologie Sup\u00e9rieure": 3.0}, "Authors": ["Christelle Hobeika", "Claude Thibeault", "Jean-Fran\u00e7ois Boland"]}]}, {"DBLP title": "Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SoCs.", "DBLP authors": ["Jung-Hyun Park", "Heechai Kang", "Dong-Hoon Jung", "Kyungho Ryu", "Seong-Ook Jung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311851", "OA papers": [{"PaperId": "https://openalex.org/W2031811281", "PaperTitle": "Level-Converting Retention Flip-Flop for Reducing Standby Power in ZigBee SoCs", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yonsei University": 3.0, "Samsung (South Korea)": 1.0}, "Authors": ["Jung Tak Park", "Heechai Kang", "Seong-Ook Jung", "Kyungho Ryu"]}]}, {"DBLP title": "A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology.", "DBLP authors": ["Yuki Okamoto", "Takashi Nakagawa", "Takeshi Aoki", "Masataka Ikeda", "Munehiro Kozuma", "Takeshi Osada", "Yoshiyuki Kurokawa", "Takayuki Ikeda", "Naoto Yamade", "Yutaka Okazaki", "Hidekazu Miyairi", "Masahiro Fujita", "Jun Koyama", "Shunpei Yamazaki"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2316871", "OA papers": [{"PaperId": "https://openalex.org/W2055706250", "PaperTitle": "A Boosting Pass Gate With Improved Switching Characteristics and No Overdriving for Programmable Routing Switch Based on Crystalline In-Ga-Zn-O Technology", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Semiconductor Energy Laboratory (Japan)": 13.0, "The University of Tokyo": 1.0}, "Authors": ["Yuki Okamoto", "Takashi Nakagawa", "Takeshi Aoki", "Masataka Ikeda", "Munehiro Kozuma", "Takeshi Osada", "Yoshiyuki Kurokawa", "Takayuki Ikeda", "Naoto Yamade", "Yutaka Okazaki", "Hidekazu Miyairi", "Masahiro Fujita", "Jun Koyama", "Shunpei Yamazaki"]}]}, {"DBLP title": "Low-Cost On-Chip Clock Jitter Measurement Scheme.", "DBLP authors": ["Martin Oma\u00f1a", "Daniele Rossi", "Daniele Giaffreda", "Cecilia Metra", "T. M. Mak", "Asifur Rahman", "Simon Tam"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2312431", "OA papers": [{"PaperId": "https://openalex.org/W2118707343", "PaperTitle": "Low-Cost On-Chip Clock Jitter Measurement Scheme", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Bologna": 4.0, "GlobalFoundries (United States)": 0.5, "Intel (United States)": 2.5}, "Authors": ["Martin Omana", "Daniele Rossi", "Daniele Giaffreda", "Cecilia Metra", "Tak M. Mak", "Asifur Rahman", "Simon Tam"]}]}, {"DBLP title": "A Self-Powered High-Efficiency Rectifier With Automatic Resetting of Transducer Capacitance in Piezoelectric Energy Harvesting Systems.", "DBLP authors": ["Xuan-Dien Do", "Huy-Hieu Nguyen", "Seok-Kyun Han", "Dong Sam Ha", "Sang-Gug Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2312532", "OA papers": [{"PaperId": "https://openalex.org/W1993122226", "PaperTitle": "A Self-Powered High-Efficiency Rectifier With Automatic Resetting of Transducer Capacitance in Piezoelectric Energy Harvesting Systems", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0, "Samsung (South Korea)": 1.0, "Virginia Tech": 1.0}, "Authors": ["Xuan-Dien Do", "Huy-Hieu Nguyen", "Seok-Kyun Han", "Dong Sam Ha", "Sang-Gug Lee"]}]}, {"DBLP title": "Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications.", "DBLP authors": ["Soydan Redif", "Server Kasap"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2312997", "OA papers": [{"PaperId": "https://openalex.org/W1992758506", "PaperTitle": "Novel Reconfigurable Hardware Architecture for Polynomial Matrix Multiplications", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"European University of Lefke": 1.0, "Paderborn University": 1.0}, "Authors": ["Soydan Redif", "Server Kasap"]}]}, {"DBLP title": "Diagnosis and Layout Aware (DLA) Scan Chain Stitching.", "DBLP authors": ["Jing Ye", "Yu Huang", "Yu Hu", "Wu-Tung Cheng", "Ruifeng Guo", "Liyang Lai", "Ting-Pu Tai", "Xiaowei Li", "Wei-pin Changchien", "Daw-Ming Lee", "Ji-Jan Chen", "Sandeep C. Eruvathi", "Kartik K. Kumara", "Charles C. C. Liu", "Sam Pan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2313563", "OA papers": [{"PaperId": "https://openalex.org/W2002246747", "PaperTitle": "Diagnosis and Layout Aware (DLA) Scan Chain Stitching", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Chinese Academy of Sciences": 0.3333333333333333, "Institute of Computing Technology": 1.3333333333333333, "Chinese Academy of Sciences": 1.3333333333333333, "Mentor Technologies": 4.5, "Synopsys (United States)": 0.5, "Taiwan Semiconductor Manufacturing Company (Taiwan)": 7.0}, "Authors": ["Jing Yong Ye", "Yu Huang", "Yu Hu", "Wu-Tung Cheng", "Ruifeng Guo", "Liyang Lai", "Ting-Pu Tai", "Xiaowei Li", "Wei-Pin Changchien", "Daw-Ming Lee", "Ji-Jan Chen", "Sandeep C. Eruvathi", "Kartik K. Kumara", "Charles Y. Liu", "S. Pan"]}]}, {"DBLP title": "A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits.", "DBLP authors": ["Xuexin Liu", "Hao Yu", "Sheldon X.-D. Tan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309606", "OA papers": [{"PaperId": "https://openalex.org/W2067795769", "PaperTitle": "A GPU-Accelerated Parallel Shooting Algorithm for Analysis of Radio Frequency and Microwave Integrated Circuits", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {", Synopysis Corporation, Mountain View, CA, USA": 1.0, "Nanyang Technological University": 1.0, "University of California, Riverside": 1.0}, "Authors": ["Xue-Xin Liu", "Hao Yu", "Sheldon X.-D. Tan"]}]}, {"DBLP title": "Economizing TSV Resources in 3-D Network-on-Chip Design.", "DBLP authors": ["Ying Wang", "Yinhe Han", "Lei Zhang", "Binzhang Fu", "Cheng Liu", "Huawei Li", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311835", "OA papers": [{"PaperId": "https://openalex.org/W1983099350", "PaperTitle": "Economizing TSV Resources in 3-D Network-on-Chip Design", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Chinese Academy of Sciences": 7.0}, "Authors": ["Ying Wang", "Yinhe Han", "Lei Zhang", "Binzhang Fu", "Cheng Liu", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Demonstrating HW-SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane.", "DBLP authors": ["Dimitrios Rodopoulos", "Antonis Papanikolaou", "Francky Catthoor", "Dimitrios Soudris"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309663", "OA papers": [{"PaperId": "https://openalex.org/W2018468186", "PaperTitle": "Demonstrating HW\u2013SW Transient Error Mitigation on the Single-Chip Cloud Computer Data Plane", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Technical University of Athens": 3.0, "Imec": 1.0}, "Authors": ["Dimitrios Rodopoulos", "Antonis Papanikolaou", "Francky Catthoor", "Dimitrios Soudris"]}]}, {"DBLP title": "Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache.", "DBLP authors": ["Seunghan Lee", "Kyungsu Kang", "Chong-Min Kyung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311798", "OA papers": [{"PaperId": "https://openalex.org/W2048864063", "PaperTitle": "Runtime Thermal Management for 3-D Chip-Multiprocessors With Hybrid SRAM/MRAM L2 Cache", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Seung-Han Lee", "Kyungsu Kang", "Chong-Min Kyung"]}]}, {"DBLP title": "Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction.", "DBLP authors": ["Rajiv V. Joshi", "Keunwoo Kim", "Rouwaida Kanj", "Ajay N. Bhoj", "Matthew M. Ziegler", "Phil Oldiges", "Pranita Kerber", "Robert Wong", "Terence Hook", "Sudesh Saroop", "Carl Radens", "Chun-Chen Yeh"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2313815", "OA papers": [{"PaperId": "https://openalex.org/W1973398703", "PaperTitle": "Super Fast Physics-Based Methodology for Accurate Memory Yield Prediction", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"IBM (United States)": 11.0, "American University of Beirut": 1.0}, "Authors": ["Rajiv V. Joshi", "Keunwoo Kim", "Rouwaida Kanj", "Ajay N. Bhoj", "Matthew M. Ziegler", "Phil Oldiges", "Pranita Kerber", "Robert J. Wong", "Terence B. Hook", "S. Saroop", "Carl J. Radens", "Chun-Chen Yeh"]}]}, {"DBLP title": "Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic.", "DBLP authors": ["Ing-Chao Lin", "Yu-Hung Cho", "Yi-Ming Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311300", "OA papers": [{"PaperId": "https://openalex.org/W2075144871", "PaperTitle": "Aging-Aware Reliable Multiplier Design With Adaptive Hold Logic", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Cheng Kung University": 1.0, ", Welltrend Semiconductor, Inc., Kaohsiung, Taiwan": 1.0, ", VIA Technology, Inc., New Taipei City, Taiwan": 1.0}, "Authors": ["Ing-Chao Lin", "Yu-Hung Cho", "Yiming Yang"]}]}, {"DBLP title": "A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS.", "DBLP authors": ["Yung-Hui Chung", "Jieh-Tsorng Wu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2312211", "OA papers": [{"PaperId": "https://openalex.org/W2138923007", "PaperTitle": "A 16-mW 8-Bit 1-GS/s Digital-Subranging ADC in 55-nm CMOS", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"National Taiwan University of Science and Technology": 1.0, "National Yang Ming Chiao Tung University": 1.0}, "Authors": ["Yung-Hui Chung", "Jieh-Tsorng Wu"]}]}, {"DBLP title": "Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line.", "DBLP authors": ["Chia-Yu Yao", "Yung-Hsiang Ho", "Yi-Yao Chiu", "Rong-Jyi Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2313131", "OA papers": [{"PaperId": "https://openalex.org/W2044230919", "PaperTitle": "Designing a SAR-Based All-Digital Delay-Locked Loop With Constant Acquisition Cycles Using a Resettable Delay Line", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Taiwan University of Science and Technology": 3.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Chia-Yu Yao", "Yung-Hsiang Ho", "Yi-Yao Chiu", "Rong-Jyi Yang"]}]}, {"DBLP title": "Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms.", "DBLP authors": ["Xuexin Liu", "Kuangya Zhai", "Zao Liu", "Kai He", "Sheldon X.-D. Tan", "Wenjian Yu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2309617", "OA papers": [{"PaperId": "https://openalex.org/W2123097484", "PaperTitle": "Parallel Thermal Analysis of 3-D Integrated Circuits With Liquid Cooling on CPU-GPU Platforms", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of California, Riverside": 4.0, "Tsinghua University": 2.0}, "Authors": ["Xue-Xin Liu", "Kuangya Zhai", "Zao Liu", "Kai He", "Sheldon X.-D. Tan", "Wenjian Yu"]}]}, {"DBLP title": "Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs.", "DBLP authors": ["Mohamed Tagelsir Mohammadat", "Noohul Basheer Zain Ali", "Fawnizu Azmadi Hussin", "Mark Zwolinski"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2312357", "OA papers": [{"PaperId": "https://openalex.org/W2005483337", "PaperTitle": "Resistive Open Faults Detectability Analysis and Implications for Testing Low Power Nanometric ICs", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Universiti Teknologi Petronas": 3.0, "University of Southampton": 1.0}, "Authors": ["Mohamed Tagelsir Mohammadat", "Noohul Basheer Zain Ali", "Fawnizu Azmadi Hussin", "Mark Zwolinski"]}]}, {"DBLP title": "A Synergetic Use of Bloom Filters for Error Detection and Correction.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Juan Antonio Maestro", "Marco Ottavi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311234", "OA papers": [{"PaperId": "https://openalex.org/W2077910768", "PaperTitle": "A Synergetic Use of Bloom Filters for Error Detection and Correction", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Nebrija University": 2.0, "Consorzio Interuniversitario Nazionale per l'Informatica": 1.0, "University of Rome Tor Vergata": 1.0}, "Authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Juan Antonio Maestro", "Marco Ottavi"]}]}, {"DBLP title": "An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS.", "DBLP authors": ["Yong-Hun Kim", "Young-Ju Kim", "Tae-Ho Lee", "Lee-Sup Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2314147", "OA papers": [{"PaperId": "https://openalex.org/W2062637398", "PaperTitle": "An 11.5 Gb/s 1/4th Baud-Rate CTLE and Two-Tap DFE With Boosted High Frequency Gain in 110-nm CMOS", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Yonghun Kim", "Tae-Ho Lee", "Lee-Sup Kim"]}]}, {"DBLP title": "Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311170", "OA papers": [{"PaperId": "https://openalex.org/W1999788907", "PaperTitle": "Skewed-Load Test Cubes Based on Functional Broadside Tests for a Low-Power Test Set", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS.", "DBLP authors": ["Eric P. Kim", "Daniel J. Baker", "Sriram Narayanan", "Naresh R. Shanbhag", "Douglas L. Jones"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2311318", "OA papers": [{"PaperId": "https://openalex.org/W2013296811", "PaperTitle": "A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Eric H. Kim", "Daniel J. Baker", "Sriram Narayanan", "Naresh R. Shanbhag", "Douglas L. Jones"]}]}, {"DBLP title": "Arithmetic-Based Binary-to-RNS Converter Modulo {2n\u00b1k} for jn-bit Dynamic Range.", "DBLP authors": ["Pedro Miguens Matutino", "Ricardo Chaves", "Leonel Sousa"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2314174", "OA papers": [{"PaperId": "https://openalex.org/W1931129436", "PaperTitle": "Arithmetic-Based Binary-to-RNS Converter Modulo &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;${\\{2^{n}{\\pm}k\\}}$ &lt;/tex-math&gt;&lt;/inline-formula&gt; for &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$jn$ &lt;/tex-math&gt;&lt;/inline-formula&gt;-bit Dynamic Range", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Instituto Polit\u00e9cnico de Lisboa": 0.3333333333333333, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.3333333333333333, "University of Lisbon": 1.3333333333333333}, "Authors": ["Pedro Miguens Matutino", "Ricardo Chaves", "Leonel Sousa"]}]}, {"DBLP title": "Unipolar Logic Gates Based on Spatial Wave-Function Switched FETs.", "DBLP authors": ["Supriya Karmakar", "John A. Chandy", "Faquir C. Jain"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2320912", "OA papers": [{"PaperId": "https://openalex.org/W2153469416", "PaperTitle": "Unipolar Logic Gates Based on Spatial Wave-Function Switched FETs", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Intel (United States)": 0.5, "University of Connecticut": 2.5}, "Authors": ["Supriya Karmakar", "Chandy C. John", "Faquir C. Jain"]}]}, {"DBLP title": "Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path.", "DBLP authors": ["Zhengfan Xia", "Masanori Hariyama", "Michitaka Kameyama"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2314685", "OA papers": [{"PaperId": "https://openalex.org/W2050441939", "PaperTitle": "Asynchronous Domino Logic Pipeline Design Based on Constructed Critical Data Path", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tohoku University": 3.0}, "Authors": ["Zhengfan Xia", "Masanori Hariyama", "Michitaka Kameyama"]}]}, {"DBLP title": "Flexible Low Complexity Uniform and Nonuniform Digital Filter Banks With High Frequency Resolution for Multistandard Radios.", "DBLP authors": ["Abhishek Ambede", "Smitha K. G.", "A. Prasad Vinod"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2317811", "OA papers": [{"PaperId": "https://openalex.org/W2052232450", "PaperTitle": "Flexible Low Complexity Uniform and Nonuniform Digital Filter Banks With High Frequency Resolution for Multistandard Radios", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Nanyang Technological University": 3.0}, "Authors": ["Abhishek Ambede", "K. G. Smitha", "A. P. Vinod"]}]}, {"DBLP title": "Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks.", "DBLP authors": ["Hooman Jarollahi", "Vincent Gripon", "Naoya Onizawa", "Warren J. Gross"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2316733", "OA papers": [{"PaperId": "https://openalex.org/W2062279934", "PaperTitle": "Algorithm and Architecture for a Low-Power Content-Addressable Memory Based on Sparse Clustered Networks", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"McGill University": 1.0}, "Authors": ["Hooman Jarollahi", "Vincent Gripon", "Naoya Onizawa", "Warren J. Gross"]}]}, {"DBLP title": "A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks.", "DBLP authors": ["Guoyue Jiang", "Zhaolin Li", "Fang Wang", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2318374", "OA papers": [{"PaperId": "https://openalex.org/W1965379144", "PaperTitle": "A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 1.0}, "Authors": ["Guoyue Jiang", "Zhaolin Li", "Fang Wang", "Shaojun Wei"]}]}, {"DBLP title": "An Inter/Intra-Chip Optical Network for Manycore Processors.", "DBLP authors": ["Xiaowen Wu", "Jiang Xu", "Yaoyao Ye", "Xuan Wang", "Mahdi Nikdast", "Zhehui Wang", "Zhe Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2319089", "OA papers": [{"PaperId": "https://openalex.org/W2070823312", "PaperTitle": "An Inter/Intra-Chip Optical Network for Manycore Processors", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Hong Kong University of Science and Technology": 6.0}, "Authors": ["Xiaowen Wu", "Jiang Xu", "Yaoyao Ye", "Xuan Wang", "Mahdi Nikdast", "Zhehui Wang"]}]}, {"DBLP title": "A 65 nm Cryptographic Processor for High Speed Pairing Computation.", "DBLP authors": ["Jun Han", "Yang Li", "Zhiyi Yu", "Xiaoyang Zeng"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2316514", "OA papers": [{"PaperId": "https://openalex.org/W2135119042", "PaperTitle": "A 65 nm Cryptographic Processor for High Speed Pairing Computation", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Fudan University": 4.0}, "Authors": ["Jun Han", "Yan Li", "Zhiyi Yu", "Xiaoyang Zeng"]}]}, {"DBLP title": "Randomized Multitopology Logic Against Differential Power Analysis.", "DBLP authors": ["Moshe Avital", "Hadar Dagan", "Osnat Keren", "Alexander Fish"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2320154", "OA papers": [{"PaperId": "https://openalex.org/W1964808141", "PaperTitle": "Randomized Multitopology Logic Against Differential Power Analysis", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Bar-Ilan University": 4.0}, "Authors": ["Moshe Avital", "Hadar Dagan", "Osnat Keren", "Alexander Fish"]}]}, {"DBLP title": "A Reconfigurable 2\u00d72.5\u00d73\u00d74\u00d7 SC DC-DC Regulator With Fixed On-Time Control for Transcutaneous Power Transmission.", "DBLP authors": ["Hoi Lee", "Zhe Hua", "Xiwen Zhang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2315158", "OA papers": [{"PaperId": "https://openalex.org/W2204057988", "PaperTitle": "A Reconfigurable $2\\times/2.5\\times/3\\times/4\\times$ SC DC\u2013DC Regulator With Fixed On-Time Control for Transcutaneous Power Transmission", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"The University of Texas at Dallas": 3.0}, "Authors": ["Hoi Lee", "Zhe Hua", "Xiwen Zhang"]}]}, {"DBLP title": "Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors.", "DBLP authors": ["Ruzica Jevtic", "Hanh-Phuc Le", "Milovan Blagojevic", "Stevo Bailey", "Krste Asanovic", "Elad Alon", "Borivoje Nikolic"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2316919", "OA papers": [{"PaperId": "https://openalex.org/W2138852229", "PaperTitle": "Per-Core DVFS With Switched-Capacitor Converters for Energy Efficiency in Manycore Processors", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Technical University of Madrid": 0.5, "University of California, Berkeley": 5.333333333333333, "ON Semiconductor (United States)": 0.5, "Institut Sup\u00e9rieur d'\u00c9lectronique de Paris": 0.3333333333333333, "STMicroelectronics (France)": 0.3333333333333333}, "Authors": ["Ruzica Jevtic", "Hanh-Phuc Le", "Milovan Blagojevic", "Stevo Bailey", "Krste Asanovic", "Elad Alon", "Borivoje Nikolic"]}]}, {"DBLP title": "Leveraging Hotspots and Improving Chip Reliability via Carbon Nanotube Grid Thermal Structure.", "DBLP authors": ["Hao Liang", "Wei Zhang", "Jiale Huang", "Shengqi Yang", "Pallav Gupta"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2321182", "OA papers": [{"PaperId": "https://openalex.org/W1978630061", "PaperTitle": "Leveraging Hotspots and Improving Chip Reliability via Carbon Nanotube Grid Thermal Structure", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, ", NVIDIA Semiconductor Technology Corporation, Shanghai, China": 1.0, "Beijing University of Technology": 1.0, "Intel (United States)": 1.0}, "Authors": ["Hao Liang", "Wei Zhang", "Jiale Huang", "Sheng-Qi Yang", "Pallav Gupta"]}]}, {"DBLP title": "Impact of Bias Temperature Instability on Soft Error Susceptibility.", "DBLP authors": ["Daniele Rossi", "Martin Oma\u00f1a", "Cecilia Metra", "Alessandro Paccagnella"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2320307", "OA papers": [{"PaperId": "https://openalex.org/W2042689564", "PaperTitle": "Impact of Bias Temperature Instability on Soft Error Susceptibility", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Bologna": 3.0, "University of Padua": 1.0}, "Authors": ["Daniele Rossi", "Martin Omana", "Cecilia Metra", "Alessandro Paccagnella"]}]}, {"DBLP title": "Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory.", "DBLP authors": ["Heechai Kang", "Jisu Kim", "Hanwool Jeong", "Younghwi Yang", "Seong-Ook Jung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2321897", "OA papers": [{"PaperId": "https://openalex.org/W2123592628", "PaperTitle": "Architecture-Aware Analytical Yield Model for Read Access in Static Random Access Memory", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Yonsei University": 5.0}, "Authors": ["Heechai Kang", "Sun-Uk Kim", "Hanwool Jeong", "Young Yang", "Seong-Ook Jung"]}]}, {"DBLP title": "A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs.", "DBLP authors": ["Ming-Chiuan Su", "Shyh-Jye Jou", "Wei-Zen Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2314740", "OA papers": [{"PaperId": "https://openalex.org/W2032224285", "PaperTitle": "A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0}, "Authors": ["Ming-Chiuan Su", "Shyh-Jye Jou", "Wei-Zen Chen"]}]}, {"DBLP title": "Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL.", "DBLP authors": ["Bo Zhao", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2317710", "OA papers": [{"PaperId": "https://openalex.org/W1983378137", "PaperTitle": "Supply-Noise Interactions Among Submodules Inside a Charge-Pump PLL", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Bo Zhao", "Huazhong Yang"]}]}, {"DBLP title": "Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL.", "DBLP authors": ["Fareena Saqib", "Dylan Ismari", "Charles Lamech", "Jim Plusquellic"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2318307", "OA papers": [{"PaperId": "https://openalex.org/W2045862551", "PaperTitle": "Within-Die Delay Variation Measurement and Power Transient Analysis Using REBEL", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of New Mexico": 3.0, "Intel (United States)": 1.0}, "Authors": ["Fareena Saqib", "Dylan Ismari", "Charles Lamech", "Jim Plusquellic"]}]}, {"DBLP title": "A Digital Frequency Multiplication Technique for Energy Efficient Transmitters.", "DBLP authors": ["R. R. Manikandan", "Abhishek Kumar", "Bharadwaj Amrutur"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2315232", "OA papers": [{"PaperId": "https://openalex.org/W2052789460", "PaperTitle": "A Digital Frequency Multiplication Technique for Energy Efficient Transmitters", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Indian Institute of Science Bangalore": 2.0, "Indian Institute of Technology Madras": 1.0}, "Authors": ["Manikandan R", "Abhishek Kumar", "Bharadwaj Amrutur"]}]}, {"DBLP title": "A Supply Voltage and Temperature Variation-Tolerant Relaxation Oscillator for Biomedical Systems Based on Dynamic Threshold and Switched Resistors.", "DBLP authors": ["Zhentao Xu", "Wei Wang", "Ning Ning", "Wei Meng Lim", "Yang Liu", "Qi Yu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2317722", "OA papers": [{"PaperId": "https://openalex.org/W2003336818", "PaperTitle": "A Supply Voltage and Temperature Variation-Tolerant Relaxation Oscillator for Biomedical Systems Based on Dynamic Threshold and Switched Resistors", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"National Engineering Research Center of Electromagnetic Radiation Control Materials": 2.5, "University of Electronic Science and Technology of China": 2.5, "Nanyang Technological University": 1.0}, "Authors": ["Zhentao Xu", "Wei Wang", "Ning Ning", "Wei Meng Lim", "Yang Liu", "Qi Yu"]}]}, {"DBLP title": "A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With 4\u00d7 Oversampling.", "DBLP authors": ["Jung-Mao Lin", "Ching-Yuan Yang", "Hsin-Ming Wu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2316553", "OA papers": [{"PaperId": "https://openalex.org/W2011158600", "PaperTitle": "A 2.5-Gb/s DLL-Based Burst-Mode Clock and Data Recovery Circuit With <inline-formula> <tex-math notation=\"LaTeX\">$4\\times$ </tex-math></inline-formula> Oversampling", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Chung Hsing University": 3.0}, "Authors": ["Jun Lin", "Ching-Yuan Yang", "Hsin-Ming Wu"]}]}, {"DBLP title": "All Digital Energy Sensing for Minimum Energy Tracking.", "DBLP authors": ["Sagar Venkatesh Gubbi", "Bharadwaj Amrutur"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2320304", "OA papers": [{"PaperId": "https://openalex.org/W2138692171", "PaperTitle": "All Digital Energy Sensing for Minimum Energy Tracking", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Science Bangalore": 2.0}, "Authors": ["Sagar Venkatesh Gubbi", "Bharadwaj Amrutur"]}]}, {"DBLP title": "Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification.", "DBLP authors": ["Debasri Saha", "Susmita Sur-Kolay"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2322138", "OA papers": [{"PaperId": "https://openalex.org/W2009258692", "PaperTitle": "Watermarking in Hard Intellectual Property for Pre-Fab and Post-Fab Verification", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Calcutta": 1.0, "Indian Statistical Institute": 1.0}, "Authors": ["Debasri Saha", "Susmita Sur-Kolay"]}]}, {"DBLP title": "Accelerating Scalar Conversion for Koblitz Curve Cryptoprocessors on Hardware Platforms.", "DBLP authors": ["Sujoy Sinha Roy", "Junfeng Fan", "Ingrid Verbauwhede"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2321282", "OA papers": [{"PaperId": "https://openalex.org/W2089927003", "PaperTitle": "Accelerating Scalar Conversion for Koblitz Curve Cryptoprocessors on Hardware Platforms", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"KU Leuven": 1.5, "iMinds": 1.5}, "Authors": ["Sujoy Sinha Roy", "Junfeng Fan", "Ingrid Verbauwhede"]}]}, {"DBLP title": "Obfuscating DSP Circuits via High-Level Transformations.", "DBLP authors": ["Yingjie Lao", "Keshab K. Parhi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2323976", "OA papers": [{"PaperId": "https://openalex.org/W2067937469", "PaperTitle": "Obfuscating DSP Circuits via High-Level Transformations", "Year": 2015, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Yingjie Lao", "Keshab K. Parhi"]}]}, {"DBLP title": "SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection.", "DBLP authors": ["Yu Zheng", "Xinmu Wang", "Swarup Bhunia"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2326556", "OA papers": [{"PaperId": "https://openalex.org/W1995505545", "PaperTitle": "SACCI: Scan-Based Characterization Through Clock Phase Sweep for Counterfeit Chip Detection", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Case Western Reserve University": 2.0, "Qualcomm (United States)": 1.0}, "Authors": ["Yu Zheng", "Xinmu Wang", "Swarup Bhunia"]}]}, {"DBLP title": "Revisiting Central Limit Theorem: Accurate Gaussian Random Number Generation in VLSI.", "DBLP authors": ["Jamshaid Sarwar Malik", "Ahmed Hemani", "Jameel Nawaz Malik", "Ben Slimane", "Nasirud Din Gohar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2322573", "OA papers": [{"PaperId": "https://openalex.org/W2093759883", "PaperTitle": "Revisiting Central Limit Theorem: Accurate Gaussian Random Number Generation in VLSI", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Jamshaid Sarwar Malik", "Ahmed Hemani", "Jameel Malik", "Ben Silmane", "Nasirud Din Gohar"]}]}, {"DBLP title": "Range Unlimited Delay-Interleaving and -Recycling Clock Skew Compensation and Duty-Cycle Correction Circuit.", "DBLP authors": ["Yi-Ming Wang", "Shih-Nung Wei"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2320761", "OA papers": [{"PaperId": "https://openalex.org/W1993409758", "PaperTitle": "Range Unlimited Delay-Interleaving and -Recycling Clock Skew Compensation and Duty-Cycle Correction Circuit", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Chi Nan University": 1.0, "National Chung Cheng University": 1.0}, "Authors": ["Yiming Wang", "Shih-Nung Wei"]}]}, {"DBLP title": "Three-Dimensional Chips Can Be Cool: Thermal Study of VeSFET-Based 3-D Chips.", "DBLP authors": ["Xiang Qiu", "Malgorzata Marek-Sadowska", "Wojciech P. Maly"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2325551", "OA papers": [{"PaperId": "https://openalex.org/W2085865037", "PaperTitle": "Three-Dimensional Chips Can Be Cool: Thermal Study of VeSFET-Based 3-D Chips", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, Santa Barbara": 2.0, "Carnegie Mellon University": 1.0}, "Authors": ["Xiang Qiu", "Malgorzata Marek-Sadowska", "Wojciech Maly"]}]}, {"DBLP title": "Data Remapping for Static NUCA in Degradable Chip Multiprocessors.", "DBLP authors": ["Ying Wang", "Lei Zhang", "Yinhe Han", "Huawei Li", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2325933", "OA papers": [{"PaperId": "https://openalex.org/W2036297401", "PaperTitle": "Data Remapping for Static NUCA in Degradable Chip Multiprocessors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5}, "Authors": ["Ying Wang", "Lei Zhang", "Yinhe Han", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Fine-Grained Fast Field-Programmable Gate Array Scrubbing.", "DBLP authors": ["Gabriel Luca Nazar", "Leonardo Pereira Santos", "Luigi Carro"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2330742", "OA papers": [{"PaperId": "https://openalex.org/W2086186542", "PaperTitle": "Fine-Grained Fast Field-Programmable Gate Array Scrubbing", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Federal University of Rio Grande do Sul": 2.0, "Federal Institute of Rio Grande do Sul": 1.0}, "Authors": ["Gabriel L. Nazar", "Leonardo S. Santos", "Luigi Carro"]}]}, {"DBLP title": "An I/O Efficient Model Checking Algorithm for Large-Scale Systems.", "DBLP authors": ["Lijun Wu", "Huijia Huang", "Kaile Su", "Shaowei Cai", "Xiaosong Zhang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2330061", "OA papers": [{"PaperId": "https://openalex.org/W2024495265", "PaperTitle": "An I/O Efficient Model Checking Algorithm for Large-Scale Systems", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Queensland": 0.3333333333333333, "University of Electronic Science and Technology of China": 2.333333333333333, "Queensland University of Technology": 0.3333333333333333, "Griffith University": 1.0, "Chinese Academy of Sciences": 0.3333333333333333, "Data61": 0.3333333333333333, "Institute of Software": 0.3333333333333333}, "Authors": ["Lijun Wu", "Huijia Huang", "Kaile Su", "Shaowei Cai", "Xiaosong Zhang"]}]}, {"DBLP title": "Built-in Self-Calibration and Digital-Trim Technique for 14-Bit SAR ADCs Achieving \u00b11 LSB INL.", "DBLP authors": ["Shankar Thirunakkarasu", "Bertan Bakkaloglu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2321761", "OA papers": [{"PaperId": "https://openalex.org/W2080210941", "PaperTitle": "Built-in Self-Calibration and Digital-Trim Technique for 14-Bit SAR ADCs Achieving \u00b11 LSB INL", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"RF Mixed Signal Group, Broadcom Corporation, Austin, TX, USA": 1.0, "Arizona State University": 1.0}, "Authors": ["Shankar Thirunakkarasu", "Bertan Bakkaloglu"]}]}, {"DBLP title": "A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process.", "DBLP authors": ["Luis Henrique de Carvalho Ferreira", "Sameer R. Sonkusale"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2330698", "OA papers": [{"PaperId": "https://openalex.org/W1994062898", "PaperTitle": "A 0.25-V 28-nW 58-dB Dynamic Range Asynchronous Delta Sigma Modulator in 130-nm Digital CMOS Process", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Federal University of Itajub\u00e1": 1.0, "Tufts University": 1.0}, "Authors": ["Luis Ferreira", "Sameer Sonkusale"]}]}, {"DBLP title": "A New Efficiency-Improvement Low-Ripple Charge-Pump Boost Converter Using Adaptive Slope Generator With Hysteresis Voltage Comparison Techniques.", "DBLP authors": ["Yuh-Shyan Hwang", "Yi-Tsen Ku", "An Liu", "Chia-Hsuan Chen", "Jiann-Jong Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2331315", "OA papers": [{"PaperId": "https://openalex.org/W2026582395", "PaperTitle": "A New Efficiency-Improvement Low-Ripple Charge-Pump Boost Converter Using Adaptive Slope Generator With Hysteresis Voltage Comparison Techniques", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taipei University of Technology": 5.0}, "Authors": ["Yuh-Shyan Hwang", "Yi-Tsen Ku", "An Liu", "Chia-Hsuan Chen", "Jiann-Jong Chen"]}]}, {"DBLP title": "A 0.1-6.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS.", "DBLP authors": ["Yun Yin", "Baoyong Chi", "Zhigang Sun", "Xinwang Zhang", "Zhihua Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2330256", "OA papers": [{"PaperId": "https://openalex.org/W2015958486", "PaperTitle": "A 0.1\u20136.0-GHz Dual-Path SDR Transmitter Supporting Intraband Carrier Aggregation in 65-nm CMOS", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tsinghua University": 2.0, "Institute of Microelectronics": 2.0, ", Huada Electronic Design Company, Ltd., Bejing, China": 1.0}, "Authors": ["Yun Yin", "Baoyong Chi", "Zhigang Sun", "Xinwang Zhang", "Zhihua Wang"]}]}, {"DBLP title": "A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist.", "DBLP authors": ["Chien-Yu Lu", "Ching-Te Chuang", "Shyh-Jye Jou", "Ming-Hsien Tu", "Ya-Ping Wu", "Chung-Ping Huang", "Paul-Sen Kan", "Huan-Shun Huang", "Kuen-Di Lee", "Yung-Shin Kao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2318518", "OA papers": [{"PaperId": "https://openalex.org/W2086651097", "PaperTitle": "A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"National Yang Ming Chiao Tung University": 3.0, "Faraday Technology (Taiwan)": 7.0}, "Authors": ["Chien-Yu Lu", "Ching-Te Chuang", "Shyh-Jye Jou", "Ming-Hsien Tu", "Yaping Wu", "Chung-Ping Huang", "Paul-Sen Kan", "Huan-Shun Huang", "Kuen Yong Lee", "Yung-Shin Kao"]}]}, {"DBLP title": "Design of Efficient Content Addressable Memories in High-Performance FinFET Technology.", "DBLP authors": ["Debajit Bhattacharya", "Ajay N. Bhoj", "Niraj K. Jha"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2319192", "OA papers": [{"PaperId": "https://openalex.org/W2068604888", "PaperTitle": "Design of Efficient Content Addressable Memories in High-Performance FinFET Technology", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Princeton University": 3.0}, "Authors": ["D. Bhattacharya", "Ajay N. Bhoj", "Niraj K. Jha"]}]}, {"DBLP title": "A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes.", "DBLP authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Adrian Evans", "Juan Antonio Maestro"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2319291", "OA papers": [{"PaperId": "https://openalex.org/W2067829530", "PaperTitle": "A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Nebrija University": 2.0, "University of Rome Tor Vergata": 1.0, "Amplitude Technologies (France)": 1.0}, "Authors": ["Pedro Reviriego", "Salvatore Pontarelli", "Adrian Evans", "Juan Antonio Maestro"]}]}, {"DBLP title": "A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT.", "DBLP authors": ["Ze-ke Wang", "Xue Liu", "Bingsheng He", "Feng Yu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2319335", "OA papers": [{"PaperId": "https://openalex.org/W2119329660", "PaperTitle": "A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT", "Year": 2015, "CitationCount": 51, "EstimatedCitation": 51, "Affiliations": {"Nanyang Technological University": 1.5, "Zhejiang University": 0.5, "Northeastern University": 1.0, "Zhejiang University of Technology": 1.0}, "Authors": ["Zeke Wang", "Xue Liu", "Bingsheng He", "Feng Yu"]}]}, {"DBLP title": "A Highly-Scalable Analog Equalizer Using a Tunable and Current-Reusable for 10-Gb/s I/O Links.", "DBLP authors": ["Yong Chen", "Pui-In Mak", "Yan Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2318733", "OA papers": [{"PaperId": "https://openalex.org/W2114187116", "PaperTitle": "A Highly-Scalable Analog Equalizer Using a Tunable and Current-Reusable for 10-Gb/s I/O Links", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Institute of Microelectronics": 1.0, "Tsinghua University": 1.0, "City University of Macau": 1.0}, "Authors": ["Yong Chen", "Pui-In Mak", "Yan Wang"]}]}, {"DBLP title": "A Low-Cost Low-Power All-Digital Spread-Spectrum Clock Generator.", "DBLP authors": ["Ching-Che Chung", "Duo Sheng", "Wei-Da Ho"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2318753", "OA papers": [{"PaperId": "https://openalex.org/W2094813099", "PaperTitle": "A Low-Cost Low-Power All-Digital Spread-Spectrum Clock Generator", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Chung Cheng University": 2.0, "Fu Jen Catholic University": 1.0}, "Authors": ["Ching-Che Chung", "Duo Sheng", "Wei Hua Ho"]}]}, {"DBLP title": "A Forwarded Clock Receiver Based on Injection-Locked Oscillator With AC-Coupled Clock Multiplication Unit in 0.13~\u00b5m CMOS.", "DBLP authors": ["Young-Ju Kim", "Sang-Hye Chung", "Lee-Sup Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2318755", "OA papers": [{"PaperId": "https://openalex.org/W2196687124", "PaperTitle": "A Forwarded Clock Receiver Based on Injection-Locked Oscillator With AC-Coupled Clock Multiplication Unit in <inline-formula> <tex-math notation=\"LaTeX\">$0.13~\\boldsymbol {\\mu } $ </tex-math></inline-formula>m CMOS", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Korea Advanced Institute of Science and Technology": 3.0}, "Authors": ["Young Ho Kim", "Sang-Hye Chung", "Lee-Sup Kim"]}]}, {"DBLP title": "Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors.", "DBLP authors": ["Josep Rius"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2332189", "OA papers": [{"PaperId": "https://openalex.org/W2127158262", "PaperTitle": "Supply Noise and Impedance of On-Chip Power Distribution Networks in ICs With Nonuniform Power Consumption and Interblock Decoupling Capacitors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 1.0}, "Authors": ["Josep Rius"]}]}, {"DBLP title": "MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications.", "DBLP authors": ["Somnath Paul", "Aswin Raghav Krishna", "Wenchao Qian", "Robert Karam", "Swarup Bhunia"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2332538", "OA papers": [{"PaperId": "https://openalex.org/W2015558226", "PaperTitle": "MAHA: An Energy-Efficient Malleable Hardware Accelerator for Data-Intensive Applications", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 1.0, "Case Western Reserve University": 4.0}, "Authors": ["Somnath Paul", "Aswin Krishna", "Wenchao Qian", "Robert Karam", "Swarup Bhunia"]}]}, {"DBLP title": "Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management.", "DBLP authors": ["Ali Mirtar", "Sujit Dey", "Anand Raghunathan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333741", "OA papers": [{"PaperId": "https://openalex.org/W1986308646", "PaperTitle": "Joint Work and Voltage/Frequency Scaling for Quality-Optimized Dynamic Thermal Management", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"University of California, San Diego": 2.0, "Purdue University West Lafayette": 1.0}, "Authors": ["Ali Mirtar", "Sujit Dey", "Anand Raghunathan"]}]}, {"DBLP title": "Modeling and Detection of Hotspot in Shaded Photovoltaic Cells.", "DBLP authors": ["Daniele Rossi", "Martin Oma\u00f1a", "Daniele Giaffreda", "Cecilia Metra"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333064", "OA papers": [{"PaperId": "https://openalex.org/W2084319745", "PaperTitle": "Modeling and Detection of Hotspot in Shaded Photovoltaic Cells", "Year": 2015, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"University of Bologna": 4.0}, "Authors": ["Daniele Rossi", "Martin Omana", "Daniele Giaffreda", "Cecilia Metra"]}]}, {"DBLP title": "Eleven Ways to Boost Your Synchronizer.", "DBLP authors": ["Salomon Beer", "Ran Ginosar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2331331", "OA papers": [{"PaperId": "https://openalex.org/W2047779031", "PaperTitle": "Eleven Ways to Boost Your Synchronizer", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Salomon Beer", "Ran Ginosar"]}]}, {"DBLP title": "Scan Test Bandwidth Management for Ultralarge-Scale System-on-Chip Architectures.", "DBLP authors": ["Wu-Tung Cheng", "Yan Dong", "Grady Giles", "Yu Huang", "Jakub Janicki", "Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2332469", "OA papers": [{"PaperId": "https://openalex.org/W1978869809", "PaperTitle": "Scan Test Bandwidth Management for Ultralarge-Scale System-on-Chip Architectures", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Mentor Graphics Corporation , Wilsonville, OR, USA": 6.0, "Advanced Micro Devices (United States)": 2.0, "Pozna\u0144 University of Technology": 2.0}, "Authors": ["Wu-Tung Cheng", "Yan Dong", "Grady Gilles", "Yu Huang", "Jakub Janicki", "Mark Kassab", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Janusz Rajski", "Jerzy Tyszer"]}]}, {"DBLP title": "Low-Power Programmable PRPG With Test Compression Capabilities.", "DBLP authors": ["Michal Filipek", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Benoit Nadeau-Dostie", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2332465", "OA papers": [{"PaperId": "https://openalex.org/W2063461655", "PaperTitle": "Low-Power Programmable PRPG With Test Compression Capabilities", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Pozna\u0144 University of Technology": 3.0, "Mentor Technologies": 4.0}, "Authors": ["Michal Filipek", "Grzegorz Mrugalski", "Nilanjan Mukherjee", "Benoit Nadeau-Dostie", "Janusz Rajski", "Jedrzej Solecki", "Jerzy Tyszer"]}]}, {"DBLP title": "Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs.", "DBLP authors": ["Marcelo Ruaro", "Everton Alceu Carara", "Fernando Gehm Moraes"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2331135", "OA papers": [{"PaperId": "https://openalex.org/W2061690691", "PaperTitle": "Runtime Adaptive Circuit Switching and Flow Priority in NoC-Based MPSoCs", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Pontifical Catholic University of Rio Grande do Sul": 2.0, "Universidade Federal de Santa Maria": 1.0}, "Authors": ["Marcelo Ruaro", "Everton Alceu Carara", "Fernando Moraes"]}]}, {"DBLP title": "An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-\ud835\udd4dDD CMOS/SIMOX Techniques.", "DBLP authors": ["Nobutaro Shibata", "Yusuke Ohtomo", "Mika Nishisaka", "Yasuhiro Sato"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333589", "OA papers": [{"PaperId": "https://openalex.org/W2045579054", "PaperTitle": "An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mathrm{V}_{\\rm DD}$ &lt;/tex-math&gt;&lt;/inline-formula&gt; CMOS/SIMOX Techniques", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"NTT (Japan)": 4.0}, "Authors": ["Nobutaro Shibata", "Yusuke Ohtomo", "Mika Nishisaka", "Yasuhiro Sato"]}]}, {"DBLP title": "Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC.", "DBLP authors": ["Byung-Geun Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2331354", "OA papers": [{"PaperId": "https://openalex.org/W1984799911", "PaperTitle": "Power and Bandwidth Scalable 10-b 30-MS/s SAR ADC", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Gwangju Institute of Science and Technology": 1.0}, "Authors": ["Byung-Geun Lee"]}]}, {"DBLP title": "A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique.", "DBLP authors": ["Mahdi Parvizi", "Karim Allidina", "Mourad N. El-Gamal"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334642", "OA papers": [{"PaperId": "https://openalex.org/W1978112103", "PaperTitle": "A Sub-mW, Ultra-Low-Voltage, Wideband Low-Noise Amplifier Design Technique", "Year": 2015, "CitationCount": 88, "EstimatedCitation": 88, "Affiliations": {"McGill University": 3.0}, "Authors": ["Mahdi Parvizi", "Mohannad Y. Elsayed", "Mourad N. El-Gamal"]}]}, {"DBLP title": "High-Frequency CMOS Active Inductor: Design Methodology and Noise Analysis.", "DBLP authors": ["Domenico Zito", "Domenico Pepe", "Alessandro Fonte"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2332277", "OA papers": [{"PaperId": "https://openalex.org/W2072941002", "PaperTitle": "High-Frequency CMOS Active Inductor: Design Methodology and Noise Analysis", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University College Cork": 1.0, "Tyndall National Institute, Cork, IRELAND": 1.0, "University of Pisa": 0.5, "STMicroelectronics (Italy)": 0.5}, "Authors": ["Domenico Zito", "Domenico Pepe", "A. Fonte"]}]}, {"DBLP title": "Frequency-Tuning Negative-Conductance Boosted Structure and Applications for Low-Voltage Low-Power Wide-Tuning-Range VCO.", "DBLP authors": ["To-Po Wang", "Shih-Yu Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333692", "OA papers": [{"PaperId": "https://openalex.org/W2050604599", "PaperTitle": "Frequency-Tuning Negative-Conductance Boosted Structure and Applications for Low-Voltage Low-Power Wide-Tuning-Range VCO", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"National Taipei University of Technology": 2.0}, "Authors": ["To-Po Wang", "Shih-Yu Wang"]}]}, {"DBLP title": "A CMOS PWM Transceiver Using Self-Referenced Edge Detection.", "DBLP authors": ["Kiichi Niitsu", "Yusuke Osawa", "Naohiro Harigai", "Daiki Hirabayashi", "Osamu Kobayashi", "Takahiro J. Yamaguchi", "Haruo Kobayashi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2321393", "OA papers": [{"PaperId": "https://openalex.org/W2146979290", "PaperTitle": "A CMOS PWM Transceiver Using Self-Referenced Edge Detection", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nagoya University": 1.0, "Gunma University": 4.0, ", STARC, Yokohama, Japan": 1.0, "Advantest (Japan)": 1.0}, "Authors": ["Kiichi Niitsu", "Yusuke Osawa", "Naohiro Harigai", "Daiki Hirabayashi", "Osamu Kobayashi", "Takahiro Yamaguchi", "Haruo Kobayashi"]}]}, {"DBLP title": "An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation.", "DBLP authors": ["Indranil Hatai", "Indrajit Chakrabarti", "Swapna Banerjee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2321171", "OA papers": [{"PaperId": "https://openalex.org/W1883708058", "PaperTitle": "An Efficient VLSI Architecture of a Reconfigurable Pulse-Shaping FIR Interpolation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Indranil Hatai", "Indrajit Chakrabarti", "Swapna Banerjee"]}]}, {"DBLP title": "A Fast Transient Response Flying-Capacitor Buck-Boost Converter Utilizing Pseudocurrent Dynamic Acceleration Techniques.", "DBLP authors": ["Yuh-Shyan Hwang", "An Liu", "Yi-Tsen Ku", "Yuan-Bo Chang", "Jiann-Jong Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2323313", "OA papers": [{"PaperId": "https://openalex.org/W1824018363", "PaperTitle": "A Fast Transient Response Flying-Capacitor Buck-Boost Converter Utilizing Pseudocurrent Dynamic Acceleration Techniques", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taipei University of Technology": 5.0}, "Authors": ["Yuh-Shyan Hwang", "An Liu", "Yi-Tsen Ku", "Yuan-Bo Chang", "Jiann-Jong Chen"]}]}, {"DBLP title": "On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ.", "DBLP authors": ["Ke Chen", "Jie Han", "Fabrizio Lombardi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2322511", "OA papers": [{"PaperId": "https://openalex.org/W2032285114", "PaperTitle": "On the Nonvolatile Performance of Flip-Flop/SRAM Cells With a Single MTJ", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Northeastern University": 2.0, "University of Alberta": 1.0}, "Authors": ["Ke Chen", "Jie Han", "Fabrizio Lombardi"]}]}, {"DBLP title": "True-Damage-Aware Enumerative Coding for Improving nand Flash Memory Endurance.", "DBLP authors": ["Jiangpeng Li", "Kai Zhao", "Jun Ma", "Tong Zhang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2332099", "OA papers": [{"PaperId": "https://openalex.org/W1975809804", "PaperTitle": "True-Damage-Aware Enumerative Coding for Improving <sc>nand</sc> Flash Memory Endurance", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shanghai Jiao Tong University": 2.0, "Rensselaer Polytechnic Institute": 2.0}, "Authors": ["Jiangpeng Li", "Kai Zhao", "Jun Ma", "Tong Zhang"]}]}, {"DBLP title": "Read Performance: The Newest Barrier in Scaled STT-RAM.", "DBLP authors": ["Yaojun Zhang", "Yong Li", "Zhenyu Sun", "Hai Li", "Yiran Chen", "Alex K. Jones"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2326797", "OA papers": [{"PaperId": "https://openalex.org/W2084486220", "PaperTitle": "Read Performance: The Newest Barrier in Scaled STT-RAM", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Pittsburgh": 6.0}, "Authors": ["Shao-Liang Chen", "Yong Li", "Zhenyu Sun", "Hai Li", "Yi Chen", "Alex K. Jones"]}]}, {"DBLP title": "Demystifying Iddq Data With Process Variation for Automatic Chip Classification.", "DBLP authors": ["Chia-Ling Lynn Chang", "Charles H.-P. Wen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2326081", "OA papers": [{"PaperId": "https://openalex.org/W2121399123", "PaperTitle": "Demystifying Iddq Data With Process Variation for Automatic Chip Classification", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Chia-Ling Chang", "Charles H.-P. Wen"]}]}, {"DBLP title": "Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications.", "DBLP authors": ["Srinivasan Narayanamoorthy", "Hadi Asghari Moghaddam", "Zhenhong Liu", "Taejoon Park", "Nam Sung Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333366", "OA papers": [{"PaperId": "https://openalex.org/W2065359960", "PaperTitle": "Energy-Efficient Approximate Multiplication for Digital Signal Processing and Classification Applications", "Year": 2015, "CitationCount": 124, "EstimatedCitation": 124, "Affiliations": {"University of Wisconsin\u2013Madison": 4.0, "Daegu Gyeongbuk Institute of Science and Technology": 1.0}, "Authors": ["Srinivasan Narayanamoorthy", "Hadi Fathi Moghaddam", "Liu Zhenhong", "Taejoon Park", "Nam Kim"]}]}, {"DBLP title": "Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment.", "DBLP authors": ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333691", "OA papers": [{"PaperId": "https://openalex.org/W1981069199", "PaperTitle": "Scan Chain Masking for Diagnosis of Multiple Chain Failures in a Space Compaction Environment", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Synopsys India pvt ltd,Bangalore,India": 1.0, "Indian Institute of Technology Kharagpur": 2.0, "Synopsys (United States)": 1.0}, "Authors": ["Subhadip Kundu", "Santanu Chattopadhyay", "Indranil Sengupta", "Rohit Kapur"]}]}, {"DBLP title": "TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors.", "DBLP authors": ["Na Gong", "Jinhui Wang", "Shixiong Jiang", "Ramalingam Sridhar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334136", "OA papers": [{"PaperId": "https://openalex.org/W2021651623", "PaperTitle": "TM-RF: Aging-Aware Power-Efficient Register File Design for Modern Microprocessors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"North Dakota State University": 1.0, "Beijing University of Technology": 1.0, "University at Buffalo, State University of New York": 2.0}, "Authors": ["Na Gong", "Jin-Hui Wang", "Shixiong Jiang", "Ramalingam Sridhar"]}]}, {"DBLP title": "A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning.", "DBLP authors": ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2337661", "OA papers": [{"PaperId": "https://openalex.org/W1998858993", "PaperTitle": "A Fault Detection and Tolerance Architecture for Post-Silicon Skew Tuning", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 3.0}, "Authors": ["Mac Y. C. Kao", "Kun-Ting Tsai", "Shih-Chieh Chang"]}]}, {"DBLP title": "PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis.", "DBLP authors": ["Chia-Chun Lin", "Susmita Sur-Kolay", "Niraj K. Jha"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2337302", "OA papers": [{"PaperId": "https://openalex.org/W2009172151", "PaperTitle": "PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis", "Year": 2015, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Synopsys (United States)": 1.0, "Indian Statistical Institute": 1.0, "Princeton University": 1.0}, "Authors": ["Chia-Chun Lin", "Susmita Sur-Kolay", "Niraj K. Jha"]}]}, {"DBLP title": "An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability.", "DBLP authors": ["Chi-Heng Yang", "Yi-Min Lin", "Hsie-Chia Chang", "Chen-Yi Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2338309", "OA papers": [{"PaperId": "https://openalex.org/W1994828163", "PaperTitle": "An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chi-Heng Yang", "Lin Yimin", "Hsie-Chia Chang", "Chen-Yi Lee"]}]}, {"DBLP title": "An Efficient SRAM Yield Analysis and Optimization Method With Adaptive Online Surrogate Modeling.", "DBLP authors": ["Jian Yao", "Zuochang Ye", "Yan Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2336851", "OA papers": [{"PaperId": "https://openalex.org/W2092101442", "PaperTitle": "An Efficient SRAM Yield Analysis and Optimization Method With Adaptive Online Surrogate Modeling", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Tsinghua University": 1.5, "Institute of Microelectronics": 1.5}, "Authors": ["Jian Yao", "Zuochang Ye", "Yan Wang"]}]}, {"DBLP title": "CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models.", "DBLP authors": ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334635", "OA papers": [{"PaperId": "https://openalex.org/W2095076490", "PaperTitle": "CACTI-IO: CACTI With OFF-Chip Power-Area-Timing Models", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Google (United States)": 1.0, "University of California, San Diego": 2.0, "Hewlett-Packard (United States)": 1.0}, "Authors": ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"]}]}, {"DBLP title": "New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies.", "DBLP authors": ["Gholamreza Shomalnasab", "Lihong Zhang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334492", "OA papers": [{"PaperId": "https://openalex.org/W2032888474", "PaperTitle": "New Analytic Model of Coupling and Substrate Capacitance in Nanometer Technologies", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Memorial University of Newfoundland": 2.0}, "Authors": ["Gholamreza Shomalnasab", "Lihong Zhang"]}]}, {"DBLP title": "A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load.", "DBLP authors": ["Tak-Jun Oh", "In-Chul Hwang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333755", "OA papers": [{"PaperId": "https://openalex.org/W2038551933", "PaperTitle": "A 110-nm CMOS 0.7-V Input Transient-Enhanced Digital Low-Dropout Regulator With 99.98% Current Efficiency at 80-mA Load", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Kangwon National University": 2.0}, "Authors": ["Tak-Jun Oh", "In-Chul Hwang"]}]}, {"DBLP title": "Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms.", "DBLP authors": ["Nuno Neves", "Nuno Sebasti\u00e3o", "David Martins de Matos", "Pedro Tom\u00e1s", "Paulo F. Flores", "Nuno Roma"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2333757", "OA papers": [{"PaperId": "https://openalex.org/W2028431438", "PaperTitle": "Multicore SIMD ASIP for Next-Generation Sequencing and Alignment Biochip Platforms", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 3.0, "University of Lisbon": 3.0}, "Authors": ["Nuno Neves", "Nuno Sebastiao", "David Martins de Matos", "Pedro Tom\u00e1s", "Paulo Flores", "Nuno Roma"]}]}, {"DBLP title": "An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset.", "DBLP authors": ["Taimur Gibran Rabuske", "Fabio Alex Rabuske", "Jorge R. Fernandes", "Cesar Ramos Rodrigues"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2337236", "OA papers": [{"PaperId": "https://openalex.org/W2031429207", "PaperTitle": "An 8-bit 0.35-V 5.04-fJ/Conversion-Step SAR ADC With Background Self-Calibration of Comparator Offset", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Institute for Systems Engineering and Computers": 1.0, "Instituto de Engenharia de Sistemas e Computadores Investiga\u00e7\u00e3o e Desenvolvimento": 1.0, "University of Lisbon": 1.0, "Universidade Federal de Santa Maria": 1.0}, "Authors": ["Taimur Rabuske", "Fabio Rabuske", "Jorge M.O. Fernandes", "C\u00e9sar Augusto Costa Rodrigues"]}]}, {"DBLP title": "A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations.", "DBLP authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2335154", "OA papers": [{"PaperId": "https://openalex.org/W2029558675", "PaperTitle": "A Holistic Analysis of Circuit Performance Variations in 3-D ICs With Thermal and TSV-Induced Stress Considerations", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Sravan K. Marella", "Sachin S. Sapatnekar"]}]}, {"DBLP title": "On the Efficacy of Through-Silicon-Via Inductors.", "DBLP authors": ["Umamaheswara Rao Tida", "Rongbo Yang", "Cheng Zhuo", "Yiyu Shi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2338862", "OA papers": [{"PaperId": "https://openalex.org/W2091487568", "PaperTitle": "On the Efficacy of Through-Silicon-Via Inductors", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 45, "Affiliations": {"Missouri University of Science and Technology": 3.0, "Intel (United States)": 1.0}, "Authors": ["Umamaheswara Rao Tida", "Rong-Bo Yang", "Cheng Zhuo", "Yiyu Shi"]}]}, {"DBLP title": "Direct Period Synthesis for Achieving Sub-PPM Frequency Resolution Through Time Average Frequency: The Principle, The Experimental Demonstration, and Its Application in Digital Communication.", "DBLP authors": ["Liming Xiu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334591", "OA papers": [{"PaperId": "https://openalex.org/W2059016952", "PaperTitle": "Direct Period Synthesis for Achieving Sub-PPM Frequency Resolution Through Time Average Frequency: The Principle, The Experimental Demonstration, and Its Application in Digital Communication", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Amway (United States)": 1.0}, "Authors": ["Liming Xiu"]}]}, {"DBLP title": "Background Digital Calibration of Comparator Offsets in Pipeline ADCs.", "DBLP authors": ["Antonio Jose Gin\u00e9s", "Eduardo J. Peral\u00edas", "Adoraci\u00f3n Rueda"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2335233", "OA papers": [{"PaperId": "https://openalex.org/W1990311738", "PaperTitle": "Background Digital Calibration of Comparator Offsets in Pipeline ADCs", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Seville Institute of Microelectronics": 1.5, "University of Seville": 1.5}, "Authors": ["Antonio Gines", "Eduardo Peralias", "Adoraci\u00f3n Rueda"]}]}, {"DBLP title": "A High-Performance On-Chip Bus (MSBUS) Design and Verification.", "DBLP authors": ["Xiaokun Yang", "Jean H. Andrian"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334351", "OA papers": [{"PaperId": "https://openalex.org/W2143968372", "PaperTitle": "A High-Performance On-Chip Bus (MSBUS) Design and Verification", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {", Advanced Micro Devices Inc., Beijing, China": 1.0, "Florida International University": 1.0}, "Authors": ["Xiaokun Yang", "Jean Andrian"]}]}, {"DBLP title": "VLSI Design for SVM-Based Speaker Verification System.", "DBLP authors": ["Jia-Ching Wang", "Li-Xun Lian", "Yan-Yu Lin", "Jia Hao Zhao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2335112", "OA papers": [{"PaperId": "https://openalex.org/W1999641871", "PaperTitle": "VLSI Design for SVM-Based Speaker Verification System", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"National Central University": 4.0}, "Authors": ["Jia-Ching Wang", "Li-Xun Lian", "Yanyu Lin", "Jiahao Zhao"]}]}, {"DBLP title": "A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-k/Metal Gate Technology.", "DBLP authors": ["Tony Tae-Hyoung Kim", "Pong-Fei Lu", "Keith A. Jenkins", "Chris H. Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2339364", "OA papers": [{"PaperId": "https://openalex.org/W2076406548", "PaperTitle": "A Ring-Oscillator-Based Reliability Monitor for Isolated Measurement of NBTI and PBTI in High-&lt;italic&gt;k&lt;/italic&gt;/Metal Gate Technology", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.5, "Nanyang Technological University": 0.5, "University of Minnesota": 1.0}, "Authors": ["Tony Tae-Hyoung Kim", "Pong-Fei Lu", "Keith A. Jenkins", "Chris H. Kim"]}]}, {"DBLP title": "Design and Analysis of Highly Energy/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process.", "DBLP authors": ["Xiaoyang Zeng", "Yi Li", "Yuejun Zhang", "Shujie Tan", "Jun Han", "Xingxing Zhang", "Zhang Zhang", "Xu Cheng", "Zhiyi Yu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2334693", "OA papers": [{"PaperId": "https://openalex.org/W2043036921", "PaperTitle": "Design and Analysis of Highly Energy/Area-Efficient Multiported Register Files With Read Word-Line Sharing Strategy in 65-nm CMOS Process", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Fudan University": 8.0, "Institute of Circuits and Systems, Ningbo University, Zhejiang, China": 1.0}, "Authors": ["Xiaoyang Zeng", "Yi Li", "Yue-Jun Zhang", "Shujie Tan", "Jun Han", "Xingxing Zhang", "Zhang Zhang", "Xu Cheng", "Zhiyi Yu"]}]}, {"DBLP title": "Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM.", "DBLP authors": ["Hanwool Jeong", "Taewon Kim", "Taejoong Song", "Gyu-Hong Kim", "Seong-Ook Jung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2337958", "OA papers": [{"PaperId": "https://openalex.org/W1983735574", "PaperTitle": "Trip-Point Bit-Line Precharge Sensing Scheme for Single-Ended SRAM", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Yonsei University": 3.0, "Samsung (South Korea)": 2.0}, "Authors": ["Hanwool Jeong", "Tae-Won Kim", "Taejoong Song", "Gyu-Hong Kim", "Seong-Ook Jung"]}]}, {"DBLP title": "A Semiblind Digital-Domain Calibration of Pipelined A/D Converters via Convex Optimization.", "DBLP authors": ["Jintae Kim", "Minjae Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2336472", "OA papers": [{"PaperId": "https://openalex.org/W2007677182", "PaperTitle": "A Semiblind Digital-Domain Calibration of Pipelined A/D Converters via Convex Optimization", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Department of Electronic Engineering Konkuk University Seoul Korea": 1.0, "Gwangju Institute of Science and Technology": 1.0}, "Authors": ["Jin-Tae Kim", "MinJae Lee"]}]}, {"DBLP title": "Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits.", "DBLP authors": ["Matthew A. Morrison", "Nagarajan Ranganathan", "Jay Ligatti"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2342034", "OA papers": [{"PaperId": "https://openalex.org/W1996637381", "PaperTitle": "Design of Adiabatic Dynamic Differential Logic for DPA-Resistant Secure Integrated Circuits", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Mississippi": 1.0, "University of South Florida": 2.0}, "Authors": ["Matthew Morrison", "Nagarajan Ranganathan", "Jay Ligatti"]}]}, {"DBLP title": "Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study.", "DBLP authors": ["Wenfeng Zhao", "Yajun Ha", "Massimo Alioto"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2342932", "OA papers": [{"PaperId": "https://openalex.org/W2008913623", "PaperTitle": "Novel Self-Body-Biasing and Statistical Design for Near-Threshold Circuits With Ultra Energy-Efficient AES as Case Study", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"National University of Singapore": 2.0, "Institute for Infocomm Research": 0.5, "Agency for Science, Technology and Research": 0.5}, "Authors": ["Wenfeng Zhao", "Yajun Ha", "Massimo Alioto"]}]}, {"DBLP title": "Power-Adaptive Computing System Design for Solar-Energy-Powered Embedded Systems.", "DBLP authors": ["Qiang Liu", "Terrence S. T. Mak", "Tao Zhang", "Xinyu Niu", "Wayne Luk", "Alex Yakovlev"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2342213", "OA papers": [{"PaperId": "https://openalex.org/W1989982885", "PaperTitle": "Power-Adaptive Computing System Design for Solar-Energy-Powered Embedded Systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Tianjin University": 2.0, "Chinese University of Hong Kong": 1.0, "Imperial College London": 2.0, "Newcastle University": 1.0}, "Authors": ["Qiang Liu", "Terrence Mak", "Tao Zhang", "Xinyu Niu", "Wayne Luk", "Alex Yakovlev"]}]}, {"DBLP title": "High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost.", "DBLP authors": ["Nobutaro Shibata", "Yoshinori Gotoh"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2341352", "OA papers": [{"PaperId": "https://openalex.org/W2078837501", "PaperTitle": "High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"NTT (Japan)": 2.0}, "Authors": ["Nobutaro Shibata", "Yoshinori Gotoh"]}]}, {"DBLP title": "A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation.", "DBLP authors": ["Sho Endo", "Yang Li", "Naofumi Homma", "Kazuo Sakiyama", "Kazuo Ohta", "Daisuke Fujimoto", "Makoto Nagata", "Toshihiro Katashita", "Jean-Luc Danger", "Takafumi Aoki"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2339892", "OA papers": [{"PaperId": "https://openalex.org/W2009692273", "PaperTitle": "A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tohoku University": 3.0, "University of Electro-Communications": 3.0, "Kobe University": 2.0, "National Institute of Advanced Industrial Science and Technology": 1.0, "Laboratoire Traitement et Communication de l\u2019Information": 0.3333333333333333, "T\u00e9l\u00e9com Paris": 0.3333333333333333, "Institut Mines-T\u00e9l\u00e9com": 0.3333333333333333}, "Authors": ["Sho Endo", "Yan Li", "Naofumi Homma", "Kazuo Sakiyama", "Kazuo Ohta", "Daisuke Fujimoto", "Makoto Nagata", "Toshihiro Katashita", "Jean-Luc Danger", "Takafumi Aoki"]}]}, {"DBLP title": "Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores.", "DBLP authors": ["Taewoo Han", "Inhyuk Choi", "Sungho Kang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2341674", "OA papers": [{"PaperId": "https://openalex.org/W2063737207", "PaperTitle": "Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yonsei University": 3.0}, "Authors": ["Taewoo Han", "In-Hyuk Choi", "Sungho Kang"]}]}, {"DBLP title": "A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF(2m).", "DBLP authors": ["Mahesh Poolakkaparambil", "Jimson Mathew", "Abusaleh M. Jabir", "Dhiraj K. Pradhan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2341631", "OA papers": [{"PaperId": "https://openalex.org/W2010177359", "PaperTitle": "A Low-Complexity Multiple Error Correcting Architecture Using Novel Cross Parity Codes Over GF<inline-formula> <tex-math notation=\"LaTeX\">$(2^{m})$ </tex-math></inline-formula>", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Oxford Brookes University": 2.0, "University of Bristol": 2.0}, "Authors": ["Mahesh Poolakkaparambil", "Jimson Mathew", "Abusaleh Jabir", "Dhiraj K. Pradhan"]}]}, {"DBLP title": "Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels.", "DBLP authors": ["Zhuo Wang", "Kyong-Ho Lee", "Naveen Verma"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2342153", "OA papers": [{"PaperId": "https://openalex.org/W2020192881", "PaperTitle": "Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels", "Year": 2015, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {}, "Authors": ["Zhuo Wang", "Kyong-Ho Lee", "Naveen Verma"]}]}, {"DBLP title": "A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification.", "DBLP authors": ["Qian Wang", "Peng Li", "Yongtae Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2343231", "OA papers": [{"PaperId": "https://openalex.org/W2031158635", "PaperTitle": "A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Qian Wang", "Peng Li", "Yong-Tae Kim"]}]}, {"DBLP title": "A Modular Shared L2 Memory Design for 3-D Integration.", "DBLP authors": ["Erfan Azarkhish", "Davide Rossi", "Igor Loi", "Luca Benini"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2340013", "OA papers": [{"PaperId": "https://openalex.org/W2073300972", "PaperTitle": "A Modular Shared L2 Memory Design for 3-D Integration", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Bologna": 4.0}, "Authors": ["Erfan Azarkhish", "Davide Rossi", "Igor Loi", "Luca Benini"]}]}, {"DBLP title": "Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits.", "DBLP authors": ["Brad D. Gaynor", "Soha Hassoun"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2341834", "OA papers": [{"PaperId": "https://openalex.org/W2004199989", "PaperTitle": "Simulation Methodology and Evaluation of Through Silicon Via (TSV)-FinFET Noise Coupling in 3-D Integrated Circuits", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Tufts University": 2.0}, "Authors": ["Brad D. Gaynor", "Soha Hassoun"]}]}, {"DBLP title": "An Energy-Efficient All-Digital Time-Domain-Based CMOS Temperature Sensor for SoC Thermal Management.", "DBLP authors": ["Young-Jae An", "Dong-Hoon Jung", "Kyungho Ryu", "Seung-Han Woo", "Seong-Ook Jung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2344112", "OA papers": [{"PaperId": "https://openalex.org/W2067558307", "PaperTitle": "An Energy-Efficient All-Digital Time-Domain-Based CMOS Temperature Sensor for SoC Thermal Management", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Yonsei University": 4.5, "Samsung (South Korea)": 0.5}, "Authors": ["Young-Jae An", "Dong-Hoon Jung", "Kyungho Ryu", "Seung-Han Woo", "Seong-Ook Jung"]}]}, {"DBLP title": "Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product.", "DBLP authors": ["James Lin", "Ibuki Mano", "Masaya Miyahara", "Akira Matsuzawa"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2340995", "OA papers": [{"PaperId": "https://openalex.org/W1972728699", "PaperTitle": "Ultralow-Voltage High-Speed Flash ADC Design Strategy Based on FoM-Delay Product", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Tokyo Institute of Technology": 4.0}, "Authors": ["Jun Lin", "Ibuki Mano", "Masaya Miyahara", "Akira Matsuzawa"]}]}, {"DBLP title": "An 80\u00d7 Analog-Implemented Time-Difference Amplifier for Delay-Line-Based Coarse-Fine Time-to-Digital Converters in 0.18-\u00b5m CMOS.", "DBLP authors": ["Horng-Yuan Shih", "Sheng-Kai Lin", "Po-Shun Liao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2343244", "OA papers": [{"PaperId": "https://openalex.org/W2021831632", "PaperTitle": "An &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$80\\times $ &lt;/tex-math&gt;&lt;/inline-formula&gt; Analog-Implemented Time-Difference Amplifier for Delay-Line-Based Coarse-Fine Time-to-Digital Converters in 0.18-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu $ &lt;/tex-math&gt;&lt;/inline-formula&gt;m CMOS", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Tamkang University": 3.0}, "Authors": ["Horng-Yuan Shih", "Sheng-Kai Lin", "Po-Shun Liao"]}]}, {"DBLP title": "Period Jitter of Frequency-Locked Loops.", "DBLP authors": ["Archit Joshi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2338892", "OA papers": [{"PaperId": "https://openalex.org/W2039316523", "PaperTitle": "Period Jitter of Frequency-Locked Loops", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"STMicroelectronics (India)": 1.0}, "Authors": ["Archit Joshi"]}]}, {"DBLP title": "A Sub-kT/q Voltage Reference Operating at 150 mV.", "DBLP authors": ["Domenico Albano", "Felice Crupi", "Francesca Cucchi", "Giuseppe Iannaccone"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2340576", "OA papers": [{"PaperId": "https://openalex.org/W2049704041", "PaperTitle": "A Sub-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;${\\boldsymbol kT}/\\boldsymbol q$ &lt;/tex-math&gt;&lt;/inline-formula&gt; Voltage Reference Operating at 150 mV", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"University of Calabria": 2.0, "University of Pisa": 2.0}, "Authors": ["Domenico Albano", "Felice Crupi", "Francesca Cucchi", "Giuseppe Iannaccone"]}]}, {"DBLP title": "Optimization of Overdrive Signoff in High-Performance and Low-Power ICs.", "DBLP authors": ["Tuck-Boon Chan", "Andrew B. Kahng", "Jiajia Li", "Siddhartha Nath", "Bongil Park"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2339848", "OA papers": [{"PaperId": "https://openalex.org/W2061116156", "PaperTitle": "Optimization of Overdrive Signoff in High-Performance and Low-Power ICs", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of California, San Diego": 4.0, "Samsung (South Korea)": 1.0}, "Authors": ["Tuck-Boon Chan", "Andrew B. Kahng", "Jiajia Li", "Siddhartha Sankar Nath", "Bong-Il Park"]}]}, {"DBLP title": "A Fully Digital ASK Demodulator With Digital Calibration for Bioimplantable Devices.", "DBLP authors": ["Mohammad Kafi Kangi", "Mohammad Maymandi-Nejad", "Mahshid Nasserian"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2343946", "OA papers": [{"PaperId": "https://openalex.org/W2023159518", "PaperTitle": "A Fully Digital ASK Demodulator With Digital Calibration for Bioimplantable Devices", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Ferdowsi University of Mashhad": 3.0}, "Authors": ["Mohammad Kafi Kangi", "Mohammad Maymandi-Nejad", "Mahshid Nasserian"]}]}, {"DBLP title": "A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors.", "DBLP authors": ["Jie Han", "Eugene Leung", "Leibo Liu", "Fabrizio Lombardi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2341610", "OA papers": [{"PaperId": "https://openalex.org/W1995607470", "PaperTitle": "A Fault-Tolerant Technique Using Quadded Logic and Quadded Transistors", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"University of Alberta": 2.0, "Institute of Microelectronics": 1.0, "Northeastern University": 0.5, "Boston University": 0.5}, "Authors": ["Jie Han", "Eugene Leung", "Leibo Liu", "Fabrizio Lombardi"]}]}, {"DBLP title": "Online Fault Tolerance Technique for TSV-Based 3-D-IC.", "DBLP authors": ["Yi Zhao", "S. Saqib Khursheed", "Bashir M. Al-Hashimi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2343156", "OA papers": [{"PaperId": "https://openalex.org/W1998234398", "PaperTitle": "Online Fault Tolerance Technique for TSV-Based 3-D-IC", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"University of Southampton": 2.0, "University of Liverpool": 1.0}, "Authors": ["Yi Zhao", "Saqib Khursheed", "Bashir M. Al-Hashimi"]}]}, {"DBLP title": "A 1.2-V 450-\u03bcW Gm-C Bluetooth Channel Filter Using a Novel Gain-Boosted Tunable Transconductor.", "DBLP authors": ["Trinidad Sanchez-Rodriguez", "Juan Antonio G\u00f3mez Gal\u00e1n", "Ram\u00f3n Gonz\u00e1lez Carvajal", "Manuel Sanchez-Raya", "Fernando Mu\u00f1oz", "Jaime Ram\u00edrez-Angulo"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2341929", "OA papers": [{"PaperId": "https://openalex.org/W1484305109", "PaperTitle": "A 1.2-V 450-&#x003BC;W <inline-formula> <tex-math notation=\"LaTeX\">$G_{m}$ </tex-math></inline-formula>-<inline-formula> <tex-math notation=\"LaTeX\">$C$ </tex-math></inline-formula> Bluetooth Channel Filter Using a Novel Gain-Boosted Tunable Transconductor", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Huelva": 3.0, "University of Seville": 2.0, "New Mexico State University": 1.0}, "Authors": ["T. Sanchez-Rodriguez", "Juan Antonio G\u00f3mez-Gal\u00e1n", "Ramon G. Carvajal", "Manuel Sanchez-Raya", "Fernando Mu\u00f1oz", "Jaime Ramirez-Angulo"]}]}, {"DBLP title": "Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation.", "DBLP authors": ["Bao Liu", "Lu Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2352937", "OA papers": [{"PaperId": "https://openalex.org/W2072873079", "PaperTitle": "Dynamic Statistical-Timing-Analysis-Based VLSI Path Delay Test Pattern Generation", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"The University of Texas at San Antonio": 2.0}, "Authors": ["Bao Liu", "Lu Wang"]}]}, {"DBLP title": "High-Performance Low-Power Carry Speculative Addition With Variable Latency.", "DBLP authors": ["Ing-Chao Lin", "Yi-Ming Yang", "Cheng-Chian Lin"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2355217", "OA papers": [{"PaperId": "https://openalex.org/W1979504894", "PaperTitle": "High-Performance Low-Power Carry Speculative Addition With Variable Latency", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"National Cheng Kung University": 2.0, ", VIA Technology, Inc., Taipei, Taiwan": 1.0}, "Authors": ["Ing-Chao Lin", "Yiming Yang", "Cheng-Chian Lin"]}]}, {"DBLP title": "Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations.", "DBLP authors": ["Joosung Yun", "Sunggu Lee", "Sungjoo Yoo"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2350073", "OA papers": [{"PaperId": "https://openalex.org/W1985263063", "PaperTitle": "Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Pohang University of Science and Technology": 3.0}, "Authors": ["Joosung Yun", "Sunggu Lee", "Sungjoo Yoo"]}]}, {"DBLP title": "McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations.", "DBLP authors": ["Aoxiang Tang", "Yang Yang", "Chun-Yi Lee", "Niraj K. Jha"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2352354", "OA papers": [{"PaperId": "https://openalex.org/W2076652033", "PaperTitle": "McPAT-PVT: Delay and Power Modeling Framework for FinFET Processor Architectures Under PVT Variations", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Princeton University": 4.0}, "Authors": ["Aoxiang Tang", "Yang Yang", "Chun-Yi Lee", "Niraj K. Jha"]}]}, {"DBLP title": "Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability.", "DBLP authors": ["Hsuan-Ming Chou", "Ming-Yi Hsiao", "Yi-Chiao Chen", "Keng-Hao Yang", "Jean Tsao", "Chiao-Ling Lung", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2348872", "OA papers": [{"PaperId": "https://openalex.org/W2060447964", "PaperTitle": "Soft-Error-Tolerant Design Methodology for Balancing Performance, Power, and Reliability", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Tsing Hua University": 4.0, "University of Southern California": 1.0, "National Yang Ming Chiao Tung University": 2.0, "Industrial Technology Research Institute": 1.0, "University of Cincinnati": 1.0}, "Authors": ["Hsuan-Ming Chou", "Ming-Yi Hsiao", "Yi-Chiao Chen", "Keng-Hao Yang", "Jean I. Tsao", "Chiao-Ling Lung", "Shih-Chieh Chang", "Wen-Ben Jone", "Tien-Fu Chen"]}]}, {"DBLP title": "Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning.", "DBLP authors": ["Mengying Zhao", "Alex Orailoglu", "Chun Jason Xue"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2349493", "OA papers": [{"PaperId": "https://openalex.org/W2066539969", "PaperTitle": "Joint Profit and Process Variation Aware High Level Synthesis With Speed Binning", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"City University of Hong Kong": 2.0, "University of California, San Diego": 1.0}, "Authors": ["Mengying Zhao", "Alex Orailoglu", "Chun Jason Xue"]}]}, {"DBLP title": "A Resistor-Based Sub-1-V CMOS Smart Temperature Sensor for VLSI Thermal Management.", "DBLP authors": ["Xian Tang", "Wai Tung Ng", "Kong-Pang Pun"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2348328", "OA papers": [{"PaperId": "https://openalex.org/W1992137999", "PaperTitle": "A Resistor-Based Sub-1-V CMOS Smart Temperature Sensor for VLSI Thermal Management", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Chinese University of Hong Kong": 2.0, "University of Toronto": 1.0}, "Authors": ["Xian Liang Tang", "Wai Tung Ng", "Kong-Pang Pun"]}]}, {"DBLP title": "CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers.", "DBLP authors": ["Vasile Gheorghita Gaitan", "Nicoleta-Cristina Gaitan", "Ioan Ungurean"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2346542", "OA papers": [{"PaperId": "https://openalex.org/W2034546977", "PaperTitle": "CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"\u015etefan cel Mare University of Suceava": 3.0}, "Authors": ["Vasile Gheorghita Gaitan", "Nicoleta Cristina Gaitan", "Ioan Ungurean"]}]}, {"DBLP title": "On the Functional Test of Branch Prediction Units.", "DBLP authors": ["Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2356612", "OA papers": [{"PaperId": "https://openalex.org/W2031313028", "PaperTitle": "On the Functional Test of Branch Prediction Units", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"Polytechnic University of Turin": 2.0}, "Authors": ["Ernesto Sanchez", "Matteo Sonza Reorda"]}]}, {"DBLP title": "Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors.", "DBLP authors": ["Eun Ji Kim", "Jea Hack Lee", "Myung Hoon Sunwoo"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2347399", "OA papers": [{"PaperId": "https://openalex.org/W2010747745", "PaperTitle": "Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Samsung (South Korea)": 1.0, "Ajou University": 2.0}, "Authors": ["Eun Kyung Kim", "Jea Uk Lee", "Myoungho Sunwoo"]}]}, {"DBLP title": "A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels.", "DBLP authors": ["Jianfeng Zhu", "Leibo Liu", "Shouyi Yin", "Xiao Yang", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2349652", "OA papers": [{"PaperId": "https://openalex.org/W1990115841", "PaperTitle": "A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 5.0}, "Authors": ["Jianfeng Zhu", "Leibo Liu", "Shouyi Yin", "Xiao Yang", "Shaojun Wei"]}]}, {"DBLP title": "High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan-Multibit-Shift Technique.", "DBLP authors": ["Abdalhossein Rezai", "Parviz Keshavarzi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2355854", "OA papers": [{"PaperId": "https://openalex.org/W2069719945", "PaperTitle": "High-Throughput Modular Multiplication and Exponentiation Algorithms Using Multibit-Scan\u2013Multibit-Shift Technique", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"Semnan University": 2.0}, "Authors": ["Abdalhossein Rezai", "Parviz Keshavarzi"]}]}, {"DBLP title": "High Repair-Efficiency BISR Scheme for RAMs by Reusing Bitmap for Bit Redundancy.", "DBLP authors": ["Chih-Sheng Hou", "Jin-Fu Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2354378", "OA papers": [{"PaperId": "https://openalex.org/W2059164349", "PaperTitle": "High Repair-Efficiency BISR Scheme for RAMs by Reusing Bitmap for Bit Redundancy", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"National Central University": 2.0}, "Authors": ["Chih-Sheng Hou", "Jin-Fu Li"]}]}, {"DBLP title": "A Novel Robust and Low-Leakage SRAM Cell With Nine Carbon Nanotube Transistors.", "DBLP authors": ["Yanan Sun", "Hailong Jiao", "Volkan Kursun"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2350674", "OA papers": [{"PaperId": "https://openalex.org/W2045933611", "PaperTitle": "A Novel Robust and Low-Leakage SRAM Cell With Nine Carbon Nanotube Transistors", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"Hong Kong University of Science and Technology": 2.0, "Eindhoven University of Technology": 1.0}, "Authors": ["Yanan Sun", "Hailong Jiao", "Volkan Kursun"]}]}, {"DBLP title": "Master-Slave Match Line Design for Low-Power Content-Addressable Memory.", "DBLP authors": ["Yen-Jen Chang", "Tung-Chi Wu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2345512", "OA papers": [{"PaperId": "https://openalex.org/W2055759024", "PaperTitle": "Master\u2013Slave Match Line Design for Low-Power Content-Addressable Memory", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"National Chung Hsing University": 2.0}, "Authors": ["Yen-Jen Chang", "Tung-Chi Wu"]}]}, {"DBLP title": "Multistate Register Based on Resistive RAM.", "DBLP authors": ["Ravi Patel", "Shahar Kvatinsky", "Eby G. Friedman", "Avinoam Kolodny"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2347926", "OA papers": [{"PaperId": "https://openalex.org/W2050248639", "PaperTitle": "Multistate Register Based on Resistive RAM", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Rochester": 2.0, "Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Ravi Mangal Patel", "Shahar Kvatinsky", "Eby G. Friedman", "Avinoam Kolodny"]}]}, {"DBLP title": "Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I/O Interface.", "DBLP authors": ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2355230", "OA papers": [{"PaperId": "https://openalex.org/W2085677136", "PaperTitle": "Silicon-Validated Power Delivery Modeling and Analysis on a 32-nm DDR I/O Interface", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Intel (United States)": 6.0}, "Authors": ["Cheng Zhuo", "Gustavo Wilke", "Ritochit Chakraborty", "Alaeddin Aydiner", "S. Chakravarty", "Wei-Kai Shih"]}]}, {"DBLP title": "Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers.", "DBLP authors": ["Sumit Jagdish Darak", "Jacques Palicot", "Honggang Zhang", "A. Prasad Vinod", "Christophe Moy"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2347899", "OA papers": [{"PaperId": "https://openalex.org/W2009207934", "PaperTitle": "Reconfigurable Filter Bank With Complete Control Over Subband Bandwidths for Multistandard Wireless Communication Receivers", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"European University of Brittany": 2.0, "Sup\u00e9lec": 1.0, "Institute of Electronics and Telecommunications of Rennes": 1.0, "Nanyang Technological University": 1.0}, "Authors": ["Sumit J. Darak", "Jacques Palicot", "Honggang Zhang", "Vinod K. Prasad", "Christophe Moy"]}]}, {"DBLP title": "Simplified Trellis Min-Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "David Declercq", "Javier Valls"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2344113", "OA papers": [{"PaperId": "https://openalex.org/W1982494612", "PaperTitle": "Simplified Trellis Min\u2013Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of the Andes": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0, "Information Processing and System Research Lab": 1.0}, "Authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "David Declercq", "Javier Valls"]}]}, {"DBLP title": "Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems.", "DBLP authors": ["Chu Yu", "Mao-Hsu Yen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2350017", "OA papers": [{"PaperId": "https://openalex.org/W1975210673", "PaperTitle": "Area-Efficient 128- to 2048/1536-Point Pipeline FFT Processor for LTE and Mobile WiMAX Systems", "Year": 2015, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {}, "Authors": ["Chu Yu", "Mao-Hsu Yen"]}]}, {"DBLP title": "Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells.", "DBLP authors": ["San-Fu Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2345277", "OA papers": [{"PaperId": "https://openalex.org/W2002010121", "PaperTitle": "Low-Voltage, Full-Swing Voltage-Controlled Oscillator With Symmetrical Even-Phase Outputs Based on Single-Ended Delay Cells", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Ming Chi University of Technology": 1.0}, "Authors": ["San-Fu Wang"]}]}, {"DBLP title": "Dual C- and S-Band CMOS VCO Using the Shunt Varactor Switch.", "DBLP authors": ["Sheng-Lyang Jang", "Sanjeev Jain"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2346815", "OA papers": [{"PaperId": "https://openalex.org/W2016615822", "PaperTitle": "Dual C- and S-Band CMOS VCO Using the Shunt Varactor Switch", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University of Science and Technology": 2.0}, "Authors": ["Sheng-Lyang Jang", "Sanjeev Jain"]}]}, {"DBLP title": "Reconfigurable All-Band RF CMOS Transceiver for GPS/GLONASS/Galileo/Beidou With Digitally Assisted Calibration.", "DBLP authors": ["Songting Li", "Jiancheng Li", "Xiaochen Gu", "Hongyi Wang", "Cong Li", "Jianfei Wu", "Minghua Tang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2348593", "OA papers": [{"PaperId": "https://openalex.org/W2077079300", "PaperTitle": "Reconfigurable All-Band RF CMOS Transceiver for GPS/GLONASS/Galileo/Beidou With Digitally Assisted Calibration", "Year": 2015, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National University of Defense Technology": 6.0, "Xiangtan University": 1.0}, "Authors": ["Songting Li", "Jiancheng Li", "Xiaochen Gu", "Hongyi Wang", "Cong Li", "Tao Liu", "Minghua Tang"]}]}, {"DBLP title": "Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory.", "DBLP authors": ["Kyungsu Kang", "Luca Benini", "Giovanni De Micheli"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2346032", "OA papers": [{"PaperId": "https://openalex.org/W2093202665", "PaperTitle": "Cost-Effective Design of Mesh-of-Tree Interconnect for Multicore Clusters With 3-D Stacked L2 Scratchpad Memory", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Samsung (South Korea)": 1.0, "\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Kyungsu Kang", "Luca Benini", "Giovanni De Micheli"]}]}, {"DBLP title": "Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis.", "DBLP authors": ["Wulong Liu", "Yu Wang", "Guoqing Chen", "Yuchun Ma", "Yuan Xie", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2354347", "OA papers": [{"PaperId": "https://openalex.org/W2075201066", "PaperTitle": "Whitespace-Aware TSV Arrangement in 3-D Clock Tree Synthesis", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 4.0, "[AMD China Research Laboratory, Beijing, China]": 1.0, "University of California, Santa Barbara": 1.0}, "Authors": ["Wulong Liu", "Yu Wang", "Guoqing Chen", "Yuchun Ma", "Yuan Xie", "Huazhong Yang"]}]}, {"DBLP title": "FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels.", "DBLP authors": ["Zhiliang Qian", "Syed Mohsin Abbas", "Chi-Ying Tsui"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2351833", "OA papers": [{"PaperId": "https://openalex.org/W2064718635", "PaperTitle": "FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Hong Kong University of Science and Technology": 3.0}, "Authors": ["Zhiliang Qian", "Syed Abbas", "Chi-Ying Tsui"]}]}, {"DBLP title": "A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices.", "DBLP authors": ["Sadegh Yazdanshenas", "Hossein Asadi", "Behnam Khaleghi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2344051", "OA papers": [{"PaperId": "https://openalex.org/W2044114416", "PaperTitle": "A Scalable Dependability Scheme for Routing Fabric of SRAM-Based Reconfigurable Devices", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Sadegh Yazdanshenas", "Hossein Asadi", "Behnam Khaleghi"]}]}, {"DBLP title": "Analytical Solutions for Distributed Interconnect Models - Part II: Arbitrary Input Response and Multicoupled Lines.", "DBLP authors": ["Amir Reza Baghban Behrouzian", "Nasser Masoumi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2356432", "OA papers": [{"PaperId": "https://openalex.org/W2049079956", "PaperTitle": "Analytical Solutions for Distributed Interconnect Models\u2014Part II: Arbitrary Input Response and Multicoupled Lines", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["A. Baghbanbehrouzian", "Nasser Masoumi"]}]}, {"DBLP title": "Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks.", "DBLP authors": ["Qi Yang", "Xiaoting Hu", "Zhongping Qin"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2356015", "OA papers": [{"PaperId": "https://openalex.org/W2055249945", "PaperTitle": "Secure Systolic Montgomery Modular Multiplier Over Prime Fields Resilient to Fault-Injection Attacks", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"School of Computer Science, WuHan University,Wuhan,China": 1.0, "Huazhong University of Science and Technology": 2.0}, "Authors": ["Han-Qing Yu", "Xiaoting Hu", "Zhong-ping Qin"]}]}, {"DBLP title": "Circuit Level Defences Against Fault Attacks in Pipelined NCL Circuits.", "DBLP authors": ["Qingyu Ou", "Fang Luo", "Shilei Li", "Lu Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2354531", "OA papers": [{"PaperId": "https://openalex.org/W2083794416", "PaperTitle": "Circuit Level Defences Against Fault Attacks in Pipelined NCL Circuits", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Naval University of Engineering": 4.0}, "Authors": ["Qingyu Ou", "Fang Luo", "Shilei Li", "Lu Chen"]}]}, {"DBLP title": "A 350-MS/s Continuous-Time Delta-Sigma Modulator With a Digitally Assisted Binary-DAC and a 5-Bits Two-Step-ADC Quantizer in 130-nm CMOS.", "DBLP authors": ["Mohammad Taherzadeh-Sani", "Frederic Nabki"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2352463", "OA papers": [{"PaperId": "https://openalex.org/W2043265396", "PaperTitle": "A 350-MS/s Continuous-Time Delta\u2013Sigma Modulator With a Digitally Assisted Binary-DAC and a 5-Bits Two-Step-ADC Quantizer in 130-nm CMOS", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Ferdowsi University of Mashhad": 1.0, "University of Quebec at Montreal": 1.0}, "Authors": ["Mohammad Taherzadeh-Sani", "Frederic Nabki"]}]}, {"DBLP title": "Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma-Delta Modulators.", "DBLP authors": ["Chang-Joon Park", "Marvin Onabajo", "Hemasundar Mohan Geddada", "Aydin Ilker Karsilayan", "Jos\u00e9 Silva-Mart\u00ednez"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2353058", "OA papers": [{"PaperId": "https://openalex.org/W2027525723", "PaperTitle": "Efficient Broadband Current-Mode Adder- Quantizer Design for Continuous-Time Sigma\u2013Delta Modulators", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Texas A&M University": 5.0}, "Authors": ["Chang-Joon Park", "Marvin Onabajo", "Hemasundar Mohan Geddada", "Aydin Ilker Karsilayan", "Jose Silva-Martinez"]}]}, {"DBLP title": "RF Power Management via Energy-Adaptive Modulation for Self-Powered Systems.", "DBLP authors": ["Junlin Chen", "Jun-Hong Cui", "Lei Wang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2344631", "OA papers": [{"PaperId": "https://openalex.org/W1984031748", "PaperTitle": "RF Power Management via Energy-Adaptive Modulation for Self-Powered Systems", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Connecticut": 3.0}, "Authors": ["Junhua Chen", "Jun-Hong Cui", "Lei Wang"]}]}, {"DBLP title": "Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2345762", "OA papers": [{"PaperId": "https://openalex.org/W1966908388", "PaperTitle": "Static Test Compaction for Low-Power Test Sets by Increasing the Switching Activity", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz.", "DBLP authors": ["Georgi I. Radulov", "Patrick J. Quinn", "Arthur H. M. van Roermund"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2350540", "OA papers": [{"PaperId": "https://openalex.org/W1548526397", "PaperTitle": "A 28-nm CMOS 7-GS/s 6-bit DAC With DfT Clock and Memory Reaching SFDR >50 dB Up to 1 GHz", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Eindhoven University of Technology": 2.0, "Xilinx (Ireland)": 1.0}, "Authors": ["Georgi Radulov", "Patrick D. Quinn", "Arthur van Roermund"]}]}, {"DBLP title": "Embedded Memory Interface Logic and Interconnect Testing.", "DBLP authors": ["Baker Mohammad"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2354381", "OA papers": [{"PaperId": "https://openalex.org/W2048298526", "PaperTitle": "Embedded Memory Interface Logic and Interconnect Testing", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Khalifa University of Science and Technology": 1.0}, "Authors": ["Baker Mohammad"]}]}, {"DBLP title": "Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design.", "DBLP authors": ["Peyman Pouyan", "Esteve Amat", "Antonio Rubio"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2355873", "OA papers": [{"PaperId": "https://openalex.org/W2001842318", "PaperTitle": "Adaptive Proactive Reconfiguration: A Technique for Process-Variability- and Aging-Aware SRAM Cache Design", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Universitat Polit\u00e8cnica de Catalunya": 3.0}, "Authors": ["Peyman Pouyan", "Esteve Amat", "Antonio Rubio"]}]}, {"DBLP title": "Reliable Antifuse One-Time-Programmable Scheme With Charge Pump for Postpackage Repair of DRAM.", "DBLP authors": ["Xian Li", "Huicai Zhong", "Zhenhui Tang", "Cheng Jia"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2354836", "OA papers": [{"PaperId": "https://openalex.org/W2011780029", "PaperTitle": "Reliable Antifuse One-Time-Programmable Scheme With Charge Pump for Postpackage Repair of DRAM", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Institute of Microelectronics, Chinese Academy of sciences, Beijing, China": 3.0, "University of Electronic Science and Technology of China": 1.0}, "Authors": ["Xian Chang Li", "Huicai Zhong", "Zhenhui Tang", "Cheng Jia"]}]}, {"DBLP title": "A Fully On-Chip PT-Invariant Transconductor.", "DBLP authors": ["Anvesha Amaravati", "Marshnil Vipin Dave", "Maryam Shojaei Baghini", "Dinesh Kumar Sharma"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2347346", "OA papers": [{"PaperId": "https://openalex.org/W2094427689", "PaperTitle": "A Fully On-Chip PT-Invariant Transconductor", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indian Institute of Technology Bombay": 4.0}, "Authors": ["Anvesha Amaravati", "Marshnil Dave", "Maryam Shojaei Baghini", "Dinesh K. Sharma"]}]}, {"DBLP title": "Efficient Hardware Implementation of Encoder and Decoder for Golay Code.", "DBLP authors": ["Satyabrata Sarangi", "Swapna Banerjee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2346712", "OA papers": [{"PaperId": "https://openalex.org/W2079836022", "PaperTitle": "Efficient Hardware Implementation of Encoder and Decoder for Golay Code", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0}, "Authors": ["Satyabrata Sarangi", "Swapna Banerjee"]}]}, {"DBLP title": "Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications.", "DBLP authors": ["Reza Azarderakhsh", "Mehran Mozaffari Kermani", "Siavash Bayat Sarmadi", "Chiou-Yng Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2345774", "OA papers": [{"PaperId": "https://openalex.org/W1968718173", "PaperTitle": "Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Rochester Institute of Technology": 2.0, "Sharif University of Technology": 1.0, "Lunghwa University of Science and Technology": 1.0}, "Authors": ["Reza Azarderakhsh", "Mehran Mozaffari Kermani", "Siavash Bayat-Sarmadi", "Chiou-Yng Lee"]}]}, {"DBLP title": "A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency.", "DBLP authors": ["Robert Fasthuber", "Praveen Raghavan", "Liesbet Van der Perre", "Francky Catthoor"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360066", "OA papers": [{"PaperId": "https://openalex.org/W2000519739", "PaperTitle": "A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Imec": 3.0, "KU Leuven": 1.0}, "Authors": ["Robert Fasthuber", "Praveen Raghavan", "Liesbet Van der Perre", "Francky Catthoor"]}]}, {"DBLP title": "FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation.", "DBLP authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360067", "OA papers": [{"PaperId": "https://openalex.org/W2009832946", "PaperTitle": "FDR 2.0: A Low-Power Dynamically Reconfigurable Architecture and Its FinFET Implementation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Princeton University": 2.0, "Hong Kong University of Science and Technology": 1.0}, "Authors": ["Ting-Jung Lin", "Wei Zhang", "Niraj K. Jha"]}]}, {"DBLP title": "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit.", "DBLP authors": ["Partha Bhattacharyya", "Bijoy Kundu", "Sovan Ghosh", "Vinay Kumar", "Anup Dandapat"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2357057", "OA papers": [{"PaperId": "https://openalex.org/W2046103068", "PaperTitle": "Performance Analysis of a Low-Power High-Speed Hybrid 1-bit Full Adder Circuit", "Year": 2015, "CitationCount": 156, "EstimatedCitation": 156, "Affiliations": {"Indian Institute of Engineering Science and Technology, Shibpur": 3.0, "National Institute of Technology Meghalaya": 2.0}, "Authors": ["Partha Bhattacharyya", "Bijoy Kundu", "Sovan Ghosh", "Vinay Kumar", "Anup Dandapat"]}]}, {"DBLP title": "Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity.", "DBLP authors": ["Christos Vezyrtzis", "Yannis P. Tsividis", "Steven M. Nowick"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359371", "OA papers": [{"PaperId": "https://openalex.org/W1968902773", "PaperTitle": "Improving the Energy Efficiency of Pipelined Delay Lines Through Adaptive Granularity", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 3.0}, "Authors": ["Christos Vezyrtzis", "Yannis Tsividis", "Steven M. Nowick"]}]}, {"DBLP title": "A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS.", "DBLP authors": ["Sang-Hye Chung", "Lee-Sup Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2355840", "OA papers": [{"PaperId": "https://openalex.org/W1978917200", "PaperTitle": "A 9.6-Gb/s 1.22-mW/Gb/s Data-Jitter Mixing Forwarded-Clock Receiver in 65-nm CMOS", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Korea Advanced Institute of Science and Technology": 2.0}, "Authors": ["Sang-Hye Chung", "Lee-Sup Kim"]}]}, {"DBLP title": "A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs.", "DBLP authors": ["Adam Teman", "Roman Visotsky"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358699", "OA papers": [{"PaperId": "https://openalex.org/W1970824390", "PaperTitle": "A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 1.0, ", Dolphin Integration, Netanya, Israel": 1.0}, "Authors": ["Adam Teman", "Roman Visotsky"]}]}, {"DBLP title": "Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability.", "DBLP authors": ["Jianming Yu", "Wei Zhou", "Yueming Yang", "Xiaodong Zhang", "Zhiyi Yu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359076", "OA papers": [{"PaperId": "https://openalex.org/W1980387493", "PaperTitle": "Many-Core Processors Granularity Evaluation by Considering Performance, Yield, and Lifetime Reliability", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Fudan University": 4.0, "Shanghai Advanced Research Institute": 0.5, "Chinese Academy of Sciences": 0.5}, "Authors": ["Jianming Yu", "Wei Zhou", "Yueming Yang", "Xiaodong Zhang", "Zhiyi Yu"]}]}, {"DBLP title": "Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs.", "DBLP authors": ["Baker S. Mohammad", "Hani H. Saleh", "Mohammed Ismail"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360319", "OA papers": [{"PaperId": "https://openalex.org/W1970484880", "PaperTitle": "Design Methodologies for Yield Enhancement and Power Efficiency in SRAM-Based SoCs", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Khalifa University of Science and Technology": 3.0}, "Authors": ["Baker Mohammad", "Hani Saleh", "Mohammed Ismail"]}]}, {"DBLP title": "Microprocessor Aging Analysis and Reliability Modeling Due to Back-End Wearout Mechanisms.", "DBLP authors": ["Chang-Chih Chen", "Linda S. Milor"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2357756", "OA papers": [{"PaperId": "https://openalex.org/W1996238674", "PaperTitle": "Microprocessor Aging Analysis and Reliability Modeling Due to Back-End Wearout Mechanisms", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Chang-Chih Chen", "Linda Milor"]}]}, {"DBLP title": "Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits.", "DBLP authors": ["Ioannis Savidis", "Boris Vaisband", "Eby G. Friedman"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2357441", "OA papers": [{"PaperId": "https://openalex.org/W2085320420", "PaperTitle": "Experimental Analysis of Thermal Coupling in 3-D Integrated Circuits", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Drexel University": 1.0, "University of Rochester": 2.0}, "Authors": ["Ioannis Savidis", "Boris Vaisband", "Eby G. Friedman"]}]}, {"DBLP title": "Systolic Array Architectures for Sunar-Ko\u00e7 Optimal Normal Basis Type II Multiplier.", "DBLP authors": ["Atef Ibrahim", "Fayez Gebali", "Turki F. Al-Somani"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358196", "OA papers": [{"PaperId": "https://openalex.org/W1965459845", "PaperTitle": "Systolic Array Architectures for Sunar\u2013Ko\u00e7 Optimal Normal Basis Type II Multiplier", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"University of Victoria": 1.3333333333333333, "Prince Sattam Bin Abdulaziz University": 0.3333333333333333, "Electronics Research Institute": 0.3333333333333333, "Umm al-Qura University": 1.0}, "Authors": ["Atef Ibrahim", "Fayez Gebali", "Turki F. Al-Somani"]}]}, {"DBLP title": "Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture.", "DBLP authors": ["Shashikanth Bobba", "Giovanni De Micheli"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358884", "OA papers": [{"PaperId": "https://openalex.org/W1988747400", "PaperTitle": "Layout Technique for Double-Gate Silicon Nanowire FETs With an Efficient Sea-of-Tiles Architecture", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 2.0}, "Authors": ["Shashikanth Bobba", "Giovanni De Micheli"]}]}, {"DBLP title": "PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping.", "DBLP authors": ["Salih Bayar", "Arda Yurdakul"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360791", "OA papers": [{"PaperId": "https://openalex.org/W2093578483", "PaperTitle": "PFMAP: Exploitation of Particle Filters for Network-on-Chip Mapping", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Bo\u011fazi\u00e7i University": 2.0}, "Authors": ["Salih Bayar", "Arda Yurdakul"]}]}, {"DBLP title": "Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects.", "DBLP authors": ["Esmat Kishani Farahani", "Reza Sarvari"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360713", "OA papers": [{"PaperId": "https://openalex.org/W2063493746", "PaperTitle": "Design of n-Tier Multilevel Interconnect Architectures by Using Carbon Nanotube Interconnects", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Esmat Kishani Farahani", "Reza Sarvari"]}]}, {"DBLP title": "Two-Port PCM Architecture for Network Processing.", "DBLP authors": ["Jiayin Li", "David B. Dgien", "Nathan Altay Hunter", "Yirong Zhao", "Kartik Mohanram"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360801", "OA papers": [{"PaperId": "https://openalex.org/W2080635351", "PaperTitle": "Two-Port PCM Architecture for Network Processing", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Jiayin Li", "David B. Dgien", "Nathan Altay Hunter", "Yirong Zhao", "Kartik Mohanram"]}]}, {"DBLP title": "High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies.", "DBLP authors": ["Ing-Chao Lin", "Jeng-Nian Chiou"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361150", "OA papers": [{"PaperId": "https://openalex.org/W2009792503", "PaperTitle": "High-Endurance Hybrid Cache Design in CMP Architecture With Cache Partitioning and Access-Aware Policies", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"National Cheng Kung University": 2.0}, "Authors": ["Ing-Chao Lin", "Jeng-Nian Chiou"]}]}, {"DBLP title": "Efficient Memory-Addressing Algorithms for FFT Processor Design.", "DBLP authors": ["Hsin-Fu Luo", "Yi-Jun Liu", "Ming-Der Shieh"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361209", "OA papers": [{"PaperId": "https://openalex.org/W1976676268", "PaperTitle": "Efficient Memory-Addressing Algorithms for FFT Processor Design", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"National Cheng Kung University": 2.0, "National Applied Research Laboratories": 1.0}, "Authors": ["Hsin-Fu Luo", "Yijun Liu", "Ming-Der Shieh"]}]}, {"DBLP title": "Flexible, Efficient Multimode MIMO Detection by Using Reconfigurable ASIP.", "DBLP authors": ["Xiaolin Chen", "Andreas Minwegen", "Bilal Syed Hussain", "Anupam Chattopadhyay", "Gerd Ascheid", "Rainer Leupers"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361206", "OA papers": [{"PaperId": "https://openalex.org/W2089833705", "PaperTitle": "Flexible, Efficient Multimode MIMO Detection by Using Reconfigurable ASIP", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"RWTH Aachen University": 6.0}, "Authors": ["Xiaolin Chen", "Andreas Minwegen", "Syed Bilal Hussain", "Anupam Chattopadhyay", "Gerd Ascheid", "Rainer Leupers"]}]}, {"DBLP title": "A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells.", "DBLP authors": ["Pierre-Emmanuel Gaillardon", "Xifan Tang", "Gain Kim", "Giovanni De Micheli"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359385", "OA papers": [{"PaperId": "https://openalex.org/W2028407134", "PaperTitle": "A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne": 4.0}, "Authors": ["Pierre-Emmanuel Gaillardon", "Xifan Tang", "Gain Kim", "Giovanni De Micheli"]}]}, {"DBLP title": "SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2357181", "OA papers": [{"PaperId": "https://openalex.org/W1988289059", "PaperTitle": "SA-FEMIP: A Self-Adaptive Features Extractor and Matcher IP-Core Based on Partially Reconfigurable FPGAs for Space Applications", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"]}]}, {"DBLP title": "FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction.", "DBLP authors": ["Hassan Rabah", "Abbes Amira", "Basant Kumar Mohanty", "Somaya Al-M\u00e1adeed", "Pramod Kumar Meher"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358716", "OA papers": [{"PaperId": "https://openalex.org/W2029919765", "PaperTitle": "FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction", "Year": 2015, "CitationCount": 75, "EstimatedCitation": 75, "Affiliations": {}, "Authors": ["Hassan Rabah", "Abbes Amira", "Basant Kumar Mohanty", "Somaya Al-Maadeed", "Pramod Kumar Meher"]}]}, {"DBLP title": "Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA.", "DBLP authors": ["Sriram Venkateshan", "Alap Patel", "Kuruvilla Varghese"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361254", "OA papers": [{"PaperId": "https://openalex.org/W1970649722", "PaperTitle": "Hybrid Working Set Algorithm for SVM Learning With a Kernel Coprocessor on FPGA", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"NVIDIA Graphics, Bangalore, India": 2.0, "Indian Institute of Science Bangalore": 1.0}, "Authors": ["Sriram Venkateshan", "Alap U Patel", "Kuruvilla Varghese"]}]}, {"DBLP title": "Feedbacks in QCA: A Quantitative Approach.", "DBLP authors": ["Marco Vacca", "Juanchi Wang", "Mariagrazia Graziano", "Massimo Ruo Roch", "Maurizio Zamboni"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358495", "OA papers": [{"PaperId": "https://openalex.org/W2034703626", "PaperTitle": "Feedbacks in QCA: A Quantitative Approach", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Polytechnic University of Turin": 5.0}, "Authors": ["Marco Vacca", "J. Wang", "Mariagrazia Graziano", "Massimo Ruo Roch", "Maurizio Zamboni"]}]}, {"DBLP title": "Domain-Alternated Optimization for Passive Macromodeling.", "DBLP authors": ["Zuochang Ye", "Tianshi Wang", "Yang Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359970", "OA papers": [{"PaperId": "https://openalex.org/W2038460130", "PaperTitle": "Domain-Alternated Optimization for Passive Macromodeling", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Microelectronics Tsinghua University  Beijing China": 1.0, "University of California, Berkeley": 1.0, "The University of Texas at Austin": 1.0}, "Authors": ["Zuochang Ye", "Tianshi Wang", "Yan Li"]}]}, {"DBLP title": "Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding.", "DBLP authors": ["Cheng-Hung Lin", "Chih-Shiang Yu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2363777", "OA papers": [{"PaperId": "https://openalex.org/W2005181554", "PaperTitle": "Multimode Radix-4 SISO Kernel Design for Turbo/LDPC Decoding", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Yuan Ze University": 2.0}, "Authors": ["Chih-Hung Lin", "Chih-Shiang Yu"]}]}, {"DBLP title": "Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision.", "DBLP authors": ["Bo Yuan", "Keshab K. Parhi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359793", "OA papers": [{"PaperId": "https://openalex.org/W2101207956", "PaperTitle": "Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision", "Year": 2015, "CitationCount": 91, "EstimatedCitation": 91, "Affiliations": {"University of Minnesota": 2.0}, "Authors": ["Bo Yuan", "Keshab K. Parhi"]}]}, {"DBLP title": "VLSI Design of a Depth Map Estimation Circuit Based on Structured Light Algorithm.", "DBLP authors": ["Yu-Cheng Fan", "Pin-Kang Huang", "Hung-Kuan Liu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2357844", "OA papers": [{"PaperId": "https://openalex.org/W2087663976", "PaperTitle": "VLSI Design of a Depth Map Estimation Circuit Based on Structured Light Algorithm", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Taipei University of Technology": 3.0}, "Authors": ["Yu-Cheng Fan", "Pin-Kang Huang", "Hung-Kuan Liu"]}]}, {"DBLP title": "Trainable and Low-Cost SMO Pattern Classifier Implemented via MCMC and SFBS Technologies.", "DBLP authors": ["Chih-Hsiang Peng", "Ta-Wen Kuan", "Po-Chuan Lin", "Jhing-Fa Wang", "Guo-Ji Wu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2362150", "OA papers": [{"PaperId": "https://openalex.org/W2063295745", "PaperTitle": "Trainable and Low-Cost SMO Pattern Classifier Implemented via MCMC and SFBS Technologies", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Cheng Kung University": 4.0, "Tung Fang Design Institute": 1.0}, "Authors": ["Chih-Hsiang Peng", "Ta-Wen Kuan", "Po-Chuan Lin", "Jhing-Fa Wang", "Guo-Ji Wu"]}]}, {"DBLP title": "HS3-DPG: Hierarchical Simulation for 3-D P/G Network.", "DBLP authors": ["Yu Wang", "Song Yao", "Shuai Tao", "Xiaoming Chen", "Yuchun Ma", "Yiyu Shi", "Huazhong Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358582", "OA papers": [{"PaperId": "https://openalex.org/W1963547648", "PaperTitle": "HS3-DPG: Hierarchical Simulation for 3-D P/G Network", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Tsinghua University": 6.0, "Missouri University of Science and Technology": 1.0}, "Authors": ["Yu Wang", "Song Yao", "Shuai Tao", "Xiao-Ming Chen", "Yuchun Ma", "Yiyu Shi", "Huazhong Yang"]}]}, {"DBLP title": "Implementation of Compact Polyphase Channel-Select Filters for Multistandard Broadcasting.", "DBLP authors": ["Hussain A. Alzaher", "Mohammad K. Al-Ghamdi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2362060", "OA papers": [{"PaperId": "https://openalex.org/W2051242967", "PaperTitle": "Implementation of Compact Polyphase Channel-Select Filters for Multistandard Broadcasting", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"King Fahd University of Petroleum and Minerals": 2.0}, "Authors": ["Hussain Alzaher", "Mohammed A. Alghamdi"]}]}, {"DBLP title": "A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference.", "DBLP authors": ["Xiao Liang Tan", "Pak Kwong Chan", "Uday Dasgupta"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361766", "OA papers": [{"PaperId": "https://openalex.org/W2083212628", "PaperTitle": "A Sub-1-V 65-nm MOS Threshold Monitoring-Based Voltage Reference", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Nanyang Technological University": 2.0, "MediaTek (Singapore)": 1.0}, "Authors": ["Xiao Tan", "Pak H. Chan", "Uday Dasgupta"]}]}, {"DBLP title": "Efficient Scalable Serial Multiplier Over GF(2m) Based on Trinomial.", "DBLP authors": ["Fayez Gebali", "Atef Ibrahim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359113", "OA papers": [{"PaperId": "https://openalex.org/W1986397404", "PaperTitle": "Efficient Scalable Serial Multiplier Over GF(&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\textbf {2}^{\\boldsymbol {m}}$ &lt;/tex-math&gt;&lt;/inline-formula&gt;) Based on Trinomial", "Year": 2015, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"University of Victoria": 1.3333333333333333, "Electronics Research Institute": 0.3333333333333333, "Prince Sattam Bin Abdulaziz University": 0.3333333333333333}, "Authors": ["Fayez Gebali", "Atef Ibrahim"]}]}, {"DBLP title": "T-VEMA: A Temperature- and Variation-Aware Electromigration Power Grid Analysis Tool.", "DBLP authors": ["Di-An Li", "Malgorzata Marek-Sadowska", "Sani R. Nassif"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2358678", "OA papers": [{"PaperId": "https://openalex.org/W1977146073", "PaperTitle": "T-VEMA: A Temperature- and Variation-Aware Electromigration Power Grid Analysis Tool", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"University of California, Santa Barbara": 2.0, "IBM Research - Austin": 1.0}, "Authors": ["Dian Li", "Malgorzata Marek-Sadowska", "Sani R. Nassif"]}]}, {"DBLP title": "MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction.", "DBLP authors": ["Luis J. Saiz-Adalid", "Pedro Reviriego", "Pedro J. Gil", "Salvatore Pontarelli", "Juan Antonio Maestro"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2357476", "OA papers": [{"PaperId": "https://openalex.org/W2093138466", "PaperTitle": "MCU Tolerance in SRAMs Through Low-Redundancy Triple Adjacent Error Correction", "Year": 2015, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0, "Nebrija University": 2.0, "Consorzio Nazionale Interuniversitario per le Telecomunicazioni": 1.0}, "Authors": ["Luis-J. Saiz-Adalid", "Pedro Reviriego", "Pedro Mazeda Gil", "Salvatore Pontarelli", "Juan Antonio Maestro"]}]}, {"DBLP title": "Memristive Threshold Logic Circuit Design of Fast Moving Object Detection.", "DBLP authors": ["Akshay Kumar Maan", "Dinesh Sasi Kumar", "Sherin Sugathan", "Alex Pappachen James"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2359801", "OA papers": [{"PaperId": "https://openalex.org/W1964881180", "PaperTitle": "Memristive Threshold Logic Circuit Design of Fast Moving Object Detection", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Griffith University": 1.0, ", Enview Research and Development Laboratories, Trivandrum, India": 2.0, "Nazarbayev University": 1.0}, "Authors": ["Akshay Kumar Maan", "Dinesh Kumar", "Sherin Sugathan", "Alex Pappachen James"]}]}, {"DBLP title": "Low-Complexity High-Throughput QR Decomposition Design for MIMO Systems.", "DBLP authors": ["Jing-Shiun Lin", "Yin-Tsung Hwang", "Shih-Hao Fang", "Po-Han Chu", "Ming-Der Shieh"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361906", "OA papers": [{"PaperId": "https://openalex.org/W1969237870", "PaperTitle": "Low-Complexity High-Throughput QR Decomposition Design for MIMO Systems", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"National Cheng Kung University": 3.0, "National Chung Hsing University": 1.0, "Industrial Technology Research Institute": 1.0}, "Authors": ["Jun Lin", "Yin-Tsung Hwang", "Shih-Hao Fang", "Po-Han Chu", "Ming-Der Shieh"]}]}, {"DBLP title": "An Extended Direct Power Injection Method for In-Place Susceptibility Characterization of VLSI Circuits Against Electromagnetic Interference.", "DBLP authors": ["Takuya Sawada", "Kumpei Yoshikawa", "Hidehiro Takata", "Koji Nii", "Makoto Nagata"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2361208", "OA papers": [{"PaperId": "https://openalex.org/W2086686810", "PaperTitle": "An Extended Direct Power Injection Method for In-Place Susceptibility Characterization of VLSI Circuits Against Electromagnetic Interference", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Kobe University": 3.0, "Renesas Electronics (Japan)": 2.0}, "Authors": ["Takuya Sawada", "Kumpei Yoshikawa", "Hidehiro Takata", "Koji Nii", "Makoto Nagata"]}]}, {"DBLP title": "A Bit-Serial Pipelined Architecture for High-Performance DHT Computation in Quantum-Dot Cellular Automata.", "DBLP authors": ["Vikramkumar Pudi", "K. Sridharan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2363519", "OA papers": [{"PaperId": "https://openalex.org/W1965100953", "PaperTitle": "A Bit-Serial Pipelined Architecture for High-Performance DHT Computation in Quantum-Dot Cellular Automata", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Indian Institute of Technology Madras": 2.0}, "Authors": ["Vikramkumar Pudi", "K. Sridharan"]}]}, {"DBLP title": "Incoherent Undersampling-Based Waveform Reconstruction Using a Time-Domain Zero-Crossing Metric.", "DBLP authors": ["Debesh Bhatta", "Nicholas Tzou", "Joshua W. Wells", "Sen-Wen Hsiao", "Abhijit Chatterjee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2369007", "OA papers": [{"PaperId": "https://openalex.org/W2074315518", "PaperTitle": "Incoherent Undersampling-Based Waveform Reconstruction Using a Time-Domain Zero-Crossing Metric", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Debesh Bhatta", "Nicholas Tzou", "Joshua J. Wells", "Sen-Wen Hsiao", "Abhijit Chatterjee"]}]}, {"DBLP title": "A 6-bit 2.5-GS/s Time-Interleaved Analog-to-Digital Converter Using Resistor-Array Sharing Digital-to-Analog Converter.", "DBLP authors": ["Hokyu Lee", "Aurangozeb", "Sejin Park", "Jintae Kim", "Chulwoo Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2372033", "OA papers": [{"PaperId": "https://openalex.org/W2088247891", "PaperTitle": "A 6-bit 2.5-GS/s Time-Interleaved Analog-to-Digital Converter Using Resistor-Array Sharing Digital-to-Analog Converter", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Korea University": 4.0, "Konkuk University": 1.0}, "Authors": ["Hokyu Lee", "Aurangozeb", "Sejin Park", "Jin-Tae Kim", "Chulwoo Kim"]}]}, {"DBLP title": "Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation.", "DBLP authors": ["Muhammad Ahmadi", "Won Namgoong"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2362545", "OA papers": [{"PaperId": "https://openalex.org/W1963856886", "PaperTitle": "Comparator Power Reduction in Low-Frequency SAR ADC Using Optimized Vote Allocation", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"The University of Texas at Dallas": 2.0}, "Authors": ["Muhammad Ahmadi", "Won Namgoong"]}]}, {"DBLP title": "A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters.", "DBLP authors": ["Jintae Kim", "Siamak Modjtahedi", "Chih-Kong Ken Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2370042", "OA papers": [{"PaperId": "https://openalex.org/W2043794336", "PaperTitle": "A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Konkuk University": 1.0, "University of California, Los Angeles": 2.0}, "Authors": ["Jin-Tae Kim", "Siamak Modjtahedi", "Chih-Kong Ken Yang"]}]}, {"DBLP title": "An Area- and Energy-Efficient FIFO Design Using Error-Reduced Data Compression and Near-Threshold Operation for Image/Video Applications.", "DBLP authors": ["Seyed Mohammad Ali Zeinolabedin", "Jun Zhou", "Xin Liu", "Tony Tae-Hyoung Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2369052", "OA papers": [{"PaperId": "https://openalex.org/W2043563717", "PaperTitle": "An Area- and Energy-Efficient FIFO Design Using Error-Reduced Data Compression and Near-Threshold Operation for Image/Video Applications", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Nanyang Technological University": 2.0, "[Institute of Microelectronics, Agency for Science, Technology, and Research, Singapore]": 2.0}, "Authors": ["Seyed Mohammad Ali Zeinolabedin", "Jun Zhou", "Xin Liu", "Tony Tae-Hyoung Kim"]}]}, {"DBLP title": "Temperature-Centric Reliability Analysis and Optimization of Electronic Systems Under Process Variation.", "DBLP authors": ["Ivan Ukhov", "Petru Eles", "Zebo Peng"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2371249", "OA papers": [{"PaperId": "https://openalex.org/W2057075662", "PaperTitle": "Temperature-Centric Reliability Analysis and Optimization of Electronic Systems Under Process Variation", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Ivan Ukhov", "Petru Eles", "Zebo Peng"]}]}, {"DBLP title": "Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs.", "DBLP authors": ["Yuejian Wu", "Sandy Thomson", "Han Sun", "David Krause", "Song Yu", "George Kurio"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377573", "OA papers": [{"PaperId": "https://openalex.org/W2045656654", "PaperTitle": "Free Razor: A Novel Voltage Scaling Low-Power Technique for Large SoC Designs", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {", Infinera Canada Inc., Kanata, ON, Canada": 4.0, "Infinera (United States)": 2.0}, "Authors": ["Yuejian Wu", "Sandy Thomson", "Han Sun", "David W. Krause", "Song Yu", "George Kurio"]}]}, {"DBLP title": "A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations.", "DBLP authors": ["Ghasem Pasandi", "Sied Mehdi Fakhraie"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377518", "OA papers": [{"PaperId": "https://openalex.org/W1989243598", "PaperTitle": "A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations", "Year": 2015, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {"University of Tehran": 2.0}, "Authors": ["Ghasem Pasandi", "Sied Mehdi Fakhraie"]}]}, {"DBLP title": "Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving.", "DBLP authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365032", "OA papers": [{"PaperId": "https://openalex.org/W2066019803", "PaperTitle": "Multiple-Bit Upset Protection in Microprocessor Memory Arrays Using Vulnerability-Based Parity Optimization and Interleaving", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"New York University Abu Dhabi": 1.0, "University of Cyprus": 1.0, "The University of Texas at Dallas": 1.0}, "Authors": ["Michail Maniatakos", "Maria K. Michael", "Yiorgos Makris"]}]}, {"DBLP title": "A Model for Supply Voltage and Temperature Variation Effects on Synchronizer Performance.", "DBLP authors": ["Salomon Beer", "Ran Ginosar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365255", "OA papers": [{"PaperId": "https://openalex.org/W1968296979", "PaperTitle": "A Model for Supply Voltage and Temperature Variation Effects on Synchronizer Performance", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0}, "Authors": ["Salomon Beer", "Ran Ginosar"]}]}, {"DBLP title": "A High-Performance Double-Layer Counting Bloom Filter for Multicore Systems.", "DBLP authors": ["Bo-Cheng Charles Lai", "Kuan-Ting Chen", "Ping-Ru Wu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2370761", "OA papers": [{"PaperId": "https://openalex.org/W1971916579", "PaperTitle": "A High-Performance Double-Layer Counting Bloom Filter for Multicore Systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 1.0, "Global Unichip (Taiwan)": 1.0, "MediaTek (Taiwan)": 1.0}, "Authors": ["Bo-Cheng Lai", "Kuan-Ting Chen", "Ping-Ru Wu"]}]}, {"DBLP title": "A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector.", "DBLP authors": ["Ching-Che Chung", "Duo Sheng", "Chang-Jun Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2370631", "OA papers": [{"PaperId": "https://openalex.org/W2057790510", "PaperTitle": "A Wide-Range Low-Cost All-Digital Duty-Cycle Corrector", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Chung Cheng University": 2.0, "Fu Jen Catholic University": 1.0}, "Authors": ["Ching-Che Chung", "Duo Sheng", "Changjun Li"]}]}, {"DBLP title": "Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units.", "DBLP authors": ["Enrique F. Cant\u00f3-Navarro", "Mariano L\u00f3pez-Garc\u00eda", "Rafael Ramos-Lara", "Raul S\u00e1nchez-Reillo"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377578", "OA papers": [{"PaperId": "https://openalex.org/W2090757875", "PaperTitle": "Flexible Biometric Online Speaker-Verification System Implemented on FPGA Using Vector Floating-Point Units", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Rovira i Virgili University": 1.0, "Universitat Polit\u00e8cnica de Catalunya": 2.0, "Carlos III University of Madrid": 1.0}, "Authors": ["Enrique Canto-Navarro", "Mariano Lopez-Garcia", "Rafael Ramos-Lara", "Raul Sanchez-Reillo"]}]}, {"DBLP title": "An Efficient List Decoder Architecture for Polar Codes.", "DBLP authors": ["Jun Lin", "Zhiyuan Yan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2378992", "OA papers": [{"PaperId": "https://openalex.org/W2963678405", "PaperTitle": "An Efficient List Decoder Architecture for Polar Codes", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Lehigh University": 2.0}, "Authors": ["Jun Lin", "Zhiyuan Yan"]}]}, {"DBLP title": "ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design.", "DBLP authors": ["Ying Teng", "Baris Taskin"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2385835", "OA papers": [{"PaperId": "https://openalex.org/W2055990800", "PaperTitle": "ROA-Brick Topology for Low-Skew Rotary Resonant Clock Network Design", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Drexel University": 2.0}, "Authors": ["Ying Teng", "Baris Taskin"]}]}, {"DBLP title": "Stream Processor for Real-Time Inverse Tone Mapping of Full-HD Images.", "DBLP authors": ["Gian Domenico Licciardo", "Antonio D'Arienzo", "Alfredo Rubino"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2366831", "OA papers": [{"PaperId": "https://openalex.org/W1986910702", "PaperTitle": "Stream Processor for Real-Time Inverse Tone Mapping of Full-HD Images", "Year": 2015, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"University of Salerno": 3.0}, "Authors": ["Gian Domenico Licciardo", "Antonio D'Arienzo", "Alfredo Rubino"]}]}, {"DBLP title": "CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning.", "DBLP authors": ["Babak Zamanlooy", "Mitra Mirhassani"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2367496", "OA papers": [{"PaperId": "https://openalex.org/W2070804437", "PaperTitle": "CVNS Synapse Multiplier for Robust Neurochips With On-Chip Learning", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"University of Windsor": 2.0}, "Authors": ["Babak Zamanlooy", "Mitra Mirhassani"]}]}, {"DBLP title": "Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison.", "DBLP authors": ["Mahdi Nikdast", "Jiang Xu", "Luan Huu Kinh Duong", "Xiaowen Wu", "Xuan Wang", "Zhehui Wang", "Zhe Wang", "Peng Yang", "Yaoyao Ye", "Qinfen Hao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2370892", "OA papers": [{"PaperId": "https://openalex.org/W2075075379", "PaperTitle": "Crosstalk Noise in WDM-Based Optical Networks-on-Chip: A Formal Study and Comparison", "Year": 2015, "CitationCount": 63, "EstimatedCitation": 63, "Affiliations": {"Hong Kong University of Science and Technology": 7.0, "Huawei Technologies (China)": 2.0}, "Authors": ["Mahdi Nikdast", "Jiang Xu", "Luan H. K. Duong", "Xiaowen Wu", "Xuan Wang", "Zhehui Wang", "Peng Yang", "Yaoyao Ye", "Qinfen Hao"]}]}, {"DBLP title": "A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures.", "DBLP authors": ["Leibo Liu", "Chen Wu", "Chenchen Deng", "Shouyi Yin", "Qinghua Wu", "Jie Han", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2367108", "OA papers": [{"PaperId": "https://openalex.org/W2069206309", "PaperTitle": "A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Tsinghua University": 3.0, "Institute of Microelectronics": 3.0, "University of Alberta": 1.0}, "Authors": ["Leibo Liu", "Chen Wu", "Chenchen Deng", "Shouyi Yin", "Qinghua Wu", "Jie Han", "Shaojun Wei"]}]}, {"DBLP title": "Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Dajiang Liu", "Shouyi Yin", "Yu Peng", "Leibo Liu", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2371854", "OA papers": [{"PaperId": "https://openalex.org/W1975970429", "PaperTitle": "Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 2.5, "Institute of Microelectronics": 2.5}, "Authors": ["Da-Jiang Liu", "Shouyi Yin", "Yu Peng", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework.", "DBLP authors": ["Liuxi Qian", "Zhaori Bi", "Dian Zhou", "Xuan Zeng"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377013", "OA papers": [{"PaperId": "https://openalex.org/W2085737637", "PaperTitle": "Automated Technology Migration Methodology for Mixed-Signal Circuit Based on Multistart Optimization Framework", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"The University of Texas at Dallas": 3.0, "Shanghai Fudan Microelectronics (China)": 0.5, "Fudan University": 0.5}, "Authors": ["Liuxi Qian", "Zhaori Bi", "Dian Zhou", "Xuan Zeng"]}]}, {"DBLP title": "Deterministic Random Walk: A New Preconditioner for Power Grid Analysis.", "DBLP authors": ["Jia Wang", "Xuanxing Xiong", "Xingwu Zheng"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365409", "OA papers": [{"PaperId": "https://openalex.org/W2053162440", "PaperTitle": "Deterministic Random Walk: A New Preconditioner for Power Grid Analysis", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Illinois Institute of Technology": 3.0}, "Authors": ["Jia Wang", "Xuanxing Xiong", "Xingwu Zheng"]}]}, {"DBLP title": "A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification.", "DBLP authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Wei Zhao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365520", "OA papers": [{"PaperId": "https://openalex.org/W2028346044", "PaperTitle": "A Selected Inversion Approach for Locality Driven Vectorless Power Grid Verification", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Tsinghua University": 4.0}, "Authors": ["Jianlei Yang", "Yici Cai", "Qiang Zhou", "Wei Zhao"]}]}, {"DBLP title": "Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2370751", "OA papers": [{"PaperId": "https://openalex.org/W1997438906", "PaperTitle": "Modeling a Set of Functional Test Sequences as a Single Sequence for Test Compaction", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "A Low-Cost TSV Test and Diagnosis Scheme Based on Binary Search Method.", "DBLP authors": ["Xiaolong Zhang", "Huiyun Li", "Li Jiang", "Qiang Xu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2362560", "OA papers": [{"PaperId": "https://openalex.org/W1979871288", "PaperTitle": "A Low-Cost TSV Test and Diagnosis Scheme Based on Binary Search Method", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Shenzhen Metro (China)": 1.0, "Shenzhen Institutes of Advanced Technology": 0.5, "Chinese University of Hong Kong": 1.5, "Shanghai Jiao Tong University": 1.0}, "Authors": ["Xiaolong Zhang", "Huiyun Li", "Li Jun Jiang", "Qiang Xu"]}]}, {"DBLP title": "A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays.", "DBLP authors": ["Mohamed Elshamy", "Hassan Mostafa", "Yehya H. Ghallab", "Mohamed Sameh Said"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377192", "OA papers": [{"PaperId": "https://openalex.org/W2087261283", "PaperTitle": "A Novel Nondestructive Read/Write Circuit for Memristor-Based Memory Arrays", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"Cairo University": 2.333333333333333, "American University in Cairo": 0.3333333333333333, "Zewail City of Science and Technology": 0.8333333333333333, "Helwan University": 0.5}, "Authors": ["Mohamed Elshamy", "Mohamed Hassan", "Yehya H. Ghallab", "Mohamed Mohamed Tolba Said"]}]}, {"DBLP title": "Variable Resistance Spectrum Assignment in Phase Change Memory Systems.", "DBLP authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2363102", "OA papers": [{"PaperId": "https://openalex.org/W1993511025", "PaperTitle": "Variable Resistance Spectrum Assignment in Phase Change Memory Systems", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"Sharif University of Technology": 3.0}, "Authors": ["Marjan Asadinia", "Mohammad Arjomand", "Hamid Sarbazi-Azad"]}]}, {"DBLP title": "A 10-bit 200-MS/s Zero-Crossing-Based Pipeline ADC in 0.13-\u00b5m CMOS Technology.", "DBLP authors": ["Myonglae Chu", "Byoungho Kim", "Byung-Geun Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2371453", "OA papers": [{"PaperId": "https://openalex.org/W1941414088", "PaperTitle": "A 10-bit 200-MS/s Zero-Crossing-Based Pipeline ADC in 0.13-$\\mu $ m CMOS Technology", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}, "Authors": ["Myonglae Chu", "Byoung-Ho Kim", "Byung-Geun Lee"]}]}, {"DBLP title": "Reduction of Complexity for Nonbinary LDPC Decoders With Compressed Messages.", "DBLP authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Javier Valls"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377194", "OA papers": [{"PaperId": "https://openalex.org/W1970716416", "PaperTitle": "Reduction of Complexity for Nonbinary LDPC Decoders With Compressed Messages", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of the Andes": 1.0, "Universitat Polit\u00e8cnica de Val\u00e8ncia": 2.0}, "Authors": ["Jesus Omar Lacruz", "Francisco Garcia-Herrero", "Javier Valls"]}]}, {"DBLP title": "A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter.", "DBLP authors": ["Dandan Zhang", "Hai-Gang Yang", "Wen-rui Zhu", "Wei Li", "Zhihong Huang", "Lin Li", "Tianyi Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2369460", "OA papers": [{"PaperId": "https://openalex.org/W1921205003", "PaperTitle": "A Multiphase DLL With a Novel Fast-Locking Fine-Code Time-to-Digital Converter", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Institute of Electronics": 2.333333333333333, "Chinese Academy of Sciences": 2.333333333333333, "China Electronics Technology Group Corporation": 0.3333333333333333, "University of Chinese Academy of Sciences": 2.0}, "Authors": ["Dandan Zhang", "Haigang Yang", "Wenrui Zhu", "Wei Li", "Zhihong Huang", "Lin Li", "Tianyi Li"]}]}, {"DBLP title": "An Effective Combination of Power Scaling for H.264/AVC Compression.", "DBLP authors": ["Hyun Kim", "Chae-Eun Rhee", "Hyuk-Jae Lee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2369520", "OA papers": [{"PaperId": "https://openalex.org/W2078739341", "PaperTitle": "An Effective Combination of Power Scaling for H.264/AVC Compression", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Seoul National University": 2.0, "Inha University": 1.0}, "Authors": ["Hyun Jung Kim", "Chae-Seo Rhee", "Hyuk-Jae Lee"]}]}, {"DBLP title": "Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication.", "DBLP authors": ["Alex Pappachen James", "Dinesh Sasi Kumar", "Arun Ajayan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2371857", "OA papers": [{"PaperId": "https://openalex.org/W2064680883", "PaperTitle": "Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier Transform and Vedic Multiplication", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"Nazarbayev University": 1.0, ", Enview Research and Development Laboratories, Trivandrum, India": 2.0}, "Authors": ["Alex Pappachen James", "Dinesh Kumar", "Arun Ajayan"]}]}, {"DBLP title": "On the Restore Operation in MTJ-Based Nonvolatile SRAM Cells.", "DBLP authors": ["Ke Chen", "Jie Han", "Fabrizio Lombardi"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2375333", "OA papers": [{"PaperId": "https://openalex.org/W2036976214", "PaperTitle": "On the Restore Operation in MTJ-Based Nonvolatile SRAM Cells", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Northeastern University": 2.0, "University of Alberta": 1.0}, "Authors": ["Ke Chen", "Jie Han", "Fabrizio Lombardi"]}]}, {"DBLP title": "WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems.", "DBLP authors": ["Zhu Wang", "Zonghua Gu", "Zili Shao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2379635", "OA papers": [{"PaperId": "https://openalex.org/W1985521141", "PaperTitle": "WCET-Aware Energy-Efficient Data Allocation on Scratchpad Memory for Real-Time Embedded Systems", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Zhejiang University": 2.0, "Hong Kong Polytechnic University": 1.0}, "Authors": ["Zhu Wang", "Zonghua Gu", "Zili Shao"]}]}, {"DBLP title": "Sequential Element Timing Parameter Definition Considering Clock Uncertainty.", "DBLP authors": ["David Money Harris"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2364991", "OA papers": [{"PaperId": "https://openalex.org/W2037312271", "PaperTitle": "Sequential Element Timing Parameter Definition Considering Clock Uncertainty", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Broadcom (United States)": 1.0}, "Authors": ["David Harris"]}]}, {"DBLP title": "Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models.", "DBLP authors": ["Jae Hoon Kim", "Wook Kim", "Young Hwan Kim"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2364736", "OA papers": [{"PaperId": "https://openalex.org/W1977789482", "PaperTitle": "Efficient Statistical Timing Analysis Using Deterministic Cell Delay Models", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Department of Electrical Engineering; Pohang University of Science and Technology; Pohang Korea": 2.0, "Samsung (South Korea)": 1.0}, "Authors": ["Jae Nyoung Kim", "Wook Kim", "Young Ho Kim"]}]}, {"DBLP title": "Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths.", "DBLP authors": ["Xiaobin Yuan", "Pawel Owczarczyk", "Alan J. Drake", "Marshall D. Tiner", "David T. Hui", "John P. Pennings", "Francesco A. Campisano", "Richard L. Willaman", "Leana M. Cropp", "Rudolph D. Dussault"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2364785", "OA papers": [{"PaperId": "https://openalex.org/W1982448920", "PaperTitle": "Design Considerations for Reconfigurable Delay Circuit to Emulate System Critical Paths", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"[IBM Systems and Technology Group, Poughkeepsie, NY, USA]": 6.0, "IBM Research - Austin": 1.0, "IBM Systems and Technology Group, Austin TX, USA": 3.0}, "Authors": ["Xiaobin Yuan", "Pawel Owczarczyk", "Alan J. Drake", "Marshall D. Tiner", "David S.C. Hui", "John P. Pennings", "Francesco A. Campisano", "Richard L. Willaman", "L.M. Cropp", "Rudolph Dennis Dussault"]}]}, {"DBLP title": "Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization.", "DBLP authors": ["Chien-Hui Liao", "Charles H.-P. Wen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2360802", "OA papers": [{"PaperId": "https://openalex.org/W2029495492", "PaperTitle": "Thermal-Constrained Task Scheduling on 3-D Multicore Processors for Throughput-and-Energy Optimization", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Yang Ming Chiao Tung University": 2.0}, "Authors": ["Chien-hui Liao", "Charles H.-P. Wen"]}]}, {"DBLP title": "Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations.", "DBLP authors": ["Mehrzad Nejat", "Bijan Alizadeh", "Ali Afzali-Kusha"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2366918", "OA papers": [{"PaperId": "https://openalex.org/W1901083236", "PaperTitle": "Dynamic Flip-Flop Conversion: A Time-Borrowing Method for Performance Improvement of Low-Power Digital Circuits Prone to Variations", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Tehran": 3.0}, "Authors": ["Mehrzad Nejat", "Bijan Alizadeh", "Ali Afzali-Kusha"]}]}, {"DBLP title": "A High-Throughput Low-Complexity Radix-24-22-23 FFT/IFFT Processor With Parallel and Normal Input/Output Order for IEEE 802.11ad Systems.", "DBLP authors": ["Chao Wang", "Yuwei Yan", "Xiaoyu Fu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365586", "OA papers": [{"PaperId": "https://openalex.org/W1911236926", "PaperTitle": "A High-Throughput Low-Complexity Radix-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$2^{\\textbf {4}}$ &lt;/tex-math&gt;&lt;/inline-formula&gt;-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$2^{\\textbf {2}}$ &lt;/tex-math&gt;&lt;/inline-formula&gt;-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$2^{\\textbf {3}}$ &lt;/tex-math&gt;&lt;/inline-formula&gt; FFT/IFFT Processor With Parallel and Normal Input/Output Order for IEEE 802.11ad Systems", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Electronic Science and Technology of China": 3.0}, "Authors": ["Chao Wang", "Yuwei Yan", "Xiaoyu Fu"]}]}, {"DBLP title": "Energy Efficient Approximate Arithmetic for Error Resilient Neuromorphic Computing.", "DBLP authors": ["Yongtae Kim", "Yong Zhang", "Peng Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365458", "OA papers": [{"PaperId": "https://openalex.org/W2033224922", "PaperTitle": "Energy Efficient Approximate Arithmetic for Error Resilient Neuromorphic Computing", "Year": 2015, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"Texas A&M University": 3.0}, "Authors": ["Yong-Tae Kim", "Yong Zhang", "Peng Li"]}]}, {"DBLP title": "CMOS Transimpedance Amplifier for Visible Light Communications.", "DBLP authors": ["Roger Yubtzuan Chen", "Zong-Yi Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2365462", "OA papers": [{"PaperId": "https://openalex.org/W2082788467", "PaperTitle": "CMOS Transimpedance Amplifier for Visible Light Communications", "Year": 2015, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"National Yunlin University of Science and Technology": 2.0}, "Authors": ["Roger Chen", "Zong-Yi Yang"]}]}, {"DBLP title": "Optimizing the Use of STT-RAM in SSDs Through Data-Dependent Error Tolerance.", "DBLP authors": ["Hao Wang", "Kai Zhao", "Jiangpeng Li", "Tong Zhang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2367311", "OA papers": [{"PaperId": "https://openalex.org/W2075343279", "PaperTitle": "Optimizing the Use of STT-RAM in SSDs Through Data-Dependent Error Tolerance", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Rensselaer Polytechnic Institute": 4.0}, "Authors": ["Hao Wang", "Kai Zhao", "Jiangpeng Li", "Tong Zhang"]}]}, {"DBLP title": "Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology.", "DBLP authors": ["Younghwi Yang", "Juhyun Park", "Seung Chul Song", "Joseph Wang", "Geoffrey Yeap", "Seong-Ook Jung"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2367234", "OA papers": [{"PaperId": "https://openalex.org/W1936959814", "PaperTitle": "Single-Ended 9T SRAM Cell for Near-Threshold Voltage Operation With Enhanced Read Performance in 22-nm FinFET Technology", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Yonsei University": 3.0, "Qualcomm (United States)": 3.0}, "Authors": ["Younghwi Yang", "Juhyun Park", "Seung-Chul Song", "Joseph Wang", "Geoffrey Yeap", "Seong-Ook Jung"]}]}, {"DBLP title": "Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves.", "DBLP authors": ["Kung Chi Cinnati Loi", "Seok-Bum Ko"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2375640", "OA papers": [{"PaperId": "https://openalex.org/W2078731783", "PaperTitle": "Scalable Elliptic Curve Cryptosystem FPGA Processor for NIST Prime Curves", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 40, "Affiliations": {"University of Saskatchewan": 2.0}, "Authors": ["Kung Chi Cinnati Loi", "Seok-Bum Ko"]}]}, {"DBLP title": "High-Throughput Trellis Processor for Multistandard FEC Decoding.", "DBLP authors": ["Zhenzhi Wu", "Dake Liu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2382108", "OA papers": [{"PaperId": "https://openalex.org/W2139129277", "PaperTitle": "High-Throughput Trellis Processor for Multistandard FEC Decoding", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Link\u00f6ping University": 1.0, "Beijing Institute of Technology, Beijing, Sweden": 1.0}, "Authors": ["Zhenzhi Wu", "Dake Liu"]}]}, {"DBLP title": "A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications.", "DBLP authors": ["Jinjia Zhou", "Dajiang Zhou", "Jiayi Zhu", "Satoshi Goto"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2385780", "OA papers": [{"PaperId": "https://openalex.org/W2170876466", "PaperTitle": "A Frame-Parallel 2 Gpixel/s Video Decoder Chip for UHDTV and 3-DTV/FTV Applications", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Waseda University": 3.0}, "Authors": ["Dajiang Zhou", "Jiayi Zhu", "Satoshi Goto"]}]}, {"DBLP title": "Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application.", "DBLP authors": ["Manash Chanda", "Sankalp Jain", "Swapnadip De", "Chandan Kumar Sarkar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2385817", "OA papers": [{"PaperId": "https://openalex.org/W2157011526", "PaperTitle": "Implementation of Subthreshold Adiabatic Logic for Ultralow-Power Application", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Department of Electronics and Communication, Meghnad Saha Institute of Technology, Kolkata, India": 2.0, "Arizona State University": 1.0, "Jadavpur University": 1.0}, "Authors": ["Manash Chanda", "Sankalp Jain", "Swapnadip De", "Chandan Kumar Sarkar"]}]}, {"DBLP title": "Cost-Efficient Frequency-Domain MIMO-OFDM Modem With an SIMD ALU-Based Architecture.", "DBLP authors": ["Shao-Ying Yeh", "Yuan-Te Liao", "Wei-Chi Lai", "Terng-Yin Hsu"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2377780", "OA papers": [{"PaperId": "https://openalex.org/W2124336193", "PaperTitle": "Cost-Efficient Frequency-Domain MIMO\u2013OFDM Modem With an SIMD ALU-Based Architecture", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Shao-Ying Yeh", "Yuan-Te Liao", "Wei-Chi Lai", "Terng-Yin Hsu"]}]}, {"DBLP title": "Reliable and Error Detection Architectures of Pomaranch for False-Alarm-Sensitive Cryptographic Applications.", "DBLP authors": ["Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Anita Aghaie"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2382715", "OA papers": [{"PaperId": "https://openalex.org/W2127360730", "PaperTitle": "Reliable and Error Detection Architectures of Pomaranch for False-Alarm-Sensitive Cryptographic Applications", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Rochester Institute of Technology": 3.0}, "Authors": ["Mehran Mozaffari Kermani", "Reza Azarderakhsh", "Anita Aghaie"]}]}, {"DBLP title": "A 0.13-\u00b5m CMOS Current-Mode All-Pass Filter for Multi-GHz Operation.", "DBLP authors": ["Peyman Ahmadi", "Mohammad Hossein Taghavi", "Leonid Belostotski", "Arjuna Madanayake"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2380820", "OA papers": [{"PaperId": "https://openalex.org/W2167014994", "PaperTitle": "A 0.13-&lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$\\mu $ &lt;/tex-math&gt;&lt;/inline-formula&gt;m CMOS Current-Mode All-Pass Filter for Multi-GHz Operation", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of Calgary": 3.0, "University of Akron": 1.0}, "Authors": ["Peyman Ahmadi", "Mohammad Reza Taghavi", "Leonid Belostotski", "Arjuna Madanayake"]}]}, {"DBLP title": "A 2-GHz Bandwidth, Integrated Transimpedance Amplifier for Single-Photon Timing Applications.", "DBLP authors": ["Matteo Crotti", "Ivan Rech", "Giulia Acconcia", "Angelo Gulinatti", "Massimo Ghioni"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2382551", "OA papers": [{"PaperId": "https://openalex.org/W2168098059", "PaperTitle": "A 2-GHz Bandwidth, Integrated Transimpedance Amplifier for Single-Photon Timing Applications", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Politecnico di Milano": 5.0}, "Authors": ["Matteo Crotti", "Ivan Rech", "Giulia Acconcia", "Angelo Gulinatti", "Massimo Ghioni"]}]}, {"DBLP title": "A 5.4-mW 180-cm Transmission Distance 2.5-Mb/s Advanced Techniques-Based Novel Intrabody Communication Receiver Analog Front End.", "DBLP authors": ["Hao Wang", "Xian Tang", "Chiu-sing Choy", "Ka Nang Leung", "Kong-Pang Pun"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2379443", "OA papers": [{"PaperId": "https://openalex.org/W2165490189", "PaperTitle": "A 5.4-mW 180-cm Transmission Distance 2.5-Mb/s Advanced Techniques-Based Novel Intrabody Communication Receiver Analog Front End", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Chinese University of Hong Kong": 5.0}, "Authors": ["Hao Wang", "Xian Liang Tang", "Chiu-Sing Choy", "Ka Nang Leung", "Kong-Pang Pun"]}]}, {"DBLP title": "Searching for Spectrum Holes: A 400-800 MHz Spectrum Sensing System.", "DBLP authors": ["Hsiao-Chin Chen", "Ming-Yu Yen", "Kuo-Jin Chang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387283", "OA papers": [{"PaperId": "https://openalex.org/W2149940162", "PaperTitle": "Searching for Spectrum Holes: A 400\u2013800 MHz Spectrum Sensing System", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"National Taiwan University of Science and Technology": 2.0, "Wistron (Taiwan)": 1.0}, "Authors": ["Hsiao-Chin Chen", "Ming-Yu Yen", "Kuo-Jin Chang"]}]}, {"DBLP title": "Delay-Lock-Loop-Based Inductorless and Electrolytic Capacitorless Pseudo-Sine-Current Controller in LED Lighting Systems.", "DBLP authors": ["Shao-Wei Chiu", "Chun-Chieh Kuo", "Yi-Ping Su", "Ke-Horng Chen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2368175", "OA papers": [{"PaperId": "https://openalex.org/W2151960317", "PaperTitle": "Delay-Lock-Loop-Based Inductorless and Electrolytic Capacitorless Pseudo-Sine-Current Controller in LED Lighting Systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Yang Ming Chiao Tung University": 4.0}, "Authors": ["Chiu Shao-Wei", "Chun-Chieh Kuo", "Yi-Ping Su", "Ke-Horng Chen"]}]}, {"DBLP title": "Synthesis for Width Minimization in the Single-Electron Transistor Array.", "DBLP authors": ["Chian-Wei Liu", "Chang-En Chiang", "Ching-Yi Huang", "Yung-Chih Chen", "Chun-Yao Wang", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2386331", "OA papers": [{"PaperId": "https://openalex.org/W2124737772", "PaperTitle": "Synthesis for Width Minimization in the Single-Electron Transistor Array", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"National Tsing Hua University": 4.0, "Yuan Ze University": 1.0, "Pennsylvania State University": 2.0}, "Authors": ["C. L. Liu", "Chang-En Chiang", "Ching-Yi Huang", "Yung-Chih Chen", "Chun-Yao Wang", "Suman Datta", "Vijaykrishnan Narayanan"]}]}, {"DBLP title": "Run-Time Management for Multicore Embedded Systems With Energy Harvesting.", "DBLP authors": ["Yi Xiang", "Sudeep Pasricha"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2381658", "OA papers": [{"PaperId": "https://openalex.org/W2144451358", "PaperTitle": "Run-Time Management for Multicore Embedded Systems With Energy Harvesting", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"Colorado State University": 2.0}, "Authors": ["Yuren Zhou", "Sudeep Pasricha"]}]}, {"DBLP title": "Efficient and Correct by Construction Assertion-Based Synthesis.", "DBLP authors": ["Katell Morin-Allory", "Fatemeh Negin Javaheri", "Dominique Borrione"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2386212", "OA papers": [{"PaperId": "https://openalex.org/W2121535459", "PaperTitle": "Efficient and Correct by Construction Assertion-Based Synthesis", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Katell Morin-Allory", "Fatemeh Negin Javaheri", "Dominique Borrione"]}]}, {"DBLP title": "Bayesian Prediction-Based Energy-Saving Algorithm for Embedded Intelligent Terminal.", "DBLP authors": ["Chen Hou", "Qianchuan Zhao"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2385791", "OA papers": [{"PaperId": "https://openalex.org/W2140100988", "PaperTitle": "Bayesian Prediction-Based Energy-Saving Algorithm for Embedded Intelligent Terminal", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tsinghua University": 2.0}, "Authors": ["Chen Hou", "Qianchuan Zhao"]}]}, {"DBLP title": "VLSI-Assisted Nonrigid Registration Using Modified Demons Algorithm.", "DBLP authors": ["Ashutosh Mishra", "Pulak Mondal", "Swapna Banerjee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2382134", "OA papers": [{"PaperId": "https://openalex.org/W2157677072", "PaperTitle": "VLSI-Assisted Nonrigid Registration Using Modified Demons Algorithm", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Ashutosh Mishra", "Pulak Mondal", "Swapna Banerjee"]}]}, {"DBLP title": "Noise Modeling and Analysis of SAR ADCs.", "DBLP authors": ["Wenpian Paul Zhang", "Xingyuan Tong"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2379613", "OA papers": [{"PaperId": "https://openalex.org/W2112683738", "PaperTitle": "Noise Modeling and Analysis of SAR ADCs", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"Design Group, Synopsys Inc., Shanghai, China": 1.0, "Xi\u2019an University of Posts and Telecommunications": 1.0}, "Authors": ["Wenpian Paul Zhang", "Xingyuan Tong"]}]}, {"DBLP title": "Coupling Mitigation in 3-D Multiple-Stacked Devices.", "DBLP authors": ["Pooria M. Yaghini", "Ashkan Eghbal", "Misagh Khayambashi", "Nader Bagherzadeh"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2379263", "OA papers": [{"PaperId": "https://openalex.org/W2145087487", "PaperTitle": "Coupling Mitigation in 3-D Multiple-Stacked Devices", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of California, Irvine": 3.0}, "Authors": ["Pooria M. Yaghini", "Misagh Khayambashi", "Nader Bagherzadeh"]}]}, {"DBLP title": "Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog Circuits.", "DBLP authors": ["Zhihua Gan", "Emre Salman", "Milutin Stanacevic"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2386315", "OA papers": [{"PaperId": "https://openalex.org/W2140187392", "PaperTitle": "Figures-of-Merit to Evaluate the Significance of Switching Noise in Analog Circuits", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Stony Brook University": 3.0}, "Authors": ["Zhihua Gan", "Emre Salman", "Milutin Stanacevic"]}]}, {"DBLP title": "Variability in Multistage Synchronizers.", "DBLP authors": ["Salomon Beer", "Jerome Cox", "Ran Ginosar", "Tom Chaney", "David M. Zar"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387391", "OA papers": [{"PaperId": "https://openalex.org/W2170203810", "PaperTitle": "Variability in Multistage Synchronizers", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Technion \u2013 Israel Institute of Technology": 2.0, "Blendics (United States)": 3.0}, "Authors": ["Salomon Beer", "Jerome R. Cox", "Ran Ginosar", "Tom Chaney", "David Zar"]}]}, {"DBLP title": "Design and Implementation of Time and Frequency Synchronization in LTE.", "DBLP authors": ["Ameneh Golnari", "Mahdi Shabany", "S. Alireza Nezamalhosseini", "P. Glenn Gulak"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387861", "OA papers": [{"PaperId": "https://openalex.org/W2097281951", "PaperTitle": "Design and Implementation of Time and Frequency Synchronization in LTE", "Year": 2015, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"Sharif University of Technology": 3.0, "University of Toronto": 1.0}, "Authors": ["A. Golnari", "Mahdi Shabany", "A. Nezamalhosseini", "Glenn Gulak"]}]}, {"DBLP title": "Decoupling Capacitor Topologies for TSV-Based 3-D ICs With Power Gating.", "DBLP authors": ["Hailang Wang", "Emre Salman"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2386253", "OA papers": [{"PaperId": "https://openalex.org/W2127840069", "PaperTitle": "Decoupling Capacitor Topologies for TSV-Based 3-D ICs With Power Gating", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stony Brook University": 2.0}, "Authors": ["Hailang Wang", "Emre Salman"]}]}, {"DBLP title": "Temperature-Gradient-Based Burn-In and Test Scheduling for 3-D Stacked ICs.", "DBLP authors": ["Nima Aghaee", "Zebo Peng", "Petru Eles"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2380477", "OA papers": [{"PaperId": "https://openalex.org/W2107697793", "PaperTitle": "Temperature-Gradient-Based Burn-In and Test Scheduling for 3-D Stacked ICs", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Link\u00f6ping University": 3.0}, "Authors": ["Nima Aghaee", "Zebo Peng", "Petru Eles"]}]}, {"DBLP title": "Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks.", "DBLP authors": ["Irith Pomeranz"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2382609", "OA papers": [{"PaperId": "https://openalex.org/W2134943804", "PaperTitle": "Test Compaction by Sharing of Functional Test Sequences Among Logic Blocks", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Purdue University West Lafayette": 1.0}, "Authors": ["Irith Pomeranz"]}]}, {"DBLP title": "ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip.", "DBLP authors": ["Ioannis Seitanidis", "Anastasios Psarras", "Kypros Chrysanthou", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2383442", "OA papers": [{"PaperId": "https://openalex.org/W2143906836", "PaperTitle": "ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on Chip", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Democritus University of Thrace": 3.0, "University of Cyprus": 2.0}, "Authors": ["Ioannis Seitanidis", "Anastasios Psarras", "Kypros Chrysanthou", "Chrysostomos Nicopoulos", "Giorgos Dimitrakopoulos"]}]}, {"DBLP title": "Traffic-Based Virtual Channel Activation for Low-Power NoC.", "DBLP authors": ["Sayed Taha Muhammad", "Rabab Ezz-Eldin", "Magdy A. El-Moursy", "Ali A. El-Moursy", "Amr M. Refaat"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387797", "OA papers": [{"PaperId": "https://openalex.org/W2112387135", "PaperTitle": "Traffic-Based Virtual Channel Activation for Low-Power NoC", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Beni-Suef University": 2.0, "[Mentor Graphics Corporation, Cairo, Egypt]": 1.0, "University of Sharjah": 1.0, "Fayoum University": 1.0}, "Authors": ["Sayed T. Muhammad", "Rabab Ezz-Eldin", "Magdy A. El-Moursy", "Ali A. El-Moursy", "Amr M. Refaat"]}]}, {"DBLP title": "Soft-Core Embedded-FPGA Based on Multistage Switching Networks: A Quantitative Analysis.", "DBLP authors": ["Matteo Cuppini", "Claudio Mucci", "Eleonora Franchi Scarselli"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2384740", "OA papers": [{"PaperId": "https://openalex.org/W2142267062", "PaperTitle": "Soft-Core Embedded-FPGA Based on Multistage Switching Networks: A Quantitative Analysis", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"University of Bologna": 2.0, "STMicroelectronics Agrate Brianza, Italy": 1.0}, "Authors": ["Matteo Cuppini", "Claudio Mucci", "Eleonora Franchi Scarselli"]}]}, {"DBLP title": "RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors.", "DBLP authors": ["Hang Lu", "Binzhang Fu", "Ying Wang", "Yinhe Han", "Guihai Yan", "Xiaowei Li"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387351", "OA papers": [{"PaperId": "https://openalex.org/W2128201112", "PaperTitle": "RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0}, "Authors": ["Hang Lu", "Binzhang Fu", "Ying Wang", "Yinhe Han", "Xiaowei Li"]}]}, {"DBLP title": "A Highly Efficient Ultralow Photovoltaic Power Harvesting System With MPPT for Internet of Things Smart Nodes.", "DBLP authors": ["Xiaosen Liu", "Edgar S\u00e1nchez-Sinencio"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387167", "OA papers": [{"PaperId": "https://openalex.org/W2122292919", "PaperTitle": "A Highly Efficient Ultralow Photovoltaic Power Harvesting System With MPPT for Internet of Things Smart Nodes", "Year": 2015, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Texas A&M University": 2.0}, "Authors": ["Xiaosen Liu", "Edgar Sanchez-Sinencio"]}]}, {"DBLP title": "Parasitic-Aware Design of Integrated DC-DC Converters With Spiral Inductors.", "DBLP authors": ["Shuang Li", "Sami Smaili", "Yehia Massoud"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387278", "OA papers": [{"PaperId": "https://openalex.org/W2147972640", "PaperTitle": "Parasitic-Aware Design of Integrated DC\u2013DC Converters With Spiral Inductors", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Worcester Polytechnic Institute": 3.0}, "Authors": ["Shuang Li", "Sami Smaili", "Yehia Massoud"]}]}, {"DBLP title": "Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms.", "DBLP authors": ["Peng Ouyang", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2378289", "OA papers": [{"PaperId": "https://openalex.org/W2114254342", "PaperTitle": "Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Tsinghua University": 2.0, "Institute of Microelectronics": 2.0}, "Authors": ["Peng Ouyang", "Shouyi Yin", "Leibo Liu", "Shaojun Wei"]}]}, {"DBLP title": "Design and Low-Complexity Implementation of Matrix-Vector Multiplier for Iterative Methods in Communication Systems.", "DBLP authors": ["Tariq Alshawi", "Abdelouahab Bentrcia", "Saleh A. Alshebeili"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2387476", "OA papers": [{"PaperId": "https://openalex.org/W2163527233", "PaperTitle": "Design and Low-Complexity Implementation of Matrix-Vector Multiplier for Iterative Methods in Communication Systems", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"King Saud University": 2.0, "Prince Sultan University": 0.5, "King Abdulaziz City for Science and Technology": 0.5}, "Authors": ["Tariq Alshawi", "Abdelouahab Bentrcia", "Saleh A. Alshebeili"]}]}, {"DBLP title": "Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area.", "DBLP authors": ["Yaohua Zhao", "Pui-In Mak", "Man-Kay Law", "Rui Paulo Martins"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2382674", "OA papers": [{"PaperId": "https://openalex.org/W2172273943", "PaperTitle": "Improving the Linearity and Power Efficiency of Active Switched-Capacitor Filters in a Compact Die Area", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Macau University of Science and Technology": 4.0}, "Authors": ["Yaohua Zhao", "Pui-In Mak", "Man-Kay Law", "Rui P. Martins"]}]}, {"DBLP title": "Virtual Prototyper (ViPro): An SRAM Design Tool for Yield Constrained Optimization.", "DBLP authors": ["Jim Boley", "Peter Beshay", "Benton H. Calhoun"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2385832", "OA papers": [{"PaperId": "https://openalex.org/W2112352821", "PaperTitle": "Virtual Prototyper (ViPro): An SRAM Design Tool for Yield Constrained Optimization", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Virginia": 3.0}, "Authors": ["Jim C. Boley", "Peter Beshay", "Benton H. Calhoun"]}]}, {"DBLP title": "Automatic Test Stimulus Generation for Diagnosis of RF Transceivers Using Model Parameter Estimation.", "DBLP authors": ["Aritra Banerjee", "Abhijit Chatterjee"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2385863", "OA papers": [{"PaperId": "https://openalex.org/W2152106935", "PaperTitle": "Automatic Test Stimulus Generation for Diagnosis of RF Transceivers Using Model Parameter Estimation", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Aritra Banerjee", "Abhijit Chatterjee"]}]}, {"DBLP title": "Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up/Down Network and Inverse Narrow-Width Techniques.", "DBLP authors": ["Mingzhong Li", "Chio-In Ieong", "Man-Kay Law", "Pui-In Mak", "Mang I Vai", "Sio-Hang Pun", "Rui Paulo Martins"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2015.2388783", "OA papers": [{"PaperId": "https://openalex.org/W2163728097", "PaperTitle": "Energy Optimized Subthreshold VLSI Logic Family With Unbalanced Pull-Up/Down Network and Inverse Narrow-Width Techniques", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"State Key Laboratory of Analog and Mixed-Signal VLSI and the Biomedical Engineering Laboratory, University of Macau, Macau, China": 4.0, "State Key Laboratory of Analog and Mixed-Signal VLSI, University of Macau, Macau, China": 2.0, "Instituto Polit\u00e9cnico de Lisboa": 0.5, "University of Lisbon": 0.5}, "Authors": ["Mingzhong Li", "Chio-In Ieong", "Man-Kay Law", "Pui-In Mak", "Mang I Vai", "Sio Hang Pun", "Rui P. Martins"]}]}, {"DBLP title": "Parallel Stimulus Generation Based on Model Checking for Coherence Protocol Verification.", "DBLP authors": ["Kang Zhao", "Wenbo Shen"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2384040", "OA papers": [{"PaperId": "https://openalex.org/W2161784661", "PaperTitle": "Parallel Stimulus Generation Based on Model Checking for Coherence Protocol Verification", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Intel Corp., Beijing, China": 1.0, "Tsinghua University": 1.0}, "Authors": ["Kang Zhao", "Wenbo Shen"]}]}, {"DBLP title": "Modeling and Layout Optimization for Tapered TSVs.", "DBLP authors": ["Tiantao Lu", "Ankur Srivastava"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2384042", "OA papers": [{"PaperId": "https://openalex.org/W2123159753", "PaperTitle": "Modeling and Layout Optimization for Tapered TSVs", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"University of Maryland, College Park": 2.0}, "Authors": ["Tiantao Lu", "Ankur Srivastava"]}]}, {"DBLP title": "Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology.", "DBLP authors": ["Pasquale Corsonello", "Fabio Frustaci", "Stefania Perri"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2384007", "OA papers": [{"PaperId": "https://openalex.org/W2171215694", "PaperTitle": "Low-Leakage SRAM Wordline Drivers for the 28-nm UTBB FDSOI Technology", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"University of Calabria": 3.0}, "Authors": ["Pasquale Corsonello", "Fabio Frustaci", "Stefania Perri"]}]}, {"DBLP title": "High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding.", "DBLP authors": ["Gang He", "Dajiang Zhou", "Yunsong Li", "Zhixiang Chen", "Tianruo Zhang", "Satoshi Goto"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2386897", "OA papers": [{"PaperId": "https://openalex.org/W2148075065", "PaperTitle": "High-Throughput Power-Efficient VLSI Architecture of Fractional Motion Estimation for Ultra-HD HEVC Video Encoding", "Year": 2015, "CitationCount": 53, "EstimatedCitation": 53, "Affiliations": {"Xidian University": 2.0, "Waseda University": 4.0}, "Authors": ["Gang He", "Dajiang Zhou", "Yunsong Li", "Zhixiang Chen", "Tianruo Zhang", "Satoshi Goto"]}]}, {"DBLP title": "On Temperature Dependency of Delay for Local, Intermediate, and Repeater Inserted Global Copper Interconnects.", "DBLP authors": ["Amirreza Alizadeh", "Reza Sarvari"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2379954", "OA papers": [{"PaperId": "https://openalex.org/W2113159630", "PaperTitle": "On Temperature Dependency of Delay for Local,Intermediate, and Repeater Inserted Global Copper Interconnects", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Sharif University of Technology": 2.0}, "Authors": ["Amirreza Alizadeh", "Reza Sarvari"]}]}, {"DBLP title": "A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in 0.18~\u00b5m CMOS.", "DBLP authors": ["Maliang Liu", "Zhangming Zhu", "Yintang Yang"], "year": 2015, "doi": "https://doi.org/10.1109/TVLSI.2014.2386332", "OA papers": [{"PaperId": "https://openalex.org/W2152259556", "PaperTitle": "A High-SFDR 14-bit 500 MS/s Current-Steering D/A Converter in &lt;inline-formula&gt; &lt;tex-math notation=\"LaTeX\"&gt;$0.18~\\mu $ &lt;/tex-math&gt;&lt;/inline-formula&gt;m CMOS", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Xidian University": 3.0}, "Authors": ["Maliang Liu", "Zhangming Zhu", "Yintang Yang"]}]}]