0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_master_gmem.v,1570384809,systemVerilog,,,,AESL_axi_master_gmem,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_s_x.v,1570384809,systemVerilog,,,,AESL_axi_s_x,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_s_y.v,1570384809,systemVerilog,,,,AESL_axi_s_y,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v,1570384809,systemVerilog,,,,AESL_axi_slave_AXILiteS,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/AESL_fifo.v,1570384809,systemVerilog,,,,fifo,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir.autotb.v,1570384809,systemVerilog,,,,apatb_x_order_fir_top,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir.v,1570384762,systemVerilog,,,,x_order_fir,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_AXILiteS_s_axi.v,1570384763,systemVerilog,,,,x_order_fir_AXILiteS_s_axi,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_coef.v,1570384763,systemVerilog,,,,x_order_fir_coef;x_order_fir_coef_ram,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
C:/Users/weli/Documents/Works/Materials/Training_Materials_WeiLiu/pynq_x-order_fir/ip/hls/x-order_filter/solution1/sim/verilog/x_order_fir_gmem_m_axi.v,1570384763,systemVerilog,,,,x_order_fir_gmem_m_axi;x_order_fir_gmem_m_axi_buffer;x_order_fir_gmem_m_axi_decoder;x_order_fir_gmem_m_axi_fifo;x_order_fir_gmem_m_axi_read;x_order_fir_gmem_m_axi_reg_slice;x_order_fir_gmem_m_axi_throttl;x_order_fir_gmem_m_axi_write,C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
