{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 14 02:14:32 2017 " "Info: Processing started: Tue Mar 14 02:14:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_scomp -c top_scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst13 " "Info: Detected gated clock \"inst13\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~1 " "Info: Detected gated clock \"inst11~1\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "inst11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11 " "Info: Detected gated clock \"inst11\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst13~3 " "Info: Detected gated clock \"inst13~3\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "inst13~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "acc_clk_gen:inst19\|clock_10Hz " "Info: Detected ripple clock \"acc_clk_gen:inst19\|clock_10Hz\" as buffer" {  } { { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "acc_clk_gen:inst19\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 58 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst11~0 " "Info: Detected gated clock \"inst11~0\" as buffer" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "inst11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } } { "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera9.1sp2/quartus/linux/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 memory SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9 register SCOMP:inst8\|AC\[15\] 6.636 ns " "Info: Slack time is 6.636 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source memory \"SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9\" and destination register \"SCOMP:inst8\|AC\[15\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "49.85 MHz 20.062 ns " "Info: Fmax is 49.85 MHz (period= 20.062 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.432 ns + Largest memory register " "Info: + Largest memory to register requirement is 16.432 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "16.667 ns + " "Info: + Setup relationship between source and destination is 16.667 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 30.975 ns " "Info: + Latch edge is 30.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 14.308 ns " "Info: - Launch edge is 14.308 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns 14.308 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with inverted offset of 14.308 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.062 ns + Largest " "Info: + Largest clock skew is -0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.649 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns SCOMP:inst8\|AC\[15\] 3 REG LCFF_X56_Y23_N31 10 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X56_Y23_N31; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.711 ns - Longest memory " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source memory is 2.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.661 ns) 2.711 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9 3 MEM M4K_X52_Y20 4 " "Info: 3: + IC(0.959 ns) + CELL(0.661 ns) = 2.711 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.620 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.38 % ) " "Info: Total cell delay = 0.661 ns ( 24.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.050 ns ( 75.62 % ) " "Info: Total interconnect delay = 2.050 ns ( 75.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.796 ns - Longest memory register " "Info: - Longest memory to register delay is 9.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9 1 MEM M4K_X52_Y20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y20; Fanout = 4; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|ram_block1a0~porta_address_reg9'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[2\] 2 MEM M4K_X52_Y20 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y20; Fanout = 6; MEM Node = 'SCOMP:inst8\|altsyncram:MEMORY\|altsyncram_23t3:auto_generated\|q_a\[2\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.993 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_23t3.tdf" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/db/altsyncram_23t3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.438 ns) 4.888 ns SCOMP:inst8\|Add1~35 3 COMB LCCOMB_X60_Y22_N4 1 " "Info: 3: + IC(1.457 ns) + CELL(0.438 ns) = 4.888 ns; Loc. = LCCOMB_X60_Y22_N4; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~35'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.895 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst8|Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 5.555 ns SCOMP:inst8\|Add1~36 4 COMB LCCOMB_X60_Y22_N6 2 " "Info: 4: + IC(0.247 ns) + CELL(0.420 ns) = 5.555 ns; Loc. = LCCOMB_X60_Y22_N6; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~36'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.667 ns" { SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.414 ns) 6.238 ns SCOMP:inst8\|Add1~50 5 COMB LCCOMB_X60_Y22_N22 2 " "Info: 5: + IC(0.269 ns) + CELL(0.414 ns) = 6.238 ns; Loc. = LCCOMB_X60_Y22_N22; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~50'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.683 ns" { SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~50 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.309 ns SCOMP:inst8\|Add1~52 6 COMB LCCOMB_X60_Y22_N24 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.309 ns; Loc. = LCCOMB_X60_Y22_N24; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~52'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~50 SCOMP:inst8|Add1~52 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.380 ns SCOMP:inst8\|Add1~54 7 COMB LCCOMB_X60_Y22_N26 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.380 ns; Loc. = LCCOMB_X60_Y22_N26; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~54'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~52 SCOMP:inst8|Add1~54 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.451 ns SCOMP:inst8\|Add1~56 8 COMB LCCOMB_X60_Y22_N28 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.451 ns; Loc. = LCCOMB_X60_Y22_N28; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~56'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~54 SCOMP:inst8|Add1~56 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 6.597 ns SCOMP:inst8\|Add1~58 9 COMB LCCOMB_X60_Y22_N30 2 " "Info: 9: + IC(0.000 ns) + CELL(0.146 ns) = 6.597 ns; Loc. = LCCOMB_X60_Y22_N30; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~58'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.146 ns" { SCOMP:inst8|Add1~56 SCOMP:inst8|Add1~58 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.668 ns SCOMP:inst8\|Add1~60 10 COMB LCCOMB_X60_Y21_N0 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.668 ns; Loc. = LCCOMB_X60_Y21_N0; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~60'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~58 SCOMP:inst8|Add1~60 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.739 ns SCOMP:inst8\|Add1~62 11 COMB LCCOMB_X60_Y21_N2 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 6.739 ns; Loc. = LCCOMB_X60_Y21_N2; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~62'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.810 ns SCOMP:inst8\|Add1~64 12 COMB LCCOMB_X60_Y21_N4 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 6.810 ns; Loc. = LCCOMB_X60_Y21_N4; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~64'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.881 ns SCOMP:inst8\|Add1~66 13 COMB LCCOMB_X60_Y21_N6 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 6.881 ns; Loc. = LCCOMB_X60_Y21_N6; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~66'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.952 ns SCOMP:inst8\|Add1~68 14 COMB LCCOMB_X60_Y21_N8 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 6.952 ns; Loc. = LCCOMB_X60_Y21_N8; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~68'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.023 ns SCOMP:inst8\|Add1~70 15 COMB LCCOMB_X60_Y21_N10 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.023 ns; Loc. = LCCOMB_X60_Y21_N10; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~70'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.094 ns SCOMP:inst8\|Add1~72 16 COMB LCCOMB_X60_Y21_N12 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.094 ns; Loc. = LCCOMB_X60_Y21_N12; Fanout = 2; COMB Node = 'SCOMP:inst8\|Add1~72'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.071 ns" { SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~72 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 7.253 ns SCOMP:inst8\|Add1~74 17 COMB LCCOMB_X60_Y21_N14 1 " "Info: 17: + IC(0.000 ns) + CELL(0.159 ns) = 7.253 ns; Loc. = LCCOMB_X60_Y21_N14; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~74'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.159 ns" { SCOMP:inst8|Add1~72 SCOMP:inst8|Add1~74 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.663 ns SCOMP:inst8\|Add1~77 18 COMB LCCOMB_X60_Y21_N16 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 7.663 ns; Loc. = LCCOMB_X60_Y21_N16; Fanout = 1; COMB Node = 'SCOMP:inst8\|Add1~77'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.410 ns" { SCOMP:inst8|Add1~74 SCOMP:inst8|Add1~77 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.150 ns) 9.010 ns SCOMP:inst8\|Selector11~8 19 COMB LCCOMB_X56_Y23_N20 1 " "Info: 19: + IC(1.197 ns) + CELL(0.150 ns) = 9.010 ns; Loc. = LCCOMB_X56_Y23_N20; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~8'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.347 ns" { SCOMP:inst8|Add1~77 SCOMP:inst8|Selector11~8 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.438 ns) 9.712 ns SCOMP:inst8\|Selector11~10 20 COMB LCCOMB_X56_Y23_N30 1 " "Info: 20: + IC(0.264 ns) + CELL(0.438 ns) = 9.712 ns; Loc. = LCCOMB_X56_Y23_N30; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector11~10'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.702 ns" { SCOMP:inst8|Selector11~8 SCOMP:inst8|Selector11~10 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.796 ns SCOMP:inst8\|AC\[15\] 21 REG LCFF_X56_Y23_N31 10 " "Info: 21: + IC(0.000 ns) + CELL(0.084 ns) = 9.796 ns; Loc. = LCFF_X56_Y23_N31; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[15\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector11~10 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.362 ns ( 64.94 % ) " "Info: Total cell delay = 6.362 ns ( 64.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.434 ns ( 35.06 % ) " "Info: Total interconnect delay = 3.434 ns ( 35.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.796 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~50 SCOMP:inst8|Add1~52 SCOMP:inst8|Add1~54 SCOMP:inst8|Add1~56 SCOMP:inst8|Add1~58 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~72 SCOMP:inst8|Add1~74 SCOMP:inst8|Add1~77 SCOMP:inst8|Selector11~8 SCOMP:inst8|Selector11~10 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.796 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] {} SCOMP:inst8|Add1~35 {} SCOMP:inst8|Add1~36 {} SCOMP:inst8|Add1~50 {} SCOMP:inst8|Add1~52 {} SCOMP:inst8|Add1~54 {} SCOMP:inst8|Add1~56 {} SCOMP:inst8|Add1~58 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~64 {} SCOMP:inst8|Add1~66 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~72 {} SCOMP:inst8|Add1~74 {} SCOMP:inst8|Add1~77 {} SCOMP:inst8|Selector11~8 {} SCOMP:inst8|Selector11~10 {} SCOMP:inst8|AC[15] {} } { 0.000ns 0.000ns 1.457ns 0.247ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.197ns 0.264ns 0.000ns } { 0.000ns 2.993ns 0.438ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[15] {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.711 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} } { 0.000ns 1.091ns 0.959ns } { 0.000ns 0.000ns 0.661ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.796 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] SCOMP:inst8|Add1~35 SCOMP:inst8|Add1~36 SCOMP:inst8|Add1~50 SCOMP:inst8|Add1~52 SCOMP:inst8|Add1~54 SCOMP:inst8|Add1~56 SCOMP:inst8|Add1~58 SCOMP:inst8|Add1~60 SCOMP:inst8|Add1~62 SCOMP:inst8|Add1~64 SCOMP:inst8|Add1~66 SCOMP:inst8|Add1~68 SCOMP:inst8|Add1~70 SCOMP:inst8|Add1~72 SCOMP:inst8|Add1~74 SCOMP:inst8|Add1~77 SCOMP:inst8|Selector11~8 SCOMP:inst8|Selector11~10 SCOMP:inst8|AC[15] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.796 ns" { SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|ram_block1a0~porta_address_reg9 {} SCOMP:inst8|altsyncram:MEMORY|altsyncram_23t3:auto_generated|q_a[2] {} SCOMP:inst8|Add1~35 {} SCOMP:inst8|Add1~36 {} SCOMP:inst8|Add1~50 {} SCOMP:inst8|Add1~52 {} SCOMP:inst8|Add1~54 {} SCOMP:inst8|Add1~56 {} SCOMP:inst8|Add1~58 {} SCOMP:inst8|Add1~60 {} SCOMP:inst8|Add1~62 {} SCOMP:inst8|Add1~64 {} SCOMP:inst8|Add1~66 {} SCOMP:inst8|Add1~68 {} SCOMP:inst8|Add1~70 {} SCOMP:inst8|Add1~72 {} SCOMP:inst8|Add1~74 {} SCOMP:inst8|Add1~77 {} SCOMP:inst8|Selector11~8 {} SCOMP:inst8|Selector11~10 {} SCOMP:inst8|AC[15] {} } { 0.000ns 0.000ns 1.457ns 0.247ns 0.269ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.197ns 0.264ns 0.000ns } { 0.000ns 2.993ns 0.438ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.438ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|count_10hz\[8\] register acc_clk_gen:inst19\|count_10hz\[0\] 15.722 ns " "Info: Slack time is 15.722 ns for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|count_10hz\[8\]\" and destination register \"acc_clk_gen:inst19\|count_10hz\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "233.75 MHz 4.278 ns " "Info: Fmax is 233.75 MHz (period= 4.278 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.786 ns + Largest register register " "Info: + Largest register to register requirement is 19.786 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.699 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns acc_clk_gen:inst19\|count_10hz\[0\] 3 REG LCFF_X29_Y35_N11 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.582 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.699 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.699 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.699 ns acc_clk_gen:inst19\|count_10hz\[8\] 3 REG LCFF_X29_Y35_N27 3 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.699 ns; Loc. = LCFF_X29_Y35_N27; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[8\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.582 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.91 % ) " "Info: Total cell delay = 1.536 ns ( 56.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 43.09 % ) " "Info: Total interconnect delay = 1.163 ns ( 43.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.064 ns - Longest register register " "Info: - Longest register to register delay is 4.064 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|count_10hz\[8\] 1 REG LCFF_X29_Y35_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y35_N27; Fanout = 3; REG Node = 'acc_clk_gen:inst19\|count_10hz\[8\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.438 ns) 1.453 ns acc_clk_gen:inst19\|LessThan0~4 2 COMB LCCOMB_X30_Y34_N28 1 " "Info: 2: + IC(1.015 ns) + CELL(0.438 ns) = 1.453 ns; Loc. = LCCOMB_X30_Y34_N28; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~4'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.453 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.389 ns) 2.091 ns acc_clk_gen:inst19\|LessThan0~5 3 COMB LCCOMB_X30_Y34_N12 1 " "Info: 3: + IC(0.249 ns) + CELL(0.389 ns) = 2.091 ns; Loc. = LCCOMB_X30_Y34_N12; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|LessThan0~5'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.638 ns" { acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 2.489 ns acc_clk_gen:inst19\|LessThan0~6 4 COMB LCCOMB_X30_Y34_N22 2 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 2.489 ns; Loc. = LCCOMB_X30_Y34_N22; Fanout = 2; COMB Node = 'acc_clk_gen:inst19\|LessThan0~6'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.398 ns" { acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 2.891 ns acc_clk_gen:inst19\|LessThan0~7 5 COMB LCCOMB_X30_Y34_N4 23 " "Info: 5: + IC(0.252 ns) + CELL(0.150 ns) = 2.891 ns; Loc. = LCCOMB_X30_Y34_N4; Fanout = 23; COMB Node = 'acc_clk_gen:inst19\|LessThan0~7'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.402 ns" { acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "/opt/altera9.1sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.510 ns) 4.064 ns acc_clk_gen:inst19\|count_10hz\[0\] 6 REG LCFF_X29_Y35_N11 2 " "Info: 6: + IC(0.663 ns) + CELL(0.510 ns) = 4.064 ns; Loc. = LCFF_X29_Y35_N11; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|count_10hz\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.173 ns" { acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.637 ns ( 40.28 % ) " "Info: Total cell delay = 1.637 ns ( 40.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.427 ns ( 59.72 % ) " "Info: Total interconnect delay = 2.427 ns ( 59.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "4.064 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "4.064 ns" { acc_clk_gen:inst19|count_10hz[8] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.015ns 0.249ns 0.248ns 0.252ns 0.663ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.699 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|count_10hz[8] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.699 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|count_10hz[8] {} } { 0.000ns 0.000ns 0.118ns 1.045ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "4.064 ns" { acc_clk_gen:inst19|count_10hz[8] acc_clk_gen:inst19|LessThan0~4 acc_clk_gen:inst19|LessThan0~5 acc_clk_gen:inst19|LessThan0~6 acc_clk_gen:inst19|LessThan0~7 acc_clk_gen:inst19|count_10hz[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "4.064 ns" { acc_clk_gen:inst19|count_10hz[8] {} acc_clk_gen:inst19|LessThan0~4 {} acc_clk_gen:inst19|LessThan0~5 {} acc_clk_gen:inst19|LessThan0~6 {} acc_clk_gen:inst19|LessThan0~7 {} acc_clk_gen:inst19|count_10hz[0] {} } { 0.000ns 1.015ns 0.249ns 0.248ns 0.252ns 0.663ns } { 0.000ns 0.438ns 0.389ns 0.150ns 0.150ns 0.510ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register SCOMP:inst8\|IO_WRITE_INT register SCOMP:inst8\|IO_WRITE_INT 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"SCOMP:inst8\|IO_WRITE_INT\" and destination register \"SCOMP:inst8\|IO_WRITE_INT\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SCOMP:inst8\|IO_WRITE_INT 1 REG LCFF_X58_Y23_N9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X58_Y23_N9; Fanout = 18; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns SCOMP:inst8\|Selector27~0 2 COMB LCCOMB_X58_Y23_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X58_Y23_N8; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector27~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.323 ns" { SCOMP:inst8|IO_WRITE_INT SCOMP:inst8|Selector27~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X58_Y23_N9 18 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X58_Y23_N9; Fanout = 18; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector27~0 SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst8|IO_WRITE_INT SCOMP:inst8|Selector27~0 SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { SCOMP:inst8|IO_WRITE_INT {} SCOMP:inst8|Selector27~0 {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 33.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 33.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.649 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X58_Y23_N9 18 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X58_Y23_N9; Fanout = 18; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.649 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.021 ns) + CELL(0.537 ns) 2.649 ns SCOMP:inst8\|IO_WRITE_INT 3 REG LCFF_X58_Y23_N9 18 " "Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X58_Y23_N9; Fanout = 18; REG Node = 'SCOMP:inst8\|IO_WRITE_INT'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.558 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.27 % ) " "Info: Total cell delay = 0.537 ns ( 20.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.112 ns ( 79.73 % ) " "Info: Total interconnect delay = 2.112 ns ( 79.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { SCOMP:inst8|IO_WRITE_INT SCOMP:inst8|Selector27~0 SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.407 ns" { SCOMP:inst8|IO_WRITE_INT {} SCOMP:inst8|Selector27~0 {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IO_WRITE_INT } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.649 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IO_WRITE_INT {} } { 0.000ns 1.091ns 1.021ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register acc_clk_gen:inst19\|clock_10hz_int register acc_clk_gen:inst19\|clock_10Hz -241 ps " "Info: Minimum slack time is -241 ps for clock \"CLOCK_50\" between source register \"acc_clk_gen:inst19\|clock_10hz_int\" and destination register \"acc_clk_gen:inst19\|clock_10Hz\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.542 ns + Shortest register register " "Info: + Shortest register to register delay is 0.542 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns acc_clk_gen:inst19\|clock_10hz_int 1 REG LCFF_X30_Y34_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y34_N3; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.149 ns) 0.458 ns acc_clk_gen:inst19\|clock_10Hz~feeder 2 COMB LCCOMB_X30_Y34_N16 1 " "Info: 2: + IC(0.309 ns) + CELL(0.149 ns) = 0.458 ns; Loc. = LCCOMB_X30_Y34_N16; Fanout = 1; COMB Node = 'acc_clk_gen:inst19\|clock_10Hz~feeder'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.458 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.542 ns acc_clk_gen:inst19\|clock_10Hz 3 REG LCFF_X30_Y34_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.542 ns; Loc. = LCFF_X30_Y34_N17; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 42.99 % ) " "Info: Total cell delay = 0.233 ns ( 42.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 57.01 % ) " "Info: Total interconnect delay = 0.309 ns ( 57.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.542 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.542 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.783 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.783 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.767 ns + Smallest " "Info: + Smallest clock skew is 0.767 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 3.465 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 3.465 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.537 ns) 3.465 ns acc_clk_gen:inst19\|clock_10Hz 2 REG LCFF_X30_Y34_N17 1 " "Info: 2: + IC(1.929 ns) + CELL(0.537 ns) = 3.465 ns; Loc. = LCFF_X30_Y34_N17; Fanout = 1; REG Node = 'acc_clk_gen:inst19\|clock_10Hz'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.466 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 44.33 % ) " "Info: Total cell delay = 1.536 ns ( 44.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.929 ns ( 55.67 % ) " "Info: Total interconnect delay = 1.929 ns ( 55.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.698 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 24 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 24; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns acc_clk_gen:inst19\|clock_10hz_int 3 REG LCFF_X30_Y34_N3 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X30_Y34_N3; Fanout = 2; REG Node = 'acc_clk_gen:inst19\|clock_10hz_int'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.581 ns" { CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ACC_CLK_GEN.VHD" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/ACC_CLK_GEN.VHD" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.542 ns" { acc_clk_gen:inst19|clock_10hz_int acc_clk_gen:inst19|clock_10Hz~feeder acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "0.542 ns" { acc_clk_gen:inst19|clock_10hz_int {} acc_clk_gen:inst19|clock_10Hz~feeder {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "3.465 ns" { CLOCK_50 acc_clk_gen:inst19|clock_10Hz } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "3.465 ns" { CLOCK_50 {} CLOCK_50~combout {} acc_clk_gen:inst19|clock_10Hz {} } { 0.000ns 0.000ns 1.929ns } { 0.000ns 0.999ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.698 ns" { CLOCK_50 CLOCK_50~clkctrl acc_clk_gen:inst19|clock_10hz_int } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.698 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} acc_clk_gen:inst19|clock_10hz_int {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 1 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 1 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SCOMP:inst8\|AC\[14\] IO_DATA\[14\] CLOCK_50 9.627 ns register " "Info: tsu for register \"SCOMP:inst8\|AC\[14\]\" (data pin = \"IO_DATA\[14\]\", clock pin = \"CLOCK_50\") is 9.627 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.963 ns + Longest pin register " "Info: + Longest pin to register delay is 9.963 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[14\] 1 PIN PIN_R20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R20; Fanout = 1; PIN Node = 'IO_DATA\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { IO_DATA[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns IO_DATA~1 2 COMB IOC_X65_Y16_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = IOC_X65_Y16_N1; Fanout = 3; COMB Node = 'IO_DATA~1'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.822 ns" { IO_DATA[14] IO_DATA~1 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.019 ns) + CELL(0.271 ns) 7.112 ns SCOMP:inst8\|Selector12~0 3 COMB LCCOMB_X57_Y23_N14 1 " "Info: 3: + IC(6.019 ns) + CELL(0.271 ns) = 7.112 ns; Loc. = LCCOMB_X57_Y23_N14; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.290 ns" { IO_DATA~1 SCOMP:inst8|Selector12~0 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 7.794 ns SCOMP:inst8\|Selector12~2 4 COMB LCCOMB_X57_Y23_N22 1 " "Info: 4: + IC(0.262 ns) + CELL(0.420 ns) = 7.794 ns; Loc. = LCCOMB_X57_Y23_N22; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~2'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.682 ns" { SCOMP:inst8|Selector12~0 SCOMP:inst8|Selector12~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.978 ns) + CELL(0.438 ns) 9.210 ns SCOMP:inst8\|Selector12~5 5 COMB LCCOMB_X60_Y21_N18 1 " "Info: 5: + IC(0.978 ns) + CELL(0.438 ns) = 9.210 ns; Loc. = LCCOMB_X60_Y21_N18; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~5'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.416 ns" { SCOMP:inst8|Selector12~2 SCOMP:inst8|Selector12~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 9.879 ns SCOMP:inst8\|Selector12~6 6 COMB LCCOMB_X60_Y21_N28 1 " "Info: 6: + IC(0.249 ns) + CELL(0.420 ns) = 9.879 ns; Loc. = LCCOMB_X60_Y21_N28; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector12~6'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.669 ns" { SCOMP:inst8|Selector12~5 SCOMP:inst8|Selector12~6 } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.963 ns SCOMP:inst8\|AC\[14\] 7 REG LCFF_X60_Y21_N29 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.963 ns; Loc. = LCFF_X60_Y21_N29; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector12~6 SCOMP:inst8|AC[14] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.455 ns ( 24.64 % ) " "Info: Total cell delay = 2.455 ns ( 24.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.508 ns ( 75.36 % ) " "Info: Total interconnect delay = 7.508 ns ( 75.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.963 ns" { IO_DATA[14] IO_DATA~1 SCOMP:inst8|Selector12~0 SCOMP:inst8|Selector12~2 SCOMP:inst8|Selector12~5 SCOMP:inst8|Selector12~6 SCOMP:inst8|AC[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.963 ns" { IO_DATA[14] {} IO_DATA~1 {} SCOMP:inst8|Selector12~0 {} SCOMP:inst8|Selector12~2 {} SCOMP:inst8|Selector12~5 {} SCOMP:inst8|Selector12~6 {} SCOMP:inst8|AC[14] {} } { 0.000ns 0.000ns 6.019ns 0.262ns 0.978ns 0.249ns 0.000ns } { 0.000ns 0.822ns 0.271ns 0.420ns 0.438ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns SCOMP:inst8\|AC\[14\] 3 REG LCFF_X60_Y21_N29 10 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X60_Y21_N29; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[14] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "9.963 ns" { IO_DATA[14] IO_DATA~1 SCOMP:inst8|Selector12~0 SCOMP:inst8|Selector12~2 SCOMP:inst8|Selector12~5 SCOMP:inst8|Selector12~6 SCOMP:inst8|AC[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "9.963 ns" { IO_DATA[14] {} IO_DATA~1 {} SCOMP:inst8|Selector12~0 {} SCOMP:inst8|Selector12~2 {} SCOMP:inst8|Selector12~5 {} SCOMP:inst8|Selector12~6 {} SCOMP:inst8|AC[14] {} } { 0.000ns 0.000ns 6.019ns 0.262ns 0.978ns 0.249ns 0.000ns } { 0.000ns 0.822ns 0.271ns 0.420ns 0.438ns 0.420ns 0.084ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[14] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX4\[1\] hex_disp:inst27\|latched_hex\[0\] 13.302 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX4\[1\]\" through register \"hex_disp:inst27\|latched_hex\[0\]\" is 13.302 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 7.265 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 7.265 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.787 ns) 2.911 ns SCOMP:inst8\|IR\[1\] 3 REG LCFF_X62_Y20_N5 58 " "Info: 3: + IC(1.033 ns) + CELL(0.787 ns) = 2.911 ns; Loc. = LCFF_X62_Y20_N5; Fanout = 58; REG Node = 'SCOMP:inst8\|IR\[1\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.820 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.371 ns) 4.107 ns inst11~1 4 COMB LCCOMB_X60_Y20_N30 1 " "Info: 4: + IC(0.825 ns) + CELL(0.371 ns) = 4.107 ns; Loc. = LCCOMB_X60_Y20_N30; Fanout = 1; COMB Node = 'inst11~1'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.196 ns" { SCOMP:inst8|IR[1] inst11~1 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.413 ns) 4.928 ns inst11 5 COMB LCCOMB_X61_Y20_N16 1 " "Info: 5: + IC(0.408 ns) + CELL(0.413 ns) = 4.928 ns; Loc. = LCCOMB_X61_Y20_N16; Fanout = 1; COMB Node = 'inst11'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.821 ns" { inst11~1 inst11 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.000 ns) 5.713 ns inst11~clkctrl 6 COMB CLKCTRL_G6 16 " "Info: 6: + IC(0.785 ns) + CELL(0.000 ns) = 5.713 ns; Loc. = CLKCTRL_G6; Fanout = 16; COMB Node = 'inst11~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.785 ns" { inst11 inst11~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 7.265 ns hex_disp:inst27\|latched_hex\[0\] 7 REG LCFF_X56_Y20_N9 7 " "Info: 7: + IC(1.015 ns) + CELL(0.537 ns) = 7.265 ns; Loc. = LCFF_X56_Y20_N9; Fanout = 7; REG Node = 'hex_disp:inst27\|latched_hex\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.552 ns" { inst11~clkctrl hex_disp:inst27|latched_hex[0] } "NODE_NAME" } } { "hex_disp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/hex_disp.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 29.02 % ) " "Info: Total cell delay = 2.108 ns ( 29.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.157 ns ( 70.98 % ) " "Info: Total interconnect delay = 5.157 ns ( 70.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.265 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] inst11~1 inst11 inst11~clkctrl hex_disp:inst27|latched_hex[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "7.265 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} inst11~1 {} inst11 {} inst11~clkctrl {} hex_disp:inst27|latched_hex[0] {} } { 0.000ns 1.091ns 1.033ns 0.825ns 0.408ns 0.785ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.371ns 0.413ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "hex_disp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/hex_disp.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.145 ns + Longest register pin " "Info: + Longest register to pin delay is 8.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex_disp:inst27\|latched_hex\[0\] 1 REG LCFF_X56_Y20_N9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X56_Y20_N9; Fanout = 7; REG Node = 'hex_disp:inst27\|latched_hex\[0\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { hex_disp:inst27|latched_hex[0] } "NODE_NAME" } } { "hex_disp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/hex_disp.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.511 ns) + CELL(0.438 ns) 0.949 ns hex_disp:inst27\|Mux5~0 2 COMB LCCOMB_X56_Y20_N12 1 " "Info: 2: + IC(0.511 ns) + CELL(0.438 ns) = 0.949 ns; Loc. = LCCOMB_X56_Y20_N12; Fanout = 1; COMB Node = 'hex_disp:inst27\|Mux5~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.949 ns" { hex_disp:inst27|latched_hex[0] hex_disp:inst27|Mux5~0 } "NODE_NAME" } } { "hex_disp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/hex_disp.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.554 ns) + CELL(2.642 ns) 8.145 ns HEX4\[1\] 3 PIN PIN_U1 0 " "Info: 3: + IC(4.554 ns) + CELL(2.642 ns) = 8.145 ns; Loc. = PIN_U1; Fanout = 0; PIN Node = 'HEX4\[1\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.196 ns" { hex_disp:inst27|Mux5~0 HEX4[1] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 1440 1192 1368 1456 "HEX4\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 37.81 % ) " "Info: Total cell delay = 3.080 ns ( 37.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.065 ns ( 62.19 % ) " "Info: Total interconnect delay = 5.065 ns ( 62.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "8.145 ns" { hex_disp:inst27|latched_hex[0] hex_disp:inst27|Mux5~0 HEX4[1] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "8.145 ns" { hex_disp:inst27|latched_hex[0] {} hex_disp:inst27|Mux5~0 {} HEX4[1] {} } { 0.000ns 0.511ns 4.554ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "7.265 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[1] inst11~1 inst11 inst11~clkctrl hex_disp:inst27|latched_hex[0] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "7.265 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[1] {} inst11~1 {} inst11 {} inst11~clkctrl {} hex_disp:inst27|latched_hex[0] {} } { 0.000ns 1.091ns 1.033ns 0.825ns 0.408ns 0.785ns 1.015ns } { 0.000ns 0.000ns 0.787ns 0.371ns 0.413ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "8.145 ns" { hex_disp:inst27|latched_hex[0] hex_disp:inst27|Mux5~0 HEX4[1] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "8.145 ns" { hex_disp:inst27|latched_hex[0] {} hex_disp:inst27|Mux5~0 {} HEX4[1] {} } { 0.000ns 0.511ns 4.554ns } { 0.000ns 0.438ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SW\[14\] IO_DATA\[14\] 11.828 ns Longest " "Info: Longest tpd from source pin \"SW\[14\]\" to destination pin \"IO_DATA\[14\]\" is 11.828 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 736 8 176 752 "SW\[15..0\]" "" } { 624 192 280 640 "SW\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.463 ns) + CELL(0.437 ns) 7.742 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~15 2 COMB LCCOMB_X62_Y18_N4 1 " "Info: 2: + IC(6.463 ns) + CELL(0.437 ns) = 7.742 ns; Loc. = LCCOMB_X62_Y18_N4; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~15'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.900 ns" { SW[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 8.288 ns TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~16 3 COMB LCCOMB_X62_Y18_N22 1 " "Info: 3: + IC(0.271 ns) + CELL(0.275 ns) = 8.288 ns; Loc. = LCCOMB_X62_Y18_N22; Fanout = 1; COMB Node = 'TIMER:inst7\|lpm_bustri:IO_BUS\|dout\[14\]~16'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.546 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(2.612 ns) 11.828 ns IO_DATA\[14\] 4 PIN PIN_R20 0 " "Info: 4: + IC(0.928 ns) + CELL(2.612 ns) = 11.828 ns; Loc. = PIN_R20; Fanout = 0; PIN Node = 'IO_DATA\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "3.540 ns" { TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 IO_DATA[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.166 ns ( 35.22 % ) " "Info: Total cell delay = 4.166 ns ( 35.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.662 ns ( 64.78 % ) " "Info: Total interconnect delay = 7.662 ns ( 64.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "11.828 ns" { SW[14] TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 IO_DATA[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "11.828 ns" { SW[14] {} SW[14]~combout {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~15 {} TIMER:inst7|lpm_bustri:IO_BUS|dout[14]~16 {} IO_DATA[14] {} } { 0.000ns 0.000ns 6.463ns 0.271ns 0.928ns } { 0.000ns 0.842ns 0.437ns 0.275ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDS:inst14\|BLED\[14\] IO_DATA\[14\] CLOCK_50 -0.894 ns register " "Info: th for register \"LEDS:inst14\|BLED\[14\]\" (data pin = \"IO_DATA\[14\]\", clock pin = \"CLOCK_50\") is -0.894 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 232 32 200 248 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.969 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.969 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 153 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 153; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "/opt/altera9.1sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.787 ns) 2.910 ns SCOMP:inst8\|IR\[7\] 3 REG LCFF_X61_Y20_N25 5 " "Info: 3: + IC(1.032 ns) + CELL(0.787 ns) = 2.910 ns; Loc. = LCFF_X61_Y20_N25; Fanout = 5; REG Node = 'SCOMP:inst8\|IR\[7\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.819 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] } "NODE_NAME" } } { "scomp.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/scomp.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.398 ns) 3.652 ns inst11~0 4 COMB LCCOMB_X61_Y20_N28 3 " "Info: 4: + IC(0.344 ns) + CELL(0.398 ns) = 3.652 ns; Loc. = LCCOMB_X61_Y20_N28; Fanout = 3; COMB Node = 'inst11~0'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.742 ns" { SCOMP:inst8|IR[7] inst11~0 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 976 808 872 1184 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 4.059 ns inst13~3 5 COMB LCCOMB_X61_Y20_N14 2 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 4.059 ns; Loc. = LCCOMB_X61_Y20_N14; Fanout = 2; COMB Node = 'inst13~3'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.407 ns" { inst11~0 inst13~3 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 4.662 ns inst13 6 COMB LCCOMB_X62_Y20_N16 1 " "Info: 6: + IC(0.453 ns) + CELL(0.150 ns) = 4.662 ns; Loc. = LCCOMB_X62_Y20_N16; Fanout = 1; COMB Node = 'inst13'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.603 ns" { inst13~3 inst13 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.000 ns) 5.394 ns inst13~clkctrl 7 COMB CLKCTRL_G4 16 " "Info: 7: + IC(0.732 ns) + CELL(0.000 ns) = 5.394 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'inst13~clkctrl'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.732 ns" { inst13 inst13~clkctrl } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 760 808 872 968 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.969 ns LEDS:inst14\|BLED\[14\] 8 REG LCFF_X61_Y16_N19 1 " "Info: 8: + IC(1.038 ns) + CELL(0.537 ns) = 6.969 ns; Loc. = LCFF_X61_Y16_N19; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "1.575 ns" { inst13~clkctrl LEDS:inst14|BLED[14] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.022 ns ( 29.01 % ) " "Info: Total cell delay = 2.022 ns ( 29.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.947 ns ( 70.99 % ) " "Info: Total interconnect delay = 4.947 ns ( 70.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.969 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] inst11~0 inst13~3 inst13 inst13~clkctrl LEDS:inst14|BLED[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "6.969 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} inst11~0 {} inst13~3 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[14] {} } { 0.000ns 1.091ns 1.032ns 0.344ns 0.257ns 0.453ns 0.732ns 1.038ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "LEDS.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.771 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[14\] 1 PIN PIN_R20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_R20; Fanout = 1; PIN Node = 'IO_DATA\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "" { IO_DATA[14] } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns IO_DATA~1 2 COMB IOC_X65_Y16_N1 3 " "Info: 2: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = IOC_X65_Y16_N1; Fanout = 3; COMB Node = 'IO_DATA~1'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.822 ns" { IO_DATA[14] IO_DATA~1 } "NODE_NAME" } } { "top_scomp.bdf" "" { Schematic "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/top_scomp.bdf" { { 1224 576 752 1240 "IO_DATA\[15..0\]" "" } { 1112 456 552 1128 "IO_DATA\[15..0\]" "" } { 848 895 972 864 "IO_DATA\[15..0\]" "" } { 1048 888 979 1064 "IO_DATA\[15..12\]" "" } { 1176 888 973 1192 "IO_DATA\[11..8\]" "" } { 1304 888 968 1320 "IO_DATA\[7..4\]" "" } { 1432 888 968 1448 "IO_DATA\[3..0\]" "" } { 688 888 976 704 "IO_DATA\[15..0\]" "" } { 1192 552 637 1232 "IO_DATA\[15..0\]" "" } { 608 456 552 624 "IO_DATA\[15..0\]" "" } { 856 464 552 872 "IO_DATA\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.716 ns) + CELL(0.149 ns) 5.687 ns LEDS:inst14\|BLED\[14\]~feeder 3 COMB LCCOMB_X61_Y16_N18 1 " "Info: 3: + IC(4.716 ns) + CELL(0.149 ns) = 5.687 ns; Loc. = LCCOMB_X61_Y16_N18; Fanout = 1; COMB Node = 'LEDS:inst14\|BLED\[14\]~feeder'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "4.865 ns" { IO_DATA~1 LEDS:inst14|BLED[14]~feeder } "NODE_NAME" } } { "LEDS.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.771 ns LEDS:inst14\|BLED\[14\] 4 REG LCFF_X61_Y16_N19 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.771 ns; Loc. = LCFF_X61_Y16_N19; Fanout = 1; REG Node = 'LEDS:inst14\|BLED\[14\]'" {  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { LEDS:inst14|BLED[14]~feeder LEDS:inst14|BLED[14] } "NODE_NAME" } } { "LEDS.vhd" "" { Text "/home/danbudanov/Documents/Classes/2031/Labs/Lab 8/LEDS.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.055 ns ( 18.28 % ) " "Info: Total cell delay = 1.055 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.716 ns ( 81.72 % ) " "Info: Total interconnect delay = 4.716 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "5.771 ns" { IO_DATA[14] IO_DATA~1 LEDS:inst14|BLED[14]~feeder LEDS:inst14|BLED[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "5.771 ns" { IO_DATA[14] {} IO_DATA~1 {} LEDS:inst14|BLED[14]~feeder {} LEDS:inst14|BLED[14] {} } { 0.000ns 0.000ns 4.716ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "6.969 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|IR[7] inst11~0 inst13~3 inst13 inst13~clkctrl LEDS:inst14|BLED[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "6.969 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|IR[7] {} inst11~0 {} inst13~3 {} inst13 {} inst13~clkctrl {} LEDS:inst14|BLED[14] {} } { 0.000ns 1.091ns 1.032ns 0.344ns 0.257ns 0.453ns 0.732ns 1.038ns } { 0.000ns 0.000ns 0.787ns 0.398ns 0.150ns 0.150ns 0.000ns 0.537ns } "" } } { "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera9.1sp2/quartus/linux/TimingClosureFloorplan.fld" "" "5.771 ns" { IO_DATA[14] IO_DATA~1 LEDS:inst14|BLED[14]~feeder LEDS:inst14|BLED[14] } "NODE_NAME" } } { "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera9.1sp2/quartus/linux/Technology_Viewer.qrui" "5.771 ns" { IO_DATA[14] {} IO_DATA~1 {} LEDS:inst14|BLED[14]~feeder {} LEDS:inst14|BLED[14] {} } { 0.000ns 0.000ns 4.716ns 0.000ns } { 0.000ns 0.822ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "146 " "Info: Peak virtual memory: 146 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 14 02:14:33 2017 " "Info: Processing ended: Tue Mar 14 02:14:33 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
