#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu May 28 07:43:51 2020
# Process ID: 89627
# Current directory: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1
# Command line: vivado -log project_1_data_source_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_1_data_source_0.tcl
# Log file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/project_1_data_source_0.vds
# Journal file: /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/xbrbbot/.Xilinx/Vivado/Vivado_init.tcl'
162 Beta devices matching pattern found, 162 enabled.
source project_1_data_source_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:drp_mon_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/drp_mon_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/drp_mon_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:rts_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/rts_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/rts_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_source_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_source_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_source_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:user:hsams_data_sink_ctrl:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/hsams_data_sink_ctrl.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/hsams_data_sink_ctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:cal_freeze_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/cal_freeze_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/cal_freeze_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:diff_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/diff_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/diff_pins.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_usp_rf_data_converter:debug_pins:1.0'. The one found in location '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/ip/usp_rf_data_converter/interfaces/debug_pins.xml' will take precedence over the same Interface in location '/proj/xbuilds/SWIP/2020.1_0527_1802/installs/lin64/Vivado/2020.1/data/ip/xilinx/usp_rf_data_converter_v2_3/interfaces/debug_pins.xml'
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2248.367 ; gain = 0.000 ; free physical = 13953 ; free virtual = 506458
Command: synth_design -top project_1_data_source_0 -part xczu28dr-ffvg1517-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 93760
load diablo GTM unisim library
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2803.832 ; gain = 153.684 ; free physical = 10425 ; free virtual = 468475
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'project_1_data_source_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/synth/project_1_data_source_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'data_source_top' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top.v:12]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state17 bound to: 3'b100 
	Parameter C_S_AXI_CNTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CNTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_source_top_CNTRL_s_axi' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_CNTRL_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 8'b00000000 
	Parameter ADDR_GIE bound to: 8'b00000100 
	Parameter ADDR_IER bound to: 8'b00001000 
	Parameter ADDR_ISR bound to: 8'b00001100 
	Parameter ADDR_FEC_TYPE_V_DATA_0 bound to: 8'b00010000 
	Parameter ADDR_FEC_TYPE_V_CTRL bound to: 8'b00010100 
	Parameter ADDR_MOD_TYPE_V_DATA_0 bound to: 8'b00011000 
	Parameter ADDR_MOD_TYPE_V_CTRL bound to: 8'b00011100 
	Parameter ADDR_SKIP_CHAN_V_DATA_0 bound to: 8'b00100000 
	Parameter ADDR_SKIP_CHAN_V_CTRL bound to: 8'b00100100 
	Parameter ADDR_SNR_V_DATA_0 bound to: 8'b00101000 
	Parameter ADDR_SNR_V_CTRL bound to: 8'b00101100 
	Parameter ADDR_INV_SIGMA_SQ_V_DATA_0 bound to: 8'b00110000 
	Parameter ADDR_INV_SIGMA_SQ_V_CTRL bound to: 8'b00110100 
	Parameter ADDR_ENC_CTRL_WORD_V_DATA_0 bound to: 8'b00111000 
	Parameter ADDR_ENC_CTRL_WORD_V_DATA_1 bound to: 8'b00111100 
	Parameter ADDR_ENC_CTRL_WORD_V_CTRL bound to: 8'b01000000 
	Parameter ADDR_DEC_CTRL_WORD_V_DATA_0 bound to: 8'b01000100 
	Parameter ADDR_DEC_CTRL_WORD_V_DATA_1 bound to: 8'b01001000 
	Parameter ADDR_DEC_CTRL_WORD_V_CTRL bound to: 8'b01001100 
	Parameter ADDR_NUM_BLOCKS_V_DATA_0 bound to: 8'b01010000 
	Parameter ADDR_NUM_BLOCKS_V_CTRL bound to: 8'b01010100 
	Parameter ADDR_SOURCE_WORDS_V_DATA_0 bound to: 8'b01011000 
	Parameter ADDR_SOURCE_WORDS_V_CTRL bound to: 8'b01011100 
	Parameter ADDR_CHAN_SYMBLS_V_DATA_0 bound to: 8'b01100000 
	Parameter ADDR_CHAN_SYMBLS_V_CTRL bound to: 8'b01100100 
	Parameter ADDR_CHAN_REM_V_DATA_0 bound to: 8'b01101000 
	Parameter ADDR_CHAN_REM_V_CTRL bound to: 8'b01101100 
	Parameter ADDR_ZERO_DATA_V_DATA_0 bound to: 8'b01110000 
	Parameter ADDR_ZERO_DATA_V_CTRL bound to: 8'b01110100 
	Parameter ADDR_SOURCE_KEEP_V_DATA_0 bound to: 8'b01111000 
	Parameter ADDR_SOURCE_KEEP_V_CTRL bound to: 8'b01111100 
	Parameter ADDR_ENC_KEEP_V_DATA_0 bound to: 8'b10000000 
	Parameter ADDR_ENC_KEEP_V_DATA_1 bound to: 8'b10000100 
	Parameter ADDR_ENC_KEEP_V_CTRL bound to: 8'b10001000 
	Parameter ADDR_DEC_KEEP_V_DATA_0 bound to: 8'b10001100 
	Parameter ADDR_DEC_KEEP_V_DATA_1 bound to: 8'b10010000 
	Parameter ADDR_DEC_KEEP_V_CTRL bound to: 8'b10010100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_CNTRL_s_axi.v:329]
INFO: [Synth 8-6155] done synthesizing module 'data_source_top_CNTRL_s_axi' (1#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_CNTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'data_source_operator_s' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'data_source_operator_s_coarsebkb' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:84]
	Parameter DataWidth bound to: 17 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_source_operator_s_coarsebkb_rom' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:9]
	Parameter DWIDTH bound to: 17 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_coarsebkb_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:34]
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_coarsebkb_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:35]
INFO: [Synth 8-6155] done synthesizing module 'data_source_operator_s_coarsebkb_rom' (2#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'data_source_operator_s_coarsebkb' (3#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_coarsebkb.v:84]
INFO: [Synth 8-6157] synthesizing module 'data_source_operator_s_gradiecud' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:84]
	Parameter DataWidth bound to: 13 - type: integer 
	Parameter AddressRange bound to: 512 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_source_operator_s_gradiecud_rom' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:9]
	Parameter DWIDTH bound to: 13 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 512 - type: integer 
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_gradiecud_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:34]
INFO: [Synth 8-3876] $readmem data file './data_source_operator_s_gradiecud_rom.dat' is read successfully [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:35]
INFO: [Synth 8-6155] done synthesizing module 'data_source_operator_s_gradiecud_rom' (4#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'data_source_operator_s_gradiecud' (5#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s_gradiecud.v:84]
INFO: [Synth 8-6157] synthesizing module 'data_source_top_mul_31s_18ns_dEe' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_31s_18ns_dEe.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_source_top_mul_31s_18ns_dEe_MulnS_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_31s_18ns_dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_source_top_mul_31s_18ns_dEe_MulnS_0' (6#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_31s_18ns_dEe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'data_source_top_mul_31s_18ns_dEe' (7#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_31s_18ns_dEe.v:35]
INFO: [Synth 8-6157] synthesizing module 'data_source_top_mul_mul_13ns_eOg' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_mul_13ns_eOg.v:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 23 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'data_source_top_mul_mul_13ns_eOg_DSP48_0' [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_mul_13ns_eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_source_top_mul_mul_13ns_eOg_DSP48_0' (8#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_mul_13ns_eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'data_source_top_mul_mul_13ns_eOg' (9#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top_mul_mul_13ns_eOg.v:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:937]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:939]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:941]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:949]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:951]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:953]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:955]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:957]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:963]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:965]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:967]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1037]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1039]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1045]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1057]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1059]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1125]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1153]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1177]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1279]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:1291]
INFO: [Synth 8-6155] done synthesizing module 'data_source_operator_s' (10#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_operator_s.v:10]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top.v:1809]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top.v:1813]
INFO: [Synth 8-6155] done synthesizing module 'data_source_top' (11#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ipshared/4dff/hdl/verilog/data_source_top.v:12]
INFO: [Synth 8-6155] done synthesizing module 'project_1_data_source_0' (12#1) [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/synth/project_1_data_source_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.742 ; gain = 206.594 ; free physical = 13288 ; free virtual = 471351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2877.551 ; gain = 227.402 ; free physical = 13229 ; free virtual = 471292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2877.551 ; gain = 227.402 ; free physical = 13229 ; free virtual = 471292
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2877.551 ; gain = 0.000 ; free physical = 13101 ; free virtual = 471164
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/constraints/data_source_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.srcs/sources_1/bd/project_1/ip/project_1_data_source_0/constraints/data_source_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3020.113 ; gain = 0.000 ; free physical = 12906 ; free virtual = 471007
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3023.082 ; gain = 2.969 ; free physical = 12901 ; free virtual = 471003
load diablo GTM unisim library
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3023.086 ; gain = 372.938 ; free physical = 12522 ; free virtual = 470667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3023.086 ; gain = 372.938 ; free physical = 12522 ; free virtual = 470667
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 3023.086 ; gain = 372.938 ; free physical = 12523 ; free virtual = 470667
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'data_source_top_CNTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'data_source_top_CNTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'data_source_top_CNTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'data_source_top_CNTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 3023.086 ; gain = 372.938 ; free physical = 12362 ; free virtual = 470516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   3 Input   29 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 6     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 9     
	               64 Bit    Registers := 8     
	               47 Bit    Registers := 2     
	               45 Bit    Registers := 1     
	               40 Bit    Registers := 6     
	               32 Bit    Registers := 9     
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 2     
	               23 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 20    
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 8     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 16    
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 102   
+---Multipliers : 
	              19x31  Multipliers := 1     
+---ROMs : 
	                    ROMs := 8     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 3     
	   2 Input   40 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	  24 Input   32 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 4     
	   3 Input    9 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 4     
	  24 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	   4 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U2/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U3/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U4/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg, operation Mode is: (A*B)'.
DSP Report: register top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg is absorbed into DSP top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: operator top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg0 is absorbed into DSP top_mul_mul_13ns_eOg_U5/data_source_top_mul_mul_13ns_eOg_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product.
DSP Report: Generating DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
DSP Report: register top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
DSP Report: operator top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/tmp_product is absorbed into DSP top_mul_31s_18ns_dEe_U1/data_source_top_mul_31s_18ns_dEe_MulnS_0_U/buff0_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 3023.086 ; gain = 372.938 ; free physical = 11568 ; free virtual = 469738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+----------------+------------+---------------+----------------+
|Module Name     | RTL Object | Depth x Width | Implemented As | 
+----------------+------------+---------------+----------------+
|data_source_top | q0_reg     | 512x17        | Block RAM      | 
|data_source_top | q1_reg     | 512x17        | Block RAM      | 
|data_source_top | q2_reg     | 512x17        | Block RAM      | 
|data_source_top | q3_reg     | 512x17        | Block RAM      | 
|data_source_top | q0_reg     | 512x13        | Block RAM      | 
|data_source_top | q1_reg     | 512x13        | Block RAM      | 
|data_source_top | q2_reg     | 512x13        | Block RAM      | 
|data_source_top | q3_reg     | 512x13        | Block RAM      | 
+----------------+------------+---------------+----------------+


DSP: Preliminary Mapping	Report (see note below)
+-----------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                              | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|data_source_top_mul_mul_13ns_eOg_DSP48_0 | (A*B)'          | 14     | 10     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|data_source_top_mul_mul_13ns_eOg_DSP48_0 | (A*B)'          | 14     | 10     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|data_source_top_mul_mul_13ns_eOg_DSP48_0 | (A*B)'          | 14     | 10     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|data_source_top_mul_mul_13ns_eOg_DSP48_0 | (A*B)'          | 14     | 10     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|data_source_operator_s                   | A2*B2           | 19     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|data_source_operator_s                   | (PCIN>>17)+A2*B | 19     | 14     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:01:44 . Memory (MB): peak = 3370.629 ; gain = 720.480 ; free physical = 22267 ; free virtual = 480319
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:48 . Memory (MB): peak = 3430.211 ; gain = 780.062 ; free physical = 34527 ; free virtual = 492584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:51 . Memory (MB): peak = 3438.219 ; gain = 788.070 ; free physical = 33799 ; free virtual = 491852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6069] LOCAL FORWARD RETIMING for instance inst/top_CNTRL_s_axi_U/int_ap_start_reg with forward move, found 1 loads out of which
0 loads can have forward move, 1 loads have (UNCOMPATIBLE REGISTERS) and retiming cannot be done

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 33229 ; free virtual = 491282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 33126 ; free virtual = 491179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 33977 ; free virtual = 492032
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:53 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 34040 ; free virtual = 492095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:54 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 33123 ; free virtual = 491170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:54 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 33091 ; free virtual = 491138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|data_source_top | grp_operator_s_fu_337/p_Val2_s_reg_1614_pp0_iter5_reg_reg[127] | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|data_source_top | grp_operator_s_fu_337/tmp_45_2_reg_1701_pp0_iter3_reg_reg[0]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|data_source_top | grp_operator_s_fu_337/tmp_45_3_reg_1729_pp0_iter3_reg_reg[0]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|data_source_top | grp_operator_s_fu_337/tmp_45_1_reg_1673_pp0_iter3_reg_reg[0]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|data_source_top | grp_operator_s_fu_337/tmp_22_reg_1645_pp0_iter3_reg_reg[0]     | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|data_source_top | tmp_last_V_reg_656_pp0_iter12_reg_reg[0]                       | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    44|
|2     |DSP_ALU         |     6|
|3     |DSP_A_B_DATA    |     6|
|6     |DSP_C_DATA      |     6|
|8     |DSP_MULTIPLIER  |     6|
|9     |DSP_M_DATA      |     6|
|10    |DSP_OUTPUT      |     6|
|12    |DSP_PREADD      |     6|
|13    |DSP_PREADD_DATA |     6|
|14    |LUT1            |    39|
|15    |LUT2            |   202|
|16    |LUT3            |   882|
|17    |LUT4            |   185|
|18    |LUT5            |   203|
|19    |LUT6            |   172|
|20    |MUXF7           |    16|
|21    |MUXF8           |     2|
|22    |RAMB18E2        |     4|
|24    |SRL16E          |    45|
|25    |FDRE            |  2104|
|26    |FDSE            |    97|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:54 . Memory (MB): peak = 3438.223 ; gain = 788.074 ; free physical = 33080 ; free virtual = 491127
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:52 ; elapsed = 00:01:42 . Memory (MB): peak = 3438.223 ; gain = 642.539 ; free physical = 32972 ; free virtual = 491019
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:54 . Memory (MB): peak = 3438.227 ; gain = 788.074 ; free physical = 32967 ; free virtual = 491014
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3438.227 ; gain = 0.000 ; free physical = 35371 ; free virtual = 493420
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q0_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q0_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q2_reg has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/q2_reg__0 has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3462.004 ; gain = 0.000 ; free physical = 37296 ; free virtual = 495352
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:02:28 . Memory (MB): peak = 3462.004 ; gain = 1213.637 ; free physical = 37374 ; free virtual = 495431
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/project_1_data_source_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP project_1_data_source_0, cache-ID = cbbc839da1b4178d
INFO: [Coretcl 2-1174] Renamed 13 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/tmp.rETG9Rbw1g/temp/hwflow/hwflow_project_1/project_1.runs/project_1_data_source_0_synth_1/project_1_data_source_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_1_data_source_0_utilization_synth.rpt -pb project_1_data_source_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 28 07:46:46 2020...
