// Automatically generated from mcusdk/MIMXRT1052.h by make-stmconst.py

{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC1), (mp_obj_t)&mpz_400c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC2), (mp_obj_t)&mpz_400c8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_ETC), (mp_obj_t)&mpz_403b0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ1), (mp_obj_t)&mpz_4007c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ2), (mp_obj_t)&mpz_4017c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ3), (mp_obj_t)&mpz_4027c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AIPSTZ4), (mp_obj_t)&mpz_4037c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AOI1), (mp_obj_t)&mpz_403b4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_AOI2), (mp_obj_t)&mpz_403b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_BEE), (mp_obj_t)&mpz_403ec000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CAN1), (mp_obj_t)&mpz_401d0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CAN2), (mp_obj_t)&mpz_401d4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CCM), (mp_obj_t)&mpz_400fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CCM_ANALOG), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP1), (mp_obj_t)&mpz_40094000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP2), (mp_obj_t)&mpz_40094008 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP3), (mp_obj_t)&mpz_40094010 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CMP4), (mp_obj_t)&mpz_40094018 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CSI), (mp_obj_t)&mpz_402bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_CSU), (mp_obj_t)&mpz_400dc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DCDC), (mp_obj_t)&mpz_40080000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DCP), (mp_obj_t)&mpz_402fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA0), (mp_obj_t)&mpz_400e8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMAMUX), (mp_obj_t)&mpz_400ec000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC1), (mp_obj_t)&mpz_403c8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC2), (mp_obj_t)&mpz_403cc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC3), (mp_obj_t)&mpz_403d0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENC4), (mp_obj_t)&mpz_403d4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ENET), (mp_obj_t)&mpz_402d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_EWM), (mp_obj_t)&mpz_400b4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXIO1), (mp_obj_t)&mpz_401ac000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXIO2), (mp_obj_t)&mpz_401b0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXRAM), (mp_obj_t)&mpz_400b0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_FLEXSPI), (mp_obj_t)&mpz_402a8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPC), (mp_obj_t)&mpz_400f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO1), (mp_obj_t)&mpz_401b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO2), (mp_obj_t)&mpz_401bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO3), (mp_obj_t)&mpz_401c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO4), (mp_obj_t)&mpz_401c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO5), (mp_obj_t)&mpz_400c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPT1), (mp_obj_t)&mpz_401ec000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPT2), (mp_obj_t)&mpz_401f0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SAI1), (mp_obj_t)&mpz_40384000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SAI2), (mp_obj_t)&mpz_40388000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SAI3), (mp_obj_t)&mpz_4038c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC), (mp_obj_t)&mpz_401f8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC_GPR), (mp_obj_t)&mpz_400ac000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC_SNVS), (mp_obj_t)&mpz_400a8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_IOMUXC_SNVS_GPR), (mp_obj_t)&mpz_400a4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_KPP), (mp_obj_t)&mpz_401fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LCDIF), (mp_obj_t)&mpz_402b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C1), (mp_obj_t)&mpz_403f0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C2), (mp_obj_t)&mpz_403f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C3), (mp_obj_t)&mpz_403f8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPI2C4), (mp_obj_t)&mpz_403fc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI1), (mp_obj_t)&mpz_40394000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI2), (mp_obj_t)&mpz_40398000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI3), (mp_obj_t)&mpz_4039c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPSPI4), (mp_obj_t)&mpz_403a0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART1), (mp_obj_t)&mpz_40184000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART2), (mp_obj_t)&mpz_40188000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART3), (mp_obj_t)&mpz_4018c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART4), (mp_obj_t)&mpz_40190000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART5), (mp_obj_t)&mpz_40194000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART6), (mp_obj_t)&mpz_40198000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART7), (mp_obj_t)&mpz_4019c000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_LPUART8), (mp_obj_t)&mpz_401a0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_OCOTP), (mp_obj_t)&mpz_401f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PGC), (mp_obj_t)&mpz_400f4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PIT), (mp_obj_t)&mpz_40084000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PMU), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM1), (mp_obj_t)&mpz_403dc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM2), (mp_obj_t)&mpz_403e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM3), (mp_obj_t)&mpz_403e4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PWM4), (mp_obj_t)&mpz_403e8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_PXP), (mp_obj_t)&mpz_402b4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ROMC), (mp_obj_t)&mpz_40180000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_RTWDOG), (mp_obj_t)&mpz_400bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SEMC), (mp_obj_t)&mpz_402f0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SNVS), (mp_obj_t)&mpz_400d4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SPDIF), (mp_obj_t)&mpz_40380000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_SRC), (mp_obj_t)&mpz_400f8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TEMPMON), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR1), (mp_obj_t)&mpz_401dc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR2), (mp_obj_t)&mpz_401e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR3), (mp_obj_t)&mpz_401e4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TMR4), (mp_obj_t)&mpz_401e8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TRNG), (mp_obj_t)&mpz_400cc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_TSC), (mp_obj_t)&mpz_400e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB1), (mp_obj_t)&mpz_402e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB2), (mp_obj_t)&mpz_402e0200 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBNC1), (mp_obj_t)&mpz_402e0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBNC2), (mp_obj_t)&mpz_402e0004 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBPHY1), (mp_obj_t)&mpz_400d9000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USBPHY2), (mp_obj_t)&mpz_400da000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USB_ANALOG), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USDHC1), (mp_obj_t)&mpz_402c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_USDHC2), (mp_obj_t)&mpz_402c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_WDOG1), (mp_obj_t)&mpz_400b8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_WDOG2), (mp_obj_t)&mpz_400d0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XBARA1), (mp_obj_t)&mpz_403bc000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XBARB2), (mp_obj_t)&mpz_403c0000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XBARB3), (mp_obj_t)&mpz_403c4000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_XTALOSC24M), (mp_obj_t)&mpz_400d8000 },
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC0), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC1), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC2), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC3), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC4), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC5), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC6), MP_OBJ_NEW_SMALL_INT(0x18) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HC7), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 32-bits, Control register for hardware trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_HS), MP_OBJ_NEW_SMALL_INT(0x20) }, // 32-bits, Status register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R0), MP_OBJ_NEW_SMALL_INT(0x24) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R1), MP_OBJ_NEW_SMALL_INT(0x28) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R2), MP_OBJ_NEW_SMALL_INT(0x2c) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R3), MP_OBJ_NEW_SMALL_INT(0x30) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R4), MP_OBJ_NEW_SMALL_INT(0x34) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R5), MP_OBJ_NEW_SMALL_INT(0x38) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R6), MP_OBJ_NEW_SMALL_INT(0x3c) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_R7), MP_OBJ_NEW_SMALL_INT(0x40) }, // 32-bits, Data result register for HW trigger
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CFG), MP_OBJ_NEW_SMALL_INT(0x44) }, // 32-bits, Configuration registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_GC), MP_OBJ_NEW_SMALL_INT(0x48) }, // 32-bits, General control registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_GS), MP_OBJ_NEW_SMALL_INT(0x4c) }, // 32-bits, General status registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CV), MP_OBJ_NEW_SMALL_INT(0x50) }, // 32-bits, Compare value registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_OFS), MP_OBJ_NEW_SMALL_INT(0x54) }, // 32-bits, Offset correction value registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_ADC_CAL), MP_OBJ_NEW_SMALL_INT(0x58) }, // 32-bits, Calibration value registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CR), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, Control Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ES), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, Error Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ERQ), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, Enable Request Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_EEI), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, Enable Error Interrupt Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CEEI), MP_OBJ_NEW_SMALL_INT(0x18) }, // 8-bits, Clear Enable Error Interrupt Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SEEI), MP_OBJ_NEW_SMALL_INT(0x19) }, // 8-bits, Set Enable Error Interrupt Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CERQ), MP_OBJ_NEW_SMALL_INT(0x1a) }, // 8-bits, Clear Enable Request Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SERQ), MP_OBJ_NEW_SMALL_INT(0x1b) }, // 8-bits, Set Enable Request Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CDNE), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 8-bits, Clear DONE Status Bit Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SSRT), MP_OBJ_NEW_SMALL_INT(0x1d) }, // 8-bits, Set START Bit Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CERR), MP_OBJ_NEW_SMALL_INT(0x1e) }, // 8-bits, Clear Error Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CINT), MP_OBJ_NEW_SMALL_INT(0x1f) }, // 8-bits, Clear Interrupt Request Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_INT), MP_OBJ_NEW_SMALL_INT(0x24) }, // 32-bits, Interrupt Request Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ERR), MP_OBJ_NEW_SMALL_INT(0x2c) }, // 32-bits, Error Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_HRS), MP_OBJ_NEW_SMALL_INT(0x34) }, // 32-bits, Hardware Request Status Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_EARS), MP_OBJ_NEW_SMALL_INT(0x44) }, // 32-bits, Enable Asynchronous Request in Stop Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI3), MP_OBJ_NEW_SMALL_INT(0x100) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI2), MP_OBJ_NEW_SMALL_INT(0x101) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI1), MP_OBJ_NEW_SMALL_INT(0x102) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI0), MP_OBJ_NEW_SMALL_INT(0x103) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI7), MP_OBJ_NEW_SMALL_INT(0x104) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI6), MP_OBJ_NEW_SMALL_INT(0x105) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI5), MP_OBJ_NEW_SMALL_INT(0x106) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI4), MP_OBJ_NEW_SMALL_INT(0x107) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI11), MP_OBJ_NEW_SMALL_INT(0x108) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI10), MP_OBJ_NEW_SMALL_INT(0x109) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI9), MP_OBJ_NEW_SMALL_INT(0x10a) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI8), MP_OBJ_NEW_SMALL_INT(0x10b) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI15), MP_OBJ_NEW_SMALL_INT(0x10c) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI14), MP_OBJ_NEW_SMALL_INT(0x10d) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI13), MP_OBJ_NEW_SMALL_INT(0x10e) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI12), MP_OBJ_NEW_SMALL_INT(0x10f) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI19), MP_OBJ_NEW_SMALL_INT(0x110) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI18), MP_OBJ_NEW_SMALL_INT(0x111) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI17), MP_OBJ_NEW_SMALL_INT(0x112) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI16), MP_OBJ_NEW_SMALL_INT(0x113) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI23), MP_OBJ_NEW_SMALL_INT(0x114) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI22), MP_OBJ_NEW_SMALL_INT(0x115) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI21), MP_OBJ_NEW_SMALL_INT(0x116) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI20), MP_OBJ_NEW_SMALL_INT(0x117) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI27), MP_OBJ_NEW_SMALL_INT(0x118) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI26), MP_OBJ_NEW_SMALL_INT(0x119) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI25), MP_OBJ_NEW_SMALL_INT(0x11a) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI24), MP_OBJ_NEW_SMALL_INT(0x11b) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI31), MP_OBJ_NEW_SMALL_INT(0x11c) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI30), MP_OBJ_NEW_SMALL_INT(0x11d) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI29), MP_OBJ_NEW_SMALL_INT(0x11e) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DCHPRI28), MP_OBJ_NEW_SMALL_INT(0x11f) }, // 8-bits, Channel n Priority Registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SADDR), MP_OBJ_NEW_SMALL_INT(0x1000) }, // 32-bits, TCD Source Addres
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SOFF), MP_OBJ_NEW_SMALL_INT(0x1004) }, // 16-bits, TCD Signed Source Address Offse
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_ATTR), MP_OBJ_NEW_SMALL_INT(0x1006) }, // 16-bits, TCD Transfer Attribute
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_NBYTES_MLNO), MP_OBJ_NEW_SMALL_INT(0x1008) }, // 32-bits, TCD Minor Byte Count (Minor Loop Mapping Disabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_NBYTES_MLOFFNO), MP_OBJ_NEW_SMALL_INT(0x1008) }, // 32-bits, TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_NBYTES_MLOFFYES), MP_OBJ_NEW_SMALL_INT(0x1008) }, // 32-bits, TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_SLAST), MP_OBJ_NEW_SMALL_INT(0x100c) }, // 32-bits, TCD Last Source Address Adjustmen
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DADDR), MP_OBJ_NEW_SMALL_INT(0x1010) }, // 32-bits, TCD Destination Addres
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DOFF), MP_OBJ_NEW_SMALL_INT(0x1014) }, // 16-bits, TCD Signed Destination Address Offse
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CITER_ELINKNO), MP_OBJ_NEW_SMALL_INT(0x1016) }, // 16-bits, TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CITER_ELINKYES), MP_OBJ_NEW_SMALL_INT(0x1016) }, // 16-bits, TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_DLAST_SGA), MP_OBJ_NEW_SMALL_INT(0x1018) }, // 32-bits, TCD Last Destination Address Adjustment/Scatter Gather Addres
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_CSR), MP_OBJ_NEW_SMALL_INT(0x101c) }, // 16-bits, TCD Control and Statu
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_BITER_ELINKNO), MP_OBJ_NEW_SMALL_INT(0x101e) }, // 16-bits, TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_DMA_BITER_ELINKYES), MP_OBJ_NEW_SMALL_INT(0x101e) }, // 16-bits, TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_DR), MP_OBJ_NEW_SMALL_INT(0x0) }, // 32-bits, GPIO data registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_GDIR), MP_OBJ_NEW_SMALL_INT(0x4) }, // 32-bits, GPIO direction registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_PSR), MP_OBJ_NEW_SMALL_INT(0x8) }, // 32-bits, GPIO pad status registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_ICR1), MP_OBJ_NEW_SMALL_INT(0xc) }, // 32-bits, GPIO interrupt configuration register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_ICR2), MP_OBJ_NEW_SMALL_INT(0x10) }, // 32-bits, GPIO interrupt configuration register
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_IMR), MP_OBJ_NEW_SMALL_INT(0x14) }, // 32-bits, GPIO interrupt mask registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_ISR), MP_OBJ_NEW_SMALL_INT(0x18) }, // 32-bits, GPIO interrupt status registe
{ MP_OBJ_NEW_QSTR(MP_QSTR_GPIO_EDGE_SEL), MP_OBJ_NEW_SMALL_INT(0x1c) }, // 32-bits, GPIO edge select registe

