strict digraph "" {
	node [label="\N"];
	"1768:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee2ab810>",
		fillcolor=springgreen,
		label="1768:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1769:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2abbd0>",
		fillcolor=firebrick,
		label="1769:NS
irq_txe <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2abbd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1768:IF" -> "1769:NS"	 [cond="['TxE_IRQ']",
		label=TxE_IRQ,
		lineno=1768];
	"1771:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee2ab850>",
		fillcolor=springgreen,
		label="1771:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1768:IF" -> "1771:IF"	 [cond="['TxE_IRQ']",
		label="!(TxE_IRQ)",
		lineno=1768];
	"Leaf_1763:AL"	 [def_var="['irq_txe']",
		label="Leaf_1763:AL"];
	"1764:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee2abd90>",
		fillcolor=turquoise,
		label="1764:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1765:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee2abdd0>",
		fillcolor=springgreen,
		label="1765:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1764:BL" -> "1765:IF"	 [cond="[]",
		lineno=None];
	"1769:NS" -> "Leaf_1763:AL"	 [cond="[]",
		lineno=None];
	"1772:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2ab890>",
		fillcolor=firebrick,
		label="1772:NS
irq_txe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2ab890>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1772:NS" -> "Leaf_1763:AL"	 [cond="[]",
		lineno=None];
	"1771:IF" -> "1772:NS"	 [cond="['INT_SOURCE_Wr', 'DataIn']",
		label="(INT_SOURCE_Wr[0] & DataIn[1])",
		lineno=1771];
	"1763:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee2abfd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1763:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'TxE_IRQ', 'INT_SOURCE_Wr', 'DataIn']"];
	"1763:AL" -> "1764:BL"	 [cond="[]",
		lineno=None];
	"1765:IF" -> "1768:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1765];
	"1766:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2abe10>",
		fillcolor=firebrick,
		label="1766:NS
irq_txe <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee2abe10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1765:IF" -> "1766:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1765];
	"1766:NS" -> "Leaf_1763:AL"	 [cond="[]",
		lineno=None];
}
