// Seed: 2546809450
`define pp_20 (  pp_21  ,  pp_22  ,  pp_23  )  0
`define pp_24 0
`define pp_25 0
`default_nettype wire
`define pp_26 0
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input id_6,
    output id_7,
    output id_8
);
  logic id_9, id_10;
  defparam id_11.id_12 = id_9;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    output id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input id_8,
    output id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    output id_14,
    input id_15,
    output logic id_16
    , id_20,
    output id_17,
    input logic id_18,
    input logic id_19
);
  logic id_21;
endmodule
