$comment
	File created using the following command:
		vcd file exercicio.msim.vcd -direction
$end
$date
	Tue Nov 28 15:13:10 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module block_use_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % Y $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , Y~output_o $end
$var wire 1 - C~input_o $end
$var wire 1 . B~input_o $end
$var wire 1 / D~input_o $end
$var wire 1 0 A~input_o $end
$var wire 1 1 inst|inst1~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
1'
x(
1)
1*
1+
1,
0-
0.
0/
00
01
$end
#40000
1$
1/
11
0,
0%
#80000
1#
0$
1-
0/
01
1,
1%
#120000
1$
1/
11
0,
0%
#160000
1"
0#
0$
1.
0-
0/
01
1,
1%
#200000
1$
1/
#240000
1#
0$
1-
0/
11
0,
0%
#280000
1$
1/
#320000
1!
0"
0#
0$
10
0.
0-
0/
#360000
1$
1/
01
1,
1%
#400000
1#
0$
1-
0/
11
0,
0%
#440000
1$
1/
01
1,
1%
#480000
1"
0#
0$
1.
0-
0/
#520000
1$
1/
#560000
1#
0$
1-
0/
11
0,
0%
#600000
1$
1/
#640000
0!
0"
0#
0$
00
0.
0-
0/
01
1,
1%
#680000
1$
1/
11
0,
0%
#720000
1#
0$
1-
0/
01
1,
1%
#760000
1$
1/
11
0,
0%
#800000
1"
0#
0$
1.
0-
0/
01
1,
1%
#840000
1$
1/
#880000
1#
0$
1-
0/
11
0,
0%
#920000
1$
1/
#960000
1!
0"
0#
0$
10
0.
0-
0/
#1000000
