Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Nov 22 19:01:02 2024
| Host         : fedora running 64-bit unknown
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    48 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            8 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              36 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  divider_1khz/clk_out_reg_0 |                                            |                                    |                1 |              3 |         3.00 |
|  CLK100MHZ_IBUF_BUFG        |                                            | lifo_module/data_out0              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][2][3]_i_1_n_0 | lifo_module/data_out0              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][7][3]_i_1_n_0 | lifo_module/data_out0              |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][1][3]_i_1_n_0 | lifo_module/data_out0              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][0][3]_i_2_n_0 | lifo_module/data_out0              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][3][3]_i_1_n_0 | lifo_module/data_out0              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][4][3]_i_1_n_0 | lifo_module/data_out0              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][5][3]_i_1_n_0 | lifo_module/data_out0              |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[stack_mem][6][3]_i_1_n_0 | lifo_module/data_out0              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        | lifo_module/stack[sp][3]_i_1_n_0           | lifo_module/data_out0              |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG        |                                            |                                    |                7 |             13 |         1.86 |
|  CLK100MHZ_IBUF_BUFG        |                                            | push_debounce/counter[0]_i_1_n_0   |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        |                                            | divider_1khz/counter[0]_i_1__1_n_0 |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG        |                                            | pop_debounce/counter[0]_i_1__0_n_0 |                4 |             16 |         4.00 |
+-----------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+


