$date
	Thu Sep 15 11:12:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 $ s0 $end
$var reg 1 % x0 $end
$var reg 1 & x1 $end
$var reg 1 ' y0 $end
$var reg 1 ( y1 $end
$scope module mul $end
$var wire 1 ) i1 $end
$var wire 1 * i2 $end
$var wire 1 + i3 $end
$var wire 1 $ s0 $end
$var wire 1 % x0 $end
$var wire 1 & x1 $end
$var wire 1 ' y0 $end
$var wire 1 ( y1 $end
$var wire 1 ! s3 $end
$var wire 1 " s2 $end
$var wire 1 # s1 $end
$var wire 1 , c1 $end
$scope module stage01 $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 , c $end
$var wire 1 # s $end
$upscope $end
$scope module stage02 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 ! c $end
$var wire 1 " s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0,
1+
0*
0)
1(
0'
1&
0%
0$
0#
1"
0!
$end
#20
0"
1#
0+
1*
1$
0(
1'
1%
#40
