#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jul 10 12:12:49 2021
# Process ID: 27514
# Current directory: /home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.runs/synth_1
# Command line: vivado -log BloquePWM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BloquePWM.tcl
# Log file: /home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.runs/synth_1/BloquePWM.vds
# Journal file: /home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source BloquePWM.tcl -notrace
Command: synth_design -top BloquePWM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27570
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2412.242 ; gain = 0.000 ; free physical = 121 ; free virtual = 2416
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BloquePWM' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:22]
INFO: [Synth 8-6157] synthesizing module 'MaquinaEstadosPWM' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/MaquinaEstadosPWM.v:22]
INFO: [Synth 8-226] default block is never used [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/MaquinaEstadosPWM.v:31]
INFO: [Synth 8-6155] done synthesizing module 'MaquinaEstadosPWM' (1#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/MaquinaEstadosPWM.v:22]
WARNING: [Synth 8-689] width (1) of port connection 'grados' does not match port width (2) of module 'MaquinaEstadosPWM' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:36]
INFO: [Synth 8-6157] synthesizing module 'DivFreqPWM' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/DivFreqPWM.v:2]
	Parameter top bound to: 12'b100111000100 
INFO: [Synth 8-6155] done synthesizing module 'DivFreqPWM' (2#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/DivFreqPWM.v:2]
INFO: [Synth 8-6157] synthesizing module 'PWM' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/PWM.v:23]
	Parameter top bound to: 400 - type: integer 
WARNING: [Synth 8-6090] variable 'contador' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/PWM.v:47]
WARNING: [Synth 8-6090] variable 'contador' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/PWM.v:68]
INFO: [Synth 8-6155] done synthesizing module 'PWM' (3#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/PWM.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'grados' does not match port width (2) of module 'PWM' [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:47]
INFO: [Synth 8-6155] done synthesizing module 'BloquePWM' (4#1) [/home/esteban/Descargas/w07_entrega-_final-grupo01-main/ProyectoDigitalII/module/verilog/PWM/BloquePWM.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.242 ; gain = 0.000 ; free physical = 395 ; free virtual = 2477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.242 ; gain = 0.000 ; free physical = 924 ; free virtual = 3013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2412.242 ; gain = 0.000 ; free physical = 924 ; free virtual = 3013
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.242 ; gain = 0.000 ; free physical = 916 ; free virtual = 3007
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.srcs/constrs_1/new/Nexys4-Master.xdc]
Finished Parsing XDC File [/home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.srcs/constrs_1/new/Nexys4-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.srcs/constrs_1/new/Nexys4-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/BloquePWM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/BloquePWM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.977 ; gain = 0.000 ; free physical = 868 ; free virtual = 2981
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.977 ; gain = 0.000 ; free physical = 867 ; free virtual = 2981
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 903 ; free virtual = 3047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 903 ; free virtual = 3047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 902 ; free virtual = 3046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 889 ; free virtual = 3037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   13 Bit       Adders := 1     
	   2 Input   11 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   13 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 872 ; free virtual = 3029
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 737 ; free virtual = 2909
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 736 ; free virtual = 2908
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 735 ; free virtual = 2907
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 730 ; free virtual = 2905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 730 ; free virtual = 2905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 731 ; free virtual = 2905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 731 ; free virtual = 2905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 731 ; free virtual = 2905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 731 ; free virtual = 2905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |    13|
|5     |LUT3   |     5|
|6     |LUT4   |     6|
|7     |LUT5   |     6|
|8     |LUT6   |     3|
|9     |FDRE   |    32|
|10    |IBUF   |     4|
|11    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 731 ; free virtual = 2905
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2542.977 ; gain = 0.000 ; free physical = 784 ; free virtual = 2959
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2542.977 ; gain = 130.734 ; free physical = 784 ; free virtual = 2959
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.977 ; gain = 0.000 ; free physical = 772 ; free virtual = 2953
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2542.977 ; gain = 0.000 ; free physical = 808 ; free virtual = 2991
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2542.977 ; gain = 130.812 ; free physical = 952 ; free virtual = 3136
INFO: [Common 17-1381] The checkpoint '/home/esteban/Escritorio/pProyect_digt_2/Servomotor/PWM/PWM.runs/synth_1/BloquePWM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BloquePWM_utilization_synth.rpt -pb BloquePWM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 10 12:13:24 2021...
