{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573765314322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573765314337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 14:01:54 2019 " "Processing started: Thu Nov 14 14:01:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573765314337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765314337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765314337 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1573765316420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/wire_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/wire_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 wire_mem " "Found entity 1: wire_mem" {  } { { "alex-stuff/wire_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765333892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765333892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "alex-stuff/timer.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765333912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765333912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/sec_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/sec_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sec_to_sevseg " "Found entity 1: sec_to_sevseg" {  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765333938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765333938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/rgb_led.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/rgb_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_led " "Found entity 1: rgb_led" {  } { { "alex-stuff/rgb_led.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/rgb_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765333957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765333957 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oleds.v(386) " "Verilog HDL information at oleds.v(386): always construct contains both blocking and non-blocking assignments" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 386 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573765333971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/oleds.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/oleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 oleds " "Found entity 1: oleds" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765333976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765333976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/mux5.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/mux5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5 " "Found entity 1: mux5" {  } { { "alex-stuff/mux5.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/mux5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765333992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765333992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/morse_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/morse_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 morse_mem " "Found entity 1: morse_mem" {  } { { "alex-stuff/morse_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/morse_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/ktane_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/ktane_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ktane_mem " "Found entity 1: ktane_mem" {  } { { "alex-stuff/ktane_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/keypad_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/keypad_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 keypad_mem " "Found entity 1: keypad_mem" {  } { { "alex-stuff/keypad_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334104 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "extras_mem.v(22) " "Verilog HDL information at extras_mem.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "alex-stuff/extras_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/extras_mem.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573765334124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/extras_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/extras_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 extras_mem " "Found entity 1: extras_mem" {  } { { "alex-stuff/extras_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/extras_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "alex-stuff/dual_port_ram.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/dual_port_ram.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "alex-stuff/divider.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334178 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "button_mem.v(30) " "Verilog HDL information at button_mem.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573765334190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/button_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/button_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_mem " "Found entity 1: button_mem" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/bcd_to_sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file alex-stuff/bcd_to_sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevseg " "Found entity 1: sevseg" {  } { { "alex-stuff/bcd_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/bcd_to_sevseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alex-stuff/adc.v 0 0 " "Found 0 design units, including 0 entities, in source file alex-stuff/adc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334265 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(12) " "Verilog HDL information at RegisterFile.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1573765334289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockram.v 1 1 " "Found 1 design units, including 1 entities, in source file blockram.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlockRam " "Found entity 1: BlockRam" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALUControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroextender.v 1 1 " "Found 1 design units, including 1 entities, in source file zeroextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeroExtender " "Found entity 1: ZeroExtender" {  } { { "ZeroExtender.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ZeroExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextender.v 1 1 " "Found 1 design units, including 1 entities, in source file signextender.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "SignExtender.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/SignExtender.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "luishift.v 1 1 " "Found 1 design units, including 1 entities, in source file luishift.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUIShift " "Found entity 1: LUIShift" {  } { { "LUIShift.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/LUIShift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/Decoder.v" 563 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET FSM.v(4) " "Verilog HDL Declaration information at FSM.v(4): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1573765334572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionregister.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionRegister " "Found entity 1: InstructionRegister" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765334628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765334628 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(11) " "Verilog HDL Parameter Declaration warning at ALU.v(11): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 11 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1573765334665 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(17) " "Verilog HDL Parameter Declaration warning at ALU.v(17): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 17 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1573765334665 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ALU ALU.v(19) " "Verilog HDL Parameter Declaration warning at ALU.v(19): Parameter Declaration in module \"ALU\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1573765334665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1573765335168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:pc " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:pc\"" {  } { { "CPU.v" "pc" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:brReadAddrSelectMux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:brReadAddrSelectMux\"" {  } { { "CPU.v" "brReadAddrSelectMux" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ktane_mem ktane_mem:memory " "Elaborating entity \"ktane_mem\" for hierarchy \"ktane_mem:memory\"" {  } { { "CPU.v" "memory" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_en ktane_mem.v(61) " "Verilog HDL or VHDL warning at ktane_mem.v(61): object \"ram_en\" assigned a value but never read" {  } { { "alex-stuff/ktane_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335220 "|CPU|ktane_mem:memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlockRam ktane_mem:memory\|BlockRam:br " "Elaborating entity \"BlockRam\" for hierarchy \"ktane_mem:memory\|BlockRam:br\"" {  } { { "alex-stuff/ktane_mem.v" "br" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_mem ktane_mem:memory\|button_mem:button_mem " "Elaborating entity \"button_mem\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\"" {  } { { "alex-stuff/ktane_mem.v" "button_mem" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oleds ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled " "Elaborating entity \"oleds\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\"" {  } { { "alex-stuff/button_mem.v" "button_oled" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335279 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd_start oleds.v(176) " "Verilog HDL Always Construct warning at oleds.v(176): inferring latch(es) for variable \"cmd_start\", which holds its previous value in one or more paths through the always construct" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573765335336 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isStartSeq oleds.v(176) " "Verilog HDL Always Construct warning at oleds.v(176): inferring latch(es) for variable \"isStartSeq\", which holds its previous value in one or more paths through the always construct" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573765335336 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "packetEnded oleds.v(176) " "Verilog HDL Always Construct warning at oleds.v(176): inferring latch(es) for variable \"packetEnded\", which holds its previous value in one or more paths through the always construct" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 176 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573765335337 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 oleds.v(376) " "Verilog HDL assignment warning at oleds.v(376): truncated value with size 32 to match size of target (6)" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335340 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph1.data_a 0 oleds.v(40) " "Net \"glyph1.data_a\" at oleds.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335358 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph1.waddr_a 0 oleds.v(40) " "Net \"glyph1.waddr_a\" at oleds.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335358 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph2.data_a 0 oleds.v(41) " "Net \"glyph2.data_a\" at oleds.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335358 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph2.waddr_a 0 oleds.v(41) " "Net \"glyph2.waddr_a\" at oleds.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335358 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph1.we_a 0 oleds.v(40) " "Net \"glyph1.we_a\" at oleds.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335359 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph2.we_a 0 oleds.v(41) " "Net \"glyph2.we_a\" at oleds.v(41) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335359 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packetEnded oleds.v(176) " "Inferred latch for \"packetEnded\" at oleds.v(176)" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335365 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isStartSeq oleds.v(176) " "Inferred latch for \"isStartSeq\" at oleds.v(176)" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335365 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_start oleds.v(176) " "Inferred latch for \"cmd_start\" at oleds.v(176)" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 176 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335365 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div " "Elaborating entity \"divider\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\"" {  } { { "alex-stuff/oleds.v" "div" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1 " "Elaborating entity \"I2C\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\"" {  } { { "alex-stuff/oleds.v" "U1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335518 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_posedge I2C.v(258) " "Verilog HDL or VHDL warning at I2C.v(258): object \"scl_posedge\" assigned a value but never read" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 258 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335528 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scl_negedge I2C.v(259) " "Verilog HDL or VHDL warning at I2C.v(259): object \"scl_negedge\" assigned a value but never read" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335528 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C.v(462) " "Verilog HDL assignment warning at I2C.v(462): truncated value with size 32 to match size of target (4)" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335529 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C.v(511) " "Verilog HDL assignment warning at I2C.v(511): truncated value with size 32 to match size of target (4)" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335529 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C.v(542) " "Verilog HDL assignment warning at I2C.v(542): truncated value with size 32 to match size of target (4)" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335529 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 I2C.v(606) " "Verilog HDL assignment warning at I2C.v(606): truncated value with size 32 to match size of target (17)" {  } { { "alex-stuff/I2C.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/I2C.v" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335529 "|CPU|ktane_mem:memory|button_mem:button_mem|oleds:button_oled|I2C:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_led ktane_mem:memory\|button_mem:button_mem\|rgb_led:l1 " "Elaborating entity \"rgb_led\" for hierarchy \"ktane_mem:memory\|button_mem:button_mem\|rgb_led:l1\"" {  } { { "alex-stuff/button_mem.v" "l1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_mem ktane_mem:memory\|keypad_mem:keypad_mem " "Elaborating entity \"keypad_mem\" for hierarchy \"ktane_mem:memory\|keypad_mem:keypad_mem\"" {  } { { "alex-stuff/ktane_mem.v" "keypad_mem" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335561 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph1 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph1\" assigned a value but never read" {  } { { "alex-stuff/keypad_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335566 "|CPU|ktane_mem:memory|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph2 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph2\" assigned a value but never read" {  } { { "alex-stuff/keypad_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335566 "|CPU|ktane_mem:memory|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph3 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph3\" assigned a value but never read" {  } { { "alex-stuff/keypad_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335566 "|CPU|ktane_mem:memory|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "setGlyph4 keypad_mem.v(15) " "Verilog HDL or VHDL warning at keypad_mem.v(15): object \"setGlyph4\" assigned a value but never read" {  } { { "alex-stuff/keypad_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1573765335566 "|CPU|ktane_mem:memory|keypad_mem:keypad_mem"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "scl keypad_mem.v(12) " "Output port \"scl\" at keypad_mem.v(12) has no driver" {  } { { "alex-stuff/keypad_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/keypad_mem.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1573765335566 "|CPU|ktane_mem:memory|keypad_mem:keypad_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "morse_mem ktane_mem:memory\|morse_mem:morse_mem " "Elaborating entity \"morse_mem\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\"" {  } { { "alex-stuff/ktane_mem.v" "morse_mem" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevseg ktane_mem:memory\|morse_mem:morse_mem\|sevseg:s1 " "Elaborating entity \"sevseg\" for hierarchy \"ktane_mem:memory\|morse_mem:morse_mem\|sevseg:s1\"" {  } { { "alex-stuff/morse_mem.v" "s1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/morse_mem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wire_mem ktane_mem:memory\|wire_mem:wires_mem " "Elaborating entity \"wire_mem\" for hierarchy \"ktane_mem:memory\|wire_mem:wires_mem\"" {  } { { "alex-stuff/ktane_mem.v" "wires_mem" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335602 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ch wire_mem.v(18) " "Verilog HDL warning at wire_mem.v(18): object ch used but never assigned" {  } { { "alex-stuff/wire_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v" 18 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1573765335607 "|CPU|ktane_mem:memory|wire_mem:wires_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ch\[5..0\] 0 wire_mem.v(18) " "Net \"ch\[5..0\]\" at wire_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "alex-stuff/wire_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/wire_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1573765335607 "|CPU|ktane_mem:memory|wire_mem:wires_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extras_mem ktane_mem:memory\|extras_mem:extras_mem " "Elaborating entity \"extras_mem\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\"" {  } { { "alex-stuff/ktane_mem.v" "extras_mem" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer ktane_mem:memory\|extras_mem:extras_mem\|timer:t1 " "Elaborating entity \"timer\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\"" {  } { { "alex-stuff/extras_mem.v" "t1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/extras_mem.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sec_to_sevseg ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1 " "Elaborating entity \"sec_to_sevseg\" for hierarchy \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\"" {  } { { "alex-stuff/timer.v" "s1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/timer.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(13) " "Verilog HDL assignment warning at sec_to_sevseg.v(13): truncated value with size 32 to match size of target (4)" {  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335635 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(14) " "Verilog HDL assignment warning at sec_to_sevseg.v(14): truncated value with size 32 to match size of target (4)" {  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335635 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sec_to_sevseg.v(15) " "Verilog HDL assignment warning at sec_to_sevseg.v(15): truncated value with size 32 to match size of target (4)" {  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335635 "|CPU|ktane_mem:memory|extras_mem:extras_mem|timer:t1|sec_to_sevseg:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5 ktane_mem:memory\|mux5:output_mux " "Elaborating entity \"mux5\" for hierarchy \"ktane_mem:memory\|mux5:output_mux\"" {  } { { "alex-stuff/ktane_mem.v" "output_mux" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/ktane_mem.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionRegister InstructionRegister:ir " "Elaborating entity \"InstructionRegister\" for hierarchy \"InstructionRegister:ir\"" {  } { { "CPU.v" "ir" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335680 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out InstructionRegister.v(5) " "Verilog HDL Always Construct warning at InstructionRegister.v(5): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] InstructionRegister.v(6) " "Inferred latch for \"out\[0\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] InstructionRegister.v(6) " "Inferred latch for \"out\[1\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] InstructionRegister.v(6) " "Inferred latch for \"out\[2\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] InstructionRegister.v(6) " "Inferred latch for \"out\[3\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] InstructionRegister.v(6) " "Inferred latch for \"out\[4\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] InstructionRegister.v(6) " "Inferred latch for \"out\[5\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] InstructionRegister.v(6) " "Inferred latch for \"out\[6\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335686 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] InstructionRegister.v(6) " "Inferred latch for \"out\[7\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] InstructionRegister.v(6) " "Inferred latch for \"out\[8\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] InstructionRegister.v(6) " "Inferred latch for \"out\[9\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] InstructionRegister.v(6) " "Inferred latch for \"out\[10\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] InstructionRegister.v(6) " "Inferred latch for \"out\[11\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] InstructionRegister.v(6) " "Inferred latch for \"out\[12\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] InstructionRegister.v(6) " "Inferred latch for \"out\[13\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] InstructionRegister.v(6) " "Inferred latch for \"out\[14\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] InstructionRegister.v(6) " "Inferred latch for \"out\[15\]\" at InstructionRegister.v(6)" {  } { { "InstructionRegister.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/InstructionRegister.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335687 "|CPU|InstructionRegister:ir"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:decoder\"" {  } { { "CPU.v" "decoder" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf\"" {  } { { "CPU.v" "rf" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335717 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RegisterFile.v(26) " "Verilog HDL assignment warning at RegisterFile.v(26): truncated value with size 32 to match size of target (16)" {  } { { "RegisterFile.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335728 "|CPU|RegisterFile:rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RegisterFile.v(27) " "Verilog HDL assignment warning at RegisterFile.v(27): truncated value with size 32 to match size of target (16)" {  } { { "RegisterFile.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/RegisterFile.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335728 "|CPU|RegisterFile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:signExtender " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:signExtender\"" {  } { { "CPU.v" "signExtender" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeroExtender ZeroExtender:zeroExtender " "Elaborating entity \"ZeroExtender\" for hierarchy \"ZeroExtender:zeroExtender\"" {  } { { "CPU.v" "zeroExtender" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:immediateMux " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:immediateMux\"" {  } { { "CPU.v" "immediateMux" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:aluController " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:aluController\"" {  } { { "CPU.v" "aluController" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "CPU.v" "alu" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 17 ALU.v(289) " "Verilog HDL assignment warning at ALU.v(289): truncated value with size 25 to match size of target (17)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1573765335807 "|CPU|ALU:alu"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "ALU.v(299) " "Verilog HDL Case Statement warning at ALU.v(299): case item expression covers a value already covered by a previous case item" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 299 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1573765335807 "|CPU|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU.v(27) " "Verilog HDL Always Construct warning at ALU.v(27): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1573765335807 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.v(317) " "Inferred latch for \"result\[0\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335807 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.v(317) " "Inferred latch for \"result\[1\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335807 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.v(317) " "Inferred latch for \"result\[2\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.v(317) " "Inferred latch for \"result\[3\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.v(317) " "Inferred latch for \"result\[4\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.v(317) " "Inferred latch for \"result\[5\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.v(317) " "Inferred latch for \"result\[6\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.v(317) " "Inferred latch for \"result\[7\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.v(317) " "Inferred latch for \"result\[8\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.v(317) " "Inferred latch for \"result\[9\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.v(317) " "Inferred latch for \"result\[10\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.v(317) " "Inferred latch for \"result\[11\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.v(317) " "Inferred latch for \"result\[12\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.v(317) " "Inferred latch for \"result\[13\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.v(317) " "Inferred latch for \"result\[14\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.v(317) " "Inferred latch for \"result\[15\]\" at ALU.v(317)" {  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765335808 "|CPU|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:fsm\"" {  } { { "CPU.v" "fsm" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765335824 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|glyph1 " "RAM logic \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|glyph1\" is uninferred due to inappropriate RAM size" {  } { { "alex-stuff/oleds.v" "glyph1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 40 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1573765337007 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|glyph2 " "RAM logic \"ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|glyph2\" is uninferred due to inappropriate RAM size" {  } { { "alex-stuff/oleds.v" "glyph2" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 41 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1573765337007 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1573765337007 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[0\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[0\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[1\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[1\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[2\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[2\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[3\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[3\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[4\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[4\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[5\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[5\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[6\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[6\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[7\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[7\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[8\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[8\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[9\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[9\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[10\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[10\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[11\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[11\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[12\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[12\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[13\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[13\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[14\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[14\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "ktane_mem:memory\|BlockRam:br\|q\[15\] " "Converted tri-state buffer \"ktane_mem:memory\|BlockRam:br\|q\[15\]\" feeding internal logic into a wire" {  } { { "BlockRam.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/BlockRam.v" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1573765337087 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1573765337087 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ktane_mem:memory\|BlockRam:br\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ktane_mem:memory\|BlockRam:br\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter INIT_FILE set to db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1573765340011 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1573765340011 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573765340011 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div1\"" {  } { { "alex-stuff/sec_to_sevseg.v" "Div1" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573765340020 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|Div0\"" {  } { { "alex-stuff/sec_to_sevseg.v" "Div0" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1573765340020 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1573765340020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765340387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ktane_mem:memory\|BlockRam:br\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU_ECE3710_RegFile_and_ALU.ram0_BlockRam_6ecff6b0.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340387 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573765340387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3u1 " "Found entity 1: altsyncram_f3u1" {  } { { "db/altsyncram_f3u1.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/altsyncram_f3u1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765340568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765340568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765340689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765340689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/mux_chb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765340802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765340802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\"" {  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765340954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1 " "Instantiated megafunction \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765340954 ""}  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573765340954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765341092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765341092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765341175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765341175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765341352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765341352 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\"" {  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765341419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0 " "Instantiated megafunction \"ktane_mem:memory\|extras_mem:extras_mem\|timer:t1\|sec_to_sevseg:s1\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765341419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765341419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765341419 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1573765341419 ""}  } { { "alex-stuff/sec_to_sevseg.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/sec_to_sevseg.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1573765341419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/lpm_divide_mbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765341527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765341527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/sign_div_unsign_slh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765341603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765341603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/db/alt_u_div_uve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573765341706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765341706 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "sda2 " "bidirectional pin \"sda2\" has no driver" {  } { { "CPU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 15 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1573765342615 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1573765342615 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[0\] " "Latch ALU:alu\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342646 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[4\] " "Latch ALU:alu\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342646 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[5\] " "Latch ALU:alu\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342646 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[6\] " "Latch ALU:alu\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342647 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[7\] " "Latch ALU:alu\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342647 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[1\] " "Latch ALU:alu\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342647 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[2\] " "Latch ALU:alu\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342647 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[3\] " "Latch ALU:alu\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342647 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|cmd_start " "Latch ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|cmd_start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " "Ports D and ENA on the latch are fed by the same signal ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342648 ""}  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[14\] " "Latch ALU:alu\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342648 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[13\] " "Latch ALU:alu\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342648 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[12\] " "Latch ALU:alu\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342648 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[11\] " "Latch ALU:alu\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342648 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[10\] " "Latch ALU:alu\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342649 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[9\] " "Latch ALU:alu\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342649 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[8\] " "Latch ALU:alu\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342649 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:alu\|result\[15\] " "Latch ALU:alu\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:fsm\|currentState.EXECUTE " "Ports D and ENA on the latch are fed by the same signal FSM:fsm\|currentState.EXECUTE" {  } { { "FSM.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/FSM.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342649 ""}  } { { "ALU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/ALU.v" 317 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " "Latch ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[2\]" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342650 ""}  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|isStartSeq " "Latch ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|isStartSeq has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[2\] " "Ports D and ENA on the latch are fed by the same signal ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[2\]" {  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 386 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1573765342650 ""}  } { { "alex-stuff/oleds.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/oleds.v" 69 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1573765342650 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|setWord ktane_mem:memory\|button_mem:button_mem\|setWord~_emulated ktane_mem:memory\|button_mem:button_mem\|setWord~1 " "Register \"ktane_mem:memory\|button_mem:button_mem\|setWord\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|setWord~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|setWord~1\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|setWord"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[12\] ktane_mem:memory\|button_mem:button_mem\|q\[12\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[12\]~1 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[12\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[12\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[12\]~1\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[13\] ktane_mem:memory\|button_mem:button_mem\|q\[13\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[13\]~5 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[13\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[13\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[13\]~5\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[14\] ktane_mem:memory\|button_mem:button_mem\|q\[14\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[14\]~9 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[14\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[14\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[14\]~9\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[15\] ktane_mem:memory\|button_mem:button_mem\|q\[15\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[15\]~13 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[15\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[15\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[15\]~13\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|setColor ktane_mem:memory\|button_mem:button_mem\|setColor~_emulated ktane_mem:memory\|button_mem:button_mem\|setColor~1 " "Register \"ktane_mem:memory\|button_mem:button_mem\|setColor\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|setColor~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|setColor~1\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|setColor"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|setStrip ktane_mem:memory\|button_mem:button_mem\|setStrip~_emulated ktane_mem:memory\|button_mem:button_mem\|setStrip~1 " "Register \"ktane_mem:memory\|button_mem:button_mem\|setStrip\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|setStrip~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|setStrip~1\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|setStrip"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[8\] ktane_mem:memory\|button_mem:button_mem\|q\[8\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[8\]~17 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[8\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[8\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[8\]~17\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[10\] ktane_mem:memory\|button_mem:button_mem\|q\[10\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[10\]~21 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[10\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[10\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[10\]~21\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[11\] ktane_mem:memory\|button_mem:button_mem\|q\[11\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[11\]~25 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[11\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[11\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[11\]~25\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ktane_mem:memory\|button_mem:button_mem\|q\[9\] ktane_mem:memory\|button_mem:button_mem\|q\[9\]~_emulated ktane_mem:memory\|button_mem:button_mem\|q\[9\]~29 " "Register \"ktane_mem:memory\|button_mem:button_mem\|q\[9\]\" is converted into an equivalent circuit using register \"ktane_mem:memory\|button_mem:button_mem\|q\[9\]~_emulated\" and latch \"ktane_mem:memory\|button_mem:button_mem\|q\[9\]~29\"" {  } { { "alex-stuff/button_mem.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/alex-stuff/button_mem.v" 73 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1573765342674 "|CPU|ktane_mem:memory|button_mem:button_mem|q[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1573765342674 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "scl2 GND " "Pin \"scl2\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573765347299 "|CPU|scl2"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_leds\[3\] GND " "Pin \"debug_leds\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573765347299 "|CPU|debug_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "debug_leds\[4\] GND " "Pin \"debug_leds\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1573765347299 "|CPU|debug_leds[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1573765347299 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1573765347884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1573765358594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/output_files/CPU_ECE3710_RegFile_and_ALU.map.smsg " "Generated suppressed messages file C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/output_files/CPU_ECE3710_RegFile_and_ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765358902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1573765359629 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1573765359629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2564 " "Implemented 2564 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1573765360082 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1573765360082 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1573765360082 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2365 " "Implemented 2365 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1573765360082 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1573765360082 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1573765360082 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1573765360082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4928 " "Peak virtual memory: 4928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573765360131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 14:02:40 2019 " "Processing ended: Thu Nov 14 14:02:40 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573765360131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573765360131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573765360131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573765360131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1573765362316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573765362331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 14:02:41 2019 " "Processing started: Thu Nov 14 14:02:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573765362331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1573765362331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1573765362331 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1573765362744 ""}
{ "Info" "0" "" "Project  = CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Project  = CPU_ECE3710_RegFile_and_ALU" 0 0 "Fitter" 0 0 1573765362745 ""}
{ "Info" "0" "" "Revision = CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Revision = CPU_ECE3710_RegFile_and_ALU" 0 0 "Fitter" 0 0 1573765362745 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1573765363137 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU_ECE3710_RegFile_and_ALU 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU_ECE3710_RegFile_and_ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573765363187 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573765363281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573765363281 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573765363981 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573765364026 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573765365028 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573765365139 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 70 " "No exact pin location assignment(s) for 16 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1573765365595 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1573765382297 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 640 global CLKCTRL_G6 " "clock~inputCLKENA0 with 640 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1573765382763 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1573765382763 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573765382763 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573765382814 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573765382818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573765382824 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573765382830 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573765382831 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573765382834 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573765384580 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_ECE3710_RegFile_and_ALU.sdc " "Synopsys Design Constraints File file not found: 'CPU_ECE3710_RegFile_and_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573765384588 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573765384589 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aluController\|out\[6\]~6  from: datac  to: combout " "Cell: aluController\|out\[6\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|WideNor0~0  from: datab  to: combout " "Cell: alu\|WideNor0~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataa  to: combout " "Cell: alu\|result\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: datab  to: combout " "Cell: alu\|result\[15\]~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datab  to: combout " "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout " "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout " "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[12\]~2  from: datac  to: combout " "Cell: memory\|button_mem\|q\[12\]~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[13\]~6  from: datac  to: combout " "Cell: memory\|button_mem\|q\[13\]~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[14\]~10  from: datac  to: combout " "Cell: memory\|button_mem\|q\[14\]~10  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout " "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[8\]~18  from: datac  to: combout " "Cell: memory\|button_mem\|q\[8\]~18  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[9\]~30  from: datac  to: combout " "Cell: memory\|button_mem\|q\[9\]~30  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573765384647 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1573765384647 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573765384698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573765384701 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573765384704 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573765385998 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573765386002 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573765386002 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:22 " "Fitter preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573765386282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573765394369 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1573765396702 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:25 " "Fitter placement preparation operations ending: elapsed time is 00:00:25" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573765419268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573765439340 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573765466070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:27 " "Fitter placement operations ending: elapsed time is 00:00:27" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573765466070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573765469656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+04 ns 6.5% " "1e+04 ns of routing delay (approximately 6.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1573765497939 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X56_Y0 X66_Y10 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10" {  } { { "loc" "" { Generic "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X56_Y0 to location X66_Y10"} { { 12 { 0 ""} 56 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573765546077 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573765546077 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1573766477726 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573766624729 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573766624729 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:19:10 " "Fitter routing operations ending: elapsed time is 00:19:10" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573766624747 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 58.84 " "Total time spent on timing analysis during the Fitter is 58.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573766633169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573766633395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573766636666 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573766636668 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573766639707 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573766653174 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sda2 a permanently disabled " "Pin sda2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { sda2 } } } { "CPU.v" "" { Text "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/CPU.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1573766653841 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1573766653841 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/output_files/CPU_ECE3710_RegFile_and_ALU.fit.smsg " "Generated suppressed messages file C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/output_files/CPU_ECE3710_RegFile_and_ALU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573766654208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7024 " "Peak virtual memory: 7024 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573766656721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 14:24:16 2019 " "Processing ended: Thu Nov 14 14:24:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573766656721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:21:35 " "Elapsed time: 00:21:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573766656721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:26:21 " "Total CPU time (on all processors): 00:26:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573766656721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573766656721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1573766658755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573766658767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 14:24:18 2019 " "Processing started: Thu Nov 14 14:24:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573766658767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1573766658767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1573766658767 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1573766673176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573766674156 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 14:24:34 2019 " "Processing ended: Thu Nov 14 14:24:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573766674156 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573766674156 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573766674156 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1573766674156 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1573766675041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1573766676394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573766676408 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 14:24:35 2019 " "Processing started: Thu Nov 14 14:24:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573766676408 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1573766676408 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_sta CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1573766676409 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1573766676840 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1573766679444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766679577 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766679577 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "46 " "The Timing Analyzer is analyzing 46 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1573766680711 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU_ECE3710_RegFile_and_ALU.sdc " "Synopsys Design Constraints File file not found: 'CPU_ECE3710_RegFile_and_ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1573766680864 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766680864 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name button button " "create_clock -period 1.000 -name button button" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FSM:fsm\|currentState.000 FSM:fsm\|currentState.000 " "create_clock -period 1.000 -name FSM:fsm\|currentState.000 FSM:fsm\|currentState.000" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_en ktane_mem:memory\|button_en " "create_clock -period 1.000 -name ktane_mem:memory\|button_en ktane_mem:memory\|button_en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " "create_clock -period 1.000 -name ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1573766680906 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766680906 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aluController\|out\[6\]~6  from: dataa  to: combout " "Cell: aluController\|out\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|WideNor0~0  from: datac  to: combout " "Cell: alu\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataa  to: combout " "Cell: alu\|result\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataf  to: combout " "Cell: alu\|result\[15\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout " "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout " "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout " "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout " "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout " "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout " "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout " "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout " "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout " "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766680943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573766680943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1573766680971 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766681047 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1573766681052 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573766681080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573766683301 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573766683301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.905 " "Worst-case setup slack is -29.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.905            -574.130 ktane_mem:memory\|button_en  " "  -29.905            -574.130 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.272            -382.304 button  " "  -26.272            -382.304 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.714          -48282.555 clock  " "  -20.714          -48282.555 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.171            -182.077 FSM:fsm\|currentState.000  " "  -14.171            -182.077 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.213            -384.275 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "  -12.213            -384.275 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.400            -159.420 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -8.400            -159.420 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.647             -13.372 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -7.647             -13.372 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.127              -9.369 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "   -5.127              -9.369 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.517             -21.948 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "   -2.517             -21.948 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766683306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.114 " "Worst-case hold slack is -7.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.114             -88.934 button  " "   -7.114             -88.934 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.639             -65.334 ktane_mem:memory\|button_en  " "   -5.639             -65.334 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.925            -360.113 clock  " "   -2.925            -360.113 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.250             -11.131 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -1.250             -11.131 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.533              -0.862 FSM:fsm\|currentState.000  " "   -0.533              -0.862 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.297 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -0.297              -0.297 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.376 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.234              -0.376 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.206               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "    0.759               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766683629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.525 " "Worst-case recovery slack is -1.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.525             -41.514 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -1.525             -41.514 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 clock  " "    0.860               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766683642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.268 " "Worst-case removal slack is -3.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.268             -27.950 clock  " "   -3.268             -27.950 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.497               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766683655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.874 " "Worst-case minimum pulse width slack is -3.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874            -489.412 ktane_mem:memory\|button_en  " "   -3.874            -489.412 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20792.697 clock  " "   -2.636          -20792.697 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017             -62.194 button  " "   -1.017             -62.194 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -51.363 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.394             -51.363 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.370 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.394             -18.370 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.702 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "   -0.394              -5.702 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 FSM:fsm\|currentState.000  " "    0.166               0.000 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "    0.258               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.313               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766683665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766683665 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573766684113 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766684113 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573766684123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573766684200 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573766688945 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aluController\|out\[6\]~6  from: dataa  to: combout " "Cell: aluController\|out\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|WideNor0~0  from: datac  to: combout " "Cell: alu\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataa  to: combout " "Cell: alu\|result\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataf  to: combout " "Cell: alu\|result\[15\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout " "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout " "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout " "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout " "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout " "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout " "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout " "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout " "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout " "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766689401 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573766689401 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766689503 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573766689997 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573766689997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.290 " "Worst-case setup slack is -29.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.290            -560.398 ktane_mem:memory\|button_en  " "  -29.290            -560.398 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.771            -372.998 button  " "  -25.771            -372.998 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.144          -45466.234 clock  " "  -20.144          -45466.234 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.902            -180.633 FSM:fsm\|currentState.000  " "  -13.902            -180.633 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.977            -384.897 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "  -11.977            -384.897 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.419            -161.163 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -8.419            -161.163 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.643             -13.392 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -7.643             -13.392 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.142              -9.448 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "   -5.142              -9.448 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.491             -21.631 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "   -2.491             -21.631 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766690003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.932 " "Worst-case hold slack is -6.932" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.932             -85.895 button  " "   -6.932             -85.895 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.554             -63.752 ktane_mem:memory\|button_en  " "   -5.554             -63.752 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.035            -578.889 clock  " "   -3.035            -578.889 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117              -9.364 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -1.117              -9.364 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.525              -0.808 FSM:fsm\|currentState.000  " "   -0.525              -0.808 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248              -0.248 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -0.248              -0.248 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.146              -0.218 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.146              -0.218 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.130               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.772               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "    0.772               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766690285 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.468 " "Worst-case recovery slack is -1.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.468             -40.659 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -1.468             -40.659 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.040               0.000 clock  " "    1.040               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766690297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -3.338 " "Worst-case removal slack is -3.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.338             -29.299 clock  " "   -3.338             -29.299 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.445               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766690309 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.719 " "Worst-case minimum pulse width slack is -3.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.719            -480.213 ktane_mem:memory\|button_en  " "   -3.719            -480.213 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20774.143 clock  " "   -2.636          -20774.143 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.031             -62.158 button  " "   -1.031             -62.158 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -50.760 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.394             -50.760 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -18.363 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.394             -18.363 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.666 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "   -0.394              -5.666 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 FSM:fsm\|currentState.000  " "    0.181               0.000 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "    0.226               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.346               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766690321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766690321 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573766690774 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766690774 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1573766690786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1573766691111 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1573766695558 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aluController\|out\[6\]~6  from: dataa  to: combout " "Cell: aluController\|out\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|WideNor0~0  from: datac  to: combout " "Cell: alu\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataa  to: combout " "Cell: alu\|result\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataf  to: combout " "Cell: alu\|result\[15\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout " "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout " "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout " "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout " "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout " "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout " "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout " "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout " "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout " "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766696070 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573766696070 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766696149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573766696431 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573766696431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.086 " "Worst-case setup slack is -18.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.086            -348.887 ktane_mem:memory\|button_en  " "  -18.086            -348.887 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.087            -240.929 button  " "  -16.087            -240.929 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.777          -30804.892 clock  " "  -12.777          -30804.892 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.965            -101.755 FSM:fsm\|currentState.000  " "   -7.965            -101.755 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.435            -205.685 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -7.435            -205.685 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.343             -81.697 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -4.343             -81.697 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703              -6.843 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -3.703              -6.843 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.625              -4.659 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "   -2.625              -4.659 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.202             -10.309 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "   -1.202             -10.309 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766696444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.478 " "Worst-case hold slack is -4.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.478             -57.873 button  " "   -4.478             -57.873 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.475             -41.825 ktane_mem:memory\|button_en  " "   -3.475             -41.825 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615            -126.937 clock  " "   -1.615            -126.937 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879             -10.316 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.879             -10.316 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -0.895 FSM:fsm\|currentState.000  " "   -0.437              -0.895 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -1.552 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.422              -1.552 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412              -0.412 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -0.412              -0.412 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.199               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.331               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "    0.331               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766696767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.078 " "Worst-case recovery slack is -1.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078             -29.448 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -1.078             -29.448 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.333               0.000 clock  " "    0.333               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766696779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.915 " "Worst-case removal slack is -1.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.915             -15.620 clock  " "   -1.915             -15.620 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696790 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.204               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696790 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766696790 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20484.080 clock  " "   -2.636          -20484.080 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.384            -271.201 ktane_mem:memory\|button_en  " "   -2.384            -271.201 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.660             -31.604 button  " "   -0.660             -31.604 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -5.730 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.125              -5.730 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.028               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "    0.028               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.053               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 FSM:fsm\|currentState.000  " "    0.219               0.000 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "    0.289               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.330               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766696799 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766696799 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573766697288 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766697288 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1573766697300 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: aluController\|out\[6\]~6  from: dataa  to: combout " "Cell: aluController\|out\[6\]~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|WideNor0~0  from: datac  to: combout " "Cell: alu\|WideNor0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataa  to: combout " "Cell: alu\|result\[15\]~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: alu\|result\[15\]~5  from: dataf  to: combout " "Cell: alu\|result\[15\]~5  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout " "Cell: memory\|button_mem\|button_oled\|WideOr2~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout " "Cell: memory\|button_mem\|q\[10\]~22  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout " "Cell: memory\|button_mem\|q\[11\]~26  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout " "Cell: memory\|button_mem\|q\[12\]~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout " "Cell: memory\|button_mem\|q\[13\]~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout " "Cell: memory\|button_mem\|q\[14\]~10  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout " "Cell: memory\|button_mem\|q\[15\]~14  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout " "Cell: memory\|button_mem\|q\[8\]~18  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout " "Cell: memory\|button_mem\|q\[9\]~30  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1573766697712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1573766697712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766697773 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1573766698104 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1573766698104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.343 " "Worst-case setup slack is -16.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.343            -313.719 ktane_mem:memory\|button_en  " "  -16.343            -313.719 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.475            -214.753 button  " "  -14.475            -214.753 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.399          -26900.069 clock  " "  -11.399          -26900.069 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.239             -94.186 FSM:fsm\|currentState.000  " "   -7.239             -94.186 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.814            -188.479 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -6.814            -188.479 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.116             -77.751 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -4.116             -77.751 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.449              -6.403 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -3.449              -6.403 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.434              -4.349 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "   -2.434              -4.349 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.025              -8.766 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "   -1.025              -8.766 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698119 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766698119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.166 " "Worst-case hold slack is -4.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.166             -54.036 button  " "   -4.166             -54.036 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.109             -37.124 ktane_mem:memory\|button_en  " "   -3.109             -37.124 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631            -180.212 clock  " "   -1.631            -180.212 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.779              -9.150 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.779              -9.150 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.362              -0.714 FSM:fsm\|currentState.000  " "   -0.362              -0.714 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.346              -1.297 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.346              -1.297 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -0.326 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "   -0.326              -0.326 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.147               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "    0.305               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766698505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.924 " "Worst-case recovery slack is -0.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.924             -25.561 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "   -0.924             -25.561 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 clock  " "    0.518               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766698517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.895 " "Worst-case removal slack is -1.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895             -15.972 clock  " "   -1.895             -15.972 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698529 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.135               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698529 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766698529 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636          -20495.927 clock  " "   -2.636          -20495.927 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.036            -235.003 ktane_mem:memory\|button_en  " "   -2.036            -235.003 ktane_mem:memory\|button_en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.626             -29.243 button  " "   -0.626             -29.243 button " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.075              -2.825 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en  " "   -0.075              -2.825 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|divider:div\|en " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.057               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded  " "    0.057               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|packetEnded " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg  " "    0.108               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|I2C:U1\|data_in_ready_reg " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 FSM:fsm\|currentState.000  " "    0.264               0.000 FSM:fsm\|currentState.000 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\]  " "    0.308               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\]  " "    0.367               0.000 ktane_mem:memory\|button_mem:button_mem\|oleds:button_oled\|CS\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1573766698538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1573766698538 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1573766698934 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1573766698934 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573766702024 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1573766702036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5275 " "Peak virtual memory: 5275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573766702237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 14:25:02 2019 " "Processing ended: Thu Nov 14 14:25:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573766702237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573766702237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573766702237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1573766702237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1573766704036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573766704048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 14 14:25:03 2019 " "Processing started: Thu Nov 14 14:25:03 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573766704048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573766704048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU_ECE3710_RegFile_and_ALU -c CPU_ECE3710_RegFile_and_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573766704048 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1573766707706 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_ECE3710_RegFile_and_ALU.vo C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/simulation/modelsim/ simulation " "Generated file CPU_ECE3710_RegFile_and_ALU.vo in folder \"C:/Users/alexc/OneDrive/Desktop/keep_talking_and_nobody_explodes_but_for_real_life/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573766709067 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4801 " "Peak virtual memory: 4801 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573766709312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 14:25:09 2019 " "Processing ended: Thu Nov 14 14:25:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573766709312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573766709312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573766709312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573766709312 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 122 s " "Quartus Prime Full Compilation was successful. 0 errors, 122 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573766710126 ""}
