#-----------------------------------------------------------
# PlanAhead v12.4
# Build 108585 by hdbuild on Tue Nov  9 17:32:56 MST 2010
# Start of session at: Tue May 17 14:24:11 2011
# Process ID: 5076
# Log file: C:/PT8616/development_src/FPGA/planAhead_run_2/planAhead.log
# Journal file: C:/PT8616/development_src/FPGA/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui -source C:/PT8616/development_src/FPGA/pa.fromNcd.tcl
# create_project -name FPGA -dir "C:/PT8616/development_src/FPGA/planAhead_run_2" -part xc3s250evq100-5
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/PT8616/development_src/FPGA/FPGA_main.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/PT8616/development_src/FPGA} }
# add_files "C:/PT8616/development_src/FPGA/Chipscope.ncf" "C:/PT8616/development_src/FPGA/Chipscope_ctrl.ncf" -fileset [get_property constrset [current_run]]
# set_param project.paUcfFile  "constraints.ucf"
# add_files "constraints.ucf" -fileset [get_property constrset [current_run]]
# open_netlist_design
# read_xdl -file "C:/PT8616/development_src/FPGA/FPGA_main.ncd"
# if {[catch {read_twx -name results_1 -file "C:/PT8616/development_src/FPGA/FPGA_main.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"C:/PT8616/development_src/FPGA/FPGA_main.twx\": $eInfo"
# }
exit
