Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 49ca13c2f72547299b42be3c646d82ee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot master_tb_behav xil_defaultlib.master_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.instruction_register
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.MUX2x1
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.Memorypath
Compiling module xil_defaultlib.MUX3x1
Compiling module xil_defaultlib.RF16x16
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Datapath
Compiling module xil_defaultlib.master
Compiling module xil_defaultlib.master_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot master_tb_behav
