
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.127287                       # Number of seconds simulated
sim_ticks                                127286959842                       # Number of ticks simulated
final_tick                               1268922295473                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90579                       # Simulator instruction rate (inst/s)
host_op_rate                                   115923                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2465518                       # Simulator tick rate (ticks/s)
host_mem_usage                               16929912                       # Number of bytes of host memory used
host_seconds                                 51626.86                       # Real time elapsed on the host
sim_insts                                  4676328806                       # Number of instructions simulated
sim_ops                                    5984729258                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2165632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3473280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       818816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1665408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8130560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7424                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2474496                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2474496                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16919                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        27135                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         6397                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        13011                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63520                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19332                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19332                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14078                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17013777                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27287006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19106                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6432835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        12067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13083885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                63875828                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14078                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13073                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19106                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        12067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              58325                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19440295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19440295                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19440295                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14078                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17013777                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27287006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19106                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6432835                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        12067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13083885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               83316123                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               152805475                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22319229                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19561136                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741151                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11049455                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10777044                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553201                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54392                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117710946                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124062598                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22319229                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12330245                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25244099                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5702882                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2240690                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13415568                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095610                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149147284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315405                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123903185     83.07%     83.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1271276      0.85%     83.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328210      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1947312      1.31%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3568642      2.39%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864242      2.59%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844639      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663586      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10756192      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149147284                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146063                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.811899                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116746075                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3397684                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25032002                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25145                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3946370                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398631                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140034245                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3946370                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117217265                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1728855                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       802214                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24574331                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       878242                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139047388                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89812                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       543282                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184663312                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630905003                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630905003                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35767141                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2731069                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23152206                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493776                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82563                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001821                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137432705                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129092573                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103565                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22883302                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49059361                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149147284                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.865538                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477262                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95397801     63.96%     63.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21911252     14.69%     78.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10991385      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7196903      4.83%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506746      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3879897      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1744405      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       436217      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82678      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149147284                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         324084     59.65%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138575     25.51%     85.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80623     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101911116     78.94%     78.94% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081989      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21629338     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4460209      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129092573                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.844816                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             543282                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004208                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407979277                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160336179                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126171517                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129635855                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241496                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4222135                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          310                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140421                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3946370                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1191609                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        52823                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137452567                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50667                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23152206                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493776                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          253                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          310                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1037717                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1876637                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127708037                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21295520                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1384536                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25755522                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19669616                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4460002                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.835756                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126283804                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126171517                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72868583                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173021049                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.825700                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421154                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23841991                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745916                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145200914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782444                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.658805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102996868     70.93%     70.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386420     11.29%     82.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11832807      8.15%     90.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648323      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3015085      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070077      0.74%     95.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4452672      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901470      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1897192      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145200914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1897192                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280757299                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278853592                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3658191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.528055                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.528055                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.654427                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.654427                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590775637                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165760645                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146850152                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               152805475                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24762636                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20065910                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2144746                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10029545                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9510316                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2647410                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95459                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    107946448                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             136297316                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24762636                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12157726                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29777387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6973841                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3863002                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12597604                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1731341                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146368317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.137010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.551427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116590930     79.66%     79.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2790676      1.91%     81.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2136259      1.46%     83.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5249073      3.59%     86.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1187454      0.81%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1693236      1.16%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1281607      0.88%     89.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          806483      0.55%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14632599     10.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146368317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.162053                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.891966                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       106669685                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5524568                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29317733                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118856                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4737470                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4275355                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44018                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     164428470                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        81930                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4737470                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       107575151                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1501966                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2461777                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28520832                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1571116                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162729183                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        24981                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288073                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       638023                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       188010                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    228616176                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    757941573                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    757941573                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180411589                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48204581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39494                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22020                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5290455                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15707633                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7662101                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129625                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1703983                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         159875745                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39478                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        148488059                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       202273                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29203988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63305880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4530                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146368317                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.014482                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.563362                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84175589     57.51%     57.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26129523     17.85%     75.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12219694      8.35%     83.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8956827      6.12%     89.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7954397      5.43%     95.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3162533      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3127058      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       485502      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157194      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146368317                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         595869     68.73%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.73% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        121158     13.98%     82.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       149910     17.29%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124633405     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2231877      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17472      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14017367      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7587938      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     148488059                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.971746                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             866937                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    444413645                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189119653                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144755243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     149354996                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367047                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3835618                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1022                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          442                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       237755                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4737470                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         894539                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97223                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    159915223                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        51608                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15707633                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7662101                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22004                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84526                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          442                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1165388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1224205                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2389593                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145815928                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13470674                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2672131                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21056842                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20712482                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7586168                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.954259                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144943289                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144755243                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86833335                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240555761                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.947317                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.360970                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    105688368                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129793551                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30123717                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34948                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2148068                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    141630847                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.916421                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.690951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88399829     62.42%     62.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24906006     17.59%     80.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10972432      7.75%     87.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5752352      4.06%     91.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4582342      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1648411      1.16%     96.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1397847      0.99%     97.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1045904      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2925724      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    141630847                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    105688368                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129793551                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19296358                       # Number of memory references committed
system.switch_cpus1.commit.loads             11872015                       # Number of loads committed
system.switch_cpus1.commit.membars              17474                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18648494                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116948644                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2642128                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2925724                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           298622391                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          324572281                       # The number of ROB writes
system.switch_cpus1.timesIdled                  77706                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6437158                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          105688368                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129793551                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    105688368                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.445812                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.445812                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.691653                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.691653                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       657498057                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201632220                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      153812659                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34948                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               152805475                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25555932                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20935362                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2169499                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10494651                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        10114982                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2618157                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       100030                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    113571571                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137238956                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25555932                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12733139                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29731897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6472523                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4665883                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13284237                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1694952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    152253604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.102656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.527710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       122521707     80.47%     80.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2399198      1.58%     82.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4081944      2.68%     84.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2367180      1.55%     86.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1856964      1.22%     87.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1632030      1.07%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1003561      0.66%     89.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2518872      1.65%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13872148      9.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    152253604                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.167245                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.898129                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       112851603                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5937138                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29103034                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        77986                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4283831                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4187669                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     165381513                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2380                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4283831                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113422691                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         651348                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4306588                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         28591281                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       997854                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164262277                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        101552                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       576869                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    231904948                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    764205196                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    764205196                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    185903741                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46001204                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36952                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18506                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2900582                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15241744                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7812089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        81649                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1822082                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         158888615                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36952                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149263637                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        94942                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     23472723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51921676                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    152253604                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.980362                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.544111                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     91325685     59.98%     59.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23373052     15.35%     75.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12645688      8.31%     83.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      9339481      6.13%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9096801      5.97%     95.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3373465      2.22%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2562631      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       343957      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       192844      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    152253604                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         134026     28.17%     28.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            10      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        177644     37.34%     65.52% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164037     34.48%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    125965133     84.39%     84.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2024557      1.36%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18446      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13472346      9.03%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7783155      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149263637                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.976821                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             475717                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003187                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    451351537                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    182398669                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    146087238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     149739354                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       306183                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3146288                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          380                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       126346                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           14                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4283831                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         435187                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        58328                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    158925567                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       827333                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15241744                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7812089                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18506                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         47114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          380                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1252177                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1147352                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2399529                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146940749                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13135528                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2322888                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20918381                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20792336                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7782853                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.961620                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             146087365                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            146087238                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         86371395                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        239152580                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.956034                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361156                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    108115978                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    133264723                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25661138                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36892                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2187583                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    147969773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.900621                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.711110                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     94091936     63.59%     63.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25954035     17.54%     81.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10155279      6.86%     87.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5348130      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4545272      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2194328      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1024839      0.69%     96.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1593654      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3062300      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    147969773                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    108115978                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     133264723                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19781198                       # Number of memory references committed
system.switch_cpus2.commit.loads             12095455                       # Number of loads committed
system.switch_cpus2.commit.membars              18446                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19329101                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119973171                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2753884                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3062300                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           303833334                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          322137329                       # The number of ROB writes
system.switch_cpus2.timesIdled                  25461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 551871                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          108115978                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            133264723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    108115978                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.413348                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.413348                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.707540                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.707540                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660868661                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      203926679                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      154476380                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36892                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               152805475                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23369512                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19266050                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2074303                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9415535                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8950321                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2446195                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        91334                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    113578182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             128395622                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23369512                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11396516                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             26819069                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6168571                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4289386                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13177056                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1717291                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    148746113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.059537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.480264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121927044     81.97%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1393419      0.94%     82.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1979999      1.33%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2582853      1.74%     85.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2901787      1.95%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2162361      1.45%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1244946      0.84%     90.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1818240      1.22%     91.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12735464      8.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    148746113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152936                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.840255                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       112320596                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5965786                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         26338663                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        61822                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4059245                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3732173                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     154879729                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4059245                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       113102884                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1123452                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3440660                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         25620938                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1398933                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     153857052                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          852                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        282126                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       578289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          637                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    214552452                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    718792113                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    718792113                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    175150743                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        39401709                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        40605                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23507                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4223424                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     14601842                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7594763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       125396                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1656999                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         149567382                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        40577                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        139859960                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26680                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     21683307                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51313650                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6381                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    148746113                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.940260                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.503131                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     89583162     60.23%     60.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23816497     16.01%     76.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13187842      8.87%     85.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8523500      5.73%     90.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7825914      5.26%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3119794      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1889978      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       540623      0.36%     99.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       258803      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    148746113                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          66861     22.66%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         98598     33.41%     56.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       129656     43.93%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    117416160     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2141287      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        17098      0.01%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12747506      9.11%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7537909      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     139859960                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.915281                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             295115                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002110                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    428787828                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    171291616                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    137212925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     140155075                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       344782                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3043684                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          350                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       186988                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          197                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4059245                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         861831                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       114416                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    149607959                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1427076                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     14601842                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7594763                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23479                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         87081                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          350                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1215565                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1178882                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2394447                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    137990420                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12574903                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1869540                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20111367                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19334164                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7536464                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.903046                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             137213174                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            137212925                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         80377272                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        218371858                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897958                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368075                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    102579444                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    126073901                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23542943                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        34196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2108392                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144686868                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.871357                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.680027                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93585595     64.68%     64.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     24570247     16.98%     81.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9647855      6.67%     88.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4966504      3.43%     91.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4332661      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2080582      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1802085      1.25%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       848344      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2852995      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144686868                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    102579444                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     126073901                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18965933                       # Number of memory references committed
system.switch_cpus3.commit.loads             11558158                       # Number of loads committed
system.switch_cpus3.commit.membars              17098                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18082724                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        113637692                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2572464                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2852995                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           291450717                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          303292983                       # The number of ROB writes
system.switch_cpus3.timesIdled                  48131                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                4059362                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          102579444                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            126073901                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    102579444                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.489631                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.489631                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671307                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671307                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       621780119                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      190366365                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      145118348                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         34196                       # number of misc regfile writes
system.l20.replacements                         16935                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          172555                       # Total number of references to valid blocks.
system.l20.sampled_refs                         21031                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.204793                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           66.007882                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     2.293886                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3132.897123                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           894.801110                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.016115                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000560                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.764867                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.218457                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        32544                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  32544                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8168                       # number of Writeback hits
system.l20.Writeback_hits::total                 8168                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        32544                       # number of demand (read+write) hits
system.l20.demand_hits::total                   32544                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        32544                       # number of overall hits
system.l20.overall_hits::total                  32544                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16919                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16933                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16919                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16933                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16919                       # number of overall misses
system.l20.overall_misses::total                16933                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4391328                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5046271767                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5050663095                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4391328                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5046271767                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5050663095                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4391328                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5046271767                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5050663095                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49463                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49477                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8168                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8168                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49463                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49477                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49463                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49477                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342054                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.342240                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342054                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.342240                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342054                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.342240                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 313666.285714                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 298260.639931                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 298273.377133                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 313666.285714                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 298260.639931                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 298273.377133                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 313666.285714                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 298260.639931                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 298273.377133                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2646                       # number of writebacks
system.l20.writebacks::total                     2646                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16919                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16933                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16919                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16933                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16919                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16933                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3496382                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3965261283                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3968757665                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3496382                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3965261283                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3968757665                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3496382                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3965261283                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3968757665                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342054                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.342240                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342054                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.342240                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342054                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.342240                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 249741.571429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 234367.355222                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 234380.066438                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 249741.571429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 234367.355222                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 234380.066438                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 249741.571429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 234367.355222                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 234380.066438                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         27148                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          355477                       # Total number of references to valid blocks.
system.l21.sampled_refs                         31244                       # Sample count of references to valid blocks.
system.l21.avg_refs                         11.377448                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.128547                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.289976                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2689.986668                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1366.594809                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009065                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000559                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.656735                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.333641                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        50021                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  50021                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13629                       # number of Writeback hits
system.l21.Writeback_hits::total                13629                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        50021                       # number of demand (read+write) hits
system.l21.demand_hits::total                   50021                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        50021                       # number of overall hits
system.l21.overall_hits::total                  50021                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        27135                       # number of ReadReq misses
system.l21.ReadReq_misses::total                27148                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        27135                       # number of demand (read+write) misses
system.l21.demand_misses::total                 27148                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        27135                       # number of overall misses
system.l21.overall_misses::total                27148                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4688203                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   9287170734                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     9291858937                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4688203                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   9287170734                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      9291858937                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4688203                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   9287170734                       # number of overall miss cycles
system.l21.overall_miss_latency::total     9291858937                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        77156                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              77169                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13629                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13629                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        77156                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               77169                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        77156                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              77169                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.351690                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.351799                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.351690                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.351799                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.351690                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.351799                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       360631                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 342257.996462                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 342266.794497                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       360631                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 342257.996462                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 342266.794497                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       360631                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 342257.996462                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 342266.794497                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4402                       # number of writebacks
system.l21.writebacks::total                     4402                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        27135                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           27148                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        27135                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            27148                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        27135                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           27148                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3855973                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   7552064984                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   7555920957                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3855973                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   7552064984                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   7555920957                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3855973                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   7552064984                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   7555920957                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.351690                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.351799                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.351690                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.351799                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.351690                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.351799                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 296613.307692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 278314.537829                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 278323.300317                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 296613.307692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 278314.537829                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 278323.300317                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 296613.307692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 278314.537829                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 278323.300317                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          6416                       # number of replacements
system.l22.tagsinuse                      4095.909878                       # Cycle average of tags in use
system.l22.total_refs                          295750                       # Total number of references to valid blocks.
system.l22.sampled_refs                         10512                       # Sample count of references to valid blocks.
system.l22.avg_refs                         28.134513                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          117.244637                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.389686                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2229.441999                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1740.833556                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.028624                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.544297                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.425008                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29442                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29442                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9620                       # number of Writeback hits
system.l22.Writeback_hits::total                 9620                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29442                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29442                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29442                       # number of overall hits
system.l22.overall_hits::total                  29442                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         6378                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 6397                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           19                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         6397                       # number of demand (read+write) misses
system.l22.demand_misses::total                  6416                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         6397                       # number of overall misses
system.l22.overall_misses::total                 6416                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      5843337                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1966031942                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1971875279                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      6037953                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      6037953                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      5843337                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1972069895                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1977913232                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      5843337                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1972069895                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1977913232                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           19                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        35820                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              35839                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9620                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9620                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        35839                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               35858                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        35839                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              35858                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.178057                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.178493                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.178493                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.178928                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.178493                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.178928                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 307544.052632                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 308252.107557                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 308250.004533                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       317787                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       317787                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 307544.052632                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 308280.427544                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 308278.246883                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 307544.052632                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 308280.427544                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 308278.246883                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3862                       # number of writebacks
system.l22.writebacks::total                     3862                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         6378                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            6397                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           19                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         6397                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             6416                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         6397                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            6416                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      4629147                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1558485056                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1563114203                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      4823986                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      4823986                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      4629147                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1563309042                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1567938189                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      4629147                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1563309042                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1567938189                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.178057                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.178493                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.178493                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.178928                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.178493                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.178928                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 243639.315789                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 244353.254312                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 244351.133813                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       253894                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       253894                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 243639.315789                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 244381.591684                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 244379.393547                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 243639.315789                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 244381.591684                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 244379.393547                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         13027                       # number of replacements
system.l23.tagsinuse                      4095.996493                       # Cycle average of tags in use
system.l23.total_refs                          418080                       # Total number of references to valid blocks.
system.l23.sampled_refs                         17123                       # Sample count of references to valid blocks.
system.l23.avg_refs                         24.416282                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           84.788026                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.491015                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2765.678784                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1242.038668                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020700                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000852                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.675215                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.303232                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        40570                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  40570                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           23988                       # number of Writeback hits
system.l23.Writeback_hits::total                23988                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        40570                       # number of demand (read+write) hits
system.l23.demand_hits::total                   40570                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        40570                       # number of overall hits
system.l23.overall_hits::total                  40570                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           12                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        13011                       # number of ReadReq misses
system.l23.ReadReq_misses::total                13023                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           12                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        13011                       # number of demand (read+write) misses
system.l23.demand_misses::total                 13023                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           12                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        13011                       # number of overall misses
system.l23.overall_misses::total                13023                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3840270                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4319534222                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4323374492                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3840270                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4319534222                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4323374492                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3840270                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4319534222                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4323374492                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           12                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        53581                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              53593                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        23988                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            23988                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           12                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        53581                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               53593                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           12                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        53581                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              53593                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.242829                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.242998                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.242829                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.242998                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.242829                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.242998                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 320022.500000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 331990.947813                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 331979.919527                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 320022.500000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 331990.947813                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 331979.919527                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 320022.500000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 331990.947813                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 331979.919527                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8422                       # number of writebacks
system.l23.writebacks::total                     8422                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        13011                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           13023                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        13011                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            13023                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        13011                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           13023                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3074136                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3487944063                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3491018199                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3074136                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3487944063                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3491018199                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3074136                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3487944063                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3491018199                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.242829                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.242998                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.242829                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.242998                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.242829                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.242998                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       256178                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 268076.555453                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 268065.591569                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       256178                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 268076.555453                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 268065.591569                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       256178                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 268076.555453                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 268065.591569                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.829064                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013447665                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873285.887246                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.829064                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022162                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866713                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13415551                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13415551                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13415551                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13415551                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13415551                       # number of overall hits
system.cpu0.icache.overall_hits::total       13415551                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5701551                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5701551                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5701551                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5701551                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5701551                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5701551                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13415568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13415568                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13415568                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13415568                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13415568                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13415568                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 335385.352941                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 335385.352941                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 335385.352941                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 335385.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 335385.352941                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 335385.352941                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4507528                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4507528                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4507528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4507528                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4507528                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4507528                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 321966.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 321966.285714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 321966.285714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 321966.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 321966.285714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 321966.285714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49463                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245043043                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49719                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4928.559364                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.615160                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.384840                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826622                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173378                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19260273                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19260273                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23593765                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23593765                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23593765                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23593765                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       190493                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       190493                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       190493                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        190493                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       190493                       # number of overall misses
system.cpu0.dcache.overall_misses::total       190493                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  33639392834                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  33639392834                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  33639392834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  33639392834                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  33639392834                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  33639392834                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19450766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19450766                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23784258                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23784258                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23784258                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23784258                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009794                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009794                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008009                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 176591.228203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 176591.228203                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 176591.228203                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 176591.228203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 176591.228203                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 176591.228203                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8168                       # number of writebacks
system.cpu0.dcache.writebacks::total             8168                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       141030                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       141030                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       141030                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       141030                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       141030                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       141030                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49463                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49463                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49463                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49463                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49463                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49463                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7307482144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7307482144                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7307482144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7307482144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7307482144                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7307482144                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002543                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002080                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002080                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002080                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002080                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147736.331076                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 147736.331076                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 147736.331076                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 147736.331076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 147736.331076                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 147736.331076                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996967                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099570999                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2216877.014113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996967                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12597585                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12597585                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12597585                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12597585                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12597585                       # number of overall hits
system.cpu1.icache.overall_hits::total       12597585                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      6268569                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      6268569                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      6268569                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      6268569                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      6268569                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      6268569                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12597604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12597604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12597604                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12597604                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12597604                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12597604                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 329924.684211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 329924.684211                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 329924.684211                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 329924.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 329924.684211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 329924.684211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4796103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4796103                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4796103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4796103                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4796103                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4796103                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       368931                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       368931                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       368931                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       368931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       368931                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       368931                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77156                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193766297                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77412                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2503.052460                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.244495                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.755505                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899393                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100607                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10136964                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10136964                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7389397                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7389397                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21778                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21778                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17474                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17474                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17526361                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17526361                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17526361                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17526361                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       189222                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       189222                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       189222                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        189222                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       189222                       # number of overall misses
system.cpu1.dcache.overall_misses::total       189222                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  32159351759                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  32159351759                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  32159351759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  32159351759                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  32159351759                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  32159351759                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10326186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10326186                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7389397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7389397                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17474                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17474                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17715583                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17715583                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17715583                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17715583                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018324                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018324                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010681                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 169955.669843                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 169955.669843                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 169955.669843                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 169955.669843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 169955.669843                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 169955.669843                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13629                       # number of writebacks
system.cpu1.dcache.writebacks::total            13629                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112066                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112066                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112066                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112066                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112066                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112066                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77156                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77156                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77156                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77156                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77156                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  12777820951                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12777820951                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12777820951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12777820951                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  12777820951                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12777820951                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007472                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007472                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004355                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004355                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004355                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004355                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165610.204663                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 165610.204663                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 165610.204663                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 165610.204663                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 165610.204663                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 165610.204663                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.073199                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1101225504                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2368226.890323                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.073199                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.027361                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.742104                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13284217                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13284217                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13284217                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13284217                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13284217                       # number of overall hits
system.cpu2.icache.overall_hits::total       13284217                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      6449253                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      6449253                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      6449253                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      6449253                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      6449253                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      6449253                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13284237                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13284237                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13284237                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13284237                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13284237                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13284237                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 322462.650000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 322462.650000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 322462.650000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 322462.650000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 322462.650000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 322462.650000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      6001037                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      6001037                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      6001037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      6001037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      6001037                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      6001037                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 315844.052632                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 315844.052632                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 315844.052632                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 315844.052632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 315844.052632                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 315844.052632                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 35839                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177070400                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 36095                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4905.676687                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.181956                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.818044                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903055                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096945                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9799384                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9799384                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7648421                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7648421                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18480                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18480                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18446                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18446                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17447805                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17447805                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17447805                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17447805                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        91653                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        91653                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          160                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        91813                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         91813                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        91813                       # number of overall misses
system.cpu2.dcache.overall_misses::total        91813                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10302185888                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10302185888                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     51064173                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     51064173                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10353250061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10353250061                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10353250061                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10353250061                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9891037                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9891037                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7648581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7648581                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18446                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17539618                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17539618                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17539618                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17539618                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009266                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005235                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005235                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005235                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005235                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 112404.240865                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112404.240865                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 319151.081250                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 319151.081250                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112764.532920                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112764.532920                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112764.532920                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112764.532920                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       501165                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       501165                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9620                       # number of writebacks
system.cpu2.dcache.writebacks::total             9620                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        55833                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        55833                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          141                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        55974                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        55974                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        55974                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        55974                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        35820                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        35820                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        35839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        35839                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        35839                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        35839                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3938970402                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3938970402                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      6200929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      6200929                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3945171331                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3945171331                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3945171331                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3945171331                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003621                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109965.672864                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 109965.672864                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 326364.684211                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 326364.684211                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 110080.396523                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110080.396523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 110080.396523                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110080.396523                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               494.997322                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1098230236                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2218646.941414                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    11.997322                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.019226                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13177041                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13177041                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13177041                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13177041                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13177041                       # number of overall hits
system.cpu3.icache.overall_hits::total       13177041                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.cpu3.icache.overall_misses::total           15                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4892819                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4892819                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4892819                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4892819                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4892819                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4892819                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13177056                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13177056                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13177056                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13177056                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13177056                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13177056                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 326187.933333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 326187.933333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 326187.933333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 326187.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 326187.933333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 326187.933333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           12                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           12                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3939870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3939870                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3939870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3939870                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3939870                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3939870                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 328322.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 328322.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 328322.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 53581                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185845848                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 53837                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3452.009733                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.715391                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.284609                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912951                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087049                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9360046                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9360046                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7369417                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7369417                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18108                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18108                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        17098                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        17098                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16729463                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16729463                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16729463                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16729463                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       155426                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       155426                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3181                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3181                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       158607                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        158607                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       158607                       # number of overall misses
system.cpu3.dcache.overall_misses::total       158607                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  24566470725                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  24566470725                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    827793421                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    827793421                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  25394264146                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  25394264146                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  25394264146                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  25394264146                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9515472                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9515472                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7372598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7372598                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18108                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        17098                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16888070                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16888070                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16888070                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16888070                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016334                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016334                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000431                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000431                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009392                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009392                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009392                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009392                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 158058.952331                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 158058.952331                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 260230.563030                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 260230.563030                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 160108.091988                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 160108.091988                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 160108.091988                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 160108.091988                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2874971                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 205355.071429                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23988                       # number of writebacks
system.cpu3.dcache.writebacks::total            23988                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       101845                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       101845                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3181                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3181                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       105026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       105026                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       105026                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       105026                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        53581                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        53581                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        53581                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        53581                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        53581                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        53581                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   7084843716                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   7084843716                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   7084843716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   7084843716                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   7084843716                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   7084843716                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005631                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003173                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003173                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 132226.791512                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 132226.791512                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 132226.791512                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132226.791512                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 132226.791512                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132226.791512                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
