--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx_ISE_Design_Suite\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml TXRDY_CSULB_CECS_460.twx
TXRDY_CSULB_CECS_460.ncd -o TXRDY_CSULB_CECS_460.twr TXRDY_CSULB_CECS_460.pcf
-ucf Nexys4DDR_XC7A100T_ISE-Template.ucf

Design file:              TXRDY_CSULB_CECS_460.ncd
Physical constraint file: TXRDY_CSULB_CECS_460.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
baud<0>     |    3.743(R)|      SLOW  |    0.546(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<1>     |    4.250(R)|      SLOW  |    0.757(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<2>     |    4.861(R)|      SLOW  |    0.322(R)|      SLOW  |clk_BUFGP         |   0.000|
baud<3>     |    4.364(R)|      SLOW  |    0.831(R)|      SLOW  |clk_BUFGP         |   0.000|
eight       |    0.380(R)|      FAST  |    1.314(R)|      SLOW  |clk_BUFGP         |   0.000|
odd_n_even  |    0.186(R)|      FAST  |    1.795(R)|      SLOW  |clk_BUFGP         |   0.000|
parity_en   |    0.161(R)|      FAST  |    1.474(R)|      SLOW  |clk_BUFGP         |   0.000|
rst         |   -0.536(R)|      FAST  |    2.263(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
LED<0>      |        14.642(R)|      SLOW  |         4.478(R)|      FAST  |clk_BUFGP         |   0.000|
tx          |        10.264(R)|      SLOW  |         3.947(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.577|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 01 14:17:41 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 421 MB



