# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ipshared/9859/src/xup_and2.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_and2_0_0/sim/prime_design_xup_and2_0_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_and2_1_0/sim/prime_design_xup_and2_1_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_and2_2_0/sim/prime_design_xup_and2_2_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ipshared/2167/src/xup_and3.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_and3_0_0/sim/prime_design_xup_and3_0_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ipshared/67eb/src/xup_inv.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_inv_0_0/sim/prime_design_xup_inv_0_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_inv_1_0/sim/prime_design_xup_inv_1_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_inv_2_0/sim/prime_design_xup_inv_2_0.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ipshared/8053/src/xup_or4.v" \
"../../../../lab_project_4.ip_user_files/bd/prime_design/ip/prime_design_xup_or4_0_0/sim/prime_design_xup_or4_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
