\hypertarget{group___u_a_r_t___mode}{}\doxysection{UART\+\_\+\+Mode}
\label{group___u_a_r_t___mode}\index{UART\_Mode@{UART\_Mode}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___mode_ga6cdc4e35cd90d15a964994499475e7d7}{UART\+\_\+\+MODE\+\_\+\+RX}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}})
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___mode_gad54f095a1073bcd81787d13fc268bd62}{UART\+\_\+\+MODE\+\_\+\+TX}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}})
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___mode_gab47c162935901e89322e2ce6700b6744}{UART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX}}~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}} $\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}))
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___mode_ga748d45fbdc96c743bee170b749f961ba}{IS\+\_\+\+UART\+\_\+\+MODE}}(MODE)~((((MODE) \& (uint32\+\_\+t)0x0000\+FFF3) == 0x00) \&\& ((MODE) != (uint32\+\_\+t)0x000000))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___mode_ga748d45fbdc96c743bee170b749f961ba}\label{group___u_a_r_t___mode_ga748d45fbdc96c743bee170b749f961ba}} 
\index{UART\_Mode@{UART\_Mode}!IS\_UART\_MODE@{IS\_UART\_MODE}}
\index{IS\_UART\_MODE@{IS\_UART\_MODE}!UART\_Mode@{UART\_Mode}}
\doxysubsubsection{\texorpdfstring{IS\_UART\_MODE}{IS\_UART\_MODE}}
{\footnotesize\ttfamily \#define IS\+\_\+\+UART\+\_\+\+MODE(\begin{DoxyParamCaption}\item[{}]{MODE }\end{DoxyParamCaption})~((((MODE) \& (uint32\+\_\+t)0x0000\+FFF3) == 0x00) \&\& ((MODE) != (uint32\+\_\+t)0x000000))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___mode_ga6cdc4e35cd90d15a964994499475e7d7}\label{group___u_a_r_t___mode_ga6cdc4e35cd90d15a964994499475e7d7}} 
\index{UART\_Mode@{UART\_Mode}!UART\_MODE\_RX@{UART\_MODE\_RX}}
\index{UART\_MODE\_RX@{UART\_MODE\_RX}!UART\_Mode@{UART\_Mode}}
\doxysubsubsection{\texorpdfstring{UART\_MODE\_RX}{UART\_MODE\_RX}}
{\footnotesize\ttfamily \#define UART\+\_\+\+MODE\+\_\+\+RX~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00214}{214}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___mode_gad54f095a1073bcd81787d13fc268bd62}\label{group___u_a_r_t___mode_gad54f095a1073bcd81787d13fc268bd62}} 
\index{UART\_Mode@{UART\_Mode}!UART\_MODE\_TX@{UART\_MODE\_TX}}
\index{UART\_MODE\_TX@{UART\_MODE\_TX}!UART\_Mode@{UART\_Mode}}
\doxysubsubsection{\texorpdfstring{UART\_MODE\_TX}{UART\_MODE\_TX}}
{\footnotesize\ttfamily \#define UART\+\_\+\+MODE\+\_\+\+TX~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}})}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___mode_gab47c162935901e89322e2ce6700b6744}\label{group___u_a_r_t___mode_gab47c162935901e89322e2ce6700b6744}} 
\index{UART\_Mode@{UART\_Mode}!UART\_MODE\_TX\_RX@{UART\_MODE\_TX\_RX}}
\index{UART\_MODE\_TX\_RX@{UART\_MODE\_TX\_RX}!UART\_Mode@{UART\_Mode}}
\doxysubsubsection{\texorpdfstring{UART\_MODE\_TX\_RX}{UART\_MODE\_TX\_RX}}
{\footnotesize\ttfamily \#define UART\+\_\+\+MODE\+\_\+\+TX\+\_\+\+RX~((uint32\+\_\+t)(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}} $\vert$\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}))}



Definition at line \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source_l00216}{216}} of file \mbox{\hyperlink{stm32f4xx__hal__uart_8h_source}{stm32f4xx\+\_\+hal\+\_\+uart.\+h}}.

