
∏
v++_compile_mm$c5184d27-6a4e-4967-ac53-30c0cfaa1c892Äx/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/.tlog/v++_compile_mm.xtl 2}u/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm.xo.compile_summary 2~x/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm.xo.compile_summary.pb x/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm.xo.compile_summary.pb"Mon Apr  7 15:54:44 2025(‹ú«é·2bá
$9e09f1de-2feb-4453-9015-cc05774ee5d8v++o/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm.steps.log"¥/ihome/crc/install/xilinx/Vitis/2019.2/bin/unwrapped/lnx64.o/v++  --xp "vivado_prop:run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --xp "misc:report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}" -t hw --platform xilinx_u200_xdma_201830_2 --save-temps --temp_dir ./_x.hw.xilinx_u200_xdma_201830_2 -c -k mm -Isrc -o_x.hw.xilinx_u200_xdma_201830_2/mm.xo src/mm.cpp *-t*hw*
--platform*xilinx_u200_xdma_201830_2*--save-temps*
--temp_dir*!./_x.hw.xilinx_u200_xdma_201830_2*-c*-k*mm*-Isrc*'-o_x.hw.xilinx_u200_xdma_201830_2/mm.xo*
src/mm.cpp"Mon Apr  7 15:54:44 2025(Úú«é·2r(
$9e09f1de-2feb-4453-9015-cc05774ee5d8"Mon Apr  7 15:54:58 2025(≥å»é·2Z¡
xilinx_u200_xdma_201830_2.xpfmxilinx_u200_xdma_201830_2.dsa//opt/xilinx/platforms/xilinx_u200_xdma_201830_2"OpenCL*Linux08Jª
mmme/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm.xoJ/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/src/mm.cpp"Mon Apr  7 15:54:59 2025(«å»é·2b◊
$cd5c060d-cc15-4c0d-b6c2-503f71c5d289
vivado_hlst/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm/vivado_hls.log"ìvivado_hls -f /ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm/mm.tcl -messageDb vivado_hls.pb*
vivado_hls*-f*l/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm/mm.tcl*
-messageDb*vivado_hls.pb"Mon Apr  7 15:54:59 2025(Àå»é·2r(
$cd5c060d-cc15-4c0d-b6c2-503f71c5d289"Mon Apr  7 15:57:21 2025(ãÈ–é·2r(
$cd5c060d-cc15-4c0d-b6c2-503f71c5d289"Mon Apr  7 15:57:24 2025(àˇ–é·2jò
ç/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm/mm/solution/.autopilot/db/mm.design.xmlmm "Mon Apr  7 15:57:24 2025(âˇ–é·2jõ
ê/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm/mm/solution/.autopilot/db/.message_syn.xmlmm "Mon Apr  7 15:57:24 2025(òˇ–é·2jè
Ñ/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/reports/mm/hls_reports/mm_csynth.rptmm #"Mon Apr  7 15:57:24 2025(ôˇ–é·2jï
ä/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/mm/mm/mm/solution/syn/report/mm_csynth.xmlmm #"Mon Apr  7 15:57:24 2025(´ˇ–é·2jâ
Ç/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/reports/mm/system_estimate_mm.xtxt "Mon Apr  7 15:57:26 2025(Àé—é·2jé
á/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/reports/mm/v++_compile_mm_guidance.html "Mon Apr  7 15:57:26 2025(Œé—é·2jÄ
z/ihome/ageorge/mah473/Desktop/Vitis_Accel_Examples/lab5_test_v4/_x.hw.xilinx_u200_xdma_201830_2/v++_compile_mm_guidance.pb "Mon Apr  7 15:57:26 2025(‘é—é·2r(
$9e09f1de-2feb-4453-9015-cc05774ee5d8