#-----------------------------------------------------------
# xsim v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Sep 25 20:38:43 2016
# Process ID: 41022
# Current directory: /vivado_proj/spk_packet_protocol/tx/spk_tx/spk_tx/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/spk_packet_tx/xsim_script.tcl}
# Log file: /vivado_proj/spk_packet_protocol/tx/spk_tx/spk_tx/solution1/sim/verilog/xsim.log
# Journal file: /vivado_proj/spk_packet_protocol/tx/spk_tx/spk_tx/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/spk_packet_tx/xsim_script.tcl
# xsim {spk_packet_tx} -autoloadwcfg -tclbatch {spk_packet_tx.tcl}
Vivado Simulator 2016.1
Time resolution is 1 ps
source spk_packet_tx.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set busy_group [add_wave_group busy(wire) -into $coutputgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/busy_V_ap_vld -into $busy_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/busy_V -into $busy_group -radix hex
## set time_stamp_group [add_wave_group time_stamp(axis) -into $coutputgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/time_stamp_V_TREADY -into $time_stamp_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/time_stamp_V_TVALID -into $time_stamp_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/time_stamp_V_TDATA -into $time_stamp_group -radix hex
## set out_post_group [add_wave_group out_post(axis) -into $coutputgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_post_TDATA -into $out_post_group -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_post_TLAST -into $out_post_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_post_TID -into $out_post_group -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_post_TREADY -into $out_post_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_post_TVALID -into $out_post_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_post_TUSER -into $out_post_group -radix hex
## set out_pre_group [add_wave_group out_pre(axis) -into $coutputgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_pre_TDATA -into $out_pre_group -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_pre_TLAST -into $out_pre_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_pre_TID -into $out_pre_group -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_pre_TREADY -into $out_pre_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_pre_TVALID -into $out_pre_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/out_pre_TUSER -into $out_pre_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set mua_stream_group [add_wave_group mua_stream(axis) -into $cinputgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/mua_stream_TDATA -into $mua_stream_group -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/mua_stream_TID -into $mua_stream_group -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/mua_stream_TREADY -into $mua_stream_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/mua_stream_TVALID -into $mua_stream_group -color #ffff00 -radix hex
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/mua_stream_TUSER -into $mua_stream_group -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_spk_packet_tx_top/AESL_inst_spk_packet_tx/ap_clk -into $clockgroup
## save_wave_config spk_packet_tx.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 10240 [0.00%] @ "110000"
// RTL Simulation : 10240 / 10240 [0.00%] @ "41090000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 41106 ns : File "/vivado_proj/spk_packet_protocol/tx/spk_tx/spk_tx/solution1/sim/verilog/spk_packet_tx.autotb.v" Line 391
run: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:21 . Memory (MB): peak = 260.332 ; gain = 0.000 ; free physical = 122225 ; free virtual = 130809
## quit
INFO: [Common 17-206] Exiting xsim at Sun Sep 25 20:39:05 2016...
