PASS 02_01_edge_and_pulse_detection/testbench.sv
PASS 02_02_single_and_double_rate_fibonacci/testbench.sv
PASS 02_03_serial_adder_using_logic_operations_only/testbench.sv
PASS 02_04_serial_adder_with_vld/testbench.sv
PASS 02_05_serial_comparator_most_significant_first/testbench.sv
PASS 02_06_serial_comparator_most_significant_first_using_fsm/testbench.sv
FAIL 02_07_halve_tokens/testbench.sv
++ INPUT    => {n_orig_tokens:56}
++ TEST     => {n_half_tokens:0}
02_07_halve_tokens/testbench.sv:89: $finish(1) called at 303500 (1s)
PASS 02_08_double_tokens/testbench.sv
FAIL 02_09_round_robin_arbiter_with_2_requests/testbench.sv
++ INPUT    => {requests:00, expected_grants:00}
++ TEST     => {i:0, requests:00, grants:zz, expected_grants:00}
02_09_round_robin_arbiter_with_2_requests/testbench.sv:110: $finish(1) called at 4500 (1s)
FAIL 02_10_serial_to_parallel/testbench.sv
++ TEST     => {out_vld_cnt*width:0 != in_vld_cnt:800}
++ EXPECTED => out_vld_cnt * width == in_vld_cnt
02_10_serial_to_parallel/testbench.sv:166: $finish(1) called at 1582500 (1s)
