// Seed: 1693295816
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    output id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    input id_8,
    input logic id_9,
    input id_10
);
  assign id_4 = 1;
  type_16(
      1, id_1, id_10
  );
  initial id_0[1] = 1;
  type_17(
      1, 1, id_7
  );
endmodule
