Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 15 18:54:02 2019
| Host         : Ege-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 104 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: clk64kHz_map/temporal_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: photocatch1/s_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1074 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.287        0.000                      0                 1070        0.174        0.000                      0                 1070        3.000        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
sys_clk_pin   {0.000 5.000}      10.000          100.000         
  clkfbout    {0.000 5.000}      10.000          100.000         
  clkfbout_1  {0.000 5.000}      10.000          100.000         
  clkout0     {0.000 10.000}     20.000          50.000          
  clkout0_1   {0.000 10.000}     20.000          50.000          
  clkout1_1   {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     2  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkfbout_1                                                                                                                                                    7.845        0.000                       0                     3  
  clkout0          17.315        0.000                      0                   11        0.236        0.000                      0                   11        9.500        0.000                       0                    15  
  clkout0_1        13.287        0.000                      0                  230        0.178        0.000                      0                  230        9.500        0.000                       0                    95  
  clkout1_1        31.290        0.000                      0                  812        0.174        0.000                      0                  812       19.500        0.000                       0                   127  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1_1     clkout0_1          16.664        0.000                      0                   17        0.208        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { secondclocking/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    secondclocking/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       17.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.315ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.610ns  (logic 0.934ns (35.784%)  route 1.676ns (64.216%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.882     0.435    clk64kHz_map/counter[7]
    SLICE_X63Y77         LUT5 (Prop_lut5_I1_O)        0.152     0.587 r  clk64kHz_map/counter[9]_i_2/O
                         net (fo=1, routed)           0.794     1.381    clk64kHz_map/counter[9]_i_2_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I0_O)        0.326     1.707 r  clk64kHz_map/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.707    clk64kHz_map/counter_0[9]
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.495    18.499    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[9]/C
                         clock pessimism              0.576    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X65Y77         FDCE (Setup_fdce_C_D)        0.029    19.022    clk64kHz_map/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                          -1.707    
  -------------------------------------------------------------------
                         slack                                 17.315    

Slack (MET) :             17.687ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.934ns (41.742%)  route 1.304ns (58.258%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.612    -0.900    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.444 f  clk64kHz_map/counter_reg[3]/Q
                         net (fo=8, routed)           0.848     0.404    clk64kHz_map/counter[3]
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.556 r  clk64kHz_map/counter[7]_i_2/O
                         net (fo=2, routed)           0.455     1.012    clk64kHz_map/counter[7]_i_2_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.326     1.338 r  clk64kHz_map/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.338    clk64kHz_map/counter_0[7]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.495    18.499    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
                         clock pessimism              0.576    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.031    19.024    clk64kHz_map/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                 17.687    

Slack (MET) :             17.692ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.934ns (41.824%)  route 1.299ns (58.176%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.612    -0.900    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.456    -0.444 f  clk64kHz_map/counter_reg[3]/Q
                         net (fo=8, routed)           0.848     0.404    clk64kHz_map/counter[3]
    SLICE_X62Y77         LUT3 (Prop_lut3_I0_O)        0.152     0.556 r  clk64kHz_map/counter[7]_i_2/O
                         net (fo=2, routed)           0.451     1.007    clk64kHz_map/counter[7]_i_2_n_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I3_O)        0.326     1.333 r  clk64kHz_map/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.333    clk64kHz_map/counter_0[6]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.495    18.499    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[6]/C
                         clock pessimism              0.576    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.032    19.025    clk64kHz_map/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         19.025    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                 17.692    

Slack (MET) :             17.729ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.704ns (32.002%)  route 1.496ns (67.998%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.881     0.434    clk64kHz_map/counter[7]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.558 r  clk64kHz_map/counter[8]_i_2/O
                         net (fo=4, routed)           0.615     1.173    clk64kHz_map/counter[8]_i_2_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     1.297 r  clk64kHz_map/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.297    clk64kHz_map/counter_0[8]
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.497    18.501    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[8]/C
                         clock pessimism              0.576    19.077    
                         clock uncertainty           -0.082    18.995    
    SLICE_X63Y78         FDCE (Setup_fdce_C_D)        0.031    19.026    clk64kHz_map/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         19.026    
                         arrival time                          -1.297    
  -------------------------------------------------------------------
                         slack                                 17.729    

Slack (MET) :             17.740ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.704ns (32.189%)  route 1.483ns (67.811%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.881     0.434    clk64kHz_map/counter[7]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.558 r  clk64kHz_map/counter[8]_i_2/O
                         net (fo=4, routed)           0.602     1.160    clk64kHz_map/counter[8]_i_2_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.284 r  clk64kHz_map/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.284    clk64kHz_map/counter_0[2]
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.497    18.501    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/C
                         clock pessimism              0.576    19.077    
                         clock uncertainty           -0.082    18.995    
    SLICE_X63Y78         FDCE (Setup_fdce_C_D)        0.029    19.024    clk64kHz_map/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                 17.740    

Slack (MET) :             17.744ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 0.704ns (32.218%)  route 1.481ns (67.782%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.881     0.434    clk64kHz_map/counter[7]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.558 r  clk64kHz_map/counter[8]_i_2/O
                         net (fo=4, routed)           0.600     1.158    clk64kHz_map/counter[8]_i_2_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I4_O)        0.124     1.282 r  clk64kHz_map/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.282    clk64kHz_map/counter_0[3]
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.497    18.501    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[3]/C
                         clock pessimism              0.576    19.077    
                         clock uncertainty           -0.082    18.995    
    SLICE_X63Y78         FDCE (Setup_fdce_C_D)        0.031    19.026    clk64kHz_map/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         19.026    
                         arrival time                          -1.282    
  -------------------------------------------------------------------
                         slack                                 17.744    

Slack (MET) :             17.959ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 0.704ns (35.765%)  route 1.264ns (64.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[4]/Q
                         net (fo=8, routed)           0.715     0.268    clk64kHz_map/counter[4]
    SLICE_X63Y77         LUT4 (Prop_lut4_I1_O)        0.124     0.392 r  clk64kHz_map/counter[0]_i_2/O
                         net (fo=1, routed)           0.549     0.941    clk64kHz_map/counter[0]_i_2_n_0
    SLICE_X65Y77         LUT6 (Prop_lut6_I0_O)        0.124     1.065 r  clk64kHz_map/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.065    clk64kHz_map/counter_0[0]
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.495    18.499    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[0]/C
                         clock pessimism              0.576    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X65Y77         FDCE (Setup_fdce_C_D)        0.031    19.024    clk64kHz_map/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 17.959    

Slack (MET) :             18.022ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.704ns (36.895%)  route 1.204ns (63.105%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.499ns = ( 18.501 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.881     0.434    clk64kHz_map/counter[7]
    SLICE_X63Y77         LUT6 (Prop_lut6_I3_O)        0.124     0.558 r  clk64kHz_map/counter[8]_i_2/O
                         net (fo=4, routed)           0.323     0.881    clk64kHz_map/counter[8]_i_2_n_0
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.124     1.005 r  clk64kHz_map/temporal_i_1/O
                         net (fo=1, routed)           0.000     1.005    clk64kHz_map/temporal_i_1_n_0
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.497    18.501    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/temporal_reg/C
                         clock pessimism              0.576    19.077    
                         clock uncertainty           -0.082    18.995    
    SLICE_X63Y78         FDCE (Setup_fdce_C_D)        0.032    19.027    clk64kHz_map/temporal_reg
  -------------------------------------------------------------------
                         required time                         19.027    
                         arrival time                          -1.005    
  -------------------------------------------------------------------
                         slack                                 18.022    

Slack (MET) :             18.315ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.580ns (36.010%)  route 1.031ns (63.990%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[0]/Q
                         net (fo=11, routed)          1.031     0.584    clk64kHz_map/counter[0]
    SLICE_X62Y77         LUT5 (Prop_lut5_I0_O)        0.124     0.708 r  clk64kHz_map/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.708    clk64kHz_map/counter_0[4]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.495    18.499    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[4]/C
                         clock pessimism              0.576    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.029    19.022    clk64kHz_map/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         19.022    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                 18.315    

Slack (MET) :             18.324ns  (required time - arrival time)
  Source:                 clk64kHz_map/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.603ns  (logic 0.580ns (36.172%)  route 1.023ns (63.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 18.499 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.903ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.233     2.691    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.609    -0.903    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.456    -0.447 r  clk64kHz_map/counter_reg[0]/Q
                         net (fo=11, routed)          1.023     0.577    clk64kHz_map/counter[0]
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     0.701 r  clk64kHz_map/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.701    clk64kHz_map/counter_0[5]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.162    22.550    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    15.332 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.914    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    17.005 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          1.495    18.499    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[5]/C
                         clock pessimism              0.576    19.075    
                         clock uncertainty           -0.082    18.993    
    SLICE_X62Y77         FDCE (Setup_fdce_C_D)        0.031    19.024    clk64kHz_map/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                 18.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.487%)  route 0.155ns (45.513%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X62Y78         FDCE                                         r  clk64kHz_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[1]/Q
                         net (fo=10, routed)          0.155    -0.302    clk64kHz_map/counter[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.045    -0.257 r  clk64kHz_map/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    clk64kHz_map/counter_0[3]
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.851    -0.838    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[3]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X63Y78         FDCE (Hold_fdce_C_D)         0.092    -0.493    clk64kHz_map/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.647%)  route 0.154ns (45.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X62Y78         FDCE                                         r  clk64kHz_map/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[1]/Q
                         net (fo=10, routed)          0.154    -0.303    clk64kHz_map/counter[1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.045    -0.258 r  clk64kHz_map/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    clk64kHz_map/counter_0[2]
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.851    -0.838    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/C
                         clock pessimism              0.253    -0.585    
    SLICE_X63Y78         FDCE (Hold_fdce_C_D)         0.091    -0.494    clk64kHz_map/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.462%)  route 0.156ns (45.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[7]/Q
                         net (fo=5, routed)           0.156    -0.302    clk64kHz_map/counter[7]
    SLICE_X62Y77         LUT6 (Prop_lut6_I5_O)        0.045    -0.257 r  clk64kHz_map/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    clk64kHz_map/counter_0[7]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.839    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[7]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk64kHz_map/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.524%)  route 0.182ns (49.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[2]/Q
                         net (fo=8, routed)           0.182    -0.275    clk64kHz_map/counter[2]
    SLICE_X62Y77         LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  clk64kHz_map/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    clk64kHz_map/counter_0[5]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.839    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[5]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.092    -0.493    clk64kHz_map/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.661%)  route 0.181ns (49.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[2]/Q
                         net (fo=8, routed)           0.181    -0.276    clk64kHz_map/counter[2]
    SLICE_X62Y77         LUT5 (Prop_lut5_I2_O)        0.045    -0.231 r  clk64kHz_map/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    clk64kHz_map/counter_0[4]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.839    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[4]/C
                         clock pessimism              0.254    -0.585    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.091    -0.494    clk64kHz_map/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/temporal_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.464%)  route 0.175ns (48.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[2]/Q
                         net (fo=8, routed)           0.175    -0.282    clk64kHz_map/counter[2]
    SLICE_X63Y78         LUT6 (Prop_lut6_I3_O)        0.045    -0.237 r  clk64kHz_map/temporal_i_1/O
                         net (fo=1, routed)           0.000    -0.237    clk64kHz_map/temporal_i_1_n_0
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/temporal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.851    -0.838    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/temporal_reg/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y78         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk64kHz_map/temporal_reg
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[9]/Q
                         net (fo=3, routed)           0.179    -0.278    clk64kHz_map/counter[9]
    SLICE_X65Y77         LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  clk64kHz_map/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    clk64kHz_map/counter_0[9]
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.839    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[9]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.091    -0.507    clk64kHz_map/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.457 f  clk64kHz_map/counter_reg[9]/Q
                         net (fo=3, routed)           0.181    -0.276    clk64kHz_map/counter[9]
    SLICE_X65Y77         LUT6 (Prop_lut6_I2_O)        0.045    -0.231 r  clk64kHz_map/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    clk64kHz_map/counter_0[0]
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.839    clk64kHz_map/CLK_50
    SLICE_X65Y77         FDCE                                         r  clk64kHz_map/counter_reg[0]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X65Y77         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk64kHz_map/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.528%)  route 0.205ns (52.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[6]/Q
                         net (fo=6, routed)           0.205    -0.252    clk64kHz_map/counter[6]
    SLICE_X62Y77         LUT5 (Prop_lut5_I4_O)        0.045    -0.207 r  clk64kHz_map/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.207    clk64kHz_map/counter_0[6]
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.850    -0.839    clk64kHz_map/CLK_50
    SLICE_X62Y77         FDCE                                         r  clk64kHz_map/counter_reg[6]/C
                         clock pessimism              0.241    -0.598    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk64kHz_map/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 clk64kHz_map/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk64kHz_map/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.774%)  route 0.229ns (55.226%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.440     0.667    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.583    -0.598    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  clk64kHz_map/counter_reg[2]/Q
                         net (fo=8, routed)           0.229    -0.228    clk64kHz_map/counter[2]
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.045    -0.183 r  clk64kHz_map/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    clk64kHz_map/counter_0[8]
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.480     0.894    secondclocking/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  secondclocking/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    secondclocking/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  secondclocking/clkout1_buf/O
                         net (fo=13, routed)          0.851    -0.838    clk64kHz_map/CLK_50
    SLICE_X63Y78         FDCE                                         r  clk64kHz_map/counter_reg[8]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X63Y78         FDCE (Hold_fdce_C_D)         0.092    -0.506    clk64kHz_map/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.323    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { secondclocking/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    secondclocking/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X65Y77     clk64kHz_map/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X62Y78     clk64kHz_map/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X63Y78     clk64kHz_map/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X63Y78     clk64kHz_map/counter_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X62Y77     clk64kHz_map/counter_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X62Y77     clk64kHz_map/counter_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X62Y77     clk64kHz_map/counter_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X62Y77     clk64kHz_map/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  secondclocking/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y77     clk64kHz_map/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y78     clk64kHz_map/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78     clk64kHz_map/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78     clk64kHz_map/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78     clk64kHz_map/counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y77     clk64kHz_map/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X64Y79     soundsensor3/LED_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X65Y77     clk64kHz_map/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y78     clk64kHz_map/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78     clk64kHz_map/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78     clk64kHz_map/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X62Y77     clk64kHz_map/counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X63Y78     clk64kHz_map/counter_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.287ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.826ns (46.387%)  route 3.266ns (53.613%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 18.632 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.671     4.398    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.785     5.307    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X6Y15          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.514    18.632    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y15          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
                         clock pessimism              0.567    19.199    
                         clock uncertainty           -0.082    19.117    
    SLICE_X6Y15          FDSE (Setup_fdse_C_S)       -0.524    18.593    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.593    
                         arrival time                          -5.307    
  -------------------------------------------------------------------
                         slack                                 13.287    

Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.826ns (46.941%)  route 3.194ns (53.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.449     4.176    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.300 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.934     5.235    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.563    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.581    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    18.538    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 13.304    

Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.826ns (46.941%)  route 3.194ns (53.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.449     4.176    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.300 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.934     5.235    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.563    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.581    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    18.538    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 13.304    

Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.826ns (46.941%)  route 3.194ns (53.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.449     4.176    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.300 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.934     5.235    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.563    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.581    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    18.538    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 13.304    

Slack (MET) :             13.304ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.826ns (46.941%)  route 3.194ns (53.059%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 18.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.449     4.176    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y12          LUT3 (Prop_lut3_I0_O)        0.124     4.300 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.934     5.235    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.445    18.563    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.581    19.144    
                         clock uncertainty           -0.082    19.062    
    SLICE_X8Y17          FDRE (Setup_fdre_C_R)       -0.524    18.538    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         18.538    
                         arrival time                          -5.235    
  -------------------------------------------------------------------
                         slack                                 13.304    

Slack (MET) :             13.346ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/S
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 2.826ns (47.369%)  route 3.140ns (52.631%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.671     4.398    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.658     5.180    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y16         FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.447    18.565    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X10Y16         FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]/C
                         clock pessimism              0.567    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X10Y16         FDSE (Setup_fdse_C_S)       -0.524    18.526    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                 13.346    

Slack (MET) :             13.346ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        5.966ns  (logic 2.826ns (47.369%)  route 3.140ns (52.631%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 18.565 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.671     4.398    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.658     5.180    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X10Y16         FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.447    18.565    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X10Y16         FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]/C
                         clock pessimism              0.567    19.132    
                         clock uncertainty           -0.082    19.050    
    SLICE_X10Y16         FDSE (Setup_fdse_C_S)       -0.524    18.526    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[27]
  -------------------------------------------------------------------
                         required time                         18.526    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                 13.346    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 2.826ns (46.280%)  route 3.280ns (53.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.671     4.398    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.799     5.321    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X7Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.513    18.631    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/C
                         clock pessimism              0.567    19.198    
                         clock uncertainty           -0.082    19.116    
    SLICE_X7Y16          FDSE (Setup_fdse_C_S)       -0.429    18.687    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.687    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 2.826ns (46.280%)  route 3.280ns (53.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.671     4.398    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.799     5.321    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X7Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.513    18.631    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
                         clock pessimism              0.567    19.198    
                         clock uncertainty           -0.082    19.116    
    SLICE_X7Y16          FDSE (Setup_fdse_C_S)       -0.429    18.687    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]
  -------------------------------------------------------------------
                         required time                         18.687    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.106ns  (logic 2.826ns (46.280%)  route 3.280ns (53.720%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 18.631 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.786ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.609    -0.786    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.668 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[7]
                         net (fo=2, routed)           1.177     2.845    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[7]
    SLICE_X8Y10          LUT4 (Prop_lut4_I2_O)        0.124     2.969 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.634     3.603    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2_n_0
    SLICE_X9Y10          LUT5 (Prop_lut5_I3_O)        0.124     3.727 r  Inst_ov7670_controller/Inst_ov7670_registers/busy_sr[0]_i_2/O
                         net (fo=5, routed)           0.671     4.398    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]_1
    SLICE_X8Y14          LUT6 (Prop_lut6_I0_O)        0.124     4.522 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=31, routed)          0.799     5.321    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1_n_0
    SLICE_X7Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.513    18.631    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/C
                         clock pessimism              0.567    19.198    
                         clock uncertainty           -0.082    19.116    
    SLICE_X7Y16          FDSE (Setup_fdse_C_S)       -0.429    18.687    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]
  -------------------------------------------------------------------
                         required time                         18.687    
                         arrival time                          -5.321    
  -------------------------------------------------------------------
                         slack                                 13.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.593    -0.552    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.388 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/Q
                         net (fo=4, routed)           0.073    -0.315    Inst_ov7670_controller/Inst_ov7670_registers/address_reg__0[3]
    SLICE_X7Y10          LUT6 (Prop_lut6_I4_O)        0.045    -0.270 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.270    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[5]_i_1_n_0
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.245    -0.539    
    SLICE_X7Y10          FDRE (Hold_fdre_C_D)         0.091    -0.448    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/taken_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_102_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.228%)  route 0.129ns (47.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.565    -0.580    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y12          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  Inst_ov7670_controller/Inst_i2c_sender/taken_reg/Q
                         net (fo=17, routed)          0.129    -0.311    Inst_ov7670_controller/Inst_ov7670_registers/E[0]
    SLICE_X10Y12         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_102_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.834    -0.815    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y12         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_102_cooolDelFlop/C
                         clock pessimism              0.269    -0.545    
    SLICE_X10Y12         FDCE (Hold_fdce_C_D)         0.052    -0.493    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_102_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.119%)  route 0.266ns (61.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.566    -0.579    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.415 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=1, routed)           0.266    -0.149    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.773    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.249    -0.524    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.341    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.789ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.591    -0.554    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y15          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y15          FDSE (Prop_fdse_C_Q)         0.164    -0.390 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/Q
                         net (fo=3, routed)           0.094    -0.296    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[1]
    SLICE_X7Y15          LUT2 (Prop_lut2_I0_O)        0.045    -0.251 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[2]_i_1_n_0
    SLICE_X7Y15          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.860    -0.789    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X7Y15          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/C
                         clock pessimism              0.247    -0.541    
    SLICE_X7Y15          FDSE (Hold_fdse_C_D)         0.091    -0.450    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.566    -0.579    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[10]/Q
                         net (fo=1, routed)           0.161    -0.277    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[10]
    SLICE_X10Y11         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.836    -0.813    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X10Y11         FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                         clock pessimism              0.269    -0.543    
    SLICE_X10Y11         FDRE (Hold_fdre_C_D)         0.059    -0.484    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.562    -0.583    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[27]/Q
                         net (fo=1, routed)           0.144    -0.298    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[27]
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.830    -0.819    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y17          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.248    -0.570    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.063    -0.507    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.141ns (31.892%)  route 0.301ns (68.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.593    -0.552    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=1, routed)           0.301    -0.110    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.875    -0.773    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y4          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.269    -0.504    
    RAMB18_X0Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.321    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.541%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.566    -0.579    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.148    -0.431 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[8]/Q
                         net (fo=1, routed)           0.094    -0.337    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[8]
    SLICE_X8Y11          LUT3 (Prop_lut3_I0_O)        0.101    -0.236 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.236    Inst_ov7670_controller/Inst_i2c_sender/data_sr[9]_i_1_n_0
    SLICE_X8Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.836    -0.813    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y11          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]/C
                         clock pessimism              0.233    -0.579    
    SLICE_X8Y11          FDRE (Hold_fdre_C_D)         0.131    -0.448    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.582    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDSE (Prop_fdse_C_Q)         0.148    -0.434 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[21]/Q
                         net (fo=1, routed)           0.093    -0.342    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[21]
    SLICE_X8Y16          LUT2 (Prop_lut2_I0_O)        0.099    -0.243 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[22]_i_1_n_0
    SLICE_X8Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.831    -0.818    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]/C
                         clock pessimism              0.235    -0.582    
    SLICE_X8Y16          FDSE (Hold_fdse_C_D)         0.121    -0.461    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.563    -0.582    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDSE (Prop_fdse_C_Q)         0.128    -0.454 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[17]/Q
                         net (fo=1, routed)           0.086    -0.369    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg_n_0_[17]
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.098    -0.271 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    Inst_ov7670_controller/Inst_i2c_sender/busy_sr[18]_i_1_n_0
    SLICE_X9Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.831    -0.818    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y16          FDSE                                         r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]/C
                         clock pessimism              0.235    -0.582    
    SLICE_X9Y16          FDSE (Hold_fdse_C_D)         0.092    -0.490    Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X0Y4      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y14      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X8Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X8Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X9Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X6Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[30]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[31]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y15      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[4]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[5]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[6]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y16      Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y13      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X8Y14      Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y14      Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y14      Inst_ov7670_controller/Inst_i2c_sender/divider_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y14      Inst_ov7670_controller/Inst_i2c_sender/divider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y14      Inst_ov7670_controller/Inst_i2c_sender/divider_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y14      Inst_ov7670_controller/Inst_i2c_sender/divider_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack       31.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.290ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 0.930ns (11.507%)  route 7.152ns (88.493%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.564    -0.830    Inst_Address_Generator/CLK_25
    SLICE_X29Y37         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.984     0.610    Inst_Address_Generator/val_reg[15]
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.146     0.756 f  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=51, routed)          5.583     6.339    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y67         LUT5 (Prop_lut5_I0_O)        0.328     6.667 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__15/O
                         net (fo=1, routed)           0.585     7.252    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.470    38.587    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.075    
                         clock uncertainty           -0.091    38.984    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.541    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.541    
                         arrival time                          -7.252    
  -------------------------------------------------------------------
                         slack                                 31.290    

Slack (MET) :             31.450ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.916ns  (logic 0.930ns (11.748%)  route 6.986ns (88.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.564    -0.830    Inst_Address_Generator/CLK_25
    SLICE_X29Y37         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.984     0.610    Inst_Address_Generator/val_reg[15]
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.146     0.756 f  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=51, routed)          5.417     6.173    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X58Y72         LUT5 (Prop_lut5_I0_O)        0.328     6.501 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3/O
                         net (fo=1, routed)           0.585     7.086    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/enb_array[19]
    RAMB36_X2Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.465    38.582    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y14         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.070    
                         clock uncertainty           -0.091    38.979    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.536    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.536    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                 31.450    

Slack (MET) :             31.727ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.649ns  (logic 0.704ns (9.204%)  route 6.945ns (90.796%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 38.592 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.565    -0.829    Inst_Address_Generator/CLK_25
    SLICE_X29Y38         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.373 f  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.857     0.484    Inst_Address_Generator/val_reg[18]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     0.608 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=47, routed)          5.598     6.206    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X48Y52         LUT5 (Prop_lut5_I1_O)        0.124     6.330 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__4/O
                         net (fo=1, routed)           0.490     6.820    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.475    38.592    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.080    
                         clock uncertainty           -0.091    38.989    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.546    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.546    
                         arrival time                          -6.820    
  -------------------------------------------------------------------
                         slack                                 31.727    

Slack (MET) :             32.031ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 0.704ns (9.609%)  route 6.623ns (90.391%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.565    -0.829    Inst_Address_Generator/CLK_25
    SLICE_X29Y38         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.857     0.484    Inst_Address_Generator/val_reg[18]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     0.608 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=47, routed)          5.081     5.688    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X48Y73         LUT5 (Prop_lut5_I2_O)        0.124     5.812 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.685     6.498    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/enb_array[21]
    RAMB36_X1Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.457    38.574    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.062    
                         clock uncertainty           -0.091    38.971    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.528    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.528    
                         arrival time                          -6.498    
  -------------------------------------------------------------------
                         slack                                 32.031    

Slack (MET) :             32.100ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.302ns  (logic 0.930ns (12.736%)  route 6.372ns (87.264%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 38.611 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.564    -0.830    Inst_Address_Generator/CLK_25
    SLICE_X29Y37         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.984     0.610    Inst_Address_Generator/val_reg[15]
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.146     0.756 f  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=51, routed)          4.514     5.270    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X56Y7          LUT3 (Prop_lut3_I1_O)        0.328     5.598 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_79/O
                         net (fo=1, routed)           0.874     6.472    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_63
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.494    38.611    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.495    39.106    
                         clock uncertainty           -0.091    39.015    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.572    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.572    
                         arrival time                          -6.472    
  -------------------------------------------------------------------
                         slack                                 32.100    

Slack (MET) :             32.121ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 0.704ns (9.708%)  route 6.548ns (90.292%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 38.589 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.565    -0.829    Inst_Address_Generator/CLK_25
    SLICE_X29Y38         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.857     0.484    Inst_Address_Generator/val_reg[18]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     0.608 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=47, routed)          5.201     5.808    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X48Y62         LUT5 (Prop_lut5_I1_O)        0.124     5.932 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__19/O
                         net (fo=1, routed)           0.490     6.423    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.472    38.589    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.077    
                         clock uncertainty           -0.091    38.986    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.543    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.543    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                 32.121    

Slack (MET) :             32.170ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.206ns  (logic 0.930ns (12.906%)  route 6.276ns (87.094%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 38.591 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.564    -0.830    Inst_Address_Generator/CLK_25
    SLICE_X29Y37         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.984     0.610    Inst_Address_Generator/val_reg[15]
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.146     0.756 f  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=51, routed)          4.707     5.463    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y62         LUT5 (Prop_lut5_I0_O)        0.328     5.791 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__14/O
                         net (fo=1, routed)           0.585     6.376    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.474    38.591    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y12         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.079    
                         clock uncertainty           -0.091    38.988    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.545    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.545    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                 32.170    

Slack (MET) :             32.195ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.704ns (9.814%)  route 6.469ns (90.186%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.565    -0.829    Inst_Address_Generator/CLK_25
    SLICE_X29Y38         FDRE                                         r  Inst_Address_Generator/val_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.373 r  Inst_Address_Generator/val_reg[18]/Q
                         net (fo=6, routed)           0.857     0.484    Inst_Address_Generator/val_reg[18]
    SLICE_X30Y37         LUT4 (Prop_lut4_I0_O)        0.124     0.608 r  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=47, routed)          5.271     5.879    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[4]
    SLICE_X48Y67         LUT5 (Prop_lut5_I4_O)        0.124     6.003 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__17/O
                         net (fo=1, routed)           0.341     6.344    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.468    38.585    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.073    
                         clock uncertainty           -0.091    38.982    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.539    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.539    
                         arrival time                          -6.344    
  -------------------------------------------------------------------
                         slack                                 32.195    

Slack (MET) :             32.198ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        7.180ns  (logic 0.930ns (12.953%)  route 6.250ns (87.047%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.407ns = ( 38.593 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.564    -0.830    Inst_Address_Generator/CLK_25
    SLICE_X29Y37         FDRE                                         r  Inst_Address_Generator/val_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.374 f  Inst_Address_Generator/val_reg[15]/Q
                         net (fo=8, routed)           0.984     0.610    Inst_Address_Generator/val_reg[15]
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.146     0.756 f  Inst_Address_Generator/Inst_frame_buffer_i_20/O
                         net (fo=51, routed)          4.681     5.437    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X58Y57         LUT5 (Prop_lut5_I0_O)        0.328     5.765 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__3/O
                         net (fo=1, routed)           0.585     6.350    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X2Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.476    38.593    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.488    39.081    
                         clock uncertainty           -0.091    38.990    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.547    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.547    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                 32.198    

Slack (MET) :             32.247ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1_1 rise@40.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 0.608ns (8.931%)  route 6.200ns (91.069%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.389ns = ( 38.611 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.564    -0.830    Inst_Address_Generator/CLK_25
    SLICE_X29Y37         FDRE                                         r  Inst_Address_Generator/val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  Inst_Address_Generator/val_reg[14]/Q
                         net (fo=7, routed)           0.833     0.458    Inst_Address_Generator/val_reg[14]
    SLICE_X30Y37         LUT4 (Prop_lut4_I3_O)        0.152     0.610 r  Inst_Address_Generator/Inst_frame_buffer_i_21/O
                         net (fo=45, routed)          5.368     5.978    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/addrb[14]
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    42.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    37.026    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    37.117 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.494    38.611    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.495    39.106    
                         clock uncertainty           -0.091    39.015    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.790    38.225    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.225    
                         arrival time                          -5.978    
  -------------------------------------------------------------------
                         slack                                 32.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.564    -0.581    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.325    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X41Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.834    -0.815    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.246    -0.568    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.070    -0.498    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_VGA/CLK_25
    SLICE_X34Y37         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.148    -0.436 r  Inst_VGA/Vcnt_reg[7]/Q
                         net (fo=8, routed)           0.087    -0.349    Inst_VGA/Vcnt_reg__0[7]
    SLICE_X34Y37         LUT6 (Prop_lut6_I5_O)        0.098    -0.251 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    Inst_VGA/plusOp__0[8]
    SLICE_X34Y37         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.829    -0.820    Inst_VGA/CLK_25
    SLICE_X34Y37         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.235    -0.584    
    SLICE_X34Y37         FDRE (Hold_fdre_C_D)         0.121    -0.463    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.095%)  route 0.142ns (42.905%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_VGA/CLK_25
    SLICE_X32Y36         FDRE                                         r  Inst_VGA/Vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Inst_VGA/Vcnt_reg[0]/Q
                         net (fo=11, routed)          0.142    -0.301    Inst_VGA/Vcnt_reg__0[0]
    SLICE_X33Y36         LUT5 (Prop_lut5_I2_O)        0.048    -0.253 r  Inst_VGA/Vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    Inst_VGA/plusOp__0[4]
    SLICE_X33Y36         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.829    -0.820    Inst_VGA/CLK_25
    SLICE_X33Y36         FDRE                                         r  Inst_VGA/Vcnt_reg[4]/C
                         clock pessimism              0.248    -0.571    
    SLICE_X33Y36         FDRE (Hold_fdre_C_D)         0.105    -0.466    Inst_VGA/Vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.077%)  route 0.141ns (49.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.564    -0.581    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.141    -0.300    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X40Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.834    -0.815    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.233    -0.581    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.066    -0.515    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_VGA/CLK_25
    SLICE_X30Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y34         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  Inst_VGA/Hcnt_reg[5]/Q
                         net (fo=10, routed)          0.149    -0.271    Inst_VGA/Hcnt_reg__0[5]
    SLICE_X30Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.226 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.226    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X30Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.828    -0.821    Inst_VGA/CLK_25
    SLICE_X30Y34         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.236    -0.584    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.121    -0.463    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.227ns (62.135%)  route 0.138ns (37.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_VGA/CLK_25
    SLICE_X32Y36         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.456 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=11, routed)          0.138    -0.318    Inst_VGA/Vcnt_reg__0[1]
    SLICE_X33Y37         LUT6 (Prop_lut6_I4_O)        0.099    -0.219 r  Inst_VGA/Vcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    Inst_VGA/plusOp__0[5]
    SLICE_X33Y37         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.830    -0.819    Inst_VGA/CLK_25
    SLICE_X33Y37         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
                         clock pessimism              0.250    -0.568    
    SLICE_X33Y37         FDRE (Hold_fdre_C_D)         0.092    -0.476    Inst_VGA/Vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.101%)  route 0.200ns (54.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.565    -0.580    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.200    -0.217    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X40Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.834    -0.815    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X40Y42         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.269    -0.545    
    SLICE_X40Y42         FDRE (Hold_fdre_C_D)         0.070    -0.475    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Address_Generator/val_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_Address_Generator/CLK_25
    SLICE_X29Y34         FDRE                                         r  Inst_Address_Generator/val_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Inst_Address_Generator/val_reg[3]/Q
                         net (fo=3, routed)           0.117    -0.326    Inst_Address_Generator/val_reg[3]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  Inst_Address_Generator/val_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000    -0.218    Inst_Address_Generator/val_reg[0]_i_3_n_4
    SLICE_X29Y34         FDRE                                         r  Inst_Address_Generator/val_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.829    -0.820    Inst_Address_Generator/CLK_25
    SLICE_X29Y34         FDRE                                         r  Inst_Address_Generator/val_reg[3]/C
                         clock pessimism              0.235    -0.584    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105    -0.479    Inst_Address_Generator/val_reg[3]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Address_Generator/val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_Address_Generator/CLK_25
    SLICE_X29Y35         FDRE                                         r  Inst_Address_Generator/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Inst_Address_Generator/val_reg[7]/Q
                         net (fo=3, routed)           0.119    -0.324    Inst_Address_Generator/val_reg[7]
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.216 r  Inst_Address_Generator/val_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.216    Inst_Address_Generator/val_reg[4]_i_1_n_4
    SLICE_X29Y35         FDRE                                         r  Inst_Address_Generator/val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.830    -0.819    Inst_Address_Generator/CLK_25
    SLICE_X29Y35         FDRE                                         r  Inst_Address_Generator/val_reg[7]/C
                         clock pessimism              0.234    -0.584    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.105    -0.479    Inst_Address_Generator/val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Address_Generator/val_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.586%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.561    -0.584    Inst_Address_Generator/CLK_25
    SLICE_X29Y34         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  Inst_Address_Generator/val_reg[2]/Q
                         net (fo=3, routed)           0.121    -0.323    Inst_Address_Generator/val_reg[2]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.212 r  Inst_Address_Generator/val_reg[0]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.212    Inst_Address_Generator/val_reg[0]_i_3_n_5
    SLICE_X29Y34         FDRE                                         r  Inst_Address_Generator/val_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.829    -0.820    Inst_Address_Generator/CLK_25
    SLICE_X29Y34         FDRE                                         r  Inst_Address_Generator/val_reg[2]/C
                         clock pessimism              0.235    -0.584    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105    -0.479    Inst_Address_Generator/val_reg[2]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y4      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y38     Inst_Address_Generator/val_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y38     Inst_Address_Generator/val_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y38     Inst_Address_Generator/val_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y38     Inst_Address_Generator/val_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y38     Inst_Address_Generator/val_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y38     Inst_Address_Generator/val_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X56Y12     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_76_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y34     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y34     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y36     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y37     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X29Y37     Inst_Address_Generator/val_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.664ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.543%)  route 1.877ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.877     1.572    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.569    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]/C
                         clock pessimism              0.403    18.972    
                         clock uncertainty           -0.211    18.760    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    18.236    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[0]
  -------------------------------------------------------------------
                         required time                         18.236    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.543%)  route 1.877ns (80.457%))
  Logic Levels:           0  
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.431ns = ( 18.569 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.877     1.572    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.451    18.569    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.403    18.972    
                         clock uncertainty           -0.211    18.760    
    SLICE_X8Y10          FDRE (Setup_fdre_C_R)       -0.524    18.236    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.236    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.868ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        2.621ns  (logic 0.456ns (17.396%)  route 2.165ns (82.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 18.568 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          2.165     1.860    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X10Y12         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.450    18.568    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X10Y12         FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.403    18.971    
                         clock uncertainty           -0.211    18.759    
    SLICE_X10Y12         FDCE (Setup_fdce_C_D)       -0.031    18.728    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         18.728    
                         arrival time                          -1.860    
  -------------------------------------------------------------------
                         slack                                 16.868    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.291%)  route 1.502ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.502     1.197    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    18.398    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[6]
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.291%)  route 1.502ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.502     1.197    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    18.398    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[7]
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.291%)  route 1.502ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.502     1.197    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    18.398    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.456ns (23.291%)  route 1.502ns (76.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.502     1.197    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y9           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X7Y9           FDRE (Setup_fdre_C_R)       -0.429    18.398    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.398    
                         arrival time                          -1.197    
  -------------------------------------------------------------------
                         slack                                 17.202    

Slack (MET) :             17.250ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.456ns (25.132%)  route 1.358ns (74.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.358     1.053    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    18.303    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 17.250    

Slack (MET) :             17.250ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.456ns (25.132%)  route 1.358ns (74.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.358     1.053    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    18.303    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 17.250    

Slack (MET) :             17.250ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0_1 rise@20.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        1.814ns  (logic 0.456ns (25.132%)  route 1.358ns (74.868%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns = ( 18.636 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.761ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.336     2.794    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.491    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.395 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         1.633    -0.761    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.305 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          1.358     1.053    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           1.261    22.649    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    15.445 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    17.026    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.117 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          1.518    18.636    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.403    19.039    
                         clock uncertainty           -0.211    18.827    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.524    18.303    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                         18.303    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 17.250    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X6Y10          FDRE (Hold_fdre_C_R)         0.009    -0.015    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[1]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X6Y10          FDRE (Hold_fdre_C_R)         0.009    -0.015    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[2]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X6Y10          FDRE (Hold_fdre_C_R)         0.009    -0.015    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[3]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X6Y10          FDRE (Hold_fdre_C_R)         0.009    -0.015    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[4]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X7Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.042    Inst_ov7670_controller/Inst_ov7670_registers/address_reg[5]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X7Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.042    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X7Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.042    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X7Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.042    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X7Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.042    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.141ns (18.890%)  route 0.605ns (81.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.785ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    -0.550ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.472     0.699    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.171    your_instance_name/clkout1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.145 r  your_instance_name/clkout2_buf/O
                         net (fo=125, routed)         0.592    -0.553    Inst_debounce/CLK_25
    SLICE_X5Y12          FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  Inst_debounce/o_reg/Q
                         net (fo=17, routed)          0.605     0.193    Inst_ov7670_controller/Inst_ov7670_registers/SR[0]
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    secondclocking/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  secondclocking/clkin1_buf/O
                         net (fo=2, routed)           0.517     0.931    your_instance_name/lopt
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.677    your_instance_name/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.648 r  your_instance_name/clkout1_buf/O
                         net (fo=93, routed)          0.864    -0.785    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X7Y10          FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.550    -0.235    
                         clock uncertainty            0.211    -0.024    
    SLICE_X7Y10          FDRE (Hold_fdre_C_R)        -0.018    -0.042    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.042    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.235    





