{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711766388755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711766388756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 09:39:48 2024 " "Processing started: Sat Mar 30 09:39:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711766388756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766388756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vericlock -c vericlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off vericlock -c vericlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766388757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711766389281 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711766389282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/vericlock.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/vericlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vericlock " "Found entity 1: vericlock" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406034 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer1hz.v(14) " "Verilog HDL information at timer1hz.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/timer1hz.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/timer1hz.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711766406044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/timer1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/timer1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer1hz " "Found entity 1: timer1hz" {  } { { "../Modules/timer1hz.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/timer1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/seg7led.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/seg7led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7led " "Found entity 1: seg7led" {  } { { "../Modules/seg7led.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/seg7led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../Modules/debounce.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(30) " "Verilog HDL information at calendar.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711766406083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(104) " "Verilog HDL information at calendar.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711766406083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(130) " "Verilog HDL information at calendar.v(130): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 130 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711766406083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/calendar.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/calendar.v" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711766406096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766406096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vericlock " "Elaborating entity \"vericlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711766406148 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(50) " "Verilog HDL assignment warning at vericlock.v(50): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406152 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(51) " "Verilog HDL assignment warning at vericlock.v(51): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406152 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(52) " "Verilog HDL assignment warning at vericlock.v(52): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406153 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(54) " "Verilog HDL assignment warning at vericlock.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406153 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(55) " "Verilog HDL assignment warning at vericlock.v(55): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406153 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(56) " "Verilog HDL assignment warning at vericlock.v(56): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406153 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vericlock.v(160) " "Verilog HDL assignment warning at vericlock.v(160): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406155 "|vericlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_datetime " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_datetime\"" {  } { { "../Modules/vericlock.v" "debounce_datetime" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inc_tick " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inc_tick\"" {  } { { "../Modules/vericlock.v" "debounce_inc_tick" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer1hz timer1hz:timer " "Elaborating entity \"timer1hz\" for hierarchy \"timer1hz:timer\"" {  } { { "../Modules/vericlock.v" "timer" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clock_inst\"" {  } { { "../Modules/vericlock.v" "clock_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406238 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(21) " "Verilog HDL assignment warning at clock.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(22) " "Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(23) " "Verilog HDL assignment warning at clock.v(23): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(32) " "Verilog HDL assignment warning at clock.v(32): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(33) " "Verilog HDL assignment warning at clock.v(33): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(38) " "Verilog HDL assignment warning at clock.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(41) " "Verilog HDL assignment warning at clock.v(41): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(47) " "Verilog HDL assignment warning at clock.v(47): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(50) " "Verilog HDL assignment warning at clock.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock.v(54) " "Verilog HDL assignment warning at clock.v(54): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406247 "|vericlock|clock:clock_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calendar calendar:calendar_inst " "Elaborating entity \"calendar\" for hierarchy \"calendar:calendar_inst\"" {  } { { "../Modules/vericlock.v" "calendar_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406254 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calendar.v(24) " "Verilog HDL assignment warning at calendar.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406270 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calendar.v(27) " "Verilog HDL assignment warning at calendar.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406270 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(32) " "Verilog HDL assignment warning at calendar.v(32): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406270 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(38) " "Verilog HDL assignment warning at calendar.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406270 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(45) " "Verilog HDL assignment warning at calendar.v(45): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(50) " "Verilog HDL assignment warning at calendar.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(55) " "Verilog HDL assignment warning at calendar.v(55): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(60) " "Verilog HDL assignment warning at calendar.v(60): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(65) " "Verilog HDL assignment warning at calendar.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(70) " "Verilog HDL assignment warning at calendar.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(75) " "Verilog HDL assignment warning at calendar.v(75): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(80) " "Verilog HDL assignment warning at calendar.v(80): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(85) " "Verilog HDL assignment warning at calendar.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(90) " "Verilog HDL assignment warning at calendar.v(90): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(95) " "Verilog HDL assignment warning at calendar.v(95): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(106) " "Verilog HDL assignment warning at calendar.v(106): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(110) " "Verilog HDL assignment warning at calendar.v(110): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(132) " "Verilog HDL assignment warning at calendar.v(132): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(135) " "Verilog HDL assignment warning at calendar.v(135): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406271 "|vericlock|calendar:calendar_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bin2bcd_hex01 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bin2bcd_hex01\"" {  } { { "../Modules/vericlock.v" "bin2bcd_hex01" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(10) " "Verilog HDL assignment warning at bin2bcd.v(10): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406287 "|vericlock|bin2bcd:bin2bcd_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(11) " "Verilog HDL assignment warning at bin2bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711766406287 "|vericlock|bin2bcd:bin2bcd_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7led seg7led:sec_7seg_0 " "Elaborating entity \"seg7led\" for hierarchy \"seg7led:sec_7seg_0\"" {  } { { "../Modules/vericlock.v" "sec_7seg_0" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766406297 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tick_1Hz " "Found clock multiplexer tick_1Hz" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 104 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711766406671 "|vericlock|tick_1Hz"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1711766406671 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 34 -1 0 } } { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 108 -1 0 } } { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 134 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1711766407918 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1711766407918 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711766409289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Applications/CODESTUFF/EDABK_Clock/Quartus/output_files/vericlock.map.smsg " "Generated suppressed messages file /Applications/CODESTUFF/EDABK_Clock/Quartus/output_files/vericlock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766410265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711766410450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711766410450 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "522 " "Implemented 522 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711766410567 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711766410567 ""} { "Info" "ICUT_CUT_TM_LCELLS" "451 " "Implemented 451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711766410567 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711766410567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13254 " "Peak virtual memory: 13254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711766410601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 09:40:10 2024 " "Processing ended: Sat Mar 30 09:40:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711766410601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711766410601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711766410601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711766410601 ""}
