{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition " "Info: Version 7.1 Build 178 06/25/2007 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 14:41:40 2007 " "Info: Processing started: Mon Jul 30 14:41:40 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AddrDecoder -c AddrDecoder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AddrDecoder -c AddrDecoder --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "nPX_PWE " "Info: Assuming node \"nPX_PWE\" is an undefined clock" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 65 -1 0 } } { "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nPX_PWE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "nPX_PWE register register LCD_RS~reg0 LCD_DATA\[5\]~reg0 275.03 MHz Internal " "Info: Clock \"nPX_PWE\" Internal fmax is restricted to 275.03 MHz between source register \"LCD_RS~reg0\" and destination register \"LCD_DATA\[5\]~reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.128 ns + Longest register register " "Info: + Longest register to register delay is 1.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_RS~reg0 1 REG LC_X6_Y20_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y20_N5; Fanout = 2; REG Node = 'LCD_RS~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_RS~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.523 ns) + CELL(0.114 ns) 0.637 ns LCD_DATA\[5\]~434 2 COMB LC_X6_Y20_N8 1 " "Info: 2: + IC(0.523 ns) + CELL(0.114 ns) = 0.637 ns; Loc. = LC_X6_Y20_N8; Fanout = 1; COMB Node = 'LCD_DATA\[5\]~434'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.637 ns" { LCD_RS~reg0 LCD_DATA[5]~434 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 1.128 ns LCD_DATA\[5\]~reg0 3 REG LC_X6_Y20_N9 1 " "Info: 3: + IC(0.182 ns) + CELL(0.309 ns) = 1.128 ns; Loc. = LC_X6_Y20_N9; Fanout = 1; REG Node = 'LCD_DATA\[5\]~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { LCD_DATA[5]~434 LCD_DATA[5]~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.423 ns ( 37.50 % ) " "Info: Total cell delay = 0.423 ns ( 37.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.705 ns ( 62.50 % ) " "Info: Total interconnect delay = 0.705 ns ( 62.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { LCD_RS~reg0 LCD_DATA[5]~434 LCD_DATA[5]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "1.128 ns" { LCD_RS~reg0 LCD_DATA[5]~434 LCD_DATA[5]~reg0 } { 0.000ns 0.523ns 0.182ns } { 0.000ns 0.114ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nPX_PWE destination 7.779 ns + Shortest register " "Info: + Shortest clock path from clock \"nPX_PWE\" to destination register is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_PWE 1 CLK PIN_60 59 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_60; Fanout = 59; CLK Node = 'nPX_PWE'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_PWE } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.599 ns) + CELL(0.711 ns) 7.779 ns LCD_DATA\[5\]~reg0 2 REG LC_X6_Y20_N9 1 " "Info: 2: + IC(5.599 ns) + CELL(0.711 ns) = 7.779 ns; Loc. = LC_X6_Y20_N9; Fanout = 1; REG Node = 'LCD_DATA\[5\]~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { nPX_PWE LCD_DATA[5]~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.02 % ) " "Info: Total cell delay = 2.180 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.599 ns ( 71.98 % ) " "Info: Total interconnect delay = 5.599 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_DATA[5]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_DATA[5]~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nPX_PWE source 7.779 ns - Longest register " "Info: - Longest clock path from clock \"nPX_PWE\" to source register is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_PWE 1 CLK PIN_60 59 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_60; Fanout = 59; CLK Node = 'nPX_PWE'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_PWE } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.599 ns) + CELL(0.711 ns) 7.779 ns LCD_RS~reg0 2 REG LC_X6_Y20_N5 2 " "Info: 2: + IC(5.599 ns) + CELL(0.711 ns) = 7.779 ns; Loc. = LC_X6_Y20_N5; Fanout = 2; REG Node = 'LCD_RS~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { nPX_PWE LCD_RS~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.02 % ) " "Info: Total cell delay = 2.180 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.599 ns ( 71.98 % ) " "Info: Total interconnect delay = 5.599 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_RS~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_DATA[5]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_DATA[5]~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_RS~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { LCD_RS~reg0 LCD_DATA[5]~434 LCD_DATA[5]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "1.128 ns" { LCD_RS~reg0 LCD_DATA[5]~434 LCD_DATA[5]~reg0 } { 0.000ns 0.523ns 0.182ns } { 0.000ns 0.114ns 0.309ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_DATA[5]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_DATA[5]~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_RS~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_RS~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { LCD_DATA[5]~reg0 } {  } {  } "" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "DOT_ADDRESS\[2\]~reg0 nPX_CS5 nPX_PWE 6.822 ns register " "Info: tsu for register \"DOT_ADDRESS\[2\]~reg0\" (data pin = \"nPX_CS5\", clock pin = \"nPX_PWE\") is 6.822 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.573 ns + Longest pin register " "Info: + Longest pin to register delay is 14.573 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_CS5 1 PIN PIN_59 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_59; Fanout = 5; PIN Node = 'nPX_CS5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_CS5 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(8.290 ns) + CELL(0.590 ns) 10.349 ns Equal0~194 2 COMB LC_X12_Y18_N0 4 " "Info: 2: + IC(8.290 ns) + CELL(0.590 ns) = 10.349 ns; Loc. = LC_X12_Y18_N0; Fanout = 4; COMB Node = 'Equal0~194'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.880 ns" { nPX_CS5 Equal0~194 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.466 ns) + CELL(0.114 ns) 10.929 ns Equal0~198 3 COMB LC_X12_Y18_N3 10 " "Info: 3: + IC(0.466 ns) + CELL(0.114 ns) = 10.929 ns; Loc. = LC_X12_Y18_N3; Fanout = 10; COMB Node = 'Equal0~198'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { Equal0~194 Equal0~198 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 133 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.777 ns) + CELL(0.867 ns) 14.573 ns DOT_ADDRESS\[2\]~reg0 4 REG LC_X21_Y19_N3 1 " "Info: 4: + IC(2.777 ns) + CELL(0.867 ns) = 14.573 ns; Loc. = LC_X21_Y19_N3; Fanout = 1; REG Node = 'DOT_ADDRESS\[2\]~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.644 ns" { Equal0~198 DOT_ADDRESS[2]~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.040 ns ( 20.86 % ) " "Info: Total cell delay = 3.040 ns ( 20.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.533 ns ( 79.14 % ) " "Info: Total interconnect delay = 11.533 ns ( 79.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.573 ns" { nPX_CS5 Equal0~194 Equal0~198 DOT_ADDRESS[2]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "14.573 ns" { nPX_CS5 nPX_CS5~out0 Equal0~194 Equal0~198 DOT_ADDRESS[2]~reg0 } { 0.000ns 0.000ns 8.290ns 0.466ns 2.777ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nPX_PWE destination 7.788 ns - Shortest register " "Info: - Shortest clock path from clock \"nPX_PWE\" to destination register is 7.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_PWE 1 CLK PIN_60 59 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_60; Fanout = 59; CLK Node = 'nPX_PWE'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_PWE } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.608 ns) + CELL(0.711 ns) 7.788 ns DOT_ADDRESS\[2\]~reg0 2 REG LC_X21_Y19_N3 1 " "Info: 2: + IC(5.608 ns) + CELL(0.711 ns) = 7.788 ns; Loc. = LC_X21_Y19_N3; Fanout = 1; REG Node = 'DOT_ADDRESS\[2\]~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.319 ns" { nPX_PWE DOT_ADDRESS[2]~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 27.99 % ) " "Info: Total cell delay = 2.180 ns ( 27.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.608 ns ( 72.01 % ) " "Info: Total interconnect delay = 5.608 ns ( 72.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { nPX_PWE DOT_ADDRESS[2]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { nPX_PWE nPX_PWE~out0 DOT_ADDRESS[2]~reg0 } { 0.000ns 0.000ns 5.608ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.573 ns" { nPX_CS5 Equal0~194 Equal0~198 DOT_ADDRESS[2]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "14.573 ns" { nPX_CS5 nPX_CS5~out0 Equal0~194 Equal0~198 DOT_ADDRESS[2]~reg0 } { 0.000ns 0.000ns 8.290ns 0.466ns 2.777ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.867ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.788 ns" { nPX_PWE DOT_ADDRESS[2]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.788 ns" { nPX_PWE nPX_PWE~out0 DOT_ADDRESS[2]~reg0 } { 0.000ns 0.000ns 5.608ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "nPX_PWE Bbar Bbar~reg0 15.334 ns register " "Info: tco from clock \"nPX_PWE\" to destination pin \"Bbar\" through register \"Bbar~reg0\" is 15.334 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nPX_PWE source 7.779 ns + Longest register " "Info: + Longest clock path from clock \"nPX_PWE\" to source register is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_PWE 1 CLK PIN_60 59 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_60; Fanout = 59; CLK Node = 'nPX_PWE'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_PWE } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.599 ns) + CELL(0.711 ns) 7.779 ns Bbar~reg0 2 REG LC_X12_Y18_N9 1 " "Info: 2: + IC(5.599 ns) + CELL(0.711 ns) = 7.779 ns; Loc. = LC_X12_Y18_N9; Fanout = 1; REG Node = 'Bbar~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { nPX_PWE Bbar~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.02 % ) " "Info: Total cell delay = 2.180 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.599 ns ( 71.98 % ) " "Info: Total interconnect delay = 5.599 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE Bbar~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 Bbar~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.331 ns + Longest register pin " "Info: + Longest register to pin delay is 7.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Bbar~reg0 1 REG LC_X12_Y18_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y18_N9; Fanout = 1; REG Node = 'Bbar~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Bbar~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.223 ns) + CELL(2.108 ns) 7.331 ns Bbar 2 PIN PIN_115 0 " "Info: 2: + IC(5.223 ns) + CELL(2.108 ns) = 7.331 ns; Loc. = PIN_115; Fanout = 0; PIN Node = 'Bbar'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { Bbar~reg0 Bbar } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 89 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 28.75 % ) " "Info: Total cell delay = 2.108 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.223 ns ( 71.25 % ) " "Info: Total interconnect delay = 5.223 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { Bbar~reg0 Bbar } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { Bbar~reg0 Bbar } { 0.000ns 5.223ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE Bbar~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 Bbar~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.331 ns" { Bbar~reg0 Bbar } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.331 ns" { Bbar~reg0 Bbar } { 0.000ns 5.223ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "nPX_CS5 CX_D\[4\] 18.022 ns Longest " "Info: Longest tpd from source pin \"nPX_CS5\" to destination pin \"CX_D\[4\]\" is 18.022 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_CS5 1 PIN PIN_59 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_59; Fanout = 5; PIN Node = 'nPX_CS5'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_CS5 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.877 ns) + CELL(0.442 ns) 9.788 ns CX_D\[15\]~364 2 COMB LC_X13_Y18_N0 10 " "Info: 2: + IC(7.877 ns) + CELL(0.442 ns) = 9.788 ns; Loc. = LC_X13_Y18_N0; Fanout = 10; COMB Node = 'CX_D\[15\]~364'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "8.319 ns" { nPX_CS5 CX_D[15]~364 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(0.442 ns) 12.660 ns CX_D\[4\]~379 3 COMB LC_X20_Y16_N9 1 " "Info: 3: + IC(2.430 ns) + CELL(0.442 ns) = 12.660 ns; Loc. = LC_X20_Y16_N9; Fanout = 1; COMB Node = 'CX_D\[4\]~379'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { CX_D[15]~364 CX_D[4]~379 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.238 ns) + CELL(2.124 ns) 18.022 ns CX_D\[4\] 4 PIN PIN_11 0 " "Info: 4: + IC(3.238 ns) + CELL(2.124 ns) = 18.022 ns; Loc. = PIN_11; Fanout = 0; PIN Node = 'CX_D\[4\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.362 ns" { CX_D[4]~379 CX_D[4] } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.477 ns ( 24.84 % ) " "Info: Total cell delay = 4.477 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.545 ns ( 75.16 % ) " "Info: Total interconnect delay = 13.545 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "18.022 ns" { nPX_CS5 CX_D[15]~364 CX_D[4]~379 CX_D[4] } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "18.022 ns" { nPX_CS5 nPX_CS5~out0 CX_D[15]~364 CX_D[4]~379 CX_D[4] } { 0.000ns 0.000ns 7.877ns 2.430ns 3.238ns } { 0.000ns 1.469ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "LCD_DATA\[6\]~reg0 CX_D\[6\] nPX_PWE 0.423 ns register " "Info: th for register \"LCD_DATA\[6\]~reg0\" (data pin = \"CX_D\[6\]\", clock pin = \"nPX_PWE\") is 0.423 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "nPX_PWE destination 7.779 ns + Longest register " "Info: + Longest clock path from clock \"nPX_PWE\" to destination register is 7.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns nPX_PWE 1 CLK PIN_60 59 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_60; Fanout = 59; CLK Node = 'nPX_PWE'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nPX_PWE } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.599 ns) + CELL(0.711 ns) 7.779 ns LCD_DATA\[6\]~reg0 2 REG LC_X6_Y20_N0 1 " "Info: 2: + IC(5.599 ns) + CELL(0.711 ns) = 7.779 ns; Loc. = LC_X6_Y20_N0; Fanout = 1; REG Node = 'LCD_DATA\[6\]~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.310 ns" { nPX_PWE LCD_DATA[6]~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 28.02 % ) " "Info: Total cell delay = 2.180 ns ( 28.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.599 ns ( 71.98 % ) " "Info: Total interconnect delay = 5.599 ns ( 71.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_DATA[6]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_DATA[6]~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.371 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.371 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CX_D\[6\] 1 PIN PIN_15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_15; Fanout = 1; PIN Node = 'CX_D\[6\]'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CX_D[6] } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CX_D\[6\]~37 2 COMB IOC_X0_Y16_N1 6 " "Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X0_Y16_N1; Fanout = 6; COMB Node = 'CX_D\[6\]~37'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { CX_D[6] CX_D[6]~37 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.787 ns) + CELL(0.115 ns) 7.371 ns LCD_DATA\[6\]~reg0 3 REG LC_X6_Y20_N0 1 " "Info: 3: + IC(5.787 ns) + CELL(0.115 ns) = 7.371 ns; Loc. = LC_X6_Y20_N0; Fanout = 1; REG Node = 'LCD_DATA\[6\]~reg0'" {  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.902 ns" { CX_D[6]~37 LCD_DATA[6]~reg0 } "NODE_NAME" } } { "AddrDecoder.v" "" { Text "D:/20060730_LCD실습/LCD(실습)/HDL(완성본)/AddrDecoder.v" 151 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 21.49 % ) " "Info: Total cell delay = 1.584 ns ( 21.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.787 ns ( 78.51 % ) " "Info: Total interconnect delay = 5.787 ns ( 78.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.371 ns" { CX_D[6] CX_D[6]~37 LCD_DATA[6]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.371 ns" { CX_D[6] CX_D[6]~37 LCD_DATA[6]~reg0 } { 0.000ns 0.000ns 5.787ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.779 ns" { nPX_PWE LCD_DATA[6]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.779 ns" { nPX_PWE nPX_PWE~out0 LCD_DATA[6]~reg0 } { 0.000ns 0.000ns 5.599ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71sp1/quartus/bin/TimingClosureFloorplan.fld" "" "7.371 ns" { CX_D[6] CX_D[6]~37 LCD_DATA[6]~reg0 } "NODE_NAME" } } { "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71sp1/quartus/bin/Technology_Viewer.qrui" "7.371 ns" { CX_D[6] CX_D[6]~37 LCD_DATA[6]~reg0 } { 0.000ns 0.000ns 5.787ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "107 " "Info: Allocated 107 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 14:41:41 2007 " "Info: Processing ended: Mon Jul 30 14:41:41 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
