

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:38:29 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.340 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        8|        8| 40.000 ns | 40.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                          |                               |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                 Instance                 |             Module            |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        |grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421  |sin_lut_ap_fixed_14_6_5_3_0_s  |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
        +------------------------------------------+-------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.35>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_V_read = call i224 @_ssdm_op_Read.ap_vld.i224P(i224* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 10 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_s = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 28, i32 41)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_Val2_11 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 42, i32 55)" [firmware/myproject.cpp:50]   --->   Operation 12 'partselect' 'p_Val2_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i14 %p_Val2_11 to i22" [firmware/myproject.cpp:53]   --->   Operation 13 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i14 %p_Val2_11 to i15" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 196, i32 209)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln727 = sext i14 %p_Val2_1 to i22" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_1, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 17 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.49ns) (grouped into DSP with root node ret_V_31)   --->   "%mul_ln1193 = mul i22 -159, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 18 'mul' 'mul_ln1193' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_31 = add i22 %mul_ln1193, %lhs_V_1" [firmware/myproject.cpp:50]   --->   Operation 19 'add' 'ret_V_31' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_31, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 56, i32 69)" [firmware/myproject.cpp:50]   --->   Operation 21 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i14 @_ssdm_op_PartSelect.i14.i224.i32.i32(i224 %x_V_read, i32 210, i32 223)" [firmware/myproject.cpp:50]   --->   Operation 22 'partselect' 'p_Val2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_7 = call i13 @_ssdm_op_PartSelect.i13.i224.i32.i32(i224 %x_V_read, i32 42, i32 54)" [firmware/myproject.cpp:51]   --->   Operation 23 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_7, i9 0)" [firmware/myproject.cpp:51]   --->   Operation 24 'bitconcatenate' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.82ns)   --->   "%add_ln1192_7 = add i22 -13568, %trunc_ln4" [firmware/myproject.cpp:51]   --->   Operation 25 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_7, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 26 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [4/4] (2.53ns)   --->   "%p_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 27 'call' 'p_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_V_11 = sext i14 %p_Val2_1 to i28" [firmware/myproject.cpp:52]   --->   Operation 28 'sext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i14 %p_Val2_1 to i15" [firmware/myproject.cpp:52]   --->   Operation 29 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%sub_ln1193 = sub i15 %lhs_V_5, %sext_ln1265" [firmware/myproject.cpp:52]   --->   Operation 30 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into DSP with root node ret_V_16)   --->   "%sext_ln1193_1 = sext i15 %sub_ln1193 to i23" [firmware/myproject.cpp:52]   --->   Operation 31 'sext' 'sext_ln1193_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.49ns) (grouped into DSP with root node ret_V_16)   --->   "%ret_V_40 = mul i23 163, %sext_ln1193_1" [firmware/myproject.cpp:52]   --->   Operation 32 'mul' 'ret_V_40' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_16 = add i23 65536, %ret_V_40" [firmware/myproject.cpp:52]   --->   Operation 33 'add' 'ret_V_16' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_12 = mul i28 %r_V_11, %r_V_11" [firmware/myproject.cpp:53]   --->   Operation 34 'mul' 'r_V_12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i22 -111104, %trunc_ln4" [firmware/myproject.cpp:54]   --->   Operation 35 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_28 = add i22 %lhs_V_1, %add_ln1192_30" [firmware/myproject.cpp:54]   --->   Operation 36 'add' 'add_ln1192_28' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %add_ln1192_28, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 37 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [4/4] (2.53ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 38 'call' 'p_2' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 39 [1/1] (0.49ns) (grouped into DSP with root node ret_V_26)   --->   "%mul_ln703_1 = mul i22 238, %sext_ln727" [firmware/myproject.cpp:54]   --->   Operation 39 'mul' 'mul_ln703_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 40 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_26 = add i22 65536, %mul_ln703_1" [firmware/myproject.cpp:54]   --->   Operation 40 'add' 'ret_V_26' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 4.33>
ST_2 : Operation 41 [4/4] (2.53ns)   --->   "%p_s = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 41 'call' 'p_s' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%r_V_3 = sext i14 %p_Val2_2 to i28" [firmware/myproject.cpp:50]   --->   Operation 42 'sext' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i28 %r_V_3, %r_V_3" [firmware/myproject.cpp:50]   --->   Operation 43 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i14 %p_Val2_s to i22" [firmware/myproject.cpp:52]   --->   Operation 44 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_6 = mul i22 %sext_ln728_1, %sext_ln728_1" [firmware/myproject.cpp:51]   --->   Operation 45 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [3/4] (4.33ns)   --->   "%p_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 46 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i23 %ret_V_16 to i46" [firmware/myproject.cpp:52]   --->   Operation 47 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.56ns)   --->   "%mul_ln1118 = mul i46 %sext_ln1118_11, %sext_ln1118_11" [firmware/myproject.cpp:52]   --->   Operation 48 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.56> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i28 %r_V_12 to i30" [firmware/myproject.cpp:53]   --->   Operation 49 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_2 = mul i30 840, %sext_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 50 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700_3 = mul i22 840, %sext_ln727" [firmware/myproject.cpp:53]   --->   Operation 51 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln1 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln700_3, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 52 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i30 %mul_ln700_2, %shl_ln1" [firmware/myproject.cpp:53]   --->   Operation 53 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_4 = mul i22 1680, %sext_ln728" [firmware/myproject.cpp:53]   --->   Operation 54 'mul' 'mul_ln728_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_5 = call i30 @_ssdm_op_BitConcatenate.i30.i22.i8(i22 %mul_ln728_4, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 55 'bitconcatenate' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.72ns) (root node of TernaryAdder)   --->   "%ret_V_42 = add i30 %add_ln700, %rhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 56 'add' 'ret_V_42' <Predicate = true> <Delay = 0.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_42, i32 16, i32 29)" [firmware/myproject.cpp:53]   --->   Operation 57 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [3/4] (4.33ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 58 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i22 %ret_V_26 to i44" [firmware/myproject.cpp:54]   --->   Operation 59 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.51ns)   --->   "%mul_ln1118_5 = mul i44 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:54]   --->   Operation 60 'mul' 'mul_ln1118_5' <Predicate = true> <Delay = 2.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.49ns) (grouped into DSP with root node ret_V_47)   --->   "%mul_ln1192_8 = mul i22 %sext_ln728, %sext_ln728" [firmware/myproject.cpp:54]   --->   Operation 61 'mul' 'mul_ln1192_8' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_47 = add i22 -33792, %mul_ln1192_8" [firmware/myproject.cpp:54]   --->   Operation 62 'add' 'ret_V_47' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_47, i32 8, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 63 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.33>
ST_3 : Operation 64 [3/4] (4.33ns)   --->   "%p_s = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 64 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i14 %p_Val2_s to i30" [firmware/myproject.cpp:50]   --->   Operation 65 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i28 %r_V_4 to i30" [firmware/myproject.cpp:50]   --->   Operation 66 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i30 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 67 'mul' 'mul_ln1192' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i30 @_ssdm_op_BitConcatenate.i30.i14.i16(i14 %p_Val2_3, i16 0)" [firmware/myproject.cpp:50]   --->   Operation 68 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.86ns)   --->   "%ret_V_32 = add i30 %mul_ln1192, %lhs_V_2" [firmware/myproject.cpp:50]   --->   Operation 69 'add' 'ret_V_32' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i14 @_ssdm_op_PartSelect.i14.i30.i32.i32(i30 %ret_V_32, i32 16, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 70 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [4/4] (2.53ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 71 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_3, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 72 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.82ns)   --->   "%add_ln1192_8 = add i22 %mul_ln1192_6, %lhs_V_3" [firmware/myproject.cpp:51]   --->   Operation 73 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_11, i8 0)" [firmware/myproject.cpp:51]   --->   Operation 74 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192 = sub i22 %add_ln1192_8, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 75 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i22 -101888, %sub_ln1192" [firmware/myproject.cpp:51]   --->   Operation 76 'add' 'ret_V_36' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_36, i32 8, i32 21)" [firmware/myproject.cpp:51]   --->   Operation 77 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [4/4] (2.53ns)   --->   "%p_Val2_s_28 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 78 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [2/4] (4.33ns)   --->   "%p_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 79 'call' 'p_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 80 [4/4] (2.53ns)   --->   "%p_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 80 'call' 'p_6' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [1/1] (0.82ns)   --->   "%ret_V_39 = add i22 -72448, %mul_ln1192_6" [firmware/myproject.cpp:52]   --->   Operation 81 'add' 'ret_V_39' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_39, i32 8, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 82 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [4/4] (2.53ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 83 'call' 'p_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 84 [1/1] (3.75ns)   --->   "%r_V_22 = mul i46 627, %mul_ln1118" [firmware/myproject.cpp:52]   --->   Operation 84 'mul' 'r_V_22' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %r_V_22, i32 32, i32 45)" [firmware/myproject.cpp:52]   --->   Operation 85 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.76ns)   --->   "%add_ln703 = add i14 -179, %p_Val2_11" [firmware/myproject.cpp:53]   --->   Operation 86 'add' 'add_ln703' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [4/4] (2.53ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 87 'call' 'p_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 88 [4/4] (2.53ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 88 'call' 'p_1' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 89 [1/1] (0.76ns)   --->   "%add_ln703_1 = add i14 %p_Val2_3, %p_Val2_11" [firmware/myproject.cpp:53]   --->   Operation 89 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [4/4] (2.53ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 90 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 91 [2/4] (4.33ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 91 'call' 'p_2' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i44 %mul_ln1118_5 to i46" [firmware/myproject.cpp:54]   --->   Operation 92 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (3.68ns)   --->   "%r_V_27 = mul i46 1175, %sext_ln1118_17" [firmware/myproject.cpp:54]   --->   Operation 93 'mul' 'r_V_27' <Predicate = true> <Delay = 3.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %r_V_27, i32 32, i32 45)" [firmware/myproject.cpp:54]   --->   Operation 94 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [4/4] (2.53ns)   --->   "%p_Val2_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 95 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 96 [2/4] (4.33ns)   --->   "%p_s = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 96 'call' 'p_s' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 97 [4/4] (2.53ns)   --->   "%p_Val2_4 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 97 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 98 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_2 = mul i22 199, %sext_ln728_1" [firmware/myproject.cpp:50]   --->   Operation 98 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [3/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 99 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 100 [3/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 100 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 101 [1/4] (2.86ns)   --->   "%p_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_5)" [firmware/myproject.cpp:51]   --->   Operation 101 'call' 'p_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [3/4] (4.33ns)   --->   "%p_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 102 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [3/4] (4.33ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 103 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [4/4] (2.53ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 104 'call' 'p_8' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 105 [3/4] (4.33ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 105 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 106 [3/4] (4.33ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 106 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 107 [3/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 107 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i20 @_ssdm_op_BitConcatenate.i20.i14.i6(i14 %p_Val2_3, i6 0)" [firmware/myproject.cpp:54]   --->   Operation 108 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i20 %shl_ln1118_3 to i21" [firmware/myproject.cpp:54]   --->   Operation 109 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %p_Val2_3, i2 0)" [firmware/myproject.cpp:54]   --->   Operation 110 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i16 %shl_ln1118_4 to i21" [firmware/myproject.cpp:54]   --->   Operation 111 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.80ns)   --->   "%r_V_24 = sub i21 %sext_ln1118_13, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 112 'sub' 'r_V_24' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i13 @_ssdm_op_PartSelect.i13.i21.i32.i32(i21 %r_V_24, i32 8, i32 20)" [firmware/myproject.cpp:54]   --->   Operation 113 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i13 %trunc_ln708_11 to i14" [firmware/myproject.cpp:54]   --->   Operation 114 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [4/4] (2.53ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 115 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 116 [1/4] (2.86ns)   --->   "%p_2 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_12)" [firmware/myproject.cpp:54]   --->   Operation 116 'call' 'p_2' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 117 [4/4] (2.53ns)   --->   "%p_Val2_10 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 117 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 118 [3/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 118 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 119 [1/4] (2.86ns)   --->   "%p_s = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln)" [firmware/myproject.cpp:50]   --->   Operation 119 'call' 'p_s' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 120 [3/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 120 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i14 %p_Val2_3 to i22" [firmware/myproject.cpp:50]   --->   Operation 121 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.49ns) (grouped into DSP with root node add_ln1192_4)   --->   "%mul_ln1192_1 = mul i22 -199, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 122 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 123 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln1192_4 = add i22 %mul_ln1192_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 123 'add' 'add_ln1192_4' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 124 [1/1] (0.82ns)   --->   "%ret_V_34 = add i22 50432, %add_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 124 'add' 'ret_V_34' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V_34, i32 8, i32 21)" [firmware/myproject.cpp:50]   --->   Operation 125 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [2/4] (4.33ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 126 'call' 'p_Val2_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 127 [2/4] (4.33ns)   --->   "%p_Val2_s_28 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 127 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 128 [2/4] (4.33ns)   --->   "%p_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 128 'call' 'p_6' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 129 [2/4] (4.33ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 129 'call' 'p_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 130 [3/4] (4.33ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 130 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 131 [2/4] (4.33ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 131 'call' 'p_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 132 [2/4] (4.33ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 132 'call' 'p_1' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 133 [2/4] (4.33ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 133 'call' 'p_Val2_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 134 [3/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 134 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 135 [3/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 135 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 136 [2/4] (4.33ns)   --->   "%p_Val2_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 136 'call' 'p_Val2_7' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 137 [1/1] (0.76ns)   --->   "%add_ln703_2 = add i14 377, %p_Val2_1" [firmware/myproject.cpp:54]   --->   Operation 137 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [4/4] (2.53ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 138 'call' 'p_0' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [firmware/myproject.cpp:50]   --->   Operation 139 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%ret_V = add nsw i15 -236, %lhs_V" [firmware/myproject.cpp:50]   --->   Operation 140 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into DSP with root node r_V_1)   --->   "%r_V = sext i15 %ret_V to i30" [firmware/myproject.cpp:50]   --->   Operation 141 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_1 = mul i30 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 142 'mul' 'r_V_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i30 %r_V_1 to i33" [firmware/myproject.cpp:50]   --->   Operation 143 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln1193 = trunc i30 %r_V_1 to i28" [firmware/myproject.cpp:50]   --->   Operation 144 'trunc' 'trunc_ln1193' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl = call i33 @_ssdm_op_BitConcatenate.i33.i28.i5(i28 %trunc_ln1193, i5 0)" [firmware/myproject.cpp:50]   --->   Operation 145 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1193_1 = sub i33 %sext_ln1118, %p_shl" [firmware/myproject.cpp:50]   --->   Operation 146 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 147 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_1 = add i33 7274496, %sub_ln1193_1" [firmware/myproject.cpp:50]   --->   Operation 147 'add' 'ret_V_1' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i10 %p_s to i20" [firmware/myproject.cpp:50]   --->   Operation 148 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_18 = mul i20 %sext_ln1116, %sext_ln1116" [firmware/myproject.cpp:50]   --->   Operation 149 'mul' 'r_V_18' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 150 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i20 -8448, %r_V_18" [firmware/myproject.cpp:50]   --->   Operation 150 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 151 [2/4] (4.33ns)   --->   "%p_Val2_4 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 151 'call' 'p_Val2_4' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 152 [4/4] (2.53ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 152 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 153 [1/4] (2.86ns)   --->   "%p_Val2_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_s)" [firmware/myproject.cpp:51]   --->   Operation 153 'call' 'p_Val2_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 154 [1/4] (2.86ns)   --->   "%p_Val2_s_28 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_4)" [firmware/myproject.cpp:51]   --->   Operation 154 'call' 'p_Val2_s_28' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %p_Val2_3 to i23" [firmware/myproject.cpp:51]   --->   Operation 155 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%r_V_19 = call i17 @_ssdm_op_BitConcatenate.i17.i14.i3(i14 %p_Val2_3, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 156 'bitconcatenate' 'r_V_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i17 %r_V_19 to i20" [firmware/myproject.cpp:51]   --->   Operation 157 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i10 %p_5 to i18" [firmware/myproject.cpp:51]   --->   Operation 158 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%mul_ln703 = mul i18 77, %sext_ln703_3" [firmware/myproject.cpp:51]   --->   Operation 159 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i17 %r_V_19 to i18" [firmware/myproject.cpp:51]   --->   Operation 160 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i18 %sext_ln1192_5, %mul_ln703" [firmware/myproject.cpp:51]   --->   Operation 161 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 162 [1/4] (2.86ns)   --->   "%p_6 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %p_Val2_1)" [firmware/myproject.cpp:51]   --->   Operation 162 'call' 'p_6' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i14 %p_Val2_1 to i21" [firmware/myproject.cpp:52]   --->   Operation 163 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_7 = mul i23 137, %sext_ln1118_2" [firmware/myproject.cpp:52]   --->   Operation 164 'mul' 'r_V_7' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln = call i19 @_ssdm_op_BitConcatenate.i19.i14.i5(i14 %p_Val2_3, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 165 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i19 %shl_ln to i20" [firmware/myproject.cpp:52]   --->   Operation 166 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_20 = sub i20 %sext_ln1118_5, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 167 'sub' 'r_V_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 168 [1/4] (2.86ns)   --->   "%p_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_7)" [firmware/myproject.cpp:52]   --->   Operation 168 'call' 'p_7' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %p_7, i5 0)" [firmware/myproject.cpp:52]   --->   Operation 169 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i15 %tmp_9 to i16" [firmware/myproject.cpp:52]   --->   Operation 170 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_s = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_7, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 171 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i13 %tmp_s to i16" [firmware/myproject.cpp:52]   --->   Operation 172 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.77ns)   --->   "%r_V_21 = sub i16 %sext_ln1118_6, %sext_ln1118_7" [firmware/myproject.cpp:52]   --->   Operation 173 'sub' 'r_V_21' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i16 %r_V_21 to i20" [firmware/myproject.cpp:52]   --->   Operation 174 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln1192_12 = add i20 %r_V_20, %sext_ln1118_8" [firmware/myproject.cpp:52]   --->   Operation 175 'add' 'add_ln1192_12' <Predicate = true> <Delay = 0.68> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 176 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728 = mul i21 -70, %sext_ln1118_4" [firmware/myproject.cpp:52]   --->   Operation 176 'mul' 'mul_ln728' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 177 [2/4] (4.33ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 177 'call' 'p_8' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [1/4] (2.86ns)   --->   "%p_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703)" [firmware/myproject.cpp:53]   --->   Operation 178 'call' 'p_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 179 [1/4] (2.86ns)   --->   "%p_1 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_s)" [firmware/myproject.cpp:53]   --->   Operation 179 'call' 'p_1' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i14 %p_Val2_3 to i15" [firmware/myproject.cpp:53]   --->   Operation 180 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (0.76ns)   --->   "%ret_V_43 = add nsw i15 %lhs_V_5, %rhs_V_6" [firmware/myproject.cpp:53]   --->   Operation 181 'add' 'ret_V_43' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/4] (2.86ns)   --->   "%p_Val2_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_1)" [firmware/myproject.cpp:53]   --->   Operation 182 'call' 'p_Val2_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 183 [2/4] (4.33ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 183 'call' 'p_Val2_9' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 184 [2/4] (4.33ns)   --->   "%p_Val2_10 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 184 'call' 'p_Val2_10' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 185 [1/4] (2.86ns)   --->   "%p_Val2_7 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 185 'call' 'p_Val2_7' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 186 [3/4] (4.33ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 186 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i33 %ret_V_1 to i52" [firmware/myproject.cpp:50]   --->   Operation 187 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i20 %ret_V_3 to i52" [firmware/myproject.cpp:50]   --->   Operation 188 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (3.14ns)   --->   "%mul_ln700 = mul i52 %sext_ln700_1, %sext_ln700" [firmware/myproject.cpp:50]   --->   Operation 189 'mul' 'mul_ln700' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/4] (2.86ns)   --->   "%p_Val2_4 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_1)" [firmware/myproject.cpp:50]   --->   Operation 190 'call' 'p_Val2_4' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 191 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i14 %p_Val2_2 to i15" [firmware/myproject.cpp:50]   --->   Operation 191 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i10 %p_Val2_4 to i15" [firmware/myproject.cpp:50]   --->   Operation 192 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_33 = sub i15 %sext_ln1192_3, %sext_ln1192_2" [firmware/myproject.cpp:50]   --->   Operation 193 'sub' 'ret_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 194 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i15 1001, %ret_V_33" [firmware/myproject.cpp:50]   --->   Operation 194 'add' 'add_ln1192' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 195 [3/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 195 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i10 %p_Val2_6 to i11" [firmware/myproject.cpp:51]   --->   Operation 196 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns) (grouped into DSP with root node r_V_5)   --->   "%ret_V_8 = add i11 -352, %sext_ln703" [firmware/myproject.cpp:51]   --->   Operation 197 'add' 'ret_V_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i10 %p_Val2_s_28 to i11" [firmware/myproject.cpp:51]   --->   Operation 198 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.72ns)   --->   "%ret_V_10 = add i11 -237, %sext_ln703_1" [firmware/myproject.cpp:51]   --->   Operation 199 'add' 'ret_V_10' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns) (grouped into DSP with root node r_V_5)   --->   "%sext_ln1116_2 = sext i11 %ret_V_8 to i22" [firmware/myproject.cpp:51]   --->   Operation 200 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i11 %ret_V_10 to i22" [firmware/myproject.cpp:51]   --->   Operation 201 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_5 = mul i22 %sext_ln1116_2, %sext_ln1118_1" [firmware/myproject.cpp:51]   --->   Operation 202 'mul' 'r_V_5' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i23 %r_V_7 to i38" [firmware/myproject.cpp:52]   --->   Operation 203 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i20 %add_ln1192_12 to i38" [firmware/myproject.cpp:52]   --->   Operation 204 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (2.56ns)   --->   "%mul_ln1192_5 = mul i38 %sext_ln1192_9, %sext_ln1192_10" [firmware/myproject.cpp:52]   --->   Operation 205 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 2.56> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i37 @_ssdm_op_BitConcatenate.i37.i21.i16(i21 %mul_ln728, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 206 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i37 %lhs_V_4 to i38" [firmware/myproject.cpp:52]   --->   Operation 207 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.94ns)   --->   "%sub_ln1192_1 = sub i38 %sext_ln1192_11, %mul_ln1192_5" [firmware/myproject.cpp:52]   --->   Operation 208 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 209 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln728_1 = mul i22 141, %sext_ln728_1" [firmware/myproject.cpp:52]   --->   Operation 209 'mul' 'mul_ln728_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i38 @_ssdm_op_BitConcatenate.i38.i22.i16(i22 %mul_ln728_1, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 210 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i38 %sub_ln1192_1, %rhs_V_2" [firmware/myproject.cpp:52]   --->   Operation 211 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i10 %p_6 to i20" [firmware/myproject.cpp:52]   --->   Operation 212 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i10 %p_6 to i19" [firmware/myproject.cpp:52]   --->   Operation 213 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (1.70ns)   --->   "%mul_ln728_2 = mul i19 138, %sext_ln728_3" [firmware/myproject.cpp:52]   --->   Operation 214 'mul' 'mul_ln728_2' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%tmp = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %mul_ln728_2, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 215 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i35 %tmp to i38" [firmware/myproject.cpp:52]   --->   Operation 216 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i38 %add_ln1192_16, %rhs_V_3" [firmware/myproject.cpp:52]   --->   Operation 217 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 218 [1/4] (2.86ns)   --->   "%p_8 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_8)" [firmware/myproject.cpp:52]   --->   Operation 218 'call' 'p_8' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i10 %p_9 to i11" [firmware/myproject.cpp:53]   --->   Operation 219 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i10 %p_1 to i11" [firmware/myproject.cpp:53]   --->   Operation 220 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%add_ln1192_22 = add i11 %sext_ln1116_5, %sext_ln1192_15" [firmware/myproject.cpp:53]   --->   Operation 221 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node ret_V_19)   --->   "%sext_ln1192_17 = sext i11 %add_ln1192_22 to i17" [firmware/myproject.cpp:53]   --->   Operation 222 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 223 [1/1] (0.49ns) (grouped into DSP with root node ret_V_19)   --->   "%mul_ln1192_11 = mul i17 45, %sext_ln1192_17" [firmware/myproject.cpp:53]   --->   Operation 223 'mul' 'mul_ln1192_11' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 224 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_19 = add i17 -1280, %mul_ln1192_11" [firmware/myproject.cpp:53]   --->   Operation 224 'add' 'ret_V_19' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 225 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%r_V_23 = mul i20 %sext_ln1118_9, %sext_ln1118_9" [firmware/myproject.cpp:53]   --->   Operation 225 'mul' 'r_V_23' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 226 [1/1] (0.00ns) (grouped into DSP with root node ret_V_44)   --->   "%sext_ln1118_12 = sext i20 %r_V_23 to i24" [firmware/myproject.cpp:53]   --->   Operation 226 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 227 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %ret_V_43, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 227 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln728_7 = sext i23 %lhs_V_6 to i24" [firmware/myproject.cpp:53]   --->   Operation 228 'sext' 'sext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 229 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i24 %sext_ln1118_12, %sext_ln728_7" [firmware/myproject.cpp:53]   --->   Operation 229 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %p_Val2_8, i8 0)" [firmware/myproject.cpp:53]   --->   Operation 230 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1192_18 = sext i18 %tmp_1 to i24" [firmware/myproject.cpp:53]   --->   Operation 231 'sext' 'sext_ln1192_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_45 = add i24 %ret_V_44, %sext_ln1192_18" [firmware/myproject.cpp:53]   --->   Operation 232 'add' 'ret_V_45' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 233 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%ret_V_23 = add i24 -243712, %ret_V_45" [firmware/myproject.cpp:53]   --->   Operation 233 'add' 'ret_V_23' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 234 [1/4] (2.86ns)   --->   "%p_Val2_9 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %sext_ln708)" [firmware/myproject.cpp:54]   --->   Operation 234 'call' 'p_Val2_9' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 235 [1/4] (2.86ns)   --->   "%p_Val2_10 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_13)" [firmware/myproject.cpp:54]   --->   Operation 235 'call' 'p_Val2_10' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i10 %p_Val2_10 to i11" [firmware/myproject.cpp:54]   --->   Operation 236 'sext' 'sext_ln703_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i10 %p_Val2_7 to i11" [firmware/myproject.cpp:54]   --->   Operation 237 'sext' 'sext_ln703_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.72ns)   --->   "%ret_V_48 = sub i11 %sext_ln703_5, %sext_ln703_6" [firmware/myproject.cpp:54]   --->   Operation 238 'sub' 'ret_V_48' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/4] (4.33ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 239 'call' 'p_0' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln700_4 = sext i52 %mul_ln700 to i54" [firmware/myproject.cpp:50]   --->   Operation 240 'sext' 'sext_ln700_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i15 %add_ln1192 to i54" [firmware/myproject.cpp:50]   --->   Operation 241 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (3.75ns)   --->   "%mul_ln700_1 = mul i54 %sext_ln700_2, %sext_ln700_4" [firmware/myproject.cpp:50]   --->   Operation 242 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.75> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 243 [2/4] (4.33ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 243 'call' 'p_Val2_5' <Predicate = true> <Delay = 4.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 244 [1/1] (0.79ns)   --->   "%ret_V_12 = add i18 -5376, %ret_V_37" [firmware/myproject.cpp:51]   --->   Operation 244 'add' 'ret_V_12' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i22 %r_V_5 to i42" [firmware/myproject.cpp:51]   --->   Operation 245 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i18 %ret_V_12 to i42" [firmware/myproject.cpp:51]   --->   Operation 246 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_3 = mul i42 %sext_ln1192_6, %sext_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 247 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln728_5 = sext i10 %p_8 to i19" [firmware/myproject.cpp:52]   --->   Operation 248 'sext' 'sext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 249 [1/1] (1.70ns)   --->   "%mul_ln728_3 = mul i19 138, %sext_ln728_5" [firmware/myproject.cpp:52]   --->   Operation 249 'mul' 'mul_ln728_3' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_10 = call i35 @_ssdm_op_BitConcatenate.i35.i19.i16(i19 %mul_ln728_3, i16 0)" [firmware/myproject.cpp:52]   --->   Operation 250 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 251 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i35 %tmp_10 to i38" [firmware/myproject.cpp:52]   --->   Operation 251 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_19 = add i38 %add_ln1192_17, %rhs_V_4" [firmware/myproject.cpp:52]   --->   Operation 252 'add' 'add_ln1192_19' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 253 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%ret_V_41 = add i38 -2818572288, %add_ln1192_19" [firmware/myproject.cpp:52]   --->   Operation 253 'add' 'ret_V_41' <Predicate = true> <Delay = 0.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_41, i32 24, i32 37)" [firmware/myproject.cpp:52]   --->   Operation 254 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i17 %ret_V_19 to i38" [firmware/myproject.cpp:53]   --->   Operation 255 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i24 %ret_V_23 to i38" [firmware/myproject.cpp:53]   --->   Operation 256 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 257 [1/1] (0.49ns) (grouped into DSP with root node ret_V_46)   --->   "%mul_ln1192_7 = mul i38 %sext_ln1192_12, %sext_ln1192_13" [firmware/myproject.cpp:53]   --->   Operation 257 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 258 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_46 = add i38 -4076863488, %mul_ln1192_7" [firmware/myproject.cpp:53]   --->   Operation 258 'add' 'ret_V_46' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_46, i32 24, i32 37)" [firmware/myproject.cpp:53]   --->   Operation 259 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1253 = sext i10 %p_Val2_9 to i11" [firmware/myproject.cpp:54]   --->   Operation 260 'sext' 'sext_ln1253' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 261 [1/1] (0.72ns)   --->   "%r_V_25 = sub i11 0, %sext_ln1253" [firmware/myproject.cpp:54]   --->   Operation 261 'sub' 'r_V_25' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i10 %p_2 to i20" [firmware/myproject.cpp:54]   --->   Operation 262 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 263 [1/1] (1.70ns)   --->   "%r_V_26 = mul i20 %sext_ln1116_3, %sext_ln1116_3" [firmware/myproject.cpp:54]   --->   Operation 263 'mul' 'r_V_26' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i20 %r_V_26 to i21" [firmware/myproject.cpp:54]   --->   Operation 264 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_11 = call i19 @_ssdm_op_BitConcatenate.i19.i11.i8(i11 %r_V_25, i8 0)" [firmware/myproject.cpp:54]   --->   Operation 265 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln700_5 = sext i19 %tmp_11 to i21" [firmware/myproject.cpp:54]   --->   Operation 266 'sext' 'sext_ln700_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%ret_V_25 = add i21 %sext_ln1118_15, %sext_ln700_5" [firmware/myproject.cpp:54]   --->   Operation 267 'add' 'ret_V_25' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i11 %ret_V_48 to i12" [firmware/myproject.cpp:54]   --->   Operation 268 'sext' 'sext_ln703_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 269 [1/1] (0.73ns)   --->   "%ret_V_29 = add i12 58, %sext_ln703_7" [firmware/myproject.cpp:54]   --->   Operation 269 'add' 'ret_V_29' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/1] (0.00ns) (grouped into DSP with root node mul_ln1192_9)   --->   "%sext_ln1192_19 = sext i21 %ret_V_25 to i33" [firmware/myproject.cpp:54]   --->   Operation 270 'sext' 'sext_ln1192_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_20 = sext i12 %ret_V_29 to i33" [firmware/myproject.cpp:54]   --->   Operation 271 'sext' 'sext_ln1192_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 272 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1192_9 = mul i33 %sext_ln1192_20, %sext_ln1192_19" [firmware/myproject.cpp:54]   --->   Operation 272 'mul' 'mul_ln1192_9' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 273 [1/4] (2.86ns)   --->   "%p_0 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %add_ln703_2)" [firmware/myproject.cpp:54]   --->   Operation 273 'call' 'p_0' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_4_V), !map !197"   --->   Operation 274 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_3_V), !map !203"   --->   Operation 275 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_2_V), !map !209"   --->   Operation 276 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_1_V), !map !215"   --->   Operation 277 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i14* %y_0_V), !map !221"   --->   Operation 278 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i224* %x_V), !map !227"   --->   Operation 279 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 280 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i224* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 281 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %y_0_V, i14* %y_1_V, i14* %y_2_V, i14* %y_3_V, i14* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 282 'specinterface' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 283 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/4] (2.86ns)   --->   "%p_Val2_5 = call fastcc i10 @"sin_lut<ap_fixed<14, 6, 5, 3, 0> >"(i14 %trunc_ln708_2)" [firmware/myproject.cpp:50]   --->   Operation 284 'call' 'p_Val2_5' <Predicate = true> <Delay = 2.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_3 = call i50 @_ssdm_op_BitConcatenate.i50.i10.i40(i10 %p_Val2_5, i40 0)" [firmware/myproject.cpp:50]   --->   Operation 285 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%rhs_V = sext i50 %tmp_3 to i54" [firmware/myproject.cpp:50]   --->   Operation 286 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (1.01ns)   --->   "%ret_V_35 = sub i54 %mul_ln700_1, %rhs_V" [firmware/myproject.cpp:50]   --->   Operation 287 'sub' 'ret_V_35' <Predicate = true> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i14 @_ssdm_op_PartSelect.i14.i54.i32.i32(i54 %ret_V_35, i32 40, i32 53)" [firmware/myproject.cpp:50]   --->   Operation 288 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_0_V, i14 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 289 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i42 %mul_ln1192_3 to i46" [firmware/myproject.cpp:51]   --->   Operation 290 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1192_8 = sext i10 %p_6 to i46" [firmware/myproject.cpp:51]   --->   Operation 291 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (3.38ns)   --->   "%mul_ln1192_4 = mul i46 %sext_ln1192_8, %sext_ln1192_14" [firmware/myproject.cpp:51]   --->   Operation 292 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 3.38> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [1/1] (0.95ns)   --->   "%ret_V_38 = add i46 -932007903232, %mul_ln1192_4" [firmware/myproject.cpp:51]   --->   Operation 293 'add' 'ret_V_38' <Predicate = true> <Delay = 0.95> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i14 @_ssdm_op_PartSelect.i14.i46.i32.i32(i46 %ret_V_38, i32 32, i32 45)" [firmware/myproject.cpp:51]   --->   Operation 294 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_1_V, i14 %trunc_ln708_6)" [firmware/myproject.cpp:51]   --->   Operation 295 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_2_V, i14 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 296 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_3_V, i14 %trunc_ln708_10)" [firmware/myproject.cpp:53]   --->   Operation 297 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln1192_21 = sext i33 %mul_ln1192_9 to i38" [firmware/myproject.cpp:54]   --->   Operation 298 'sext' 'sext_ln1192_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i10 %p_0 to i38" [firmware/myproject.cpp:54]   --->   Operation 299 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (3.14ns)   --->   "%mul_ln1192_10 = mul i38 %sext_ln1192_16, %sext_ln1192_21" [firmware/myproject.cpp:54]   --->   Operation 300 'mul' 'mul_ln1192_10' <Predicate = true> <Delay = 3.14> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (0.94ns)   --->   "%ret_V_49 = add i38 -3657433088, %mul_ln1192_10" [firmware/myproject.cpp:54]   --->   Operation 301 'add' 'ret_V_49' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln708_15 = call i14 @_ssdm_op_PartSelect.i14.i38.i32.i32(i38 %ret_V_49, i32 24, i32 37)" [firmware/myproject.cpp:54]   --->   Operation 302 'partselect' 'trunc_ln708_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i14P(i14* %y_4_V, i14 %trunc_ln708_15)" [firmware/myproject.cpp:54]   --->   Operation 303 'write' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 304 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ sincos1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sincos1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000]
p_Val2_s           (partselect    ) [ 0111111000]
p_Val2_11          (partselect    ) [ 0111000000]
sext_ln728         (sext          ) [ 0110000000]
sext_ln1265        (sext          ) [ 0000000000]
p_Val2_1           (partselect    ) [ 0111111000]
sext_ln727         (sext          ) [ 0110000000]
lhs_V_1            (bitconcatenate) [ 0000000000]
mul_ln1193         (mul           ) [ 0000000000]
ret_V_31           (add           ) [ 0000000000]
trunc_ln           (partselect    ) [ 0110000000]
p_Val2_2           (partselect    ) [ 0111111100]
p_Val2_3           (partselect    ) [ 0111111000]
tmp_7              (partselect    ) [ 0000000000]
trunc_ln4          (bitconcatenate) [ 0000000000]
add_ln1192_7       (add           ) [ 0000000000]
trunc_ln708_5      (partselect    ) [ 0000000000]
r_V_11             (sext          ) [ 0000000000]
lhs_V_5            (sext          ) [ 0111111000]
sub_ln1193         (sub           ) [ 0000000000]
sext_ln1193_1      (sext          ) [ 0000000000]
ret_V_40           (mul           ) [ 0000000000]
ret_V_16           (add           ) [ 0110000000]
r_V_12             (mul           ) [ 0110000000]
add_ln1192_30      (add           ) [ 0000000000]
add_ln1192_28      (add           ) [ 0000000000]
trunc_ln708_12     (partselect    ) [ 0000000000]
mul_ln703_1        (mul           ) [ 0000000000]
ret_V_26           (add           ) [ 0110000000]
r_V_3              (sext          ) [ 0000000000]
r_V_4              (mul           ) [ 0101000000]
sext_ln728_1       (sext          ) [ 0101111100]
mul_ln1192_6       (mul           ) [ 0101000000]
sext_ln1118_11     (sext          ) [ 0000000000]
mul_ln1118         (mul           ) [ 0101000000]
sext_ln700_3       (sext          ) [ 0000000000]
mul_ln700_2        (mul           ) [ 0000000000]
mul_ln700_3        (mul           ) [ 0000000000]
shl_ln1            (bitconcatenate) [ 0000000000]
add_ln700          (add           ) [ 0000000000]
mul_ln728_4        (mul           ) [ 0000000000]
rhs_V_5            (bitconcatenate) [ 0000000000]
ret_V_42           (add           ) [ 0000000000]
trunc_ln708_s      (partselect    ) [ 0101000000]
sext_ln1118_16     (sext          ) [ 0000000000]
mul_ln1118_5       (mul           ) [ 0101000000]
mul_ln1192_8       (mul           ) [ 0000000000]
ret_V_47           (add           ) [ 0000000000]
trunc_ln708_14     (partselect    ) [ 0101000000]
sext_ln1192        (sext          ) [ 0000000000]
sext_ln1192_1      (sext          ) [ 0000000000]
mul_ln1192         (mul           ) [ 0000000000]
lhs_V_2            (bitconcatenate) [ 0000000000]
ret_V_32           (add           ) [ 0000000000]
trunc_ln708_1      (partselect    ) [ 0100100000]
lhs_V_3            (bitconcatenate) [ 0000000000]
add_ln1192_8       (add           ) [ 0000000000]
rhs_V_1            (bitconcatenate) [ 0000000000]
sub_ln1192         (sub           ) [ 0000000000]
ret_V_36           (add           ) [ 0000000000]
trunc_ln708_4      (partselect    ) [ 0000000000]
ret_V_39           (add           ) [ 0000000000]
trunc_ln708_7      (partselect    ) [ 0000000000]
r_V_22             (mul           ) [ 0000000000]
trunc_ln708_8      (partselect    ) [ 0100100000]
add_ln703          (add           ) [ 0000000000]
add_ln703_1        (add           ) [ 0000000000]
sext_ln1118_17     (sext          ) [ 0000000000]
r_V_27             (mul           ) [ 0000000000]
trunc_ln708_13     (partselect    ) [ 0100100000]
mul_ln1192_2       (mul           ) [ 0100010000]
p_5                (call          ) [ 0100011000]
shl_ln1118_3       (bitconcatenate) [ 0000000000]
sext_ln1118_13     (sext          ) [ 0000000000]
shl_ln1118_4       (bitconcatenate) [ 0000000000]
sext_ln1118_14     (sext          ) [ 0000000000]
r_V_24             (sub           ) [ 0000000000]
trunc_ln708_11     (partselect    ) [ 0000000000]
sext_ln708         (sext          ) [ 0000000000]
p_2                (call          ) [ 0100011110]
p_s                (call          ) [ 0100001000]
sext_ln1192_4      (sext          ) [ 0000000000]
mul_ln1192_1       (mul           ) [ 0000000000]
add_ln1192_4       (add           ) [ 0000000000]
ret_V_34           (add           ) [ 0000000000]
trunc_ln708_2      (partselect    ) [ 0100001000]
add_ln703_2        (add           ) [ 0000000000]
lhs_V              (sext          ) [ 0000000000]
ret_V              (add           ) [ 0000000000]
r_V                (sext          ) [ 0000000000]
r_V_1              (mul           ) [ 0000000000]
sext_ln1118        (sext          ) [ 0000000000]
trunc_ln1193       (trunc         ) [ 0000000000]
p_shl              (bitconcatenate) [ 0000000000]
sub_ln1193_1       (sub           ) [ 0000000000]
ret_V_1            (add           ) [ 0100000100]
sext_ln1116        (sext          ) [ 0000000000]
r_V_18             (mul           ) [ 0000000000]
ret_V_3            (add           ) [ 0100000100]
p_Val2_6           (call          ) [ 0100000100]
p_Val2_s_28        (call          ) [ 0100000100]
sext_ln1118_2      (sext          ) [ 0000000000]
r_V_19             (bitconcatenate) [ 0000000000]
sext_ln1118_3      (sext          ) [ 0000000000]
sext_ln703_3       (sext          ) [ 0000000000]
mul_ln703          (mul           ) [ 0000000000]
sext_ln1192_5      (sext          ) [ 0000000000]
ret_V_37           (add           ) [ 0100000110]
p_6                (call          ) [ 0100000111]
sext_ln1118_4      (sext          ) [ 0000000000]
r_V_7              (mul           ) [ 0100000100]
shl_ln             (bitconcatenate) [ 0000000000]
sext_ln1118_5      (sext          ) [ 0000000000]
r_V_20             (sub           ) [ 0000000000]
p_7                (call          ) [ 0000000000]
tmp_9              (bitconcatenate) [ 0000000000]
sext_ln1118_6      (sext          ) [ 0000000000]
tmp_s              (bitconcatenate) [ 0000000000]
sext_ln1118_7      (sext          ) [ 0000000000]
r_V_21             (sub           ) [ 0000000000]
sext_ln1118_8      (sext          ) [ 0000000000]
add_ln1192_12      (add           ) [ 0100000100]
mul_ln728          (mul           ) [ 0100000100]
p_9                (call          ) [ 0100000100]
p_1                (call          ) [ 0100000100]
rhs_V_6            (sext          ) [ 0000000000]
ret_V_43           (add           ) [ 0100000100]
p_Val2_8           (call          ) [ 0100000100]
p_Val2_7           (call          ) [ 0100000100]
sext_ln700         (sext          ) [ 0000000000]
sext_ln700_1       (sext          ) [ 0000000000]
mul_ln700          (mul           ) [ 0100000010]
p_Val2_4           (call          ) [ 0000000000]
sext_ln1192_2      (sext          ) [ 0000000000]
sext_ln1192_3      (sext          ) [ 0000000000]
ret_V_33           (sub           ) [ 0000000000]
add_ln1192         (add           ) [ 0100000010]
sext_ln703         (sext          ) [ 0000000000]
ret_V_8            (add           ) [ 0000000000]
sext_ln703_1       (sext          ) [ 0000000000]
ret_V_10           (add           ) [ 0000000000]
sext_ln1116_2      (sext          ) [ 0000000000]
sext_ln1118_1      (sext          ) [ 0000000000]
r_V_5              (mul           ) [ 0100000010]
sext_ln1192_9      (sext          ) [ 0000000000]
sext_ln1192_10     (sext          ) [ 0000000000]
mul_ln1192_5       (mul           ) [ 0000000000]
lhs_V_4            (bitconcatenate) [ 0000000000]
sext_ln1192_11     (sext          ) [ 0000000000]
sub_ln1192_1       (sub           ) [ 0000000000]
mul_ln728_1        (mul           ) [ 0000000000]
rhs_V_2            (bitconcatenate) [ 0000000000]
add_ln1192_16      (add           ) [ 0000000000]
sext_ln1118_9      (sext          ) [ 0000000000]
sext_ln728_3       (sext          ) [ 0000000000]
mul_ln728_2        (mul           ) [ 0000000000]
tmp                (bitconcatenate) [ 0000000000]
rhs_V_3            (sext          ) [ 0000000000]
add_ln1192_17      (add           ) [ 0100000010]
p_8                (call          ) [ 0100000010]
sext_ln1116_5      (sext          ) [ 0000000000]
sext_ln1192_15     (sext          ) [ 0000000000]
add_ln1192_22      (add           ) [ 0000000000]
sext_ln1192_17     (sext          ) [ 0000000000]
mul_ln1192_11      (mul           ) [ 0000000000]
ret_V_19           (add           ) [ 0100000010]
r_V_23             (mul           ) [ 0000000000]
sext_ln1118_12     (sext          ) [ 0000000000]
lhs_V_6            (bitconcatenate) [ 0000000000]
sext_ln728_7       (sext          ) [ 0000000000]
ret_V_44           (add           ) [ 0000000000]
tmp_1              (bitconcatenate) [ 0000000000]
sext_ln1192_18     (sext          ) [ 0000000000]
ret_V_45           (add           ) [ 0000000000]
ret_V_23           (add           ) [ 0100000010]
p_Val2_9           (call          ) [ 0100000010]
p_Val2_10          (call          ) [ 0000000000]
sext_ln703_5       (sext          ) [ 0000000000]
sext_ln703_6       (sext          ) [ 0000000000]
ret_V_48           (sub           ) [ 0100000010]
sext_ln700_4       (sext          ) [ 0000000000]
sext_ln700_2       (sext          ) [ 0000000000]
mul_ln700_1        (mul           ) [ 0100000001]
ret_V_12           (add           ) [ 0000000000]
sext_ln1192_6      (sext          ) [ 0000000000]
sext_ln1192_7      (sext          ) [ 0000000000]
mul_ln1192_3       (mul           ) [ 0100000001]
sext_ln728_5       (sext          ) [ 0000000000]
mul_ln728_3        (mul           ) [ 0000000000]
tmp_10             (bitconcatenate) [ 0000000000]
rhs_V_4            (sext          ) [ 0000000000]
add_ln1192_19      (add           ) [ 0000000000]
ret_V_41           (add           ) [ 0000000000]
trunc_ln708_9      (partselect    ) [ 0100000001]
sext_ln1192_12     (sext          ) [ 0000000000]
sext_ln1192_13     (sext          ) [ 0000000000]
mul_ln1192_7       (mul           ) [ 0000000000]
ret_V_46           (add           ) [ 0000000000]
trunc_ln708_10     (partselect    ) [ 0100000001]
sext_ln1253        (sext          ) [ 0000000000]
r_V_25             (sub           ) [ 0000000000]
sext_ln1116_3      (sext          ) [ 0000000000]
r_V_26             (mul           ) [ 0000000000]
sext_ln1118_15     (sext          ) [ 0000000000]
tmp_11             (bitconcatenate) [ 0000000000]
sext_ln700_5       (sext          ) [ 0000000000]
ret_V_25           (add           ) [ 0000000000]
sext_ln703_7       (sext          ) [ 0000000000]
ret_V_29           (add           ) [ 0000000000]
sext_ln1192_19     (sext          ) [ 0000000000]
sext_ln1192_20     (sext          ) [ 0000000000]
mul_ln1192_9       (mul           ) [ 0100000001]
p_0                (call          ) [ 0100000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000]
specinterface_ln0  (specinterface ) [ 0000000000]
specinterface_ln32 (specinterface ) [ 0000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000]
p_Val2_5           (call          ) [ 0000000000]
tmp_3              (bitconcatenate) [ 0000000000]
rhs_V              (sext          ) [ 0000000000]
ret_V_35           (sub           ) [ 0000000000]
trunc_ln708_3      (partselect    ) [ 0000000000]
write_ln50         (write         ) [ 0000000000]
sext_ln1192_14     (sext          ) [ 0000000000]
sext_ln1192_8      (sext          ) [ 0000000000]
mul_ln1192_4       (mul           ) [ 0000000000]
ret_V_38           (add           ) [ 0000000000]
trunc_ln708_6      (partselect    ) [ 0000000000]
write_ln51         (write         ) [ 0000000000]
write_ln52         (write         ) [ 0000000000]
write_ln53         (write         ) [ 0000000000]
sext_ln1192_21     (sext          ) [ 0000000000]
sext_ln1192_16     (sext          ) [ 0000000000]
mul_ln1192_10      (mul           ) [ 0000000000]
ret_V_49           (add           ) [ 0000000000]
trunc_ln708_15     (partselect    ) [ 0000000000]
write_ln54         (write         ) [ 0000000000]
ret_ln56           (ret           ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sincos1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sincos1_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sincos1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i224P"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i224.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i13.i9"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut<ap_fixed<14, 6, 5, 3, 0> >"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i22.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i14.i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i46.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i14.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i28.i5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i14.i3"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i14.i5"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i21.i16"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i22.i16"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i19.i16"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i11.i8"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i50.i10.i40"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i14P"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1004" name="x_V_read_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="224" slack="0"/>
<pin id="238" dir="0" index="1" bw="224" slack="0"/>
<pin id="239" dir="1" index="2" bw="224" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="write_ln50_write_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="0" slack="0"/>
<pin id="244" dir="0" index="1" bw="14" slack="0"/>
<pin id="245" dir="0" index="2" bw="14" slack="0"/>
<pin id="246" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/9 "/>
</bind>
</comp>

<comp id="249" class="1004" name="write_ln51_write_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="14" slack="0"/>
<pin id="252" dir="0" index="2" bw="14" slack="0"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/9 "/>
</bind>
</comp>

<comp id="256" class="1004" name="write_ln52_write_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="14" slack="0"/>
<pin id="259" dir="0" index="2" bw="14" slack="1"/>
<pin id="260" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/9 "/>
</bind>
</comp>

<comp id="263" class="1004" name="write_ln53_write_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="0" slack="0"/>
<pin id="265" dir="0" index="1" bw="14" slack="0"/>
<pin id="266" dir="0" index="2" bw="14" slack="1"/>
<pin id="267" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/9 "/>
</bind>
</comp>

<comp id="270" class="1004" name="write_ln54_write_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="0" slack="0"/>
<pin id="272" dir="0" index="1" bw="14" slack="0"/>
<pin id="273" dir="0" index="2" bw="14" slack="0"/>
<pin id="274" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/9 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="14" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="9" slack="0"/>
<pin id="282" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_5/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="0"/>
<pin id="288" dir="0" index="1" bw="14" slack="0"/>
<pin id="289" dir="0" index="2" bw="8" slack="0"/>
<pin id="290" dir="0" index="3" bw="9" slack="0"/>
<pin id="291" dir="1" index="4" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="10" slack="0"/>
<pin id="297" dir="0" index="1" bw="14" slack="1"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="9" slack="0"/>
<pin id="300" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="14" slack="2"/>
<pin id="307" dir="0" index="2" bw="8" slack="0"/>
<pin id="308" dir="0" index="3" bw="9" slack="0"/>
<pin id="309" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="10" slack="0"/>
<pin id="315" dir="0" index="1" bw="14" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="0" index="3" bw="9" slack="0"/>
<pin id="318" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_s_28/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="0" index="1" bw="14" slack="2"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="0" index="3" bw="9" slack="0"/>
<pin id="327" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_6/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="14" slack="0"/>
<pin id="334" dir="0" index="2" bw="8" slack="0"/>
<pin id="335" dir="0" index="3" bw="9" slack="0"/>
<pin id="336" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_7/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="14" slack="0"/>
<pin id="343" dir="0" index="2" bw="8" slack="0"/>
<pin id="344" dir="0" index="3" bw="9" slack="0"/>
<pin id="345" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_9/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="0"/>
<pin id="351" dir="0" index="1" bw="14" slack="1"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="0" index="3" bw="9" slack="0"/>
<pin id="354" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="14" slack="0"/>
<pin id="361" dir="0" index="2" bw="8" slack="0"/>
<pin id="362" dir="0" index="3" bw="9" slack="0"/>
<pin id="363" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="14" slack="1"/>
<pin id="370" dir="0" index="2" bw="8" slack="0"/>
<pin id="371" dir="0" index="3" bw="9" slack="0"/>
<pin id="372" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_7/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="10" slack="0"/>
<pin id="378" dir="0" index="1" bw="14" slack="1"/>
<pin id="379" dir="0" index="2" bw="8" slack="0"/>
<pin id="380" dir="0" index="3" bw="9" slack="0"/>
<pin id="381" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_4/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="14" slack="1"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="0" index="3" bw="9" slack="0"/>
<pin id="390" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_8/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="13" slack="0"/>
<pin id="397" dir="0" index="2" bw="8" slack="0"/>
<pin id="398" dir="0" index="3" bw="9" slack="0"/>
<pin id="399" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_9/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="0" index="1" bw="14" slack="1"/>
<pin id="406" dir="0" index="2" bw="8" slack="0"/>
<pin id="407" dir="0" index="3" bw="9" slack="0"/>
<pin id="408" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_10/4 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="14" slack="0"/>
<pin id="415" dir="0" index="2" bw="8" slack="0"/>
<pin id="416" dir="0" index="3" bw="9" slack="0"/>
<pin id="417" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="14" slack="1"/>
<pin id="424" dir="0" index="2" bw="8" slack="0"/>
<pin id="425" dir="0" index="3" bw="9" slack="0"/>
<pin id="426" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="p_Val2_5/6 "/>
</bind>
</comp>

<comp id="430" class="1004" name="p_Val2_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="14" slack="0"/>
<pin id="432" dir="0" index="1" bw="224" slack="0"/>
<pin id="433" dir="0" index="2" bw="6" slack="0"/>
<pin id="434" dir="0" index="3" bw="7" slack="0"/>
<pin id="435" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Val2_11_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="14" slack="0"/>
<pin id="442" dir="0" index="1" bw="224" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_11/1 "/>
</bind>
</comp>

<comp id="450" class="1004" name="sext_ln728_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="14" slack="0"/>
<pin id="452" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln1265_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_Val2_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="0" index="1" bw="224" slack="0"/>
<pin id="461" dir="0" index="2" bw="9" slack="0"/>
<pin id="462" dir="0" index="3" bw="9" slack="0"/>
<pin id="463" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln727_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="0"/>
<pin id="470" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln727/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="lhs_V_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="22" slack="0"/>
<pin id="474" dir="0" index="1" bw="14" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="14" slack="0"/>
<pin id="482" dir="0" index="1" bw="22" slack="0"/>
<pin id="483" dir="0" index="2" bw="5" slack="0"/>
<pin id="484" dir="0" index="3" bw="6" slack="0"/>
<pin id="485" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Val2_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="14" slack="0"/>
<pin id="491" dir="0" index="1" bw="224" slack="0"/>
<pin id="492" dir="0" index="2" bw="7" slack="0"/>
<pin id="493" dir="0" index="3" bw="8" slack="0"/>
<pin id="494" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_2/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="p_Val2_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="14" slack="0"/>
<pin id="501" dir="0" index="1" bw="224" slack="0"/>
<pin id="502" dir="0" index="2" bw="9" slack="0"/>
<pin id="503" dir="0" index="3" bw="9" slack="0"/>
<pin id="504" dir="1" index="4" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_3/1 "/>
</bind>
</comp>

<comp id="509" class="1004" name="tmp_7_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="13" slack="0"/>
<pin id="511" dir="0" index="1" bw="224" slack="0"/>
<pin id="512" dir="0" index="2" bw="7" slack="0"/>
<pin id="513" dir="0" index="3" bw="7" slack="0"/>
<pin id="514" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="519" class="1004" name="trunc_ln4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="22" slack="0"/>
<pin id="521" dir="0" index="1" bw="13" slack="0"/>
<pin id="522" dir="0" index="2" bw="1" slack="0"/>
<pin id="523" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln4/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="add_ln1192_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="15" slack="0"/>
<pin id="529" dir="0" index="1" bw="22" slack="0"/>
<pin id="530" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="trunc_ln708_5_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="14" slack="0"/>
<pin id="535" dir="0" index="1" bw="22" slack="0"/>
<pin id="536" dir="0" index="2" bw="5" slack="0"/>
<pin id="537" dir="0" index="3" bw="6" slack="0"/>
<pin id="538" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="544" class="1004" name="r_V_11_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="14" slack="0"/>
<pin id="546" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_11/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="lhs_V_5_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="0"/>
<pin id="550" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="add_ln1192_30_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="18" slack="0"/>
<pin id="554" dir="0" index="1" bw="22" slack="0"/>
<pin id="555" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln1192_28_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="22" slack="0"/>
<pin id="560" dir="0" index="1" bw="22" slack="0"/>
<pin id="561" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_28/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln708_12_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="14" slack="0"/>
<pin id="566" dir="0" index="1" bw="22" slack="0"/>
<pin id="567" dir="0" index="2" bw="5" slack="0"/>
<pin id="568" dir="0" index="3" bw="6" slack="0"/>
<pin id="569" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="r_V_3_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="14" slack="1"/>
<pin id="577" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_3/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln728_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="14" slack="1"/>
<pin id="580" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln1118_11_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="23" slack="1"/>
<pin id="583" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="mul_ln1118_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="23" slack="0"/>
<pin id="586" dir="0" index="1" bw="23" slack="0"/>
<pin id="587" dir="1" index="2" bw="46" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/2 "/>
</bind>
</comp>

<comp id="590" class="1004" name="sext_ln700_3_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="28" slack="1"/>
<pin id="592" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="shl_ln1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="30" slack="0"/>
<pin id="595" dir="0" index="1" bw="22" slack="0"/>
<pin id="596" dir="0" index="2" bw="1" slack="0"/>
<pin id="597" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/2 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln700_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="30" slack="0"/>
<pin id="602" dir="0" index="1" bw="30" slack="0"/>
<pin id="603" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="rhs_V_5_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="30" slack="0"/>
<pin id="607" dir="0" index="1" bw="22" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="ret_V_42_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="30" slack="0"/>
<pin id="614" dir="0" index="1" bw="30" slack="0"/>
<pin id="615" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_42/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="trunc_ln708_s_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="14" slack="0"/>
<pin id="620" dir="0" index="1" bw="30" slack="0"/>
<pin id="621" dir="0" index="2" bw="6" slack="0"/>
<pin id="622" dir="0" index="3" bw="6" slack="0"/>
<pin id="623" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="sext_ln1118_16_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="22" slack="1"/>
<pin id="630" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="mul_ln1118_5_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="22" slack="0"/>
<pin id="633" dir="0" index="1" bw="22" slack="0"/>
<pin id="634" dir="1" index="2" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_5/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln708_14_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="14" slack="0"/>
<pin id="639" dir="0" index="1" bw="22" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="sext_ln1192_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="2"/>
<pin id="648" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="sext_ln1192_1_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="28" slack="1"/>
<pin id="651" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="lhs_V_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="30" slack="0"/>
<pin id="654" dir="0" index="1" bw="14" slack="2"/>
<pin id="655" dir="0" index="2" bw="1" slack="0"/>
<pin id="656" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="ret_V_32_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="30" slack="0"/>
<pin id="661" dir="0" index="1" bw="30" slack="0"/>
<pin id="662" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/3 "/>
</bind>
</comp>

<comp id="664" class="1004" name="trunc_ln708_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="14" slack="0"/>
<pin id="666" dir="0" index="1" bw="30" slack="0"/>
<pin id="667" dir="0" index="2" bw="6" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/3 "/>
</bind>
</comp>

<comp id="674" class="1004" name="lhs_V_3_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="22" slack="0"/>
<pin id="676" dir="0" index="1" bw="14" slack="2"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln1192_8_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="22" slack="1"/>
<pin id="683" dir="0" index="1" bw="22" slack="0"/>
<pin id="684" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_8/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="rhs_V_1_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="22" slack="0"/>
<pin id="688" dir="0" index="1" bw="14" slack="2"/>
<pin id="689" dir="0" index="2" bw="1" slack="0"/>
<pin id="690" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="sub_ln1192_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="22" slack="0"/>
<pin id="695" dir="0" index="1" bw="22" slack="0"/>
<pin id="696" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="ret_V_36_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="18" slack="0"/>
<pin id="701" dir="0" index="1" bw="22" slack="0"/>
<pin id="702" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/3 "/>
</bind>
</comp>

<comp id="705" class="1004" name="trunc_ln708_4_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="14" slack="0"/>
<pin id="707" dir="0" index="1" bw="22" slack="0"/>
<pin id="708" dir="0" index="2" bw="5" slack="0"/>
<pin id="709" dir="0" index="3" bw="6" slack="0"/>
<pin id="710" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/3 "/>
</bind>
</comp>

<comp id="716" class="1004" name="ret_V_39_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="18" slack="0"/>
<pin id="718" dir="0" index="1" bw="22" slack="1"/>
<pin id="719" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_39/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln708_7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="14" slack="0"/>
<pin id="723" dir="0" index="1" bw="22" slack="0"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="6" slack="0"/>
<pin id="726" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/3 "/>
</bind>
</comp>

<comp id="732" class="1004" name="r_V_22_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="11" slack="0"/>
<pin id="734" dir="0" index="1" bw="46" slack="1"/>
<pin id="735" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_22/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="trunc_ln708_8_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="0" index="1" bw="46" slack="0"/>
<pin id="740" dir="0" index="2" bw="7" slack="0"/>
<pin id="741" dir="0" index="3" bw="7" slack="0"/>
<pin id="742" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln703_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="9" slack="0"/>
<pin id="749" dir="0" index="1" bw="14" slack="2"/>
<pin id="750" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln703_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="14" slack="2"/>
<pin id="755" dir="0" index="1" bw="14" slack="2"/>
<pin id="756" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sext_ln1118_17_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="44" slack="1"/>
<pin id="760" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="r_V_27_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="12" slack="0"/>
<pin id="763" dir="0" index="1" bw="44" slack="0"/>
<pin id="764" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_27/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln708_13_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="14" slack="0"/>
<pin id="769" dir="0" index="1" bw="46" slack="0"/>
<pin id="770" dir="0" index="2" bw="7" slack="0"/>
<pin id="771" dir="0" index="3" bw="7" slack="0"/>
<pin id="772" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/3 "/>
</bind>
</comp>

<comp id="777" class="1004" name="shl_ln1118_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="20" slack="0"/>
<pin id="779" dir="0" index="1" bw="14" slack="3"/>
<pin id="780" dir="0" index="2" bw="1" slack="0"/>
<pin id="781" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="sext_ln1118_13_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="20" slack="0"/>
<pin id="786" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="shl_ln1118_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="0"/>
<pin id="790" dir="0" index="1" bw="14" slack="3"/>
<pin id="791" dir="0" index="2" bw="1" slack="0"/>
<pin id="792" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/4 "/>
</bind>
</comp>

<comp id="795" class="1004" name="sext_ln1118_14_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="16" slack="0"/>
<pin id="797" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="r_V_24_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="20" slack="0"/>
<pin id="801" dir="0" index="1" bw="16" slack="0"/>
<pin id="802" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_24/4 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln708_11_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="13" slack="0"/>
<pin id="807" dir="0" index="1" bw="21" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="0" index="3" bw="6" slack="0"/>
<pin id="810" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/4 "/>
</bind>
</comp>

<comp id="815" class="1004" name="sext_ln708_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="13" slack="0"/>
<pin id="817" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/4 "/>
</bind>
</comp>

<comp id="820" class="1004" name="sext_ln1192_4_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="14" slack="4"/>
<pin id="822" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="ret_V_34_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="17" slack="0"/>
<pin id="825" dir="0" index="1" bw="22" slack="0"/>
<pin id="826" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/5 "/>
</bind>
</comp>

<comp id="828" class="1004" name="trunc_ln708_2_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="14" slack="0"/>
<pin id="830" dir="0" index="1" bw="22" slack="0"/>
<pin id="831" dir="0" index="2" bw="5" slack="0"/>
<pin id="832" dir="0" index="3" bw="6" slack="0"/>
<pin id="833" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/5 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln703_2_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="10" slack="0"/>
<pin id="840" dir="0" index="1" bw="14" slack="4"/>
<pin id="841" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/5 "/>
</bind>
</comp>

<comp id="844" class="1004" name="lhs_V_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="14" slack="5"/>
<pin id="846" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="847" class="1004" name="sext_ln1118_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="30" slack="0"/>
<pin id="849" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/6 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln1193_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="30" slack="0"/>
<pin id="852" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1193/6 "/>
</bind>
</comp>

<comp id="853" class="1004" name="p_shl_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="33" slack="0"/>
<pin id="855" dir="0" index="1" bw="28" slack="0"/>
<pin id="856" dir="0" index="2" bw="1" slack="0"/>
<pin id="857" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="sub_ln1193_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="30" slack="0"/>
<pin id="863" dir="0" index="1" bw="33" slack="0"/>
<pin id="864" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1193_1/6 "/>
</bind>
</comp>

<comp id="867" class="1004" name="ret_V_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="24" slack="0"/>
<pin id="869" dir="0" index="1" bw="33" slack="0"/>
<pin id="870" dir="1" index="2" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln1116_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="10" slack="1"/>
<pin id="875" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/6 "/>
</bind>
</comp>

<comp id="876" class="1004" name="sext_ln1118_2_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="14" slack="5"/>
<pin id="878" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/6 "/>
</bind>
</comp>

<comp id="879" class="1004" name="r_V_19_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="17" slack="0"/>
<pin id="881" dir="0" index="1" bw="14" slack="5"/>
<pin id="882" dir="0" index="2" bw="1" slack="0"/>
<pin id="883" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_19/6 "/>
</bind>
</comp>

<comp id="886" class="1004" name="sext_ln1118_3_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="17" slack="0"/>
<pin id="888" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/6 "/>
</bind>
</comp>

<comp id="890" class="1004" name="sext_ln703_3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="2"/>
<pin id="892" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="sext_ln1192_5_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="17" slack="0"/>
<pin id="895" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/6 "/>
</bind>
</comp>

<comp id="897" class="1004" name="sext_ln1118_4_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="14" slack="5"/>
<pin id="899" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/6 "/>
</bind>
</comp>

<comp id="900" class="1004" name="shl_ln_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="19" slack="0"/>
<pin id="902" dir="0" index="1" bw="14" slack="5"/>
<pin id="903" dir="0" index="2" bw="1" slack="0"/>
<pin id="904" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="907" class="1004" name="sext_ln1118_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="19" slack="0"/>
<pin id="909" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/6 "/>
</bind>
</comp>

<comp id="911" class="1004" name="r_V_20_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="19" slack="0"/>
<pin id="913" dir="0" index="1" bw="17" slack="0"/>
<pin id="914" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_20/6 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_9_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="15" slack="0"/>
<pin id="919" dir="0" index="1" bw="10" slack="0"/>
<pin id="920" dir="0" index="2" bw="1" slack="0"/>
<pin id="921" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="925" class="1004" name="sext_ln1118_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="15" slack="0"/>
<pin id="927" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/6 "/>
</bind>
</comp>

<comp id="929" class="1004" name="tmp_s_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="13" slack="0"/>
<pin id="931" dir="0" index="1" bw="10" slack="0"/>
<pin id="932" dir="0" index="2" bw="1" slack="0"/>
<pin id="933" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="937" class="1004" name="sext_ln1118_7_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="13" slack="0"/>
<pin id="939" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/6 "/>
</bind>
</comp>

<comp id="941" class="1004" name="r_V_21_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="15" slack="0"/>
<pin id="943" dir="0" index="1" bw="13" slack="0"/>
<pin id="944" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_21/6 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln1118_8_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="16" slack="0"/>
<pin id="949" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/6 "/>
</bind>
</comp>

<comp id="951" class="1004" name="add_ln1192_12_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="20" slack="0"/>
<pin id="953" dir="0" index="1" bw="16" slack="0"/>
<pin id="954" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_12/6 "/>
</bind>
</comp>

<comp id="957" class="1004" name="rhs_V_6_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="14" slack="5"/>
<pin id="959" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/6 "/>
</bind>
</comp>

<comp id="960" class="1004" name="ret_V_43_fu_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="14" slack="5"/>
<pin id="962" dir="0" index="1" bw="14" slack="0"/>
<pin id="963" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_43/6 "/>
</bind>
</comp>

<comp id="965" class="1004" name="sext_ln700_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="33" slack="1"/>
<pin id="967" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/7 "/>
</bind>
</comp>

<comp id="968" class="1004" name="sext_ln700_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="20" slack="1"/>
<pin id="970" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/7 "/>
</bind>
</comp>

<comp id="971" class="1004" name="mul_ln700_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="20" slack="0"/>
<pin id="973" dir="0" index="1" bw="33" slack="0"/>
<pin id="974" dir="1" index="2" bw="52" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/7 "/>
</bind>
</comp>

<comp id="977" class="1004" name="sext_ln1192_2_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="14" slack="6"/>
<pin id="979" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/7 "/>
</bind>
</comp>

<comp id="980" class="1004" name="sext_ln1192_3_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="0"/>
<pin id="982" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/7 "/>
</bind>
</comp>

<comp id="984" class="1004" name="ret_V_33_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="10" slack="0"/>
<pin id="986" dir="0" index="1" bw="14" slack="0"/>
<pin id="987" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_33/7 "/>
</bind>
</comp>

<comp id="990" class="1004" name="add_ln1192_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="11" slack="0"/>
<pin id="992" dir="0" index="1" bw="15" slack="0"/>
<pin id="993" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/7 "/>
</bind>
</comp>

<comp id="996" class="1004" name="sext_ln703_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="10" slack="1"/>
<pin id="998" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/7 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln703_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="1"/>
<pin id="1001" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/7 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="ret_V_10_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="9" slack="0"/>
<pin id="1004" dir="0" index="1" bw="10" slack="0"/>
<pin id="1005" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_10/7 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="sext_ln1118_1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="11" slack="0"/>
<pin id="1010" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/7 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="sext_ln1192_9_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="23" slack="1"/>
<pin id="1014" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/7 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="sext_ln1192_10_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="20" slack="1"/>
<pin id="1017" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/7 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="mul_ln1192_5_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="23" slack="0"/>
<pin id="1020" dir="0" index="1" bw="20" slack="0"/>
<pin id="1021" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_5/7 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="lhs_V_4_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="37" slack="0"/>
<pin id="1026" dir="0" index="1" bw="21" slack="1"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/7 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="sext_ln1192_11_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="37" slack="0"/>
<pin id="1033" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/7 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="sub_ln1192_1_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="37" slack="0"/>
<pin id="1037" dir="0" index="1" bw="38" slack="0"/>
<pin id="1038" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/7 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="rhs_V_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="38" slack="0"/>
<pin id="1043" dir="0" index="1" bw="22" slack="0"/>
<pin id="1044" dir="0" index="2" bw="1" slack="0"/>
<pin id="1045" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/7 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="add_ln1192_16_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="38" slack="0"/>
<pin id="1050" dir="0" index="1" bw="38" slack="0"/>
<pin id="1051" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/7 "/>
</bind>
</comp>

<comp id="1054" class="1004" name="sext_ln1118_9_fu_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="10" slack="1"/>
<pin id="1056" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/7 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="sext_ln728_3_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="10" slack="1"/>
<pin id="1059" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/7 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="mul_ln728_2_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="9" slack="0"/>
<pin id="1062" dir="0" index="1" bw="10" slack="0"/>
<pin id="1063" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_2/7 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="35" slack="0"/>
<pin id="1068" dir="0" index="1" bw="19" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="rhs_V_3_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="35" slack="0"/>
<pin id="1076" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/7 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="add_ln1192_17_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="38" slack="0"/>
<pin id="1080" dir="0" index="1" bw="35" slack="0"/>
<pin id="1081" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/7 "/>
</bind>
</comp>

<comp id="1084" class="1004" name="sext_ln1116_5_fu_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="10" slack="1"/>
<pin id="1086" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_5/7 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="sext_ln1192_15_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="10" slack="1"/>
<pin id="1089" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/7 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="lhs_V_6_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="23" slack="0"/>
<pin id="1092" dir="0" index="1" bw="15" slack="1"/>
<pin id="1093" dir="0" index="2" bw="1" slack="0"/>
<pin id="1094" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/7 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="sext_ln728_7_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="23" slack="0"/>
<pin id="1099" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_7/7 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_1_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="18" slack="0"/>
<pin id="1103" dir="0" index="1" bw="10" slack="1"/>
<pin id="1104" dir="0" index="2" bw="1" slack="0"/>
<pin id="1105" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="sext_ln1192_18_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="18" slack="0"/>
<pin id="1110" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_18/7 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="ret_V_45_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="24" slack="0"/>
<pin id="1114" dir="0" index="1" bw="18" slack="0"/>
<pin id="1115" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_45/7 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="ret_V_23_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="19" slack="0"/>
<pin id="1119" dir="0" index="1" bw="24" slack="0"/>
<pin id="1120" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_23/7 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="sext_ln703_5_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="10" slack="0"/>
<pin id="1125" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_5/7 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="sext_ln703_6_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="10" slack="1"/>
<pin id="1129" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_6/7 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="ret_V_48_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="10" slack="0"/>
<pin id="1132" dir="0" index="1" bw="10" slack="0"/>
<pin id="1133" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_48/7 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="sext_ln700_4_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="52" slack="1"/>
<pin id="1138" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_4/8 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln700_2_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="15" slack="1"/>
<pin id="1141" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/8 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="mul_ln700_1_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="15" slack="0"/>
<pin id="1144" dir="0" index="1" bw="52" slack="0"/>
<pin id="1145" dir="1" index="2" bw="54" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/8 "/>
</bind>
</comp>

<comp id="1148" class="1004" name="ret_V_12_fu_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="14" slack="0"/>
<pin id="1150" dir="0" index="1" bw="18" slack="2"/>
<pin id="1151" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_12/8 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="sext_ln1192_6_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="22" slack="1"/>
<pin id="1155" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/8 "/>
</bind>
</comp>

<comp id="1156" class="1004" name="sext_ln1192_7_fu_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="18" slack="0"/>
<pin id="1158" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/8 "/>
</bind>
</comp>

<comp id="1160" class="1004" name="sext_ln728_5_fu_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="10" slack="1"/>
<pin id="1162" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_5/8 "/>
</bind>
</comp>

<comp id="1163" class="1004" name="mul_ln728_3_fu_1163">
<pin_list>
<pin id="1164" dir="0" index="0" bw="9" slack="0"/>
<pin id="1165" dir="0" index="1" bw="10" slack="0"/>
<pin id="1166" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_3/8 "/>
</bind>
</comp>

<comp id="1169" class="1004" name="tmp_10_fu_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="35" slack="0"/>
<pin id="1171" dir="0" index="1" bw="19" slack="0"/>
<pin id="1172" dir="0" index="2" bw="1" slack="0"/>
<pin id="1173" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="rhs_V_4_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="35" slack="0"/>
<pin id="1179" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_4/8 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="add_ln1192_19_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="38" slack="1"/>
<pin id="1183" dir="0" index="1" bw="35" slack="0"/>
<pin id="1184" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_19/8 "/>
</bind>
</comp>

<comp id="1186" class="1004" name="ret_V_41_fu_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="33" slack="0"/>
<pin id="1188" dir="0" index="1" bw="38" slack="0"/>
<pin id="1189" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_41/8 "/>
</bind>
</comp>

<comp id="1192" class="1004" name="trunc_ln708_9_fu_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="14" slack="0"/>
<pin id="1194" dir="0" index="1" bw="38" slack="0"/>
<pin id="1195" dir="0" index="2" bw="6" slack="0"/>
<pin id="1196" dir="0" index="3" bw="7" slack="0"/>
<pin id="1197" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/8 "/>
</bind>
</comp>

<comp id="1202" class="1004" name="sext_ln1192_12_fu_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="17" slack="1"/>
<pin id="1204" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/8 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="sext_ln1192_13_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="24" slack="1"/>
<pin id="1207" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/8 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="trunc_ln708_10_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="14" slack="0"/>
<pin id="1210" dir="0" index="1" bw="38" slack="0"/>
<pin id="1211" dir="0" index="2" bw="6" slack="0"/>
<pin id="1212" dir="0" index="3" bw="7" slack="0"/>
<pin id="1213" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/8 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="sext_ln1253_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="1"/>
<pin id="1219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1253/8 "/>
</bind>
</comp>

<comp id="1220" class="1004" name="r_V_25_fu_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="0"/>
<pin id="1222" dir="0" index="1" bw="10" slack="0"/>
<pin id="1223" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_25/8 "/>
</bind>
</comp>

<comp id="1226" class="1004" name="sext_ln1116_3_fu_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="10" slack="4"/>
<pin id="1228" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_3/8 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="r_V_26_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="10" slack="0"/>
<pin id="1231" dir="0" index="1" bw="10" slack="0"/>
<pin id="1232" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/8 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="sext_ln1118_15_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="20" slack="0"/>
<pin id="1237" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/8 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_11_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="19" slack="0"/>
<pin id="1241" dir="0" index="1" bw="11" slack="0"/>
<pin id="1242" dir="0" index="2" bw="1" slack="0"/>
<pin id="1243" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/8 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="sext_ln700_5_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="19" slack="0"/>
<pin id="1249" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_5/8 "/>
</bind>
</comp>

<comp id="1251" class="1004" name="sext_ln703_7_fu_1251">
<pin_list>
<pin id="1252" dir="0" index="0" bw="11" slack="1"/>
<pin id="1253" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_7/8 "/>
</bind>
</comp>

<comp id="1254" class="1004" name="ret_V_29_fu_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="7" slack="0"/>
<pin id="1256" dir="0" index="1" bw="11" slack="0"/>
<pin id="1257" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_29/8 "/>
</bind>
</comp>

<comp id="1260" class="1004" name="sext_ln1192_20_fu_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="12" slack="0"/>
<pin id="1262" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_20/8 "/>
</bind>
</comp>

<comp id="1264" class="1004" name="tmp_3_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="50" slack="0"/>
<pin id="1266" dir="0" index="1" bw="10" slack="0"/>
<pin id="1267" dir="0" index="2" bw="1" slack="0"/>
<pin id="1268" dir="1" index="3" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="1272" class="1004" name="rhs_V_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="50" slack="0"/>
<pin id="1274" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/9 "/>
</bind>
</comp>

<comp id="1276" class="1004" name="ret_V_35_fu_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="54" slack="1"/>
<pin id="1278" dir="0" index="1" bw="50" slack="0"/>
<pin id="1279" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/9 "/>
</bind>
</comp>

<comp id="1281" class="1004" name="trunc_ln708_3_fu_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="14" slack="0"/>
<pin id="1283" dir="0" index="1" bw="54" slack="0"/>
<pin id="1284" dir="0" index="2" bw="7" slack="0"/>
<pin id="1285" dir="0" index="3" bw="7" slack="0"/>
<pin id="1286" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/9 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="sext_ln1192_14_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="40" slack="1"/>
<pin id="1294" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/9 "/>
</bind>
</comp>

<comp id="1295" class="1004" name="sext_ln1192_8_fu_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="10" slack="3"/>
<pin id="1297" dir="1" index="1" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_8/9 "/>
</bind>
</comp>

<comp id="1298" class="1004" name="mul_ln1192_4_fu_1298">
<pin_list>
<pin id="1299" dir="0" index="0" bw="10" slack="0"/>
<pin id="1300" dir="0" index="1" bw="40" slack="0"/>
<pin id="1301" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_4/9 "/>
</bind>
</comp>

<comp id="1304" class="1004" name="ret_V_38_fu_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="41" slack="0"/>
<pin id="1306" dir="0" index="1" bw="46" slack="0"/>
<pin id="1307" dir="1" index="2" bw="46" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/9 "/>
</bind>
</comp>

<comp id="1310" class="1004" name="trunc_ln708_6_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="14" slack="0"/>
<pin id="1312" dir="0" index="1" bw="46" slack="0"/>
<pin id="1313" dir="0" index="2" bw="7" slack="0"/>
<pin id="1314" dir="0" index="3" bw="7" slack="0"/>
<pin id="1315" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/9 "/>
</bind>
</comp>

<comp id="1321" class="1004" name="sext_ln1192_21_fu_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="33" slack="1"/>
<pin id="1323" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_21/9 "/>
</bind>
</comp>

<comp id="1324" class="1004" name="sext_ln1192_16_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="10" slack="1"/>
<pin id="1326" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/9 "/>
</bind>
</comp>

<comp id="1327" class="1004" name="mul_ln1192_10_fu_1327">
<pin_list>
<pin id="1328" dir="0" index="0" bw="10" slack="0"/>
<pin id="1329" dir="0" index="1" bw="33" slack="0"/>
<pin id="1330" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_10/9 "/>
</bind>
</comp>

<comp id="1333" class="1004" name="ret_V_49_fu_1333">
<pin_list>
<pin id="1334" dir="0" index="0" bw="33" slack="0"/>
<pin id="1335" dir="0" index="1" bw="38" slack="0"/>
<pin id="1336" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_49/9 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="trunc_ln708_15_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="14" slack="0"/>
<pin id="1341" dir="0" index="1" bw="38" slack="0"/>
<pin id="1342" dir="0" index="2" bw="6" slack="0"/>
<pin id="1343" dir="0" index="3" bw="7" slack="0"/>
<pin id="1344" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_15/9 "/>
</bind>
</comp>

<comp id="1350" class="1007" name="grp_fu_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="22" slack="0"/>
<pin id="1352" dir="0" index="1" bw="14" slack="0"/>
<pin id="1353" dir="0" index="2" bw="22" slack="0"/>
<pin id="1354" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1193/1 ret_V_31/1 "/>
</bind>
</comp>

<comp id="1359" class="1007" name="grp_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="14" slack="0"/>
<pin id="1361" dir="0" index="1" bw="14" slack="0"/>
<pin id="1362" dir="0" index="2" bw="23" slack="0"/>
<pin id="1363" dir="0" index="3" bw="23" slack="0"/>
<pin id="1364" dir="1" index="4" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="submuladd(1176) " fcode="submuladd"/>
<opset="sub_ln1193/1 sext_ln1193_1/1 ret_V_40/1 ret_V_16/1 "/>
</bind>
</comp>

<comp id="1369" class="1007" name="r_V_12_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="14" slack="0"/>
<pin id="1371" dir="0" index="1" bw="14" slack="0"/>
<pin id="1372" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_12/1 "/>
</bind>
</comp>

<comp id="1375" class="1007" name="grp_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="22" slack="0"/>
<pin id="1377" dir="0" index="1" bw="14" slack="0"/>
<pin id="1378" dir="0" index="2" bw="22" slack="0"/>
<pin id="1379" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703_1/1 ret_V_26/1 "/>
</bind>
</comp>

<comp id="1383" class="1007" name="r_V_4_fu_1383">
<pin_list>
<pin id="1384" dir="0" index="0" bw="14" slack="0"/>
<pin id="1385" dir="0" index="1" bw="14" slack="0"/>
<pin id="1386" dir="1" index="2" bw="28" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_4/2 "/>
</bind>
</comp>

<comp id="1389" class="1007" name="mul_ln1192_6_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="14" slack="0"/>
<pin id="1391" dir="0" index="1" bw="14" slack="0"/>
<pin id="1392" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_6/2 "/>
</bind>
</comp>

<comp id="1395" class="1007" name="mul_ln700_2_fu_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="30" slack="0"/>
<pin id="1397" dir="0" index="1" bw="28" slack="0"/>
<pin id="1398" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/2 "/>
</bind>
</comp>

<comp id="1402" class="1007" name="mul_ln700_3_fu_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="22" slack="0"/>
<pin id="1404" dir="0" index="1" bw="14" slack="1"/>
<pin id="1405" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/2 "/>
</bind>
</comp>

<comp id="1408" class="1007" name="mul_ln728_4_fu_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="22" slack="0"/>
<pin id="1410" dir="0" index="1" bw="14" slack="1"/>
<pin id="1411" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_4/2 "/>
</bind>
</comp>

<comp id="1414" class="1007" name="grp_fu_1414">
<pin_list>
<pin id="1415" dir="0" index="0" bw="14" slack="1"/>
<pin id="1416" dir="0" index="1" bw="14" slack="1"/>
<pin id="1417" dir="0" index="2" bw="22" slack="0"/>
<pin id="1418" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_8/2 ret_V_47/2 "/>
</bind>
</comp>

<comp id="1421" class="1007" name="mul_ln1192_fu_1421">
<pin_list>
<pin id="1422" dir="0" index="0" bw="14" slack="0"/>
<pin id="1423" dir="0" index="1" bw="28" slack="0"/>
<pin id="1424" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/3 "/>
</bind>
</comp>

<comp id="1428" class="1007" name="mul_ln1192_2_fu_1428">
<pin_list>
<pin id="1429" dir="0" index="0" bw="22" slack="0"/>
<pin id="1430" dir="0" index="1" bw="14" slack="2"/>
<pin id="1431" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_2/4 "/>
</bind>
</comp>

<comp id="1433" class="1007" name="grp_fu_1433">
<pin_list>
<pin id="1434" dir="0" index="0" bw="22" slack="0"/>
<pin id="1435" dir="0" index="1" bw="14" slack="0"/>
<pin id="1436" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="1437" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/5 add_ln1192_4/5 "/>
</bind>
</comp>

<comp id="1441" class="1007" name="grp_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="15" slack="0"/>
<pin id="1443" dir="0" index="1" bw="14" slack="0"/>
<pin id="1444" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V/6 r_V/6 r_V_1/6 "/>
</bind>
</comp>

<comp id="1449" class="1007" name="grp_fu_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="10" slack="0"/>
<pin id="1451" dir="0" index="1" bw="10" slack="0"/>
<pin id="1452" dir="0" index="2" bw="20" slack="0"/>
<pin id="1453" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_18/6 ret_V_3/6 "/>
</bind>
</comp>

<comp id="1457" class="1007" name="grp_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="18" slack="0"/>
<pin id="1459" dir="0" index="1" bw="10" slack="0"/>
<pin id="1460" dir="0" index="2" bw="17" slack="0"/>
<pin id="1461" dir="1" index="3" bw="18" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln703/6 ret_V_37/6 "/>
</bind>
</comp>

<comp id="1465" class="1007" name="r_V_7_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="23" slack="0"/>
<pin id="1467" dir="0" index="1" bw="14" slack="0"/>
<pin id="1468" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_7/6 "/>
</bind>
</comp>

<comp id="1471" class="1007" name="mul_ln728_fu_1471">
<pin_list>
<pin id="1472" dir="0" index="0" bw="21" slack="0"/>
<pin id="1473" dir="0" index="1" bw="14" slack="0"/>
<pin id="1474" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728/6 "/>
</bind>
</comp>

<comp id="1477" class="1007" name="grp_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="11" slack="0"/>
<pin id="1479" dir="0" index="1" bw="10" slack="0"/>
<pin id="1480" dir="0" index="2" bw="11" slack="0"/>
<pin id="1481" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_8/7 sext_ln1116_2/7 r_V_5/7 "/>
</bind>
</comp>

<comp id="1485" class="1007" name="mul_ln728_1_fu_1485">
<pin_list>
<pin id="1486" dir="0" index="0" bw="22" slack="0"/>
<pin id="1487" dir="0" index="1" bw="14" slack="5"/>
<pin id="1488" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln728_1/7 "/>
</bind>
</comp>

<comp id="1491" class="1007" name="grp_fu_1491">
<pin_list>
<pin id="1492" dir="0" index="0" bw="10" slack="0"/>
<pin id="1493" dir="0" index="1" bw="10" slack="0"/>
<pin id="1494" dir="0" index="2" bw="17" slack="0"/>
<pin id="1495" dir="0" index="3" bw="17" slack="0"/>
<pin id="1496" dir="1" index="4" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="add_ln1192_22/7 sext_ln1192_17/7 mul_ln1192_11/7 ret_V_19/7 "/>
</bind>
</comp>

<comp id="1501" class="1007" name="grp_fu_1501">
<pin_list>
<pin id="1502" dir="0" index="0" bw="10" slack="0"/>
<pin id="1503" dir="0" index="1" bw="10" slack="0"/>
<pin id="1504" dir="0" index="2" bw="23" slack="0"/>
<pin id="1505" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_23/7 sext_ln1118_12/7 ret_V_44/7 "/>
</bind>
</comp>

<comp id="1510" class="1007" name="mul_ln1192_3_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="22" slack="0"/>
<pin id="1512" dir="0" index="1" bw="18" slack="0"/>
<pin id="1513" dir="1" index="2" bw="42" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_3/8 "/>
</bind>
</comp>

<comp id="1516" class="1007" name="grp_fu_1516">
<pin_list>
<pin id="1517" dir="0" index="0" bw="17" slack="0"/>
<pin id="1518" dir="0" index="1" bw="24" slack="0"/>
<pin id="1519" dir="0" index="2" bw="38" slack="0"/>
<pin id="1520" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_7/8 ret_V_46/8 "/>
</bind>
</comp>

<comp id="1525" class="1007" name="grp_fu_1525">
<pin_list>
<pin id="1526" dir="0" index="0" bw="20" slack="0"/>
<pin id="1527" dir="0" index="1" bw="19" slack="0"/>
<pin id="1528" dir="0" index="2" bw="12" slack="0"/>
<pin id="1529" dir="1" index="3" bw="33" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_25/8 sext_ln1192_19/8 mul_ln1192_9/8 "/>
</bind>
</comp>

<comp id="1533" class="1005" name="p_Val2_s_reg_1533">
<pin_list>
<pin id="1534" dir="0" index="0" bw="14" slack="1"/>
<pin id="1535" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1541" class="1005" name="p_Val2_11_reg_1541">
<pin_list>
<pin id="1542" dir="0" index="0" bw="14" slack="2"/>
<pin id="1543" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_11 "/>
</bind>
</comp>

<comp id="1548" class="1005" name="sext_ln728_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="22" slack="1"/>
<pin id="1550" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln728 "/>
</bind>
</comp>

<comp id="1555" class="1005" name="p_Val2_1_reg_1555">
<pin_list>
<pin id="1556" dir="0" index="0" bw="14" slack="2"/>
<pin id="1557" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="sext_ln727_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="22" slack="1"/>
<pin id="1564" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln727 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="trunc_ln_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="14" slack="1"/>
<pin id="1569" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1572" class="1005" name="p_Val2_2_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="14" slack="1"/>
<pin id="1574" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="p_Val2_3_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="14" slack="2"/>
<pin id="1580" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_3 "/>
</bind>
</comp>

<comp id="1592" class="1005" name="lhs_V_5_reg_1592">
<pin_list>
<pin id="1593" dir="0" index="0" bw="15" slack="5"/>
<pin id="1594" dir="1" index="1" bw="15" slack="5"/>
</pin_list>
<bind>
<opset="lhs_V_5 "/>
</bind>
</comp>

<comp id="1597" class="1005" name="ret_V_16_reg_1597">
<pin_list>
<pin id="1598" dir="0" index="0" bw="23" slack="1"/>
<pin id="1599" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_16 "/>
</bind>
</comp>

<comp id="1602" class="1005" name="r_V_12_reg_1602">
<pin_list>
<pin id="1603" dir="0" index="0" bw="28" slack="1"/>
<pin id="1604" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_12 "/>
</bind>
</comp>

<comp id="1607" class="1005" name="ret_V_26_reg_1607">
<pin_list>
<pin id="1608" dir="0" index="0" bw="22" slack="1"/>
<pin id="1609" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_26 "/>
</bind>
</comp>

<comp id="1612" class="1005" name="r_V_4_reg_1612">
<pin_list>
<pin id="1613" dir="0" index="0" bw="28" slack="1"/>
<pin id="1614" dir="1" index="1" bw="28" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1617" class="1005" name="sext_ln728_1_reg_1617">
<pin_list>
<pin id="1618" dir="0" index="0" bw="22" slack="2"/>
<pin id="1619" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln728_1 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="mul_ln1192_6_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="22" slack="1"/>
<pin id="1625" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_6 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="mul_ln1118_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="46" slack="1"/>
<pin id="1631" dir="1" index="1" bw="46" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="trunc_ln708_s_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="14" slack="1"/>
<pin id="1636" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1639" class="1005" name="mul_ln1118_5_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="44" slack="1"/>
<pin id="1641" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_5 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="trunc_ln708_14_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="14" slack="1"/>
<pin id="1646" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_14 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="trunc_ln708_1_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="14" slack="1"/>
<pin id="1651" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="trunc_ln708_8_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="14" slack="1"/>
<pin id="1656" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="trunc_ln708_13_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="14" slack="1"/>
<pin id="1661" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="mul_ln1192_2_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="22" slack="1"/>
<pin id="1666" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_2 "/>
</bind>
</comp>

<comp id="1669" class="1005" name="p_5_reg_1669">
<pin_list>
<pin id="1670" dir="0" index="0" bw="10" slack="2"/>
<pin id="1671" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="p_5 "/>
</bind>
</comp>

<comp id="1674" class="1005" name="p_2_reg_1674">
<pin_list>
<pin id="1675" dir="0" index="0" bw="10" slack="4"/>
<pin id="1676" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="p_2 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="p_s_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="10" slack="1"/>
<pin id="1681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_s "/>
</bind>
</comp>

<comp id="1684" class="1005" name="trunc_ln708_2_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="14" slack="1"/>
<pin id="1686" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1689" class="1005" name="ret_V_1_reg_1689">
<pin_list>
<pin id="1690" dir="0" index="0" bw="33" slack="1"/>
<pin id="1691" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1694" class="1005" name="ret_V_3_reg_1694">
<pin_list>
<pin id="1695" dir="0" index="0" bw="20" slack="1"/>
<pin id="1696" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1699" class="1005" name="p_Val2_6_reg_1699">
<pin_list>
<pin id="1700" dir="0" index="0" bw="10" slack="1"/>
<pin id="1701" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1704" class="1005" name="p_Val2_s_28_reg_1704">
<pin_list>
<pin id="1705" dir="0" index="0" bw="10" slack="1"/>
<pin id="1706" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s_28 "/>
</bind>
</comp>

<comp id="1709" class="1005" name="ret_V_37_reg_1709">
<pin_list>
<pin id="1710" dir="0" index="0" bw="18" slack="2"/>
<pin id="1711" dir="1" index="1" bw="18" slack="2"/>
</pin_list>
<bind>
<opset="ret_V_37 "/>
</bind>
</comp>

<comp id="1714" class="1005" name="p_6_reg_1714">
<pin_list>
<pin id="1715" dir="0" index="0" bw="10" slack="1"/>
<pin id="1716" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_6 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="r_V_7_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="23" slack="1"/>
<pin id="1723" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_7 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="add_ln1192_12_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="20" slack="1"/>
<pin id="1728" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_12 "/>
</bind>
</comp>

<comp id="1731" class="1005" name="mul_ln728_reg_1731">
<pin_list>
<pin id="1732" dir="0" index="0" bw="21" slack="1"/>
<pin id="1733" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln728 "/>
</bind>
</comp>

<comp id="1736" class="1005" name="p_9_reg_1736">
<pin_list>
<pin id="1737" dir="0" index="0" bw="10" slack="1"/>
<pin id="1738" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_9 "/>
</bind>
</comp>

<comp id="1741" class="1005" name="p_1_reg_1741">
<pin_list>
<pin id="1742" dir="0" index="0" bw="10" slack="1"/>
<pin id="1743" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_1 "/>
</bind>
</comp>

<comp id="1746" class="1005" name="ret_V_43_reg_1746">
<pin_list>
<pin id="1747" dir="0" index="0" bw="15" slack="1"/>
<pin id="1748" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1751" class="1005" name="p_Val2_8_reg_1751">
<pin_list>
<pin id="1752" dir="0" index="0" bw="10" slack="1"/>
<pin id="1753" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1756" class="1005" name="p_Val2_7_reg_1756">
<pin_list>
<pin id="1757" dir="0" index="0" bw="10" slack="1"/>
<pin id="1758" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 "/>
</bind>
</comp>

<comp id="1761" class="1005" name="mul_ln700_reg_1761">
<pin_list>
<pin id="1762" dir="0" index="0" bw="52" slack="1"/>
<pin id="1763" dir="1" index="1" bw="52" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1766" class="1005" name="add_ln1192_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="15" slack="1"/>
<pin id="1768" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="r_V_5_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="22" slack="1"/>
<pin id="1773" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_5 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="add_ln1192_17_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="38" slack="1"/>
<pin id="1778" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_17 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="p_8_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="10" slack="1"/>
<pin id="1783" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_8 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="ret_V_19_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="17" slack="1"/>
<pin id="1788" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_19 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="ret_V_23_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="24" slack="1"/>
<pin id="1793" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_23 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="p_Val2_9_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="10" slack="1"/>
<pin id="1798" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="ret_V_48_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="11" slack="1"/>
<pin id="1803" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_48 "/>
</bind>
</comp>

<comp id="1806" class="1005" name="mul_ln700_1_reg_1806">
<pin_list>
<pin id="1807" dir="0" index="0" bw="54" slack="1"/>
<pin id="1808" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="1811" class="1005" name="mul_ln1192_3_reg_1811">
<pin_list>
<pin id="1812" dir="0" index="0" bw="42" slack="1"/>
<pin id="1813" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_3 "/>
</bind>
</comp>

<comp id="1816" class="1005" name="trunc_ln708_9_reg_1816">
<pin_list>
<pin id="1817" dir="0" index="0" bw="14" slack="1"/>
<pin id="1818" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1821" class="1005" name="trunc_ln708_10_reg_1821">
<pin_list>
<pin id="1822" dir="0" index="0" bw="14" slack="1"/>
<pin id="1823" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_10 "/>
</bind>
</comp>

<comp id="1826" class="1005" name="mul_ln1192_9_reg_1826">
<pin_list>
<pin id="1827" dir="0" index="0" bw="33" slack="1"/>
<pin id="1828" dir="1" index="1" bw="33" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192_9 "/>
</bind>
</comp>

<comp id="1831" class="1005" name="p_0_reg_1831">
<pin_list>
<pin id="1832" dir="0" index="0" bw="10" slack="1"/>
<pin id="1833" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="240"><net_src comp="16" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="230" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="230" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="230" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="8" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="230" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="283"><net_src comp="62" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="12" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="285"><net_src comp="14" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="292"><net_src comp="62" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="12" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="301"><net_src comp="62" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="12" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="14" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="319"><net_src comp="62" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="12" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="12" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="322" pin=3"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="339"><net_src comp="14" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="12" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="348"><net_src comp="14" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="355"><net_src comp="62" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="12" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="357"><net_src comp="14" pin="0"/><net_sink comp="349" pin=3"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="12" pin="0"/><net_sink comp="358" pin=2"/></net>

<net id="366"><net_src comp="14" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="12" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="14" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="384"><net_src comp="14" pin="0"/><net_sink comp="376" pin=3"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="392"><net_src comp="12" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="393"><net_src comp="14" pin="0"/><net_sink comp="385" pin=3"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="12" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="14" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="62" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="12" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="14" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="62" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="12" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="14" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="62" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="12" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="429"><net_src comp="14" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="436"><net_src comp="18" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="236" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="20" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="22" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="446"><net_src comp="18" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="236" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="24" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="26" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="453"><net_src comp="440" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="440" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="464"><net_src comp="18" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="236" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="466"><net_src comp="28" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="467"><net_src comp="30" pin="0"/><net_sink comp="458" pin=3"/></net>

<net id="471"><net_src comp="458" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="32" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="458" pin="4"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="486"><net_src comp="38" pin="0"/><net_sink comp="480" pin=0"/></net>

<net id="487"><net_src comp="40" pin="0"/><net_sink comp="480" pin=2"/></net>

<net id="488"><net_src comp="42" pin="0"/><net_sink comp="480" pin=3"/></net>

<net id="495"><net_src comp="18" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="236" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="44" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="505"><net_src comp="18" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="506"><net_src comp="236" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="48" pin="0"/><net_sink comp="499" pin=2"/></net>

<net id="508"><net_src comp="50" pin="0"/><net_sink comp="499" pin=3"/></net>

<net id="515"><net_src comp="52" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="236" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="24" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="509" pin="4"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="58" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="531"><net_src comp="60" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="519" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="38" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="527" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="40" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="42" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="543"><net_src comp="533" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="547"><net_src comp="458" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="458" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="519" pin="3"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="472" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="552" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="38" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="558" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="40" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="42" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="574"><net_src comp="564" pin="4"/><net_sink comp="286" pin=1"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="598"><net_src comp="78" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="34" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="604"><net_src comp="593" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="78" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="34" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="600" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="605" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="624"><net_src comp="82" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="612" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="626"><net_src comp="84" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="627"><net_src comp="86" pin="0"/><net_sink comp="618" pin=3"/></net>

<net id="635"><net_src comp="628" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="628" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="38" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="40" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="42" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="657"><net_src comp="90" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="92" pin="0"/><net_sink comp="652" pin=2"/></net>

<net id="663"><net_src comp="652" pin="3"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="82" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="659" pin="2"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="84" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="86" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="679"><net_src comp="32" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="34" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="685"><net_src comp="674" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="32" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="34" pin="0"/><net_sink comp="686" pin=2"/></net>

<net id="697"><net_src comp="681" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="686" pin="3"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="94" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="693" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="38" pin="0"/><net_sink comp="705" pin=0"/></net>

<net id="712"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="713"><net_src comp="40" pin="0"/><net_sink comp="705" pin=2"/></net>

<net id="714"><net_src comp="42" pin="0"/><net_sink comp="705" pin=3"/></net>

<net id="715"><net_src comp="705" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="720"><net_src comp="96" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="727"><net_src comp="38" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="716" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="40" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="42" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="731"><net_src comp="721" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="736"><net_src comp="98" pin="0"/><net_sink comp="732" pin=0"/></net>

<net id="743"><net_src comp="100" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="732" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="102" pin="0"/><net_sink comp="737" pin=2"/></net>

<net id="746"><net_src comp="104" pin="0"/><net_sink comp="737" pin=3"/></net>

<net id="751"><net_src comp="106" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="752"><net_src comp="747" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="757"><net_src comp="753" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="765"><net_src comp="108" pin="0"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="758" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="773"><net_src comp="100" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="761" pin="2"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="102" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="104" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="782"><net_src comp="112" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="114" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="787"><net_src comp="777" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="116" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="118" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="798"><net_src comp="788" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="803"><net_src comp="784" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="795" pin="1"/><net_sink comp="799" pin=1"/></net>

<net id="811"><net_src comp="120" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="799" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="813"><net_src comp="40" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="814"><net_src comp="122" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="818"><net_src comp="805" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="827"><net_src comp="126" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="834"><net_src comp="38" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="835"><net_src comp="823" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="40" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="837"><net_src comp="42" pin="0"/><net_sink comp="828" pin=3"/></net>

<net id="842"><net_src comp="128" pin="0"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="838" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="858"><net_src comp="132" pin="0"/><net_sink comp="853" pin=0"/></net>

<net id="859"><net_src comp="850" pin="1"/><net_sink comp="853" pin=1"/></net>

<net id="860"><net_src comp="134" pin="0"/><net_sink comp="853" pin=2"/></net>

<net id="865"><net_src comp="847" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="866"><net_src comp="853" pin="3"/><net_sink comp="861" pin=1"/></net>

<net id="871"><net_src comp="136" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="872"><net_src comp="861" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="884"><net_src comp="140" pin="0"/><net_sink comp="879" pin=0"/></net>

<net id="885"><net_src comp="142" pin="0"/><net_sink comp="879" pin=2"/></net>

<net id="889"><net_src comp="879" pin="3"/><net_sink comp="886" pin=0"/></net>

<net id="896"><net_src comp="879" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="905"><net_src comp="148" pin="0"/><net_sink comp="900" pin=0"/></net>

<net id="906"><net_src comp="134" pin="0"/><net_sink comp="900" pin=2"/></net>

<net id="910"><net_src comp="900" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="915"><net_src comp="907" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="886" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="922"><net_src comp="150" pin="0"/><net_sink comp="917" pin=0"/></net>

<net id="923"><net_src comp="331" pin="4"/><net_sink comp="917" pin=1"/></net>

<net id="924"><net_src comp="134" pin="0"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="152" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="331" pin="4"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="142" pin="0"/><net_sink comp="929" pin=2"/></net>

<net id="940"><net_src comp="929" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="925" pin="1"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="950"><net_src comp="941" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="911" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="956"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="964"><net_src comp="957" pin="1"/><net_sink comp="960" pin=1"/></net>

<net id="975"><net_src comp="968" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="965" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="983"><net_src comp="376" pin="4"/><net_sink comp="980" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="989"><net_src comp="977" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="994"><net_src comp="156" pin="0"/><net_sink comp="990" pin=0"/></net>

<net id="995"><net_src comp="984" pin="2"/><net_sink comp="990" pin=1"/></net>

<net id="1006"><net_src comp="160" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=1"/></net>

<net id="1011"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1022"><net_src comp="1012" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="1015" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1029"><net_src comp="162" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="92" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1034"><net_src comp="1024" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1018" pin="2"/><net_sink comp="1035" pin=1"/></net>

<net id="1046"><net_src comp="166" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1047"><net_src comp="92" pin="0"/><net_sink comp="1041" pin=2"/></net>

<net id="1052"><net_src comp="1035" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1053"><net_src comp="1041" pin="3"/><net_sink comp="1048" pin=1"/></net>

<net id="1064"><net_src comp="168" pin="0"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="1057" pin="1"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="170" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1060" pin="2"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="92" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1082"><net_src comp="1048" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1083"><net_src comp="1074" pin="1"/><net_sink comp="1078" pin=1"/></net>

<net id="1095"><net_src comp="176" pin="0"/><net_sink comp="1090" pin=0"/></net>

<net id="1096"><net_src comp="34" pin="0"/><net_sink comp="1090" pin=2"/></net>

<net id="1100"><net_src comp="1090" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="178" pin="0"/><net_sink comp="1101" pin=0"/></net>

<net id="1107"><net_src comp="34" pin="0"/><net_sink comp="1101" pin=2"/></net>

<net id="1111"><net_src comp="1101" pin="3"/><net_sink comp="1108" pin=0"/></net>

<net id="1116"><net_src comp="1108" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1121"><net_src comp="180" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1122"><net_src comp="1112" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1126"><net_src comp="403" pin="4"/><net_sink comp="1123" pin=0"/></net>

<net id="1134"><net_src comp="1123" pin="1"/><net_sink comp="1130" pin=0"/></net>

<net id="1135"><net_src comp="1127" pin="1"/><net_sink comp="1130" pin=1"/></net>

<net id="1146"><net_src comp="1139" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1147"><net_src comp="1136" pin="1"/><net_sink comp="1142" pin=1"/></net>

<net id="1152"><net_src comp="182" pin="0"/><net_sink comp="1148" pin=0"/></net>

<net id="1159"><net_src comp="1148" pin="2"/><net_sink comp="1156" pin=0"/></net>

<net id="1167"><net_src comp="168" pin="0"/><net_sink comp="1163" pin=0"/></net>

<net id="1168"><net_src comp="1160" pin="1"/><net_sink comp="1163" pin=1"/></net>

<net id="1174"><net_src comp="170" pin="0"/><net_sink comp="1169" pin=0"/></net>

<net id="1175"><net_src comp="1163" pin="2"/><net_sink comp="1169" pin=1"/></net>

<net id="1176"><net_src comp="92" pin="0"/><net_sink comp="1169" pin=2"/></net>

<net id="1180"><net_src comp="1169" pin="3"/><net_sink comp="1177" pin=0"/></net>

<net id="1185"><net_src comp="1177" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="184" pin="0"/><net_sink comp="1186" pin=0"/></net>

<net id="1191"><net_src comp="1181" pin="2"/><net_sink comp="1186" pin=1"/></net>

<net id="1198"><net_src comp="186" pin="0"/><net_sink comp="1192" pin=0"/></net>

<net id="1199"><net_src comp="1186" pin="2"/><net_sink comp="1192" pin=1"/></net>

<net id="1200"><net_src comp="188" pin="0"/><net_sink comp="1192" pin=2"/></net>

<net id="1201"><net_src comp="190" pin="0"/><net_sink comp="1192" pin=3"/></net>

<net id="1214"><net_src comp="186" pin="0"/><net_sink comp="1208" pin=0"/></net>

<net id="1215"><net_src comp="188" pin="0"/><net_sink comp="1208" pin=2"/></net>

<net id="1216"><net_src comp="190" pin="0"/><net_sink comp="1208" pin=3"/></net>

<net id="1224"><net_src comp="194" pin="0"/><net_sink comp="1220" pin=0"/></net>

<net id="1225"><net_src comp="1217" pin="1"/><net_sink comp="1220" pin=1"/></net>

<net id="1233"><net_src comp="1226" pin="1"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="1226" pin="1"/><net_sink comp="1229" pin=1"/></net>

<net id="1238"><net_src comp="1229" pin="2"/><net_sink comp="1235" pin=0"/></net>

<net id="1244"><net_src comp="196" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1245"><net_src comp="1220" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1246"><net_src comp="34" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1250"><net_src comp="1239" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1258"><net_src comp="198" pin="0"/><net_sink comp="1254" pin=0"/></net>

<net id="1259"><net_src comp="1251" pin="1"/><net_sink comp="1254" pin=1"/></net>

<net id="1263"><net_src comp="1254" pin="2"/><net_sink comp="1260" pin=0"/></net>

<net id="1269"><net_src comp="220" pin="0"/><net_sink comp="1264" pin=0"/></net>

<net id="1270"><net_src comp="421" pin="4"/><net_sink comp="1264" pin=1"/></net>

<net id="1271"><net_src comp="222" pin="0"/><net_sink comp="1264" pin=2"/></net>

<net id="1275"><net_src comp="1264" pin="3"/><net_sink comp="1272" pin=0"/></net>

<net id="1280"><net_src comp="1272" pin="1"/><net_sink comp="1276" pin=1"/></net>

<net id="1287"><net_src comp="224" pin="0"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="1276" pin="2"/><net_sink comp="1281" pin=1"/></net>

<net id="1289"><net_src comp="226" pin="0"/><net_sink comp="1281" pin=2"/></net>

<net id="1290"><net_src comp="228" pin="0"/><net_sink comp="1281" pin=3"/></net>

<net id="1291"><net_src comp="1281" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="1302"><net_src comp="1295" pin="1"/><net_sink comp="1298" pin=0"/></net>

<net id="1303"><net_src comp="1292" pin="1"/><net_sink comp="1298" pin=1"/></net>

<net id="1308"><net_src comp="232" pin="0"/><net_sink comp="1304" pin=0"/></net>

<net id="1309"><net_src comp="1298" pin="2"/><net_sink comp="1304" pin=1"/></net>

<net id="1316"><net_src comp="100" pin="0"/><net_sink comp="1310" pin=0"/></net>

<net id="1317"><net_src comp="1304" pin="2"/><net_sink comp="1310" pin=1"/></net>

<net id="1318"><net_src comp="102" pin="0"/><net_sink comp="1310" pin=2"/></net>

<net id="1319"><net_src comp="104" pin="0"/><net_sink comp="1310" pin=3"/></net>

<net id="1320"><net_src comp="1310" pin="4"/><net_sink comp="249" pin=2"/></net>

<net id="1331"><net_src comp="1324" pin="1"/><net_sink comp="1327" pin=0"/></net>

<net id="1332"><net_src comp="1321" pin="1"/><net_sink comp="1327" pin=1"/></net>

<net id="1337"><net_src comp="234" pin="0"/><net_sink comp="1333" pin=0"/></net>

<net id="1338"><net_src comp="1327" pin="2"/><net_sink comp="1333" pin=1"/></net>

<net id="1345"><net_src comp="186" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="1333" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1347"><net_src comp="188" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1348"><net_src comp="190" pin="0"/><net_sink comp="1339" pin=3"/></net>

<net id="1349"><net_src comp="1339" pin="4"/><net_sink comp="270" pin=2"/></net>

<net id="1355"><net_src comp="36" pin="0"/><net_sink comp="1350" pin=0"/></net>

<net id="1356"><net_src comp="450" pin="1"/><net_sink comp="1350" pin=1"/></net>

<net id="1357"><net_src comp="472" pin="3"/><net_sink comp="1350" pin=2"/></net>

<net id="1358"><net_src comp="1350" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="1365"><net_src comp="548" pin="1"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="454" pin="1"/><net_sink comp="1359" pin=1"/></net>

<net id="1367"><net_src comp="64" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1368"><net_src comp="66" pin="0"/><net_sink comp="1359" pin=3"/></net>

<net id="1373"><net_src comp="544" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="544" pin="1"/><net_sink comp="1369" pin=1"/></net>

<net id="1380"><net_src comp="70" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1381"><net_src comp="468" pin="1"/><net_sink comp="1375" pin=1"/></net>

<net id="1382"><net_src comp="72" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1387"><net_src comp="575" pin="1"/><net_sink comp="1383" pin=0"/></net>

<net id="1388"><net_src comp="575" pin="1"/><net_sink comp="1383" pin=1"/></net>

<net id="1393"><net_src comp="578" pin="1"/><net_sink comp="1389" pin=0"/></net>

<net id="1394"><net_src comp="578" pin="1"/><net_sink comp="1389" pin=1"/></net>

<net id="1399"><net_src comp="74" pin="0"/><net_sink comp="1395" pin=0"/></net>

<net id="1400"><net_src comp="590" pin="1"/><net_sink comp="1395" pin=1"/></net>

<net id="1401"><net_src comp="1395" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="1406"><net_src comp="76" pin="0"/><net_sink comp="1402" pin=0"/></net>

<net id="1407"><net_src comp="1402" pin="2"/><net_sink comp="593" pin=1"/></net>

<net id="1412"><net_src comp="80" pin="0"/><net_sink comp="1408" pin=0"/></net>

<net id="1413"><net_src comp="1408" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="1419"><net_src comp="88" pin="0"/><net_sink comp="1414" pin=2"/></net>

<net id="1420"><net_src comp="1414" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="1425"><net_src comp="646" pin="1"/><net_sink comp="1421" pin=0"/></net>

<net id="1426"><net_src comp="649" pin="1"/><net_sink comp="1421" pin=1"/></net>

<net id="1427"><net_src comp="1421" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="1432"><net_src comp="110" pin="0"/><net_sink comp="1428" pin=0"/></net>

<net id="1438"><net_src comp="124" pin="0"/><net_sink comp="1433" pin=0"/></net>

<net id="1439"><net_src comp="820" pin="1"/><net_sink comp="1433" pin=1"/></net>

<net id="1440"><net_src comp="1433" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="1445"><net_src comp="130" pin="0"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="844" pin="1"/><net_sink comp="1441" pin=1"/></net>

<net id="1447"><net_src comp="1441" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="1448"><net_src comp="1441" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="1454"><net_src comp="873" pin="1"/><net_sink comp="1449" pin=0"/></net>

<net id="1455"><net_src comp="873" pin="1"/><net_sink comp="1449" pin=1"/></net>

<net id="1456"><net_src comp="138" pin="0"/><net_sink comp="1449" pin=2"/></net>

<net id="1462"><net_src comp="144" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1463"><net_src comp="890" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1464"><net_src comp="893" pin="1"/><net_sink comp="1457" pin=2"/></net>

<net id="1469"><net_src comp="146" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1470"><net_src comp="876" pin="1"/><net_sink comp="1465" pin=1"/></net>

<net id="1475"><net_src comp="154" pin="0"/><net_sink comp="1471" pin=0"/></net>

<net id="1476"><net_src comp="897" pin="1"/><net_sink comp="1471" pin=1"/></net>

<net id="1482"><net_src comp="158" pin="0"/><net_sink comp="1477" pin=0"/></net>

<net id="1483"><net_src comp="996" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1484"><net_src comp="1008" pin="1"/><net_sink comp="1477" pin=2"/></net>

<net id="1489"><net_src comp="164" pin="0"/><net_sink comp="1485" pin=0"/></net>

<net id="1490"><net_src comp="1485" pin="2"/><net_sink comp="1041" pin=1"/></net>

<net id="1497"><net_src comp="1084" pin="1"/><net_sink comp="1491" pin=0"/></net>

<net id="1498"><net_src comp="1087" pin="1"/><net_sink comp="1491" pin=1"/></net>

<net id="1499"><net_src comp="172" pin="0"/><net_sink comp="1491" pin=2"/></net>

<net id="1500"><net_src comp="174" pin="0"/><net_sink comp="1491" pin=3"/></net>

<net id="1506"><net_src comp="1054" pin="1"/><net_sink comp="1501" pin=0"/></net>

<net id="1507"><net_src comp="1054" pin="1"/><net_sink comp="1501" pin=1"/></net>

<net id="1508"><net_src comp="1097" pin="1"/><net_sink comp="1501" pin=2"/></net>

<net id="1509"><net_src comp="1501" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1514"><net_src comp="1153" pin="1"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="1156" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="1521"><net_src comp="1202" pin="1"/><net_sink comp="1516" pin=0"/></net>

<net id="1522"><net_src comp="1205" pin="1"/><net_sink comp="1516" pin=1"/></net>

<net id="1523"><net_src comp="192" pin="0"/><net_sink comp="1516" pin=2"/></net>

<net id="1524"><net_src comp="1516" pin="3"/><net_sink comp="1208" pin=1"/></net>

<net id="1530"><net_src comp="1235" pin="1"/><net_sink comp="1525" pin=0"/></net>

<net id="1531"><net_src comp="1247" pin="1"/><net_sink comp="1525" pin=1"/></net>

<net id="1532"><net_src comp="1260" pin="1"/><net_sink comp="1525" pin=2"/></net>

<net id="1536"><net_src comp="430" pin="4"/><net_sink comp="1533" pin=0"/></net>

<net id="1537"><net_src comp="1533" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1538"><net_src comp="1533" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1539"><net_src comp="1533" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="1540"><net_src comp="1533" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1544"><net_src comp="440" pin="4"/><net_sink comp="1541" pin=0"/></net>

<net id="1545"><net_src comp="1541" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="1546"><net_src comp="1541" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1547"><net_src comp="1541" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="1551"><net_src comp="450" pin="1"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="1408" pin=1"/></net>

<net id="1553"><net_src comp="1548" pin="1"/><net_sink comp="1414" pin=0"/></net>

<net id="1554"><net_src comp="1548" pin="1"/><net_sink comp="1414" pin=1"/></net>

<net id="1558"><net_src comp="458" pin="4"/><net_sink comp="1555" pin=0"/></net>

<net id="1559"><net_src comp="1555" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="1560"><net_src comp="1555" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1561"><net_src comp="1555" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1565"><net_src comp="468" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1402" pin=1"/></net>

<net id="1570"><net_src comp="480" pin="4"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1575"><net_src comp="489" pin="4"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="1577"><net_src comp="1572" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="1581"><net_src comp="499" pin="4"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="1583"><net_src comp="1578" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="1584"><net_src comp="1578" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="1585"><net_src comp="1578" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="1586"><net_src comp="1578" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1587"><net_src comp="1578" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="1588"><net_src comp="1578" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1589"><net_src comp="1578" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1590"><net_src comp="1578" pin="1"/><net_sink comp="900" pin=1"/></net>

<net id="1591"><net_src comp="1578" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="1595"><net_src comp="548" pin="1"/><net_sink comp="1592" pin=0"/></net>

<net id="1596"><net_src comp="1592" pin="1"/><net_sink comp="960" pin=0"/></net>

<net id="1600"><net_src comp="1359" pin="4"/><net_sink comp="1597" pin=0"/></net>

<net id="1601"><net_src comp="1597" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1605"><net_src comp="1369" pin="2"/><net_sink comp="1602" pin=0"/></net>

<net id="1606"><net_src comp="1602" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="1610"><net_src comp="1375" pin="3"/><net_sink comp="1607" pin=0"/></net>

<net id="1611"><net_src comp="1607" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="1615"><net_src comp="1383" pin="2"/><net_sink comp="1612" pin=0"/></net>

<net id="1616"><net_src comp="1612" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="1620"><net_src comp="578" pin="1"/><net_sink comp="1617" pin=0"/></net>

<net id="1621"><net_src comp="1617" pin="1"/><net_sink comp="1428" pin=1"/></net>

<net id="1622"><net_src comp="1617" pin="1"/><net_sink comp="1485" pin=1"/></net>

<net id="1626"><net_src comp="1389" pin="2"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="1628"><net_src comp="1623" pin="1"/><net_sink comp="716" pin=1"/></net>

<net id="1632"><net_src comp="584" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="732" pin=1"/></net>

<net id="1637"><net_src comp="618" pin="4"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="1642"><net_src comp="631" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="1647"><net_src comp="637" pin="4"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="1652"><net_src comp="664" pin="4"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="1657"><net_src comp="737" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="1662"><net_src comp="767" pin="4"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1667"><net_src comp="1428" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1433" pin=0"/></net>

<net id="1672"><net_src comp="277" pin="4"/><net_sink comp="1669" pin=0"/></net>

<net id="1673"><net_src comp="1669" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1677"><net_src comp="286" pin="4"/><net_sink comp="1674" pin=0"/></net>

<net id="1678"><net_src comp="1674" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1682"><net_src comp="295" pin="4"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="1687"><net_src comp="828" pin="4"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1692"><net_src comp="867" pin="2"/><net_sink comp="1689" pin=0"/></net>

<net id="1693"><net_src comp="1689" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="1697"><net_src comp="1449" pin="3"/><net_sink comp="1694" pin=0"/></net>

<net id="1698"><net_src comp="1694" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1702"><net_src comp="304" pin="4"/><net_sink comp="1699" pin=0"/></net>

<net id="1703"><net_src comp="1699" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1707"><net_src comp="313" pin="4"/><net_sink comp="1704" pin=0"/></net>

<net id="1708"><net_src comp="1704" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1712"><net_src comp="1457" pin="3"/><net_sink comp="1709" pin=0"/></net>

<net id="1713"><net_src comp="1709" pin="1"/><net_sink comp="1148" pin=1"/></net>

<net id="1717"><net_src comp="322" pin="4"/><net_sink comp="1714" pin=0"/></net>

<net id="1718"><net_src comp="1714" pin="1"/><net_sink comp="1054" pin=0"/></net>

<net id="1719"><net_src comp="1714" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1720"><net_src comp="1714" pin="1"/><net_sink comp="1295" pin=0"/></net>

<net id="1724"><net_src comp="1465" pin="2"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1012" pin=0"/></net>

<net id="1729"><net_src comp="951" pin="2"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1734"><net_src comp="1471" pin="2"/><net_sink comp="1731" pin=0"/></net>

<net id="1735"><net_src comp="1731" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1739"><net_src comp="340" pin="4"/><net_sink comp="1736" pin=0"/></net>

<net id="1740"><net_src comp="1736" pin="1"/><net_sink comp="1084" pin=0"/></net>

<net id="1744"><net_src comp="349" pin="4"/><net_sink comp="1741" pin=0"/></net>

<net id="1745"><net_src comp="1741" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1749"><net_src comp="960" pin="2"/><net_sink comp="1746" pin=0"/></net>

<net id="1750"><net_src comp="1746" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1754"><net_src comp="358" pin="4"/><net_sink comp="1751" pin=0"/></net>

<net id="1755"><net_src comp="1751" pin="1"/><net_sink comp="1101" pin=1"/></net>

<net id="1759"><net_src comp="367" pin="4"/><net_sink comp="1756" pin=0"/></net>

<net id="1760"><net_src comp="1756" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1764"><net_src comp="971" pin="2"/><net_sink comp="1761" pin=0"/></net>

<net id="1765"><net_src comp="1761" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1769"><net_src comp="990" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1774"><net_src comp="1477" pin="3"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1779"><net_src comp="1078" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1784"><net_src comp="385" pin="4"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1789"><net_src comp="1491" pin="4"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1794"><net_src comp="1117" pin="2"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1799"><net_src comp="394" pin="4"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1804"><net_src comp="1130" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="1251" pin=0"/></net>

<net id="1809"><net_src comp="1142" pin="2"/><net_sink comp="1806" pin=0"/></net>

<net id="1810"><net_src comp="1806" pin="1"/><net_sink comp="1276" pin=0"/></net>

<net id="1814"><net_src comp="1510" pin="2"/><net_sink comp="1811" pin=0"/></net>

<net id="1815"><net_src comp="1811" pin="1"/><net_sink comp="1292" pin=0"/></net>

<net id="1819"><net_src comp="1192" pin="4"/><net_sink comp="1816" pin=0"/></net>

<net id="1820"><net_src comp="1816" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="1824"><net_src comp="1208" pin="4"/><net_sink comp="1821" pin=0"/></net>

<net id="1825"><net_src comp="1821" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="1829"><net_src comp="1525" pin="3"/><net_sink comp="1826" pin=0"/></net>

<net id="1830"><net_src comp="1826" pin="1"/><net_sink comp="1321" pin=0"/></net>

<net id="1834"><net_src comp="412" pin="4"/><net_sink comp="1831" pin=0"/></net>

<net id="1835"><net_src comp="1831" pin="1"/><net_sink comp="1324" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {9 }
	Port: y_1_V | {9 }
	Port: y_2_V | {9 }
	Port: y_3_V | {9 }
	Port: y_4_V | {9 }
 - Input state : 
	Port: myproject : x_V | {1 }
	Port: myproject : sincos1_1 | {3 4 5 6 7 8 9 }
	Port: myproject : sincos1_0 | {3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		sext_ln728 : 1
		sext_ln1265 : 1
		sext_ln727 : 1
		lhs_V_1 : 1
		mul_ln1193 : 2
		ret_V_31 : 3
		trunc_ln : 4
		trunc_ln4 : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		p_5 : 4
		r_V_11 : 1
		lhs_V_5 : 1
		sub_ln1193 : 2
		sext_ln1193_1 : 3
		ret_V_40 : 4
		ret_V_16 : 5
		r_V_12 : 2
		add_ln1192_30 : 2
		add_ln1192_28 : 3
		trunc_ln708_12 : 4
		p_2 : 5
		mul_ln703_1 : 2
		ret_V_26 : 3
	State 2
		r_V_4 : 1
		mul_ln1192_6 : 1
		mul_ln1118 : 1
		mul_ln700_2 : 1
		shl_ln1 : 1
		add_ln700 : 2
		rhs_V_5 : 1
		ret_V_42 : 3
		trunc_ln708_s : 4
		mul_ln1118_5 : 1
		ret_V_47 : 1
		trunc_ln708_14 : 2
	State 3
		mul_ln1192 : 1
		ret_V_32 : 2
		trunc_ln708_1 : 3
		add_ln1192_8 : 1
		sub_ln1192 : 2
		ret_V_36 : 3
		trunc_ln708_4 : 4
		p_Val2_s_28 : 5
		trunc_ln708_7 : 1
		p_7 : 2
		trunc_ln708_8 : 1
		p_9 : 1
		p_Val2_8 : 1
		r_V_27 : 1
		trunc_ln708_13 : 2
	State 4
		sext_ln1118_13 : 1
		sext_ln1118_14 : 1
		r_V_24 : 2
		trunc_ln708_11 : 3
		sext_ln708 : 4
		p_Val2_9 : 5
	State 5
		mul_ln1192_1 : 1
		add_ln1192_4 : 2
		ret_V_34 : 3
		trunc_ln708_2 : 4
		p_0 : 1
	State 6
		ret_V : 1
		r_V : 2
		r_V_1 : 3
		sext_ln1118 : 4
		trunc_ln1193 : 4
		p_shl : 5
		sub_ln1193_1 : 6
		ret_V_1 : 7
		r_V_18 : 1
		ret_V_3 : 2
		sext_ln1118_3 : 1
		mul_ln703 : 1
		sext_ln1192_5 : 1
		ret_V_37 : 2
		r_V_7 : 1
		sext_ln1118_5 : 1
		r_V_20 : 2
		tmp_9 : 1
		sext_ln1118_6 : 2
		tmp_s : 1
		sext_ln1118_7 : 2
		r_V_21 : 3
		sext_ln1118_8 : 4
		add_ln1192_12 : 5
		mul_ln728 : 1
		ret_V_43 : 1
	State 7
		mul_ln700 : 1
		sext_ln1192_3 : 1
		ret_V_33 : 2
		add_ln1192 : 3
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116_2 : 2
		sext_ln1118_1 : 2
		r_V_5 : 3
		mul_ln1192_5 : 1
		sext_ln1192_11 : 1
		sub_ln1192_1 : 2
		rhs_V_2 : 1
		add_ln1192_16 : 3
		mul_ln728_2 : 1
		tmp : 2
		rhs_V_3 : 3
		add_ln1192_17 : 4
		add_ln1192_22 : 1
		sext_ln1192_17 : 2
		mul_ln1192_11 : 3
		ret_V_19 : 4
		r_V_23 : 1
		sext_ln1118_12 : 2
		sext_ln728_7 : 1
		ret_V_44 : 3
		sext_ln1192_18 : 1
		ret_V_45 : 4
		ret_V_23 : 5
		sext_ln703_5 : 1
		ret_V_48 : 2
	State 8
		mul_ln700_1 : 1
		sext_ln1192_7 : 1
		mul_ln1192_3 : 2
		mul_ln728_3 : 1
		tmp_10 : 2
		rhs_V_4 : 3
		add_ln1192_19 : 4
		ret_V_41 : 5
		trunc_ln708_9 : 6
		mul_ln1192_7 : 1
		ret_V_46 : 2
		trunc_ln708_10 : 3
		r_V_25 : 1
		r_V_26 : 1
		sext_ln1118_15 : 2
		tmp_11 : 2
		sext_ln700_5 : 3
		ret_V_25 : 4
		ret_V_29 : 1
		sext_ln1192_19 : 5
		sext_ln1192_20 : 2
		mul_ln1192_9 : 6
	State 9
		tmp_3 : 1
		rhs_V : 2
		ret_V_35 : 3
		trunc_ln708_3 : 4
		write_ln50 : 5
		mul_ln1192_4 : 1
		ret_V_38 : 2
		trunc_ln708_6 : 3
		write_ln51 : 4
		mul_ln1192_10 : 1
		ret_V_49 : 2
		trunc_ln708_15 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit             |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_277 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_286 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_295 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_304 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_313 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_322 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_331 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_340 |    1    |  3.618  |   745   |   1291  |
|   call   | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_349 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_358 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_367 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_376 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_385 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_394 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_403 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_412 |    1    |  3.618  |   745   |   1291  |
|          | grp_sin_lut_ap_fixed_14_6_5_3_0_s_fu_421 |    1    |  3.618  |   745   |   1291  |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |            add_ln1192_7_fu_527           |    0    |    0    |    0    |    29   |
|          |           add_ln1192_30_fu_552           |    0    |    0    |    0    |    22   |
|          |           add_ln1192_28_fu_558           |    0    |    0    |    0    |    22   |
|          |             add_ln700_fu_600             |    0    |    0    |    0    |    22   |
|          |              ret_V_42_fu_612             |    0    |    0    |    0    |    22   |
|          |              ret_V_32_fu_659             |    0    |    0    |    0    |    37   |
|          |            add_ln1192_8_fu_681           |    0    |    0    |    0    |    29   |
|          |              ret_V_36_fu_699             |    0    |    0    |    0    |    22   |
|          |              ret_V_39_fu_716             |    0    |    0    |    0    |    29   |
|          |             add_ln703_fu_747             |    0    |    0    |    0    |    21   |
|          |            add_ln703_1_fu_753            |    0    |    0    |    0    |    21   |
|          |              ret_V_34_fu_823             |    0    |    0    |    0    |    29   |
|          |            add_ln703_2_fu_838            |    0    |    0    |    0    |    21   |
|    add   |              ret_V_1_fu_867              |    0    |    0    |    0    |    22   |
|          |           add_ln1192_12_fu_951           |    0    |    0    |    0    |    22   |
|          |              ret_V_43_fu_960             |    0    |    0    |    0    |    21   |
|          |             add_ln1192_fu_990            |    0    |    0    |    0    |    22   |
|          |             ret_V_10_fu_1002             |    0    |    0    |    0    |    17   |
|          |           add_ln1192_16_fu_1048          |    0    |    0    |    0    |    22   |
|          |           add_ln1192_17_fu_1078          |    0    |    0    |    0    |    22   |
|          |             ret_V_45_fu_1112             |    0    |    0    |    0    |    22   |
|          |             ret_V_23_fu_1117             |    0    |    0    |    0    |    22   |
|          |             ret_V_12_fu_1148             |    0    |    0    |    0    |    25   |
|          |           add_ln1192_19_fu_1181          |    0    |    0    |    0    |    22   |
|          |             ret_V_41_fu_1186             |    0    |    0    |    0    |    22   |
|          |             ret_V_29_fu_1254             |    0    |    0    |    0    |    18   |
|          |             ret_V_38_fu_1304             |    0    |    0    |    0    |    53   |
|          |             ret_V_49_fu_1333             |    0    |    0    |    0    |    45   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             mul_ln1118_fu_584            |    2    |    0    |    0    |    32   |
|          |            mul_ln1118_5_fu_631           |    2    |    0    |    0    |    22   |
|          |               r_V_22_fu_732              |    3    |    0    |    0    |    21   |
|          |               r_V_27_fu_761              |    2    |    0    |    0    |    20   |
|          |             mul_ln700_fu_971             |    2    |    0    |    0    |    21   |
|          |           mul_ln1192_5_fu_1018           |    2    |    0    |    0    |    32   |
|          |            mul_ln728_2_fu_1060           |    0    |    0    |    0    |    62   |
|          |            mul_ln700_1_fu_1142           |    3    |    0    |    0    |    29   |
|          |            mul_ln728_3_fu_1163           |    0    |    0    |    0    |    62   |
|          |              r_V_26_fu_1229              |    0    |    0    |    0    |    62   |
|          |           mul_ln1192_4_fu_1298           |    2    |    0    |    0    |    28   |
|    mul   |           mul_ln1192_10_fu_1327          |    2    |    0    |    0    |    21   |
|          |              r_V_12_fu_1369              |    1    |    0    |    0    |    0    |
|          |               r_V_4_fu_1383              |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_6_fu_1389           |    1    |    0    |    0    |    0    |
|          |            mul_ln700_2_fu_1395           |    1    |    0    |    0    |    0    |
|          |            mul_ln700_3_fu_1402           |    1    |    0    |    0    |    0    |
|          |            mul_ln728_4_fu_1408           |    1    |    0    |    0    |    0    |
|          |            mul_ln1192_fu_1421            |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_2_fu_1428           |    1    |    0    |    0    |    0    |
|          |               r_V_7_fu_1465              |    1    |    0    |    0    |    0    |
|          |             mul_ln728_fu_1471            |    1    |    0    |    0    |    0    |
|          |            mul_ln728_1_fu_1485           |    1    |    0    |    0    |    0    |
|          |           mul_ln1192_3_fu_1510           |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sub_ln1192_fu_693            |    0    |    0    |    0    |    22   |
|          |               r_V_24_fu_799              |    0    |    0    |    0    |    27   |
|          |            sub_ln1193_1_fu_861           |    0    |    0    |    0    |    22   |
|          |               r_V_20_fu_911              |    0    |    0    |    0    |    22   |
|    sub   |               r_V_21_fu_941              |    0    |    0    |    0    |    22   |
|          |              ret_V_33_fu_984             |    0    |    0    |    0    |    22   |
|          |           sub_ln1192_1_fu_1035           |    0    |    0    |    0    |    45   |
|          |             ret_V_48_fu_1130             |    0    |    0    |    0    |    17   |
|          |              r_V_25_fu_1220              |    0    |    0    |    0    |    17   |
|          |             ret_V_35_fu_1276             |    0    |    0    |    0    |    61   |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1350               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1375               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1414               |    1    |    0    |    0    |    0    |
|  muladd  |                grp_fu_1433               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1449               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1457               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1501               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1516               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |                grp_fu_1441               |    1    |    0    |    0    |    0    |
|  addmul  |                grp_fu_1477               |    1    |    0    |    0    |    0    |
|          |                grp_fu_1525               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| submuladd|                grp_fu_1359               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
| addmuladd|                grp_fu_1491               |    1    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   read   |           x_V_read_read_fu_236           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |          write_ln50_write_fu_242         |    0    |    0    |    0    |    0    |
|          |          write_ln51_write_fu_249         |    0    |    0    |    0    |    0    |
|   write  |          write_ln52_write_fu_256         |    0    |    0    |    0    |    0    |
|          |          write_ln53_write_fu_263         |    0    |    0    |    0    |    0    |
|          |          write_ln54_write_fu_270         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              p_Val2_s_fu_430             |    0    |    0    |    0    |    0    |
|          |             p_Val2_11_fu_440             |    0    |    0    |    0    |    0    |
|          |              p_Val2_1_fu_458             |    0    |    0    |    0    |    0    |
|          |              trunc_ln_fu_480             |    0    |    0    |    0    |    0    |
|          |              p_Val2_2_fu_489             |    0    |    0    |    0    |    0    |
|          |              p_Val2_3_fu_499             |    0    |    0    |    0    |    0    |
|          |               tmp_7_fu_509               |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_5_fu_533           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_12_fu_564          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_s_fu_618           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_14_fu_637          |    0    |    0    |    0    |    0    |
|partselect|           trunc_ln708_1_fu_664           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_4_fu_705           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_7_fu_721           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_8_fu_737           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_13_fu_767          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_11_fu_805          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_2_fu_828           |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_9_fu_1192          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_10_fu_1208          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_3_fu_1281          |    0    |    0    |    0    |    0    |
|          |           trunc_ln708_6_fu_1310          |    0    |    0    |    0    |    0    |
|          |          trunc_ln708_15_fu_1339          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |             sext_ln728_fu_450            |    0    |    0    |    0    |    0    |
|          |            sext_ln1265_fu_454            |    0    |    0    |    0    |    0    |
|          |             sext_ln727_fu_468            |    0    |    0    |    0    |    0    |
|          |               r_V_11_fu_544              |    0    |    0    |    0    |    0    |
|          |              lhs_V_5_fu_548              |    0    |    0    |    0    |    0    |
|          |               r_V_3_fu_575               |    0    |    0    |    0    |    0    |
|          |            sext_ln728_1_fu_578           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_11_fu_581          |    0    |    0    |    0    |    0    |
|          |            sext_ln700_3_fu_590           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_16_fu_628          |    0    |    0    |    0    |    0    |
|          |            sext_ln1192_fu_646            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_1_fu_649           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_17_fu_758          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_13_fu_784          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_14_fu_795          |    0    |    0    |    0    |    0    |
|          |             sext_ln708_fu_815            |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_4_fu_820           |    0    |    0    |    0    |    0    |
|          |               lhs_V_fu_844               |    0    |    0    |    0    |    0    |
|          |            sext_ln1118_fu_847            |    0    |    0    |    0    |    0    |
|          |            sext_ln1116_fu_873            |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_2_fu_876           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_3_fu_886           |    0    |    0    |    0    |    0    |
|          |            sext_ln703_3_fu_890           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_5_fu_893           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_4_fu_897           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_5_fu_907           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_6_fu_925           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_7_fu_937           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_8_fu_947           |    0    |    0    |    0    |    0    |
|          |              rhs_V_6_fu_957              |    0    |    0    |    0    |    0    |
|          |             sext_ln700_fu_965            |    0    |    0    |    0    |    0    |
|          |            sext_ln700_1_fu_968           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_2_fu_977           |    0    |    0    |    0    |    0    |
|   sext   |           sext_ln1192_3_fu_980           |    0    |    0    |    0    |    0    |
|          |             sext_ln703_fu_996            |    0    |    0    |    0    |    0    |
|          |            sext_ln703_1_fu_999           |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_1_fu_1008          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_9_fu_1012          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_10_fu_1015          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_11_fu_1031          |    0    |    0    |    0    |    0    |
|          |           sext_ln1118_9_fu_1054          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_3_fu_1057           |    0    |    0    |    0    |    0    |
|          |              rhs_V_3_fu_1074             |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_5_fu_1084          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_15_fu_1087          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_7_fu_1097           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_18_fu_1108          |    0    |    0    |    0    |    0    |
|          |           sext_ln703_5_fu_1123           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_6_fu_1127           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_4_fu_1136           |    0    |    0    |    0    |    0    |
|          |           sext_ln700_2_fu_1139           |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_6_fu_1153          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_7_fu_1156          |    0    |    0    |    0    |    0    |
|          |           sext_ln728_5_fu_1160           |    0    |    0    |    0    |    0    |
|          |              rhs_V_4_fu_1177             |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_12_fu_1202          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_13_fu_1205          |    0    |    0    |    0    |    0    |
|          |            sext_ln1253_fu_1217           |    0    |    0    |    0    |    0    |
|          |           sext_ln1116_3_fu_1226          |    0    |    0    |    0    |    0    |
|          |          sext_ln1118_15_fu_1235          |    0    |    0    |    0    |    0    |
|          |           sext_ln700_5_fu_1247           |    0    |    0    |    0    |    0    |
|          |           sext_ln703_7_fu_1251           |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_20_fu_1260          |    0    |    0    |    0    |    0    |
|          |               rhs_V_fu_1272              |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_14_fu_1292          |    0    |    0    |    0    |    0    |
|          |           sext_ln1192_8_fu_1295          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_21_fu_1321          |    0    |    0    |    0    |    0    |
|          |          sext_ln1192_16_fu_1324          |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|          |              lhs_V_1_fu_472              |    0    |    0    |    0    |    0    |
|          |             trunc_ln4_fu_519             |    0    |    0    |    0    |    0    |
|          |              shl_ln1_fu_593              |    0    |    0    |    0    |    0    |
|          |              rhs_V_5_fu_605              |    0    |    0    |    0    |    0    |
|          |              lhs_V_2_fu_652              |    0    |    0    |    0    |    0    |
|          |              lhs_V_3_fu_674              |    0    |    0    |    0    |    0    |
|          |              rhs_V_1_fu_686              |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_3_fu_777           |    0    |    0    |    0    |    0    |
|          |            shl_ln1118_4_fu_788           |    0    |    0    |    0    |    0    |
|          |               p_shl_fu_853               |    0    |    0    |    0    |    0    |
|bitconcatenate|               r_V_19_fu_879              |    0    |    0    |    0    |    0    |
|          |               shl_ln_fu_900              |    0    |    0    |    0    |    0    |
|          |               tmp_9_fu_917               |    0    |    0    |    0    |    0    |
|          |               tmp_s_fu_929               |    0    |    0    |    0    |    0    |
|          |              lhs_V_4_fu_1024             |    0    |    0    |    0    |    0    |
|          |              rhs_V_2_fu_1041             |    0    |    0    |    0    |    0    |
|          |                tmp_fu_1066               |    0    |    0    |    0    |    0    |
|          |              lhs_V_6_fu_1090             |    0    |    0    |    0    |    0    |
|          |               tmp_1_fu_1101              |    0    |    0    |    0    |    0    |
|          |              tmp_10_fu_1169              |    0    |    0    |    0    |    0    |
|          |              tmp_11_fu_1239              |    0    |    0    |    0    |    0    |
|          |               tmp_3_fu_1264              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln1193_fu_850           |    0    |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|---------|
|   Total  |                                          |    62   |  61.506 |  12665  |  23339  |
|----------|------------------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|sincos1_0|    1   |    0   |    0   |
|sincos1_1|    1   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_12_reg_1726|   20   |
| add_ln1192_17_reg_1776|   38   |
|  add_ln1192_reg_1766  |   15   |
|    lhs_V_5_reg_1592   |   15   |
| mul_ln1118_5_reg_1639 |   44   |
|  mul_ln1118_reg_1629  |   46   |
| mul_ln1192_2_reg_1664 |   22   |
| mul_ln1192_3_reg_1811 |   42   |
| mul_ln1192_6_reg_1623 |   22   |
| mul_ln1192_9_reg_1826 |   33   |
|  mul_ln700_1_reg_1806 |   54   |
|   mul_ln700_reg_1761  |   52   |
|   mul_ln728_reg_1731  |   21   |
|      p_0_reg_1831     |   10   |
|      p_1_reg_1741     |   10   |
|      p_2_reg_1674     |   10   |
|      p_5_reg_1669     |   10   |
|      p_6_reg_1714     |   10   |
|      p_8_reg_1781     |   10   |
|      p_9_reg_1736     |   10   |
|   p_Val2_11_reg_1541  |   14   |
|   p_Val2_1_reg_1555   |   14   |
|   p_Val2_2_reg_1572   |   14   |
|   p_Val2_3_reg_1578   |   14   |
|   p_Val2_6_reg_1699   |   10   |
|   p_Val2_7_reg_1756   |   10   |
|   p_Val2_8_reg_1751   |   10   |
|   p_Val2_9_reg_1796   |   10   |
|  p_Val2_s_28_reg_1704 |   10   |
|   p_Val2_s_reg_1533   |   14   |
|      p_s_reg_1679     |   10   |
|    r_V_12_reg_1602    |   28   |
|     r_V_4_reg_1612    |   28   |
|     r_V_5_reg_1771    |   22   |
|     r_V_7_reg_1721    |   23   |
|   ret_V_16_reg_1597   |   23   |
|   ret_V_19_reg_1786   |   17   |
|    ret_V_1_reg_1689   |   33   |
|   ret_V_23_reg_1791   |   24   |
|   ret_V_26_reg_1607   |   22   |
|   ret_V_37_reg_1709   |   18   |
|    ret_V_3_reg_1694   |   20   |
|   ret_V_43_reg_1746   |   15   |
|   ret_V_48_reg_1801   |   11   |
|  sext_ln727_reg_1562  |   22   |
| sext_ln728_1_reg_1617 |   22   |
|  sext_ln728_reg_1548  |   22   |
|trunc_ln708_10_reg_1821|   14   |
|trunc_ln708_13_reg_1659|   14   |
|trunc_ln708_14_reg_1644|   14   |
| trunc_ln708_1_reg_1649|   14   |
| trunc_ln708_2_reg_1684|   14   |
| trunc_ln708_8_reg_1654|   14   |
| trunc_ln708_9_reg_1816|   14   |
| trunc_ln708_s_reg_1634|   14   |
|   trunc_ln_reg_1567   |   14   |
+-----------------------+--------+
|         Total         |  1100  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| grp_fu_1433 |  p0  |   2  |  22  |   44   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   44   ||  0.603  ||    9    |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   62   |   61   |  12665 |  23339 |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |    -   |  1100  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   62   |   62   |  13765 |  23348 |
+-----------+--------+--------+--------+--------+--------+
