

================================================================
== Vitis HLS Report for 'dct_1d_Pipeline_DCT_Outer_Loop'
================================================================
* Date:           Mon Mar  6 12:21:21 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.383 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |       14|       14|         8|          1|          1|     8|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln22_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln22"   --->   Operation 12 'read' 'sext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln19_5_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln19_5"   --->   Operation 13 'read' 'sext_ln19_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln19_4_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln19_4"   --->   Operation 14 'read' 'sext_ln19_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln19_3_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln19_3"   --->   Operation 15 'read' 'sext_ln19_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln19_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln19_2"   --->   Operation 16 'read' 'sext_ln19_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln19_1_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln19_1"   --->   Operation 17 'read' 'sext_ln19_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln19_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln19"   --->   Operation 18 'read' 'sext_ln19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln8_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln8"   --->   Operation 19 'read' 'sext_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln22_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln22"   --->   Operation 20 'read' 'zext_ln22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln22_cast = sext i16 %sext_ln22_read"   --->   Operation 21 'sext' 'sext_ln22_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln19_5_cast = sext i16 %sext_ln19_5_read"   --->   Operation 22 'sext' 'sext_ln19_5_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln19_4_cast = sext i16 %sext_ln19_4_read"   --->   Operation 23 'sext' 'sext_ln19_4_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln19_3_cast = sext i16 %sext_ln19_3_read"   --->   Operation 24 'sext' 'sext_ln19_3_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln19_2_cast = sext i16 %sext_ln19_2_read"   --->   Operation 25 'sext' 'sext_ln19_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln19_1_cast = sext i16 %sext_ln19_1_read"   --->   Operation 26 'sext' 'sext_ln19_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln19_cast = sext i16 %sext_ln19_read"   --->   Operation 27 'sext' 'sext_ln19_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln8_cast = sext i16 %sext_ln8_read"   --->   Operation 28 'sext' 'sext_ln8_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %k"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%k_1 = load i4 %k" [dct.cpp:16]   --->   Operation 31 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp_eq  i4 %k_1, i4 8" [dct.cpp:16]   --->   Operation 32 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln16 = add i4 %k_1, i4 1" [dct.cpp:16]   --->   Operation 34 'add' 'add_ln16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.end15.exitStub" [dct.cpp:16]   --->   Operation 35 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i4 %k_1" [dct.cpp:16]   --->   Operation 36 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_4_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_4, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 37 'getelementptr' 'dct_1d_short_short_dct_coeff_table_4_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%coeff_4 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:19]   --->   Operation 38 'load' 'coeff_4' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_7_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_7, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 39 'getelementptr' 'dct_1d_short_short_dct_coeff_table_7_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%coeff_7 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:19]   --->   Operation 40 'load' 'coeff_7' <Predicate = (!icmp_ln16)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %add_ln16, i4 %k" [dct.cpp:16]   --->   Operation 41 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.47>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_addr = getelementptr i14 %dct_1d_short_short_dct_coeff_table, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 42 'getelementptr' 'dct_1d_short_short_dct_coeff_table_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:19]   --->   Operation 43 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_1_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_1, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 44 'getelementptr' 'dct_1d_short_short_dct_coeff_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (2.32ns)   --->   "%coeff_1 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:19]   --->   Operation 45 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_2_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_2, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 46 'getelementptr' 'dct_1d_short_short_dct_coeff_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (2.32ns)   --->   "%coeff_2 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:19]   --->   Operation 47 'load' 'coeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_3_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_3, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 48 'getelementptr' 'dct_1d_short_short_dct_coeff_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%coeff_3 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:19]   --->   Operation 49 'load' 'coeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 50 [1/2] (2.32ns)   --->   "%coeff_4 = load i3 %dct_1d_short_short_dct_coeff_table_4_addr" [dct.cpp:19]   --->   Operation 50 'load' 'coeff_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln19_9 = sext i15 %coeff_4" [dct.cpp:19]   --->   Operation 51 'sext' 'sext_ln19_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3_cast" [dct.cpp:19]   --->   Operation 52 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_5_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_5, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 53 'getelementptr' 'dct_1d_short_short_dct_coeff_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (2.32ns)   --->   "%coeff_5 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:19]   --->   Operation 54 'load' 'coeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dct_1d_short_short_dct_coeff_table_6_addr = getelementptr i15 %dct_1d_short_short_dct_coeff_table_6, i64 0, i64 %zext_ln16" [dct.cpp:19]   --->   Operation 55 'getelementptr' 'dct_1d_short_short_dct_coeff_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (2.32ns)   --->   "%coeff_6 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:19]   --->   Operation 56 'load' 'coeff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 57 [1/2] (2.32ns)   --->   "%coeff_7 = load i3 %dct_1d_short_short_dct_coeff_table_7_addr" [dct.cpp:19]   --->   Operation 57 'load' 'coeff_7' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln22_1 = sext i15 %coeff_7" [dct.cpp:22]   --->   Operation 58 'sext' 'sext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22 = mul i29 %sext_ln22_1, i29 %sext_ln22_cast" [dct.cpp:22]   --->   Operation 59 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.47>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%coeff = load i3 %dct_1d_short_short_dct_coeff_table_addr" [dct.cpp:19]   --->   Operation 60 'load' 'coeff' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 8> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i14 %coeff" [dct.cpp:8]   --->   Operation 61 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8_cast" [dct.cpp:8]   --->   Operation 62 'mul' 'mul_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/2] (2.32ns)   --->   "%coeff_1 = load i3 %dct_1d_short_short_dct_coeff_table_1_addr" [dct.cpp:19]   --->   Operation 63 'load' 'coeff_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 64 [1/2] (2.32ns)   --->   "%coeff_2 = load i3 %dct_1d_short_short_dct_coeff_table_2_addr" [dct.cpp:19]   --->   Operation 64 'load' 'coeff_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln19_7 = sext i15 %coeff_2" [dct.cpp:19]   --->   Operation 65 'sext' 'sext_ln19_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1_cast" [dct.cpp:19]   --->   Operation 66 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/2] (2.32ns)   --->   "%coeff_3 = load i3 %dct_1d_short_short_dct_coeff_table_3_addr" [dct.cpp:19]   --->   Operation 67 'load' 'coeff_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 68 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3_cast" [dct.cpp:19]   --->   Operation 68 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%coeff_5 = load i3 %dct_1d_short_short_dct_coeff_table_5_addr" [dct.cpp:19]   --->   Operation 69 'load' 'coeff_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln19_10 = sext i15 %coeff_5" [dct.cpp:19]   --->   Operation 70 'sext' 'sext_ln19_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln19_4 = mul i29 %sext_ln19_10, i29 %sext_ln19_4_cast" [dct.cpp:19]   --->   Operation 71 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/2] (2.32ns)   --->   "%coeff_6 = load i3 %dct_1d_short_short_dct_coeff_table_6_addr" [dct.cpp:19]   --->   Operation 72 'load' 'coeff_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln19_11 = sext i15 %coeff_6" [dct.cpp:19]   --->   Operation 73 'sext' 'sext_ln19_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln19_5 = mul i29 %sext_ln19_11, i29 %sext_ln19_5_cast" [dct.cpp:19]   --->   Operation 74 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22 = mul i29 %sext_ln22_1, i29 %sext_ln22_cast" [dct.cpp:22]   --->   Operation 75 'mul' 'mul_ln22' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.15>
ST_4 : Operation 76 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8_cast" [dct.cpp:8]   --->   Operation 76 'mul' 'mul_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln19_6 = sext i15 %coeff_1" [dct.cpp:19]   --->   Operation 77 'sext' 'sext_ln19_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln19 = mul i29 %sext_ln19_6, i29 %sext_ln19_cast" [dct.cpp:19]   --->   Operation 78 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 79 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1_cast" [dct.cpp:19]   --->   Operation 79 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln19_8 = sext i15 %coeff_3" [dct.cpp:19]   --->   Operation 80 'sext' 'sext_ln19_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [3/3] (1.05ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln19_2 = mul i29 %sext_ln19_8, i29 %sext_ln19_2_cast" [dct.cpp:19]   --->   Operation 81 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 82 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3_cast" [dct.cpp:19]   --->   Operation 82 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 83 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln19_4 = mul i29 %sext_ln19_10, i29 %sext_ln19_4_cast" [dct.cpp:19]   --->   Operation 83 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 84 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln19_5 = mul i29 %sext_ln19_11, i29 %sext_ln19_5_cast" [dct.cpp:19]   --->   Operation 84 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_5)   --->   "%mul_ln22 = mul i29 %sext_ln22_1, i29 %sext_ln22_cast" [dct.cpp:22]   --->   Operation 85 'mul' 'mul_ln22' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_5 = add i29 %mul_ln22, i29 4096" [dct.cpp:22]   --->   Operation 86 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.20>
ST_5 : Operation 87 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8_cast" [dct.cpp:8]   --->   Operation 87 'mul' 'mul_ln8' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln19 = mul i29 %sext_ln19_6, i29 %sext_ln19_cast" [dct.cpp:19]   --->   Operation 88 'mul' 'mul_ln19' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1_cast" [dct.cpp:19]   --->   Operation 89 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 90 [2/3] (1.05ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln19_2 = mul i29 %sext_ln19_8, i29 %sext_ln19_2_cast" [dct.cpp:19]   --->   Operation 90 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 91 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln19_3 = mul i29 %sext_ln19_9, i29 %sext_ln19_3_cast" [dct.cpp:19]   --->   Operation 91 'mul' 'mul_ln19_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_4)   --->   "%mul_ln19_4 = mul i29 %sext_ln19_10, i29 %sext_ln19_4_cast" [dct.cpp:19]   --->   Operation 92 'mul' 'mul_ln19_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_6)   --->   "%mul_ln19_5 = mul i29 %sext_ln19_11, i29 %sext_ln19_5_cast" [dct.cpp:19]   --->   Operation 93 'mul' 'mul_ln19_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_4 = add i29 %mul_ln19_3, i29 %mul_ln19_4" [dct.cpp:22]   --->   Operation 94 'add' 'add_ln22_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_5 = add i29 %mul_ln22, i29 4096" [dct.cpp:22]   --->   Operation 95 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_6 = add i29 %add_ln22_5, i29 %mul_ln19_5" [dct.cpp:22]   --->   Operation 96 'add' 'add_ln22_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.56>
ST_6 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln8 = mul i29 %zext_ln8, i29 %sext_ln8_cast" [dct.cpp:8]   --->   Operation 97 'mul' 'mul_ln8' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_1)   --->   "%mul_ln19 = mul i29 %sext_ln19_6, i29 %sext_ln19_cast" [dct.cpp:19]   --->   Operation 98 'mul' 'mul_ln19' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln19_1 = mul i29 %sext_ln19_7, i29 %sext_ln19_1_cast" [dct.cpp:19]   --->   Operation 99 'mul' 'mul_ln19_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [1/3] (0.00ns) (grouped into DSP with root node add_ln22_2)   --->   "%mul_ln19_2 = mul i29 %sext_ln19_8, i29 %sext_ln19_2_cast" [dct.cpp:19]   --->   Operation 100 'mul' 'mul_ln19_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 101 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_1 = add i29 %mul_ln8, i29 %mul_ln19" [dct.cpp:22]   --->   Operation 101 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 102 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i29 %mul_ln19_1, i29 %mul_ln19_2" [dct.cpp:22]   --->   Operation 102 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 103 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_4 = add i29 %mul_ln19_3, i29 %mul_ln19_4" [dct.cpp:22]   --->   Operation 103 'add' 'add_ln22_4' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 104 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_6 = add i29 %add_ln22_5, i29 %mul_ln19_5" [dct.cpp:22]   --->   Operation 104 'add' 'add_ln22_6' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 105 [1/1] (2.46ns)   --->   "%add_ln22_7 = add i29 %add_ln22_6, i29 %add_ln22_4" [dct.cpp:22]   --->   Operation 105 'add' 'add_ln22_7' <Predicate = true> <Delay = 2.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 106 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_1 = add i29 %mul_ln8, i29 %mul_ln19" [dct.cpp:22]   --->   Operation 106 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 107 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln22_2 = add i29 %mul_ln19_1, i29 %mul_ln19_2" [dct.cpp:22]   --->   Operation 107 'add' 'add_ln22_2' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_3 = add i29 %add_ln22_2, i29 %add_ln22_1" [dct.cpp:22]   --->   Operation 108 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 109 [1/1] (4.28ns) (root node of TernaryAdder)   --->   "%add_ln22 = add i29 %add_ln22_7, i29 %add_ln22_3" [dct.cpp:22]   --->   Operation 109 'add' 'add_ln22' <Predicate = true> <Delay = 4.28> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.14> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i29.i32.i32, i29 %add_ln22, i32 13, i32 28" [dct.cpp:22]   --->   Operation 110 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 119 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.07>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i4 %k_1" [dct.cpp:22]   --->   Operation 111 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (1.82ns)   --->   "%add_ln22_8 = add i6 %zext_ln22_read, i6 %zext_ln22_1" [dct.cpp:22]   --->   Operation 112 'add' 'add_ln22_8' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i6 %add_ln22_8" [dct.cpp:22]   --->   Operation 113 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i16 %dst, i64 0, i64 %zext_ln22_2" [dct.cpp:22]   --->   Operation 114 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/Richard/Desktop/Course/AAHLS/labs/labA/ug871-design-files-ch6/dct_prj/solution3/directives.tcl:11]   --->   Operation 115 'specpipeline' 'specpipeline_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [dct.cpp:7]   --->   Operation 116 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (3.25ns)   --->   "%store_ln22 = store i16 %trunc_ln, i6 %dst_addr" [dct.cpp:22]   --->   Operation 117 'store' 'store_ln22' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [dct.cpp:16]   --->   Operation 118 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sext_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln19_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln19_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln19_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln19_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln19_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_1d_short_short_dct_coeff_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_1d_short_short_dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                                         (alloca           ) [ 010000000]
sext_ln22_read                            (read             ) [ 000000000]
sext_ln19_5_read                          (read             ) [ 000000000]
sext_ln19_4_read                          (read             ) [ 000000000]
sext_ln19_3_read                          (read             ) [ 000000000]
sext_ln19_2_read                          (read             ) [ 000000000]
sext_ln19_1_read                          (read             ) [ 000000000]
sext_ln19_read                            (read             ) [ 000000000]
sext_ln8_read                             (read             ) [ 000000000]
zext_ln22_read                            (read             ) [ 011111111]
sext_ln22_cast                            (sext             ) [ 011110000]
sext_ln19_5_cast                          (sext             ) [ 011111000]
sext_ln19_4_cast                          (sext             ) [ 011111000]
sext_ln19_3_cast                          (sext             ) [ 011111000]
sext_ln19_2_cast                          (sext             ) [ 011111100]
sext_ln19_1_cast                          (sext             ) [ 011111100]
sext_ln19_cast                            (sext             ) [ 011111100]
sext_ln8_cast                             (sext             ) [ 011111100]
store_ln0                                 (store            ) [ 000000000]
br_ln0                                    (br               ) [ 000000000]
k_1                                       (load             ) [ 011111111]
icmp_ln16                                 (icmp             ) [ 011111110]
empty                                     (speclooptripcount) [ 000000000]
add_ln16                                  (add              ) [ 000000000]
br_ln16                                   (br               ) [ 000000000]
zext_ln16                                 (zext             ) [ 011000000]
dct_1d_short_short_dct_coeff_table_4_addr (getelementptr    ) [ 011000000]
dct_1d_short_short_dct_coeff_table_7_addr (getelementptr    ) [ 011000000]
store_ln16                                (store            ) [ 000000000]
dct_1d_short_short_dct_coeff_table_addr   (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_1_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_2_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_3_addr (getelementptr    ) [ 010100000]
coeff_4                                   (load             ) [ 000000000]
sext_ln19_9                               (sext             ) [ 010111000]
dct_1d_short_short_dct_coeff_table_5_addr (getelementptr    ) [ 010100000]
dct_1d_short_short_dct_coeff_table_6_addr (getelementptr    ) [ 010100000]
coeff_7                                   (load             ) [ 000000000]
sext_ln22_1                               (sext             ) [ 010110000]
coeff                                     (load             ) [ 000000000]
zext_ln8                                  (zext             ) [ 010011100]
coeff_1                                   (load             ) [ 010010000]
coeff_2                                   (load             ) [ 000000000]
sext_ln19_7                               (sext             ) [ 010011100]
coeff_3                                   (load             ) [ 010010000]
coeff_5                                   (load             ) [ 000000000]
sext_ln19_10                              (sext             ) [ 010011000]
coeff_6                                   (load             ) [ 000000000]
sext_ln19_11                              (sext             ) [ 010011000]
sext_ln19_6                               (sext             ) [ 010001100]
sext_ln19_8                               (sext             ) [ 010001100]
mul_ln22                                  (mul              ) [ 010001000]
mul_ln19_3                                (mul              ) [ 010000100]
mul_ln19_4                                (mul              ) [ 010000100]
mul_ln19_5                                (mul              ) [ 010000100]
add_ln22_5                                (add              ) [ 010000100]
mul_ln8                                   (mul              ) [ 010000010]
mul_ln19                                  (mul              ) [ 010000010]
mul_ln19_1                                (mul              ) [ 010000010]
mul_ln19_2                                (mul              ) [ 010000010]
add_ln22_4                                (add              ) [ 000000000]
add_ln22_6                                (add              ) [ 000000000]
add_ln22_7                                (add              ) [ 010000010]
add_ln22_1                                (add              ) [ 000000000]
add_ln22_2                                (add              ) [ 000000000]
add_ln22_3                                (add              ) [ 000000000]
add_ln22                                  (add              ) [ 000000000]
trunc_ln                                  (partselect       ) [ 010000001]
zext_ln22_1                               (zext             ) [ 000000000]
add_ln22_8                                (add              ) [ 000000000]
zext_ln22_2                               (zext             ) [ 000000000]
dst_addr                                  (getelementptr    ) [ 000000000]
specpipeline_ln11                         (specpipeline     ) [ 000000000]
specloopname_ln7                          (specloopname     ) [ 000000000]
store_ln22                                (store            ) [ 000000000]
br_ln16                                   (br               ) [ 000000000]
ret_ln0                                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln22">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dst">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln8">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln8"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln19">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sext_ln19_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln19_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sext_ln19_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sext_ln19_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sext_ln19_5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln19_5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sext_ln22">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_1d_short_short_dct_coeff_table">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_1d_short_short_dct_coeff_table_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dct_1d_short_short_dct_coeff_table_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dct_1d_short_short_dct_coeff_table_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dct_1d_short_short_dct_coeff_table_4">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dct_1d_short_short_dct_coeff_table_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dct_1d_short_short_dct_coeff_table_6">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dct_1d_short_short_dct_coeff_table_7">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_1d_short_short_dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="k_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln22_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln22_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="sext_ln19_5_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_5_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="sext_ln19_4_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_4_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln19_3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="16" slack="0"/>
<pin id="99" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_3_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sext_ln19_2_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_2_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln19_1_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_1_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln19_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln19_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="sext_ln8_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln8_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln22_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="0"/>
<pin id="128" dir="0" index="1" bw="6" slack="0"/>
<pin id="129" dir="1" index="2" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln22_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dct_1d_short_short_dct_coeff_table_4_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="15" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="4" slack="0"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_4_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="3" slack="0"/>
<pin id="141" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_4/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="dct_1d_short_short_dct_coeff_table_7_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="15" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_7_addr/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="dct_1d_short_short_dct_coeff_table_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="14" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="1"/>
<pin id="162" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="dct_1d_short_short_dct_coeff_table_1_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="15" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="1"/>
<pin id="175" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_1_addr/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="dct_1d_short_short_dct_coeff_table_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="15" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="4" slack="1"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_2_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="3" slack="0"/>
<pin id="193" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="dct_1d_short_short_dct_coeff_table_3_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="15" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="1"/>
<pin id="201" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_3_addr/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_3/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dct_1d_short_short_dct_coeff_table_5_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="15" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="4" slack="1"/>
<pin id="214" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_5_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="3" slack="0"/>
<pin id="219" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_5/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="dct_1d_short_short_dct_coeff_table_6_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="15" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="1"/>
<pin id="227" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_1d_short_short_dct_coeff_table_6_addr/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="3" slack="0"/>
<pin id="232" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_6/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="dst_addr_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/8 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln22_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="0"/>
<pin id="245" dir="0" index="1" bw="16" slack="1"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/8 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln22_cast_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_cast/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="sext_ln19_5_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_5_cast/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sext_ln19_4_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="0"/>
<pin id="259" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_4_cast/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln19_3_cast_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_3_cast/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln19_2_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_2_cast/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="sext_ln19_1_cast_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_1_cast/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sext_ln19_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_cast/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="sext_ln8_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln8_cast/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln0_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="k_1_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln16_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln16_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="4" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln16_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="4" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="307" class="1004" name="store_ln16_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="0" index="1" bw="4" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln16/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sext_ln19_9_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="15" slack="0"/>
<pin id="314" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_9/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln22_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln22_1/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln8_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="14" slack="0"/>
<pin id="322" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln8/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sext_ln19_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="15" slack="0"/>
<pin id="326" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_7/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln19_10_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_10/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="sext_ln19_11_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="15" slack="0"/>
<pin id="334" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_11/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln19_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="1"/>
<pin id="338" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_6/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="sext_ln19_8_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="15" slack="1"/>
<pin id="341" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19_8/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln22_7_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="29" slack="0"/>
<pin id="344" dir="0" index="1" bw="29" slack="0"/>
<pin id="345" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_7/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln22_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="29" slack="0"/>
<pin id="348" dir="0" index="1" bw="29" slack="0"/>
<pin id="349" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln22_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="29" slack="1"/>
<pin id="352" dir="0" index="1" bw="29" slack="0"/>
<pin id="353" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="trunc_ln_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="0" index="1" bw="29" slack="0"/>
<pin id="358" dir="0" index="2" bw="5" slack="0"/>
<pin id="359" dir="0" index="3" bw="6" slack="0"/>
<pin id="360" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln22_1_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="7"/>
<pin id="367" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_1/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln22_8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="6" slack="7"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_8/8 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln22_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="6" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22_2/8 "/>
</bind>
</comp>

<comp id="378" class="1007" name="grp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="15" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_3/2 "/>
</bind>
</comp>

<comp id="383" class="1007" name="grp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="15" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="1"/>
<pin id="386" dir="0" index="2" bw="13" slack="0"/>
<pin id="387" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln22/2 add_ln22_5/4 "/>
</bind>
</comp>

<comp id="390" class="1007" name="grp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="0"/>
<pin id="392" dir="0" index="1" bw="16" slack="2"/>
<pin id="393" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln8/3 "/>
</bind>
</comp>

<comp id="395" class="1007" name="grp_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="2"/>
<pin id="398" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln19_1/3 "/>
</bind>
</comp>

<comp id="400" class="1007" name="grp_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="15" slack="0"/>
<pin id="402" dir="0" index="1" bw="16" slack="2"/>
<pin id="403" dir="0" index="2" bw="29" slack="0"/>
<pin id="404" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_4/3 add_ln22_4/5 "/>
</bind>
</comp>

<comp id="408" class="1007" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="2"/>
<pin id="411" dir="0" index="2" bw="29" slack="0"/>
<pin id="412" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_5/3 add_ln22_6/5 "/>
</bind>
</comp>

<comp id="416" class="1007" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="15" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="3"/>
<pin id="419" dir="0" index="2" bw="29" slack="0"/>
<pin id="420" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19/4 add_ln22_1/6 "/>
</bind>
</comp>

<comp id="424" class="1007" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="15" slack="0"/>
<pin id="426" dir="0" index="1" bw="16" slack="3"/>
<pin id="427" dir="0" index="2" bw="29" slack="0"/>
<pin id="428" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln19_2/4 add_ln22_2/6 "/>
</bind>
</comp>

<comp id="432" class="1005" name="k_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="439" class="1005" name="zext_ln22_read_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="7"/>
<pin id="441" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln22_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="sext_ln22_cast_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="29" slack="1"/>
<pin id="446" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_cast "/>
</bind>
</comp>

<comp id="449" class="1005" name="sext_ln19_5_cast_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="29" slack="2"/>
<pin id="451" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_5_cast "/>
</bind>
</comp>

<comp id="454" class="1005" name="sext_ln19_4_cast_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="29" slack="2"/>
<pin id="456" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_4_cast "/>
</bind>
</comp>

<comp id="459" class="1005" name="sext_ln19_3_cast_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="29" slack="1"/>
<pin id="461" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_3_cast "/>
</bind>
</comp>

<comp id="464" class="1005" name="sext_ln19_2_cast_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="29" slack="3"/>
<pin id="466" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln19_2_cast "/>
</bind>
</comp>

<comp id="469" class="1005" name="sext_ln19_1_cast_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="29" slack="2"/>
<pin id="471" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln19_1_cast "/>
</bind>
</comp>

<comp id="474" class="1005" name="sext_ln19_cast_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="29" slack="3"/>
<pin id="476" dir="1" index="1" bw="29" slack="3"/>
</pin_list>
<bind>
<opset="sext_ln19_cast "/>
</bind>
</comp>

<comp id="479" class="1005" name="sext_ln8_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="29" slack="2"/>
<pin id="481" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln8_cast "/>
</bind>
</comp>

<comp id="484" class="1005" name="k_1_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="4" slack="7"/>
<pin id="486" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="icmp_ln16_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="6"/>
<pin id="491" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="493" class="1005" name="zext_ln16_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="64" slack="1"/>
<pin id="495" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln16 "/>
</bind>
</comp>

<comp id="503" class="1005" name="dct_1d_short_short_dct_coeff_table_4_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="3" slack="1"/>
<pin id="505" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_4_addr "/>
</bind>
</comp>

<comp id="508" class="1005" name="dct_1d_short_short_dct_coeff_table_7_addr_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="3" slack="1"/>
<pin id="510" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_7_addr "/>
</bind>
</comp>

<comp id="513" class="1005" name="dct_1d_short_short_dct_coeff_table_addr_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_addr "/>
</bind>
</comp>

<comp id="518" class="1005" name="dct_1d_short_short_dct_coeff_table_1_addr_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="3" slack="1"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_1_addr "/>
</bind>
</comp>

<comp id="523" class="1005" name="dct_1d_short_short_dct_coeff_table_2_addr_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="3" slack="1"/>
<pin id="525" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_2_addr "/>
</bind>
</comp>

<comp id="528" class="1005" name="dct_1d_short_short_dct_coeff_table_3_addr_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="3" slack="1"/>
<pin id="530" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_3_addr "/>
</bind>
</comp>

<comp id="533" class="1005" name="sext_ln19_9_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="29" slack="1"/>
<pin id="535" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_9 "/>
</bind>
</comp>

<comp id="538" class="1005" name="dct_1d_short_short_dct_coeff_table_5_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="3" slack="1"/>
<pin id="540" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_5_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="dct_1d_short_short_dct_coeff_table_6_addr_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="3" slack="1"/>
<pin id="545" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_1d_short_short_dct_coeff_table_6_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="sext_ln22_1_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="29" slack="1"/>
<pin id="550" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln22_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="zext_ln8_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="29" slack="1"/>
<pin id="555" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln8 "/>
</bind>
</comp>

<comp id="558" class="1005" name="coeff_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="15" slack="1"/>
<pin id="560" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_1 "/>
</bind>
</comp>

<comp id="563" class="1005" name="sext_ln19_7_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="29" slack="1"/>
<pin id="565" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_7 "/>
</bind>
</comp>

<comp id="568" class="1005" name="coeff_3_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="15" slack="1"/>
<pin id="570" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="coeff_3 "/>
</bind>
</comp>

<comp id="573" class="1005" name="sext_ln19_10_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="29" slack="1"/>
<pin id="575" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_10 "/>
</bind>
</comp>

<comp id="578" class="1005" name="sext_ln19_11_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="29" slack="1"/>
<pin id="580" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_11 "/>
</bind>
</comp>

<comp id="583" class="1005" name="sext_ln19_6_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="29" slack="1"/>
<pin id="585" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_6 "/>
</bind>
</comp>

<comp id="588" class="1005" name="sext_ln19_8_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="29" slack="1"/>
<pin id="590" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln19_8 "/>
</bind>
</comp>

<comp id="593" class="1005" name="mul_ln19_3_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="29" slack="1"/>
<pin id="595" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="add_ln22_5_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="29" slack="1"/>
<pin id="600" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_5 "/>
</bind>
</comp>

<comp id="603" class="1005" name="mul_ln8_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="29" slack="1"/>
<pin id="605" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln8 "/>
</bind>
</comp>

<comp id="608" class="1005" name="mul_ln19_1_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="29" slack="1"/>
<pin id="610" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="add_ln22_7_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="29" slack="1"/>
<pin id="615" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln22_7 "/>
</bind>
</comp>

<comp id="618" class="1005" name="trunc_ln_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="1"/>
<pin id="620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="16" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="38" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="34" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="52" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="52" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="22" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="52" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="52" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="202"><net_src comp="26" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="52" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="52" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="52" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="223" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="78" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="84" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="90" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="96" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="102" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="108" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="114" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="120" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="286" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="44" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="286" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="50" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="286" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="311"><net_src comp="295" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="139" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="152" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="165" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="191" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="217" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="230" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="354"><net_src comp="346" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="361"><net_src comp="56" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="350" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="372"><net_src comp="365" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="382"><net_src comp="312" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="388"><net_src comp="316" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="394"><net_src comp="320" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="324" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="328" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="378" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="407"><net_src comp="400" pin="3"/><net_sink comp="342" pin=1"/></net>

<net id="413"><net_src comp="332" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="383" pin="3"/><net_sink comp="408" pin=2"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="421"><net_src comp="336" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="390" pin="2"/><net_sink comp="416" pin=2"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="429"><net_src comp="339" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="395" pin="2"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="435"><net_src comp="74" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="442"><net_src comp="126" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="447"><net_src comp="249" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="452"><net_src comp="253" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="457"><net_src comp="257" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="462"><net_src comp="261" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="467"><net_src comp="265" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="472"><net_src comp="269" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="477"><net_src comp="273" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="482"><net_src comp="277" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="487"><net_src comp="286" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="492"><net_src comp="289" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="301" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="498"><net_src comp="493" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="499"><net_src comp="493" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="502"><net_src comp="493" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="506"><net_src comp="132" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="511"><net_src comp="145" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="516"><net_src comp="158" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="521"><net_src comp="171" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="526"><net_src comp="184" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="531"><net_src comp="197" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="536"><net_src comp="312" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="541"><net_src comp="210" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="546"><net_src comp="223" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="551"><net_src comp="316" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="556"><net_src comp="320" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="561"><net_src comp="178" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="566"><net_src comp="324" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="571"><net_src comp="204" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="576"><net_src comp="328" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="581"><net_src comp="332" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="586"><net_src comp="336" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="591"><net_src comp="339" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="596"><net_src comp="378" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="601"><net_src comp="383" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="606"><net_src comp="390" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="611"><net_src comp="395" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="616"><net_src comp="342" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="621"><net_src comp="355" pin="4"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="243" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {8 }
 - Input state : 
	Port: dct_1d_Pipeline_DCT_Outer_Loop : zext_ln22 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln8 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln19 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln19_1 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln19_2 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln19_3 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln19_4 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln19_5 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : sext_ln22 | {1 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table | {2 3 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_1 | {2 3 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_2 | {2 3 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_3 | {2 3 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_4 | {1 2 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_5 | {2 3 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_6 | {2 3 }
	Port: dct_1d_Pipeline_DCT_Outer_Loop : dct_1d_short_short_dct_coeff_table_7 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		k_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		zext_ln16 : 2
		dct_1d_short_short_dct_coeff_table_4_addr : 3
		coeff_4 : 4
		dct_1d_short_short_dct_coeff_table_7_addr : 3
		coeff_7 : 4
		store_ln16 : 3
	State 2
		coeff : 1
		coeff_1 : 1
		coeff_2 : 1
		coeff_3 : 1
		sext_ln19_9 : 1
		mul_ln19_3 : 2
		coeff_5 : 1
		coeff_6 : 1
		sext_ln22_1 : 1
		mul_ln22 : 2
	State 3
		zext_ln8 : 1
		mul_ln8 : 2
		sext_ln19_7 : 1
		mul_ln19_1 : 2
		sext_ln19_10 : 1
		mul_ln19_4 : 2
		sext_ln19_11 : 1
		mul_ln19_5 : 2
	State 4
		mul_ln19 : 1
		mul_ln19_2 : 1
		add_ln22_5 : 1
	State 5
		add_ln22_4 : 1
		add_ln22_6 : 1
	State 6
		add_ln22_1 : 1
		add_ln22_2 : 1
		add_ln22_7 : 1
	State 7
		add_ln22_3 : 1
		add_ln22 : 2
		trunc_ln : 3
	State 8
		add_ln22_8 : 1
		zext_ln22_2 : 2
		dst_addr : 3
		store_ln22 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln16_fu_295       |    0    |    0    |    13   |
|          |       add_ln22_7_fu_342      |    0    |    0    |    36   |
|    add   |       add_ln22_3_fu_346      |    0    |    0    |    29   |
|          |        add_ln22_fu_350       |    0    |    0    |    29   |
|          |       add_ln22_8_fu_368      |    0    |    0    |    14   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |       icmp_ln16_fu_289       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_383          |    1    |    0    |    0    |
|          |          grp_fu_400          |    1    |    0    |    0    |
|  muladd  |          grp_fu_408          |    1    |    0    |    0    |
|          |          grp_fu_416          |    1    |    0    |    0    |
|          |          grp_fu_424          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          grp_fu_378          |    1    |    0    |    0    |
|    mul   |          grp_fu_390          |    1    |    0    |    0    |
|          |          grp_fu_395          |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |   sext_ln22_read_read_fu_78  |    0    |    0    |    0    |
|          |  sext_ln19_5_read_read_fu_84 |    0    |    0    |    0    |
|          |  sext_ln19_4_read_read_fu_90 |    0    |    0    |    0    |
|          |  sext_ln19_3_read_read_fu_96 |    0    |    0    |    0    |
|   read   | sext_ln19_2_read_read_fu_102 |    0    |    0    |    0    |
|          | sext_ln19_1_read_read_fu_108 |    0    |    0    |    0    |
|          |  sext_ln19_read_read_fu_114  |    0    |    0    |    0    |
|          |   sext_ln8_read_read_fu_120  |    0    |    0    |    0    |
|          |  zext_ln22_read_read_fu_126  |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |     sext_ln22_cast_fu_249    |    0    |    0    |    0    |
|          |    sext_ln19_5_cast_fu_253   |    0    |    0    |    0    |
|          |    sext_ln19_4_cast_fu_257   |    0    |    0    |    0    |
|          |    sext_ln19_3_cast_fu_261   |    0    |    0    |    0    |
|          |    sext_ln19_2_cast_fu_265   |    0    |    0    |    0    |
|          |    sext_ln19_1_cast_fu_269   |    0    |    0    |    0    |
|          |     sext_ln19_cast_fu_273    |    0    |    0    |    0    |
|   sext   |     sext_ln8_cast_fu_277     |    0    |    0    |    0    |
|          |      sext_ln19_9_fu_312      |    0    |    0    |    0    |
|          |      sext_ln22_1_fu_316      |    0    |    0    |    0    |
|          |      sext_ln19_7_fu_324      |    0    |    0    |    0    |
|          |      sext_ln19_10_fu_328     |    0    |    0    |    0    |
|          |      sext_ln19_11_fu_332     |    0    |    0    |    0    |
|          |      sext_ln19_6_fu_336      |    0    |    0    |    0    |
|          |      sext_ln19_8_fu_339      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln16_fu_301       |    0    |    0    |    0    |
|   zext   |        zext_ln8_fu_320       |    0    |    0    |    0    |
|          |      zext_ln22_1_fu_365      |    0    |    0    |    0    |
|          |      zext_ln22_2_fu_373      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_355       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    8    |    0    |   130   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------------------+--------+
|                                                 |   FF   |
+-------------------------------------------------+--------+
|                add_ln22_5_reg_598               |   29   |
|                add_ln22_7_reg_613               |   29   |
|                 coeff_1_reg_558                 |   15   |
|                 coeff_3_reg_568                 |   15   |
|dct_1d_short_short_dct_coeff_table_1_addr_reg_518|    3   |
|dct_1d_short_short_dct_coeff_table_2_addr_reg_523|    3   |
|dct_1d_short_short_dct_coeff_table_3_addr_reg_528|    3   |
|dct_1d_short_short_dct_coeff_table_4_addr_reg_503|    3   |
|dct_1d_short_short_dct_coeff_table_5_addr_reg_538|    3   |
|dct_1d_short_short_dct_coeff_table_6_addr_reg_543|    3   |
|dct_1d_short_short_dct_coeff_table_7_addr_reg_508|    3   |
| dct_1d_short_short_dct_coeff_table_addr_reg_513 |    3   |
|                icmp_ln16_reg_489                |    1   |
|                   k_1_reg_484                   |    4   |
|                    k_reg_432                    |    4   |
|                mul_ln19_1_reg_608               |   29   |
|                mul_ln19_3_reg_593               |   29   |
|                 mul_ln8_reg_603                 |   29   |
|               sext_ln19_10_reg_573              |   29   |
|               sext_ln19_11_reg_578              |   29   |
|             sext_ln19_1_cast_reg_469            |   29   |
|             sext_ln19_2_cast_reg_464            |   29   |
|             sext_ln19_3_cast_reg_459            |   29   |
|             sext_ln19_4_cast_reg_454            |   29   |
|             sext_ln19_5_cast_reg_449            |   29   |
|               sext_ln19_6_reg_583               |   29   |
|               sext_ln19_7_reg_563               |   29   |
|               sext_ln19_8_reg_588               |   29   |
|               sext_ln19_9_reg_533               |   29   |
|              sext_ln19_cast_reg_474             |   29   |
|               sext_ln22_1_reg_548               |   29   |
|              sext_ln22_cast_reg_444             |   29   |
|              sext_ln8_cast_reg_479              |   29   |
|                 trunc_ln_reg_618                |   16   |
|                zext_ln16_reg_493                |   64   |
|              zext_ln22_read_reg_439             |    6   |
|                 zext_ln8_reg_553                |   29   |
+-------------------------------------------------+--------+
|                      Total                      |   758  |
+-------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_165 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_178 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_191 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_204 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_217 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_378    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_383    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_390    |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_395    |  p0  |   2  |  15  |   30   ||    9    |
|     grp_fu_400    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_408    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_416    |  p0  |   3  |  15  |   45   ||    14   |
|     grp_fu_424    |  p0  |   3  |  15  |   45   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   346  || 25.8852 ||   164   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   164  |
|  Register |    -   |    -   |   758  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   25   |   758  |   294  |
+-----------+--------+--------+--------+--------+
