
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ae4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d4  08003c74  08003c74  00013c74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d48  08003d48  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08003d48  08003d48  00013d48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d50  08003d50  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d50  08003d50  00013d50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d54  08003d54  00013d54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08003d58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003e70  20000078  08003dd0  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003ee8  08003dd0  00023ee8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c464  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001cc8  00000000  00000000  0002c50c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007c8  00000000  00000000  0002e1d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000720  00000000  00000000  0002e9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002142c  00000000  00000000  0002f0c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009d6e  00000000  00000000  000504ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c4424  00000000  00000000  0005a25a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0011e67e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002618  00000000  00000000  0011e6d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c5c 	.word	0x08003c5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08003c5c 	.word	0x08003c5c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800056c:	f000 fc62 	bl	8000e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000570:	f000 f810 	bl	8000594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000574:	f000 f8ca 	bl	800070c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000578:	f000 f86c 	bl	8000654 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800057c:	f000 f89c 	bl	80006b8 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Entering main loop\n\r");
 8000580:	4803      	ldr	r0, [pc, #12]	; (8000590 <main+0x28>)
 8000582:	f002 fc15 	bl	8002db0 <iprintf>

  while (1)
  {

	HAL_Delay(2000);
 8000586:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800058a:	f000 fcc5 	bl	8000f18 <HAL_Delay>
 800058e:	e7fa      	b.n	8000586 <main+0x1e>
 8000590:	08003c74 	.word	0x08003c74

08000594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b094      	sub	sp, #80	; 0x50
 8000598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800059a:	f107 0320 	add.w	r3, r7, #32
 800059e:	2230      	movs	r2, #48	; 0x30
 80005a0:	2100      	movs	r1, #0
 80005a2:	4618      	mov	r0, r3
 80005a4:	f002 fbfc 	bl	8002da0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	2200      	movs	r2, #0
 80005ae:	601a      	str	r2, [r3, #0]
 80005b0:	605a      	str	r2, [r3, #4]
 80005b2:	609a      	str	r2, [r3, #8]
 80005b4:	60da      	str	r2, [r3, #12]
 80005b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b8:	2300      	movs	r3, #0
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	4b23      	ldr	r3, [pc, #140]	; (800064c <SystemClock_Config+0xb8>)
 80005be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005c0:	4a22      	ldr	r2, [pc, #136]	; (800064c <SystemClock_Config+0xb8>)
 80005c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c6:	6413      	str	r3, [r2, #64]	; 0x40
 80005c8:	4b20      	ldr	r3, [pc, #128]	; (800064c <SystemClock_Config+0xb8>)
 80005ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80005cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005d0:	60bb      	str	r3, [r7, #8]
 80005d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005d4:	2300      	movs	r3, #0
 80005d6:	607b      	str	r3, [r7, #4]
 80005d8:	4b1d      	ldr	r3, [pc, #116]	; (8000650 <SystemClock_Config+0xbc>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	4a1c      	ldr	r2, [pc, #112]	; (8000650 <SystemClock_Config+0xbc>)
 80005de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005e2:	6013      	str	r3, [r2, #0]
 80005e4:	4b1a      	ldr	r3, [pc, #104]	; (8000650 <SystemClock_Config+0xbc>)
 80005e6:	681b      	ldr	r3, [r3, #0]
 80005e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005ec:	607b      	str	r3, [r7, #4]
 80005ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005f0:	2302      	movs	r3, #2
 80005f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005f4:	2301      	movs	r3, #1
 80005f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005f8:	2310      	movs	r3, #16
 80005fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80005fc:	2300      	movs	r3, #0
 80005fe:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000600:	f107 0320 	add.w	r3, r7, #32
 8000604:	4618      	mov	r0, r3
 8000606:	f001 f805 	bl	8001614 <HAL_RCC_OscConfig>
 800060a:	4603      	mov	r3, r0
 800060c:	2b00      	cmp	r3, #0
 800060e:	d001      	beq.n	8000614 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000610:	f000 f8f0 	bl	80007f4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000614:	230f      	movs	r3, #15
 8000616:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000618:	2300      	movs	r3, #0
 800061a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000620:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000624:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000626:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800062a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800062c:	f107 030c 	add.w	r3, r7, #12
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f001 fa66 	bl	8001b04 <HAL_RCC_ClockConfig>
 8000638:	4603      	mov	r3, r0
 800063a:	2b00      	cmp	r3, #0
 800063c:	d001      	beq.n	8000642 <SystemClock_Config+0xae>
  {
    Error_Handler();
 800063e:	f000 f8d9 	bl	80007f4 <Error_Handler>
  }
}
 8000642:	bf00      	nop
 8000644:	3750      	adds	r7, #80	; 0x50
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	40023800 	.word	0x40023800
 8000650:	40007000 	.word	0x40007000

08000654 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000658:	4b15      	ldr	r3, [pc, #84]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 800065a:	4a16      	ldr	r2, [pc, #88]	; (80006b4 <MX_USART1_UART_Init+0x60>)
 800065c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800065e:	4b14      	ldr	r3, [pc, #80]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 8000660:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000664:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000666:	4b12      	ldr	r3, [pc, #72]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 8000668:	2200      	movs	r2, #0
 800066a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800066c:	4b10      	ldr	r3, [pc, #64]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 800066e:	2200      	movs	r2, #0
 8000670:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000672:	4b0f      	ldr	r3, [pc, #60]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 8000674:	2200      	movs	r2, #0
 8000676:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000678:	4b0d      	ldr	r3, [pc, #52]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 800067a:	220c      	movs	r2, #12
 800067c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800067e:	4b0c      	ldr	r3, [pc, #48]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 8000680:	2200      	movs	r2, #0
 8000682:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000684:	4b0a      	ldr	r3, [pc, #40]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 8000686:	2200      	movs	r2, #0
 8000688:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800068a:	4809      	ldr	r0, [pc, #36]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 800068c:	f001 fc0a 	bl	8001ea4 <HAL_UART_Init>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000696:	f000 f8ad 	bl	80007f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE); //doing this seems to turn on interrupt forever
 800069a:	4b05      	ldr	r3, [pc, #20]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	68da      	ldr	r2, [r3, #12]
 80006a0:	4b03      	ldr	r3, [pc, #12]	; (80006b0 <MX_USART1_UART_Init+0x5c>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f042 0220 	orr.w	r2, r2, #32
 80006a8:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	200000c4 	.word	0x200000c4
 80006b4:	40011000 	.word	0x40011000

080006b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006be:	4a12      	ldr	r2, [pc, #72]	; (8000708 <MX_USART2_UART_Init+0x50>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f001 fbd8 	bl	8001ea4 <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006fa:	f000 f87b 	bl	80007f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	20000108 	.word	0x20000108
 8000708:	40004400 	.word	0x40004400

0800070c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b088      	sub	sp, #32
 8000710:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800072a:	4a2f      	ldr	r2, [pc, #188]	; (80007e8 <MX_GPIO_Init+0xdc>)
 800072c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000730:	6313      	str	r3, [r2, #48]	; 0x30
 8000732:	4b2d      	ldr	r3, [pc, #180]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b29      	ldr	r3, [pc, #164]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000746:	4a28      	ldr	r2, [pc, #160]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6313      	str	r3, [r2, #48]	; 0x30
 800074e:	4b26      	ldr	r3, [pc, #152]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	f003 0301 	and.w	r3, r3, #1
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	4b22      	ldr	r3, [pc, #136]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000762:	4a21      	ldr	r2, [pc, #132]	; (80007e8 <MX_GPIO_Init+0xdc>)
 8000764:	f043 0302 	orr.w	r3, r3, #2
 8000768:	6313      	str	r3, [r2, #48]	; 0x30
 800076a:	4b1f      	ldr	r3, [pc, #124]	; (80007e8 <MX_GPIO_Init+0xdc>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	f003 0302 	and.w	r3, r3, #2
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RES_GPIO_Port, LCD_RES_Pin, GPIO_PIN_RESET);
 8000776:	2200      	movs	r2, #0
 8000778:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800077c:	481b      	ldr	r0, [pc, #108]	; (80007ec <MX_GPIO_Init+0xe0>)
 800077e:	f000 ff2f 	bl	80015e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000782:	2200      	movs	r2, #0
 8000784:	2108      	movs	r1, #8
 8000786:	481a      	ldr	r0, [pc, #104]	; (80007f0 <MX_GPIO_Init+0xe4>)
 8000788:	f000 ff2a 	bl	80015e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 800078c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000790:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000792:	2300      	movs	r3, #0
 8000794:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000796:	2300      	movs	r3, #0
 8000798:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800079a:	f107 030c 	add.w	r3, r7, #12
 800079e:	4619      	mov	r1, r3
 80007a0:	4812      	ldr	r0, [pc, #72]	; (80007ec <MX_GPIO_Init+0xe0>)
 80007a2:	f000 fd81 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 80007a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ac:	2301      	movs	r3, #1
 80007ae:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007b0:	2301      	movs	r3, #1
 80007b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007b4:	2303      	movs	r3, #3
 80007b6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 80007b8:	f107 030c 	add.w	r3, r7, #12
 80007bc:	4619      	mov	r1, r3
 80007be:	480b      	ldr	r0, [pc, #44]	; (80007ec <MX_GPIO_Init+0xe0>)
 80007c0:	f000 fd72 	bl	80012a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80007c4:	2308      	movs	r3, #8
 80007c6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c8:	2301      	movs	r3, #1
 80007ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007cc:	2300      	movs	r3, #0
 80007ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007d0:	2300      	movs	r3, #0
 80007d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	4619      	mov	r1, r3
 80007da:	4805      	ldr	r0, [pc, #20]	; (80007f0 <MX_GPIO_Init+0xe4>)
 80007dc:	f000 fd64 	bl	80012a8 <HAL_GPIO_Init>

}
 80007e0:	bf00      	nop
 80007e2:	3720      	adds	r7, #32
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	40023800 	.word	0x40023800
 80007ec:	40020000 	.word	0x40020000
 80007f0:	40020400 	.word	0x40020400

080007f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007f8:	b672      	cpsid	i
}
 80007fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007fc:	e7fe      	b.n	80007fc <Error_Handler+0x8>
	...

08000800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	607b      	str	r3, [r7, #4]
 800080a:	4b10      	ldr	r3, [pc, #64]	; (800084c <HAL_MspInit+0x4c>)
 800080c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800080e:	4a0f      	ldr	r2, [pc, #60]	; (800084c <HAL_MspInit+0x4c>)
 8000810:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000814:	6453      	str	r3, [r2, #68]	; 0x44
 8000816:	4b0d      	ldr	r3, [pc, #52]	; (800084c <HAL_MspInit+0x4c>)
 8000818:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800081a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800081e:	607b      	str	r3, [r7, #4]
 8000820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	603b      	str	r3, [r7, #0]
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <HAL_MspInit+0x4c>)
 8000828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800082a:	4a08      	ldr	r2, [pc, #32]	; (800084c <HAL_MspInit+0x4c>)
 800082c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000830:	6413      	str	r3, [r2, #64]	; 0x40
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <HAL_MspInit+0x4c>)
 8000834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b08c      	sub	sp, #48	; 0x30
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	f107 031c 	add.w	r3, r7, #28
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
 8000866:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a3a      	ldr	r2, [pc, #232]	; (8000958 <HAL_UART_MspInit+0x108>)
 800086e:	4293      	cmp	r3, r2
 8000870:	d135      	bne.n	80008de <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	61bb      	str	r3, [r7, #24]
 8000876:	4b39      	ldr	r3, [pc, #228]	; (800095c <HAL_UART_MspInit+0x10c>)
 8000878:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087a:	4a38      	ldr	r2, [pc, #224]	; (800095c <HAL_UART_MspInit+0x10c>)
 800087c:	f043 0310 	orr.w	r3, r3, #16
 8000880:	6453      	str	r3, [r2, #68]	; 0x44
 8000882:	4b36      	ldr	r3, [pc, #216]	; (800095c <HAL_UART_MspInit+0x10c>)
 8000884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000886:	f003 0310 	and.w	r3, r3, #16
 800088a:	61bb      	str	r3, [r7, #24]
 800088c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	617b      	str	r3, [r7, #20]
 8000892:	4b32      	ldr	r3, [pc, #200]	; (800095c <HAL_UART_MspInit+0x10c>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000896:	4a31      	ldr	r2, [pc, #196]	; (800095c <HAL_UART_MspInit+0x10c>)
 8000898:	f043 0301 	orr.w	r3, r3, #1
 800089c:	6313      	str	r3, [r2, #48]	; 0x30
 800089e:	4b2f      	ldr	r3, [pc, #188]	; (800095c <HAL_UART_MspInit+0x10c>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008a2:	f003 0301 	and.w	r3, r3, #1
 80008a6:	617b      	str	r3, [r7, #20]
 80008a8:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80008aa:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80008ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008b0:	2302      	movs	r3, #2
 80008b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b4:	2300      	movs	r3, #0
 80008b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b8:	2303      	movs	r3, #3
 80008ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80008bc:	2307      	movs	r3, #7
 80008be:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c0:	f107 031c 	add.w	r3, r7, #28
 80008c4:	4619      	mov	r1, r3
 80008c6:	4826      	ldr	r0, [pc, #152]	; (8000960 <HAL_UART_MspInit+0x110>)
 80008c8:	f000 fcee 	bl	80012a8 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80008cc:	2200      	movs	r2, #0
 80008ce:	2100      	movs	r1, #0
 80008d0:	2025      	movs	r0, #37	; 0x25
 80008d2:	f000 fc20 	bl	8001116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80008d6:	2025      	movs	r0, #37	; 0x25
 80008d8:	f000 fc39 	bl	800114e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008dc:	e038      	b.n	8000950 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	4a20      	ldr	r2, [pc, #128]	; (8000964 <HAL_UART_MspInit+0x114>)
 80008e4:	4293      	cmp	r3, r2
 80008e6:	d133      	bne.n	8000950 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	613b      	str	r3, [r7, #16]
 80008ec:	4b1b      	ldr	r3, [pc, #108]	; (800095c <HAL_UART_MspInit+0x10c>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	4a1a      	ldr	r2, [pc, #104]	; (800095c <HAL_UART_MspInit+0x10c>)
 80008f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008f6:	6413      	str	r3, [r2, #64]	; 0x40
 80008f8:	4b18      	ldr	r3, [pc, #96]	; (800095c <HAL_UART_MspInit+0x10c>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000900:	613b      	str	r3, [r7, #16]
 8000902:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000904:	2300      	movs	r3, #0
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	4b14      	ldr	r3, [pc, #80]	; (800095c <HAL_UART_MspInit+0x10c>)
 800090a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800090c:	4a13      	ldr	r2, [pc, #76]	; (800095c <HAL_UART_MspInit+0x10c>)
 800090e:	f043 0301 	orr.w	r3, r3, #1
 8000912:	6313      	str	r3, [r2, #48]	; 0x30
 8000914:	4b11      	ldr	r3, [pc, #68]	; (800095c <HAL_UART_MspInit+0x10c>)
 8000916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000918:	f003 0301 	and.w	r3, r3, #1
 800091c:	60fb      	str	r3, [r7, #12]
 800091e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000920:	230c      	movs	r3, #12
 8000922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000924:	2302      	movs	r3, #2
 8000926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000928:	2300      	movs	r3, #0
 800092a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092c:	2303      	movs	r3, #3
 800092e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000930:	2307      	movs	r3, #7
 8000932:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000934:	f107 031c 	add.w	r3, r7, #28
 8000938:	4619      	mov	r1, r3
 800093a:	4809      	ldr	r0, [pc, #36]	; (8000960 <HAL_UART_MspInit+0x110>)
 800093c:	f000 fcb4 	bl	80012a8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000940:	2200      	movs	r2, #0
 8000942:	2100      	movs	r1, #0
 8000944:	2026      	movs	r0, #38	; 0x26
 8000946:	f000 fbe6 	bl	8001116 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800094a:	2026      	movs	r0, #38	; 0x26
 800094c:	f000 fbff 	bl	800114e <HAL_NVIC_EnableIRQ>
}
 8000950:	bf00      	nop
 8000952:	3730      	adds	r7, #48	; 0x30
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40011000 	.word	0x40011000
 800095c:	40023800 	.word	0x40023800
 8000960:	40020000 	.word	0x40020000
 8000964:	40004400 	.word	0x40004400

08000968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800096c:	e7fe      	b.n	800096c <NMI_Handler+0x4>

0800096e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800096e:	b480      	push	{r7}
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000972:	e7fe      	b.n	8000972 <HardFault_Handler+0x4>

08000974 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000978:	e7fe      	b.n	8000978 <MemManage_Handler+0x4>

0800097a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800097a:	b480      	push	{r7}
 800097c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800097e:	e7fe      	b.n	800097e <BusFault_Handler+0x4>

08000980 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000984:	e7fe      	b.n	8000984 <UsageFault_Handler+0x4>

08000986 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000986:	b480      	push	{r7}
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800098a:	bf00      	nop
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000998:	bf00      	nop
 800099a:	46bd      	mov	sp, r7
 800099c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a0:	4770      	bx	lr

080009a2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009a6:	bf00      	nop
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b4:	f000 fa90 	bl	8000ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	bd80      	pop	{r7, pc}

080009bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b082      	sub	sp, #8
 80009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  static int ledVal = 0;
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, ledVal);
 80009c2:	4b27      	ldr	r3, [pc, #156]	; (8000a60 <USART1_IRQHandler+0xa4>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	b2db      	uxtb	r3, r3
 80009c8:	461a      	mov	r2, r3
 80009ca:	2108      	movs	r1, #8
 80009cc:	4825      	ldr	r0, [pc, #148]	; (8000a64 <USART1_IRQHandler+0xa8>)
 80009ce:	f000 fe07 	bl	80015e0 <HAL_GPIO_WritePin>
  ledVal = !ledVal;
 80009d2:	4b23      	ldr	r3, [pc, #140]	; (8000a60 <USART1_IRQHandler+0xa4>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	bf0c      	ite	eq
 80009da:	2301      	moveq	r3, #1
 80009dc:	2300      	movne	r3, #0
 80009de:	b2db      	uxtb	r3, r3
 80009e0:	461a      	mov	r2, r3
 80009e2:	4b1f      	ldr	r3, [pc, #124]	; (8000a60 <USART1_IRQHandler+0xa4>)
 80009e4:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80009e6:	4820      	ldr	r0, [pc, #128]	; (8000a68 <USART1_IRQHandler+0xac>)
 80009e8:	f001 fb3c 	bl	8002064 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  volatile unsigned int IIR;
  IIR = USART1->SR;
 80009ec:	4b1f      	ldr	r3, [pc, #124]	; (8000a6c <USART1_IRQHandler+0xb0>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	603b      	str	r3, [r7, #0]
  if(IIR & UART_FLAG_RXNE){
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	f003 0320 	and.w	r3, r3, #32
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d00e      	beq.n	8000a1a <USART1_IRQHandler+0x5e>
  		//Read Data Register Not Empty
  		char t = USART1->DR; // the character from the USART1 data register is saved in t
 80009fc:	4b1b      	ldr	r3, [pc, #108]	; (8000a6c <USART1_IRQHandler+0xb0>)
 80009fe:	685b      	ldr	r3, [r3, #4]
 8000a00:	71fb      	strb	r3, [r7, #7]
  		printf("got %c\n\r", t);
 8000a02:	79fb      	ldrb	r3, [r7, #7]
 8000a04:	4619      	mov	r1, r3
 8000a06:	481a      	ldr	r0, [pc, #104]	; (8000a70 <USART1_IRQHandler+0xb4>)
 8000a08:	f002 f9d2 	bl	8002db0 <iprintf>
  		put_in_rx_buffer(t,DBG_UART);
 8000a0c:	4b19      	ldr	r3, [pc, #100]	; (8000a74 <USART1_IRQHandler+0xb8>)
 8000a0e:	681a      	ldr	r2, [r3, #0]
 8000a10:	79fb      	ldrb	r3, [r7, #7]
 8000a12:	4611      	mov	r1, r2
 8000a14:	4618      	mov	r0, r3
 8000a16:	f000 f93f 	bl	8000c98 <put_in_rx_buffer>
      }
  if(IIR & UART_FLAG_TXE){
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d018      	beq.n	8000a56 <USART1_IRQHandler+0x9a>
  		if(wr_pointer_dbg==rd_pointer_dbg){
 8000a24:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <USART1_IRQHandler+0xbc>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <USART1_IRQHandler+0xc0>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d108      	bne.n	8000a42 <USART1_IRQHandler+0x86>
  			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE);
 8000a30:	4b0d      	ldr	r3, [pc, #52]	; (8000a68 <USART1_IRQHandler+0xac>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	68da      	ldr	r2, [r3, #12]
 8000a36:	4b0c      	ldr	r3, [pc, #48]	; (8000a68 <USART1_IRQHandler+0xac>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000a3e:	60da      	str	r2, [r3, #12]
  		}
  	}


  /* USER CODE END USART1_IRQn 1 */
}
 8000a40:	e009      	b.n	8000a56 <USART1_IRQHandler+0x9a>
  			DBG_UART->DR = get_from_tx_buffer(DBG_UART);
 8000a42:	4b0c      	ldr	r3, [pc, #48]	; (8000a74 <USART1_IRQHandler+0xb8>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	4618      	mov	r0, r3
 8000a48:	f000 f978 	bl	8000d3c <get_from_tx_buffer>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	461a      	mov	r2, r3
 8000a50:	4b08      	ldr	r3, [pc, #32]	; (8000a74 <USART1_IRQHandler+0xb8>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	605a      	str	r2, [r3, #4]
}
 8000a56:	bf00      	nop
 8000a58:	3708      	adds	r7, #8
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20000094 	.word	0x20000094
 8000a64:	40020400 	.word	0x40020400
 8000a68:	200000c4 	.word	0x200000c4
 8000a6c:	40011000 	.word	0x40011000
 8000a70:	08003c8c 	.word	0x08003c8c
 8000a74:	20000008 	.word	0x20000008
 8000a78:	200000a8 	.word	0x200000a8
 8000a7c:	200000a4 	.word	0x200000a4

08000a80 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a86:	481b      	ldr	r0, [pc, #108]	; (8000af4 <USART2_IRQHandler+0x74>)
 8000a88:	f001 faec 	bl	8002064 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  volatile unsigned int IIR;
  	IIR=USART2->SR;
 8000a8c:	4b1a      	ldr	r3, [pc, #104]	; (8000af8 <USART2_IRQHandler+0x78>)
 8000a8e:	681b      	ldr	r3, [r3, #0]
 8000a90:	603b      	str	r3, [r7, #0]
    if(IIR & UART_FLAG_RXNE){
 8000a92:	683b      	ldr	r3, [r7, #0]
 8000a94:	f003 0320 	and.w	r3, r3, #32
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d009      	beq.n	8000ab0 <USART2_IRQHandler+0x30>
  		// check if the USART6 receive interrupt flag was set
  		char t = USART2->DR; // the character from the USART1 data register is saved in t
 8000a9c:	4b16      	ldr	r3, [pc, #88]	; (8000af8 <USART2_IRQHandler+0x78>)
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,RS485_UART);
 8000aa2:	4b16      	ldr	r3, [pc, #88]	; (8000afc <USART2_IRQHandler+0x7c>)
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	79fb      	ldrb	r3, [r7, #7]
 8000aa8:	4611      	mov	r1, r2
 8000aaa:	4618      	mov	r0, r3
 8000aac:	f000 f8f4 	bl	8000c98 <put_in_rx_buffer>
      }
  	if(IIR & UART_FLAG_TXE){
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d017      	beq.n	8000aea <USART2_IRQHandler+0x6a>
  		if(wr_pointer_rs485==rd_pointer_rs485){
 8000aba:	4b11      	ldr	r3, [pc, #68]	; (8000b00 <USART2_IRQHandler+0x80>)
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <USART2_IRQHandler+0x84>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	429a      	cmp	r2, r3
 8000ac4:	d108      	bne.n	8000ad8 <USART2_IRQHandler+0x58>
  			__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 8000ac6:	4b0b      	ldr	r3, [pc, #44]	; (8000af4 <USART2_IRQHandler+0x74>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	68da      	ldr	r2, [r3, #12]
 8000acc:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <USART2_IRQHandler+0x74>)
 8000ace:	681b      	ldr	r3, [r3, #0]
 8000ad0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000ad4:	60da      	str	r2, [r3, #12]
  		else{
  			USART2->DR = get_from_tx_buffer(RS485_UART);
  		}
  	}
  /* USER CODE END USART2_IRQn 1 */
}
 8000ad6:	e008      	b.n	8000aea <USART2_IRQHandler+0x6a>
  			USART2->DR = get_from_tx_buffer(RS485_UART);
 8000ad8:	4b08      	ldr	r3, [pc, #32]	; (8000afc <USART2_IRQHandler+0x7c>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4618      	mov	r0, r3
 8000ade:	f000 f92d 	bl	8000d3c <get_from_tx_buffer>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	4b04      	ldr	r3, [pc, #16]	; (8000af8 <USART2_IRQHandler+0x78>)
 8000ae8:	605a      	str	r2, [r3, #4]
}
 8000aea:	bf00      	nop
 8000aec:	3708      	adds	r7, #8
 8000aee:	46bd      	mov	sp, r7
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	20000108 	.word	0x20000108
 8000af8:	40004400 	.word	0x40004400
 8000afc:	20000004 	.word	0x20000004
 8000b00:	200000a0 	.word	0x200000a0
 8000b04:	2000009c 	.word	0x2000009c

08000b08 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60f8      	str	r0, [r7, #12]
 8000b10:	60b9      	str	r1, [r7, #8]
 8000b12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b14:	2300      	movs	r3, #0
 8000b16:	617b      	str	r3, [r7, #20]
 8000b18:	e00a      	b.n	8000b30 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000b1a:	f3af 8000 	nop.w
 8000b1e:	4601      	mov	r1, r0
 8000b20:	68bb      	ldr	r3, [r7, #8]
 8000b22:	1c5a      	adds	r2, r3, #1
 8000b24:	60ba      	str	r2, [r7, #8]
 8000b26:	b2ca      	uxtb	r2, r1
 8000b28:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b2a:	697b      	ldr	r3, [r7, #20]
 8000b2c:	3301      	adds	r3, #1
 8000b2e:	617b      	str	r3, [r7, #20]
 8000b30:	697a      	ldr	r2, [r7, #20]
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	429a      	cmp	r2, r3
 8000b36:	dbf0      	blt.n	8000b1a <_read+0x12>
	}

return len;
 8000b38:	687b      	ldr	r3, [r7, #4]
}
 8000b3a:	4618      	mov	r0, r3
 8000b3c:	3718      	adds	r7, #24
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}

08000b42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b42:	b580      	push	{r7, lr}
 8000b44:	b086      	sub	sp, #24
 8000b46:	af00      	add	r7, sp, #0
 8000b48:	60f8      	str	r0, [r7, #12]
 8000b4a:	60b9      	str	r1, [r7, #8]
 8000b4c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b4e:	2300      	movs	r3, #0
 8000b50:	617b      	str	r3, [r7, #20]
 8000b52:	e009      	b.n	8000b68 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000b54:	68bb      	ldr	r3, [r7, #8]
 8000b56:	1c5a      	adds	r2, r3, #1
 8000b58:	60ba      	str	r2, [r7, #8]
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f000 f889 	bl	8000c74 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b62:	697b      	ldr	r3, [r7, #20]
 8000b64:	3301      	adds	r3, #1
 8000b66:	617b      	str	r3, [r7, #20]
 8000b68:	697a      	ldr	r2, [r7, #20]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	429a      	cmp	r2, r3
 8000b6e:	dbf1      	blt.n	8000b54 <_write+0x12>
	}
	return len;
 8000b70:	687b      	ldr	r3, [r7, #4]
}
 8000b72:	4618      	mov	r0, r3
 8000b74:	3718      	adds	r7, #24
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}

08000b7a <_close>:

int _close(int file)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	b083      	sub	sp, #12
 8000b7e:	af00      	add	r7, sp, #0
 8000b80:	6078      	str	r0, [r7, #4]
	return -1;
 8000b82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b86:	4618      	mov	r0, r3
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr

08000b92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b92:	b480      	push	{r7}
 8000b94:	b083      	sub	sp, #12
 8000b96:	af00      	add	r7, sp, #0
 8000b98:	6078      	str	r0, [r7, #4]
 8000b9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b9c:	683b      	ldr	r3, [r7, #0]
 8000b9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000ba2:	605a      	str	r2, [r3, #4]
	return 0;
 8000ba4:	2300      	movs	r3, #0
}
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	370c      	adds	r7, #12
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <_isatty>:

int _isatty(int file)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	b083      	sub	sp, #12
 8000bb6:	af00      	add	r7, sp, #0
 8000bb8:	6078      	str	r0, [r7, #4]
	return 1;
 8000bba:	2301      	movs	r3, #1
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	370c      	adds	r7, #12
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc6:	4770      	bx	lr

08000bc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	60f8      	str	r0, [r7, #12]
 8000bd0:	60b9      	str	r1, [r7, #8]
 8000bd2:	607a      	str	r2, [r7, #4]
	return 0;
 8000bd4:	2300      	movs	r3, #0
}
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	3714      	adds	r7, #20
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be0:	4770      	bx	lr
	...

08000be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b086      	sub	sp, #24
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bec:	4a14      	ldr	r2, [pc, #80]	; (8000c40 <_sbrk+0x5c>)
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <_sbrk+0x60>)
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bf8:	4b13      	ldr	r3, [pc, #76]	; (8000c48 <_sbrk+0x64>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d102      	bne.n	8000c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c00:	4b11      	ldr	r3, [pc, #68]	; (8000c48 <_sbrk+0x64>)
 8000c02:	4a12      	ldr	r2, [pc, #72]	; (8000c4c <_sbrk+0x68>)
 8000c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c06:	4b10      	ldr	r3, [pc, #64]	; (8000c48 <_sbrk+0x64>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	693a      	ldr	r2, [r7, #16]
 8000c10:	429a      	cmp	r2, r3
 8000c12:	d207      	bcs.n	8000c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c14:	f002 f89a 	bl	8002d4c <__errno>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	220c      	movs	r2, #12
 8000c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c22:	e009      	b.n	8000c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c24:	4b08      	ldr	r3, [pc, #32]	; (8000c48 <_sbrk+0x64>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c2a:	4b07      	ldr	r3, [pc, #28]	; (8000c48 <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	4a05      	ldr	r2, [pc, #20]	; (8000c48 <_sbrk+0x64>)
 8000c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c36:	68fb      	ldr	r3, [r7, #12]
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	3718      	adds	r7, #24
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	20020000 	.word	0x20020000
 8000c44:	00000400 	.word	0x00000400
 8000c48:	20000098 	.word	0x20000098
 8000c4c:	20003ee8 	.word	0x20003ee8

08000c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c54:	4b06      	ldr	r3, [pc, #24]	; (8000c70 <SystemInit+0x20>)
 8000c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c5a:	4a05      	ldr	r2, [pc, #20]	; (8000c70 <SystemInit+0x20>)
 8000c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c64:	bf00      	nop
 8000c66:	46bd      	mov	sp, r7
 8000c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6c:	4770      	bx	lr
 8000c6e:	bf00      	nop
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

//redirect printf to uart1.
PUTCHAR_PROTOTYPE{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 8000c7c:	1d39      	adds	r1, r7, #4
 8000c7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c82:	2201      	movs	r2, #1
 8000c84:	4803      	ldr	r0, [pc, #12]	; (8000c94 <__io_putchar+0x20>)
 8000c86:	f001 f95a 	bl	8001f3e <HAL_UART_Transmit>
	return ch;
 8000c8a:	687b      	ldr	r3, [r7, #4]
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}
 8000c94:	200000c4 	.word	0x200000c4

08000c98 <put_in_rx_buffer>:

void put_in_rx_buffer(char data, USART_TypeDef* USARTx)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	6039      	str	r1, [r7, #0]
 8000ca2:	71fb      	strb	r3, [r7, #7]
	if(USARTx == DBG_UART)
 8000ca4:	4b1d      	ldr	r3, [pc, #116]	; (8000d1c <put_in_rx_buffer+0x84>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	683a      	ldr	r2, [r7, #0]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	d114      	bne.n	8000cd8 <put_in_rx_buffer+0x40>
	{
		if(SIO_RBUFLEN_DBG>=LEN_RX_BUFFER_DBG)
 8000cae:	4b1c      	ldr	r3, [pc, #112]	; (8000d20 <put_in_rx_buffer+0x88>)
 8000cb0:	681a      	ldr	r2, [r3, #0]
 8000cb2:	4b1c      	ldr	r3, [pc, #112]	; (8000d24 <put_in_rx_buffer+0x8c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	1ad3      	subs	r3, r2, r3
 8000cb8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000cbc:	d226      	bcs.n	8000d0c <put_in_rx_buffer+0x74>
			{
				return;
			}
		rx_buffer_dbg[wr_pointer_rx_dbg & (LEN_RX_BUFFER_DBG - 1)]=data;
 8000cbe:	4b18      	ldr	r3, [pc, #96]	; (8000d20 <put_in_rx_buffer+0x88>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8000cc6:	4918      	ldr	r1, [pc, #96]	; (8000d28 <put_in_rx_buffer+0x90>)
 8000cc8:	79fa      	ldrb	r2, [r7, #7]
 8000cca:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_dbg++;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	; (8000d20 <put_in_rx_buffer+0x88>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	3301      	adds	r3, #1
 8000cd2:	4a13      	ldr	r2, [pc, #76]	; (8000d20 <put_in_rx_buffer+0x88>)
 8000cd4:	6013      	str	r3, [r2, #0]
 8000cd6:	e01c      	b.n	8000d12 <put_in_rx_buffer+0x7a>
	}
	else if(USARTx == RS485_UART)
 8000cd8:	4b14      	ldr	r3, [pc, #80]	; (8000d2c <put_in_rx_buffer+0x94>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	683a      	ldr	r2, [r7, #0]
 8000cde:	429a      	cmp	r2, r3
 8000ce0:	d117      	bne.n	8000d12 <put_in_rx_buffer+0x7a>
	{
		if(SIO_RBUFLEN_RS485>=LEN_RX_BUFFER_RS485)
 8000ce2:	4b13      	ldr	r3, [pc, #76]	; (8000d30 <put_in_rx_buffer+0x98>)
 8000ce4:	681a      	ldr	r2, [r3, #0]
 8000ce6:	4b13      	ldr	r3, [pc, #76]	; (8000d34 <put_in_rx_buffer+0x9c>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	1ad3      	subs	r3, r2, r3
 8000cec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000cf0:	d20e      	bcs.n	8000d10 <put_in_rx_buffer+0x78>
			{
				return;
			}
		rx_buffer_rs485[wr_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485 - 1)]=data;
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	; (8000d30 <put_in_rx_buffer+0x98>)
 8000cf4:	681b      	ldr	r3, [r3, #0]
 8000cf6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000cfa:	490f      	ldr	r1, [pc, #60]	; (8000d38 <put_in_rx_buffer+0xa0>)
 8000cfc:	79fa      	ldrb	r2, [r7, #7]
 8000cfe:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_rs485++;
 8000d00:	4b0b      	ldr	r3, [pc, #44]	; (8000d30 <put_in_rx_buffer+0x98>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	3301      	adds	r3, #1
 8000d06:	4a0a      	ldr	r2, [pc, #40]	; (8000d30 <put_in_rx_buffer+0x98>)
 8000d08:	6013      	str	r3, [r2, #0]
 8000d0a:	e002      	b.n	8000d12 <put_in_rx_buffer+0x7a>
				return;
 8000d0c:	bf00      	nop
 8000d0e:	e000      	b.n	8000d12 <put_in_rx_buffer+0x7a>
				return;
 8000d10:	bf00      	nop
	}
}
 8000d12:	370c      	adds	r7, #12
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr
 8000d1c:	20000008 	.word	0x20000008
 8000d20:	200000b8 	.word	0x200000b8
 8000d24:	200000b4 	.word	0x200000b4
 8000d28:	20001a54 	.word	0x20001a54
 8000d2c:	20000004 	.word	0x20000004
 8000d30:	200000b0 	.word	0x200000b0
 8000d34:	200000ac 	.word	0x200000ac
 8000d38:	2000024c 	.word	0x2000024c

08000d3c <get_from_tx_buffer>:
		tx_buffer_dbg[wr_pointer_dbg & (LEN_TX_BUFFER_DBG - 1)]=data;
		wr_pointer_dbg++;
	}
}
char get_from_tx_buffer(USART_TypeDef* USARTx)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8000d44:	4b14      	ldr	r3, [pc, #80]	; (8000d98 <get_from_tx_buffer+0x5c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	429a      	cmp	r2, r3
 8000d4c:	d10c      	bne.n	8000d68 <get_from_tx_buffer+0x2c>
	{

		data=tx_buffer_rs485[rd_pointer_rs485 & (LEN_TX_BUFFER_RS485-1)];
 8000d4e:	4b13      	ldr	r3, [pc, #76]	; (8000d9c <get_from_tx_buffer+0x60>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d56:	4a12      	ldr	r2, [pc, #72]	; (8000da0 <get_from_tx_buffer+0x64>)
 8000d58:	5cd3      	ldrb	r3, [r2, r3]
 8000d5a:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rs485++;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	; (8000d9c <get_from_tx_buffer+0x60>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	3301      	adds	r3, #1
 8000d62:	4a0e      	ldr	r2, [pc, #56]	; (8000d9c <get_from_tx_buffer+0x60>)
 8000d64:	6013      	str	r3, [r2, #0]
 8000d66:	e010      	b.n	8000d8a <get_from_tx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8000d68:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <get_from_tx_buffer+0x68>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d10b      	bne.n	8000d8a <get_from_tx_buffer+0x4e>
	{

		data=tx_buffer_dbg[rd_pointer_dbg & (LEN_TX_BUFFER_DBG-1)];
 8000d72:	4b0d      	ldr	r3, [pc, #52]	; (8000da8 <get_from_tx_buffer+0x6c>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000d7a:	4a0c      	ldr	r2, [pc, #48]	; (8000dac <get_from_tx_buffer+0x70>)
 8000d7c:	5cd3      	ldrb	r3, [r2, r3]
 8000d7e:	73fb      	strb	r3, [r7, #15]
		rd_pointer_dbg++;
 8000d80:	4b09      	ldr	r3, [pc, #36]	; (8000da8 <get_from_tx_buffer+0x6c>)
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	3301      	adds	r3, #1
 8000d86:	4a08      	ldr	r2, [pc, #32]	; (8000da8 <get_from_tx_buffer+0x6c>)
 8000d88:	6013      	str	r3, [r2, #0]
	}
	return data;
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	3714      	adds	r7, #20
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	20000004 	.word	0x20000004
 8000d9c:	2000009c 	.word	0x2000009c
 8000da0:	2000064c 	.word	0x2000064c
 8000da4:	20000008 	.word	0x20000008
 8000da8:	200000a4 	.word	0x200000a4
 8000dac:	20003a54 	.word	0x20003a54

08000db0 <HAL_UART_RxCpltCallback>:




//This function is called after each completed reception.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8000db0:	b480      	push	{r7}
 8000db2:	b085      	sub	sp, #20
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
	uint8_t *flagToRaise = NULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	60fb      	str	r3, [r7, #12]
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <HAL_UART_TxCpltCallback>:

//This function is called after each completed transmission
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart){
 8000dc8:	b480      	push	{r7}
 8000dca:	b085      	sub	sp, #20
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
		uint8_t *flagToRaise = NULL;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	60fb      	str	r3, [r7, #12]
}
 8000dd4:	bf00      	nop
 8000dd6:	3714      	adds	r7, #20
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dde:	4770      	bx	lr

08000de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000de0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000de4:	480d      	ldr	r0, [pc, #52]	; (8000e1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000de6:	490e      	ldr	r1, [pc, #56]	; (8000e20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000de8:	4a0e      	ldr	r2, [pc, #56]	; (8000e24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000dea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dec:	e002      	b.n	8000df4 <LoopCopyDataInit>

08000dee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000df2:	3304      	adds	r3, #4

08000df4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000df4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000df6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df8:	d3f9      	bcc.n	8000dee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000dfc:	4c0b      	ldr	r4, [pc, #44]	; (8000e2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000dfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e00:	e001      	b.n	8000e06 <LoopFillZerobss>

08000e02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e04:	3204      	adds	r2, #4

08000e06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e08:	d3fb      	bcc.n	8000e02 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e0a:	f7ff ff21 	bl	8000c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e0e:	f001 ffa3 	bl	8002d58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e12:	f7ff fba9 	bl	8000568 <main>
  bx  lr    
 8000e16:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e20:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000e24:	08003d58 	.word	0x08003d58
  ldr r2, =_sbss
 8000e28:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000e2c:	20003ee8 	.word	0x20003ee8

08000e30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC_IRQHandler>
	...

08000e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e38:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_Init+0x40>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <HAL_Init+0x40>)
 8000e3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e44:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <HAL_Init+0x40>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0a      	ldr	r2, [pc, #40]	; (8000e74 <HAL_Init+0x40>)
 8000e4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <HAL_Init+0x40>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a07      	ldr	r2, [pc, #28]	; (8000e74 <HAL_Init+0x40>)
 8000e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f000 f94f 	bl	8001100 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f000 f808 	bl	8000e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e68:	f7ff fcca 	bl	8000800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023c00 	.word	0x40023c00

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <HAL_InitTick+0x54>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <HAL_InitTick+0x58>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f967 	bl	800116a <HAL_SYSTICK_Config>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e00e      	b.n	8000ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b0f      	cmp	r3, #15
 8000eaa:	d80a      	bhi.n	8000ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eac:	2200      	movs	r2, #0
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb4:	f000 f92f 	bl	8001116 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <HAL_InitTick+0x5c>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e000      	b.n	8000ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000010 	.word	0x20000010
 8000ed4:	2000000c 	.word	0x2000000c

08000ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <HAL_IncTick+0x20>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_IncTick+0x24>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a04      	ldr	r2, [pc, #16]	; (8000efc <HAL_IncTick+0x24>)
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000010 	.word	0x20000010
 8000efc:	20003ed4 	.word	0x20003ed4

08000f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return uwTick;
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <HAL_GetTick+0x14>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20003ed4 	.word	0x20003ed4

08000f18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f20:	f7ff ffee 	bl	8000f00 <HAL_GetTick>
 8000f24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f2a:	68fb      	ldr	r3, [r7, #12]
 8000f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f30:	d005      	beq.n	8000f3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f32:	4b0a      	ldr	r3, [pc, #40]	; (8000f5c <HAL_Delay+0x44>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	461a      	mov	r2, r3
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f3e:	bf00      	nop
 8000f40:	f7ff ffde 	bl	8000f00 <HAL_GetTick>
 8000f44:	4602      	mov	r2, r0
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	68fa      	ldr	r2, [r7, #12]
 8000f4c:	429a      	cmp	r2, r3
 8000f4e:	d8f7      	bhi.n	8000f40 <HAL_Delay+0x28>
  {
  }
}
 8000f50:	bf00      	nop
 8000f52:	bf00      	nop
 8000f54:	3710      	adds	r7, #16
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	20000010 	.word	0x20000010

08000f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f003 0307 	and.w	r3, r3, #7
 8000f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f76:	68ba      	ldr	r2, [r7, #8]
 8000f78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f84:	68bb      	ldr	r3, [r7, #8]
 8000f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f92:	4a04      	ldr	r2, [pc, #16]	; (8000fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8000f94:	68bb      	ldr	r3, [r7, #8]
 8000f96:	60d3      	str	r3, [r2, #12]
}
 8000f98:	bf00      	nop
 8000f9a:	3714      	adds	r7, #20
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	e000ed00 	.word	0xe000ed00

08000fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fac:	4b04      	ldr	r3, [pc, #16]	; (8000fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8000fae:	68db      	ldr	r3, [r3, #12]
 8000fb0:	0a1b      	lsrs	r3, r3, #8
 8000fb2:	f003 0307 	and.w	r3, r3, #7
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	4603      	mov	r3, r0
 8000fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	db0b      	blt.n	8000fee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fd6:	79fb      	ldrb	r3, [r7, #7]
 8000fd8:	f003 021f 	and.w	r2, r3, #31
 8000fdc:	4907      	ldr	r1, [pc, #28]	; (8000ffc <__NVIC_EnableIRQ+0x38>)
 8000fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fe2:	095b      	lsrs	r3, r3, #5
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8000fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000fee:	bf00      	nop
 8000ff0:	370c      	adds	r7, #12
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	e000e100 	.word	0xe000e100

08001000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	4603      	mov	r3, r0
 8001008:	6039      	str	r1, [r7, #0]
 800100a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800100c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001010:	2b00      	cmp	r3, #0
 8001012:	db0a      	blt.n	800102a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	b2da      	uxtb	r2, r3
 8001018:	490c      	ldr	r1, [pc, #48]	; (800104c <__NVIC_SetPriority+0x4c>)
 800101a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101e:	0112      	lsls	r2, r2, #4
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	440b      	add	r3, r1
 8001024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001028:	e00a      	b.n	8001040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	b2da      	uxtb	r2, r3
 800102e:	4908      	ldr	r1, [pc, #32]	; (8001050 <__NVIC_SetPriority+0x50>)
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	f003 030f 	and.w	r3, r3, #15
 8001036:	3b04      	subs	r3, #4
 8001038:	0112      	lsls	r2, r2, #4
 800103a:	b2d2      	uxtb	r2, r2
 800103c:	440b      	add	r3, r1
 800103e:	761a      	strb	r2, [r3, #24]
}
 8001040:	bf00      	nop
 8001042:	370c      	adds	r7, #12
 8001044:	46bd      	mov	sp, r7
 8001046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104a:	4770      	bx	lr
 800104c:	e000e100 	.word	0xe000e100
 8001050:	e000ed00 	.word	0xe000ed00

08001054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001054:	b480      	push	{r7}
 8001056:	b089      	sub	sp, #36	; 0x24
 8001058:	af00      	add	r7, sp, #0
 800105a:	60f8      	str	r0, [r7, #12]
 800105c:	60b9      	str	r1, [r7, #8]
 800105e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	f003 0307 	and.w	r3, r3, #7
 8001066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	f1c3 0307 	rsb	r3, r3, #7
 800106e:	2b04      	cmp	r3, #4
 8001070:	bf28      	it	cs
 8001072:	2304      	movcs	r3, #4
 8001074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	3304      	adds	r3, #4
 800107a:	2b06      	cmp	r3, #6
 800107c:	d902      	bls.n	8001084 <NVIC_EncodePriority+0x30>
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3b03      	subs	r3, #3
 8001082:	e000      	b.n	8001086 <NVIC_EncodePriority+0x32>
 8001084:	2300      	movs	r3, #0
 8001086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001088:	f04f 32ff 	mov.w	r2, #4294967295
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	fa02 f303 	lsl.w	r3, r2, r3
 8001092:	43da      	mvns	r2, r3
 8001094:	68bb      	ldr	r3, [r7, #8]
 8001096:	401a      	ands	r2, r3
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800109c:	f04f 31ff 	mov.w	r1, #4294967295
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	fa01 f303 	lsl.w	r3, r1, r3
 80010a6:	43d9      	mvns	r1, r3
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010ac:	4313      	orrs	r3, r2
         );
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	3724      	adds	r7, #36	; 0x24
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr
	...

080010bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3b01      	subs	r3, #1
 80010c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010cc:	d301      	bcc.n	80010d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010ce:	2301      	movs	r3, #1
 80010d0:	e00f      	b.n	80010f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010d2:	4a0a      	ldr	r2, [pc, #40]	; (80010fc <SysTick_Config+0x40>)
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	3b01      	subs	r3, #1
 80010d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010da:	210f      	movs	r1, #15
 80010dc:	f04f 30ff 	mov.w	r0, #4294967295
 80010e0:	f7ff ff8e 	bl	8001000 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010e4:	4b05      	ldr	r3, [pc, #20]	; (80010fc <SysTick_Config+0x40>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010ea:	4b04      	ldr	r3, [pc, #16]	; (80010fc <SysTick_Config+0x40>)
 80010ec:	2207      	movs	r2, #7
 80010ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f0:	2300      	movs	r3, #0
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	e000e010 	.word	0xe000e010

08001100 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ff29 	bl	8000f60 <__NVIC_SetPriorityGrouping>
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}

08001116 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001116:	b580      	push	{r7, lr}
 8001118:	b086      	sub	sp, #24
 800111a:	af00      	add	r7, sp, #0
 800111c:	4603      	mov	r3, r0
 800111e:	60b9      	str	r1, [r7, #8]
 8001120:	607a      	str	r2, [r7, #4]
 8001122:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001124:	2300      	movs	r3, #0
 8001126:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001128:	f7ff ff3e 	bl	8000fa8 <__NVIC_GetPriorityGrouping>
 800112c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	68b9      	ldr	r1, [r7, #8]
 8001132:	6978      	ldr	r0, [r7, #20]
 8001134:	f7ff ff8e 	bl	8001054 <NVIC_EncodePriority>
 8001138:	4602      	mov	r2, r0
 800113a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113e:	4611      	mov	r1, r2
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff ff5d 	bl	8001000 <__NVIC_SetPriority>
}
 8001146:	bf00      	nop
 8001148:	3718      	adds	r7, #24
 800114a:	46bd      	mov	sp, r7
 800114c:	bd80      	pop	{r7, pc}

0800114e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800114e:	b580      	push	{r7, lr}
 8001150:	b082      	sub	sp, #8
 8001152:	af00      	add	r7, sp, #0
 8001154:	4603      	mov	r3, r0
 8001156:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001158:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff ff31 	bl	8000fc4 <__NVIC_EnableIRQ>
}
 8001162:	bf00      	nop
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}

0800116a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800116a:	b580      	push	{r7, lr}
 800116c:	b082      	sub	sp, #8
 800116e:	af00      	add	r7, sp, #0
 8001170:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001172:	6878      	ldr	r0, [r7, #4]
 8001174:	f7ff ffa2 	bl	80010bc <SysTick_Config>
 8001178:	4603      	mov	r3, r0
}
 800117a:	4618      	mov	r0, r3
 800117c:	3708      	adds	r7, #8
 800117e:	46bd      	mov	sp, r7
 8001180:	bd80      	pop	{r7, pc}

08001182 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001182:	b580      	push	{r7, lr}
 8001184:	b084      	sub	sp, #16
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001190:	f7ff feb6 	bl	8000f00 <HAL_GetTick>
 8001194:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800119c:	b2db      	uxtb	r3, r3
 800119e:	2b02      	cmp	r3, #2
 80011a0:	d008      	beq.n	80011b4 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2280      	movs	r2, #128	; 0x80
 80011a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2200      	movs	r2, #0
 80011ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e052      	b.n	800125a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f022 0216 	bic.w	r2, r2, #22
 80011c2:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	695a      	ldr	r2, [r3, #20]
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80011d2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d103      	bne.n	80011e4 <HAL_DMA_Abort+0x62>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d007      	beq.n	80011f4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f022 0208 	bic.w	r2, r2, #8
 80011f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f022 0201 	bic.w	r2, r2, #1
 8001202:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001204:	e013      	b.n	800122e <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001206:	f7ff fe7b 	bl	8000f00 <HAL_GetTick>
 800120a:	4602      	mov	r2, r0
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	1ad3      	subs	r3, r2, r3
 8001210:	2b05      	cmp	r3, #5
 8001212:	d90c      	bls.n	800122e <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2220      	movs	r2, #32
 8001218:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	2203      	movs	r2, #3
 800121e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	2200      	movs	r2, #0
 8001226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800122a:	2303      	movs	r3, #3
 800122c:	e015      	b.n	800125a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	2b00      	cmp	r3, #0
 800123a:	d1e4      	bne.n	8001206 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001240:	223f      	movs	r2, #63	; 0x3f
 8001242:	409a      	lsls	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	2201      	movs	r2, #1
 800124c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2200      	movs	r2, #0
 8001254:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}

08001262 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001262:	b480      	push	{r7}
 8001264:	b083      	sub	sp, #12
 8001266:	af00      	add	r7, sp, #0
 8001268:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001270:	b2db      	uxtb	r3, r3
 8001272:	2b02      	cmp	r3, #2
 8001274:	d004      	beq.n	8001280 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	2280      	movs	r2, #128	; 0x80
 800127a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e00c      	b.n	800129a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2205      	movs	r2, #5
 8001284:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	681a      	ldr	r2, [r3, #0]
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f022 0201 	bic.w	r2, r2, #1
 8001296:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001298:	2300      	movs	r3, #0
}
 800129a:	4618      	mov	r0, r3
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr
	...

080012a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b089      	sub	sp, #36	; 0x24
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
 80012b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80012b2:	2300      	movs	r3, #0
 80012b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80012b6:	2300      	movs	r3, #0
 80012b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012be:	2300      	movs	r3, #0
 80012c0:	61fb      	str	r3, [r7, #28]
 80012c2:	e16b      	b.n	800159c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80012c4:	2201      	movs	r2, #1
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80012ce:	683b      	ldr	r3, [r7, #0]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	697a      	ldr	r2, [r7, #20]
 80012d4:	4013      	ands	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80012d8:	693a      	ldr	r2, [r7, #16]
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	429a      	cmp	r2, r3
 80012de:	f040 815a 	bne.w	8001596 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f003 0303 	and.w	r3, r3, #3
 80012ea:	2b01      	cmp	r3, #1
 80012ec:	d005      	beq.n	80012fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d130      	bne.n	800135c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	689b      	ldr	r3, [r3, #8]
 80012fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001300:	69fb      	ldr	r3, [r7, #28]
 8001302:	005b      	lsls	r3, r3, #1
 8001304:	2203      	movs	r2, #3
 8001306:	fa02 f303 	lsl.w	r3, r2, r3
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	fa02 f303 	lsl.w	r3, r2, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4313      	orrs	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	69ba      	ldr	r2, [r7, #24]
 8001328:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001330:	2201      	movs	r2, #1
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	43db      	mvns	r3, r3
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4013      	ands	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	091b      	lsrs	r3, r3, #4
 8001346:	f003 0201 	and.w	r2, r3, #1
 800134a:	69fb      	ldr	r3, [r7, #28]
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	69ba      	ldr	r2, [r7, #24]
 8001352:	4313      	orrs	r3, r2
 8001354:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685b      	ldr	r3, [r3, #4]
 8001360:	f003 0303 	and.w	r3, r3, #3
 8001364:	2b03      	cmp	r3, #3
 8001366:	d017      	beq.n	8001398 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	68db      	ldr	r3, [r3, #12]
 800136c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800136e:	69fb      	ldr	r3, [r7, #28]
 8001370:	005b      	lsls	r3, r3, #1
 8001372:	2203      	movs	r2, #3
 8001374:	fa02 f303 	lsl.w	r3, r2, r3
 8001378:	43db      	mvns	r3, r3
 800137a:	69ba      	ldr	r2, [r7, #24]
 800137c:	4013      	ands	r3, r2
 800137e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	69fb      	ldr	r3, [r7, #28]
 8001386:	005b      	lsls	r3, r3, #1
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4313      	orrs	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001398:	683b      	ldr	r3, [r7, #0]
 800139a:	685b      	ldr	r3, [r3, #4]
 800139c:	f003 0303 	and.w	r3, r3, #3
 80013a0:	2b02      	cmp	r3, #2
 80013a2:	d123      	bne.n	80013ec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80013a4:	69fb      	ldr	r3, [r7, #28]
 80013a6:	08da      	lsrs	r2, r3, #3
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	3208      	adds	r2, #8
 80013ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80013b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80013b2:	69fb      	ldr	r3, [r7, #28]
 80013b4:	f003 0307 	and.w	r3, r3, #7
 80013b8:	009b      	lsls	r3, r3, #2
 80013ba:	220f      	movs	r2, #15
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43db      	mvns	r3, r3
 80013c2:	69ba      	ldr	r2, [r7, #24]
 80013c4:	4013      	ands	r3, r2
 80013c6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	691a      	ldr	r2, [r3, #16]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	f003 0307 	and.w	r3, r3, #7
 80013d2:	009b      	lsls	r3, r3, #2
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	69ba      	ldr	r2, [r7, #24]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	08da      	lsrs	r2, r3, #3
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	3208      	adds	r2, #8
 80013e6:	69b9      	ldr	r1, [r7, #24]
 80013e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	2203      	movs	r2, #3
 80013f8:	fa02 f303 	lsl.w	r3, r2, r3
 80013fc:	43db      	mvns	r3, r3
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4013      	ands	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0203 	and.w	r2, r3, #3
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	005b      	lsls	r3, r3, #1
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	4313      	orrs	r3, r2
 8001418:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001428:	2b00      	cmp	r3, #0
 800142a:	f000 80b4 	beq.w	8001596 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800142e:	2300      	movs	r3, #0
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	4b60      	ldr	r3, [pc, #384]	; (80015b4 <HAL_GPIO_Init+0x30c>)
 8001434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001436:	4a5f      	ldr	r2, [pc, #380]	; (80015b4 <HAL_GPIO_Init+0x30c>)
 8001438:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800143c:	6453      	str	r3, [r2, #68]	; 0x44
 800143e:	4b5d      	ldr	r3, [pc, #372]	; (80015b4 <HAL_GPIO_Init+0x30c>)
 8001440:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001442:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001446:	60fb      	str	r3, [r7, #12]
 8001448:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800144a:	4a5b      	ldr	r2, [pc, #364]	; (80015b8 <HAL_GPIO_Init+0x310>)
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	089b      	lsrs	r3, r3, #2
 8001450:	3302      	adds	r3, #2
 8001452:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001456:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001458:	69fb      	ldr	r3, [r7, #28]
 800145a:	f003 0303 	and.w	r3, r3, #3
 800145e:	009b      	lsls	r3, r3, #2
 8001460:	220f      	movs	r2, #15
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	43db      	mvns	r3, r3
 8001468:	69ba      	ldr	r2, [r7, #24]
 800146a:	4013      	ands	r3, r2
 800146c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	4a52      	ldr	r2, [pc, #328]	; (80015bc <HAL_GPIO_Init+0x314>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d02b      	beq.n	80014ce <HAL_GPIO_Init+0x226>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	4a51      	ldr	r2, [pc, #324]	; (80015c0 <HAL_GPIO_Init+0x318>)
 800147a:	4293      	cmp	r3, r2
 800147c:	d025      	beq.n	80014ca <HAL_GPIO_Init+0x222>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a50      	ldr	r2, [pc, #320]	; (80015c4 <HAL_GPIO_Init+0x31c>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d01f      	beq.n	80014c6 <HAL_GPIO_Init+0x21e>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a4f      	ldr	r2, [pc, #316]	; (80015c8 <HAL_GPIO_Init+0x320>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d019      	beq.n	80014c2 <HAL_GPIO_Init+0x21a>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a4e      	ldr	r2, [pc, #312]	; (80015cc <HAL_GPIO_Init+0x324>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d013      	beq.n	80014be <HAL_GPIO_Init+0x216>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a4d      	ldr	r2, [pc, #308]	; (80015d0 <HAL_GPIO_Init+0x328>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d00d      	beq.n	80014ba <HAL_GPIO_Init+0x212>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a4c      	ldr	r2, [pc, #304]	; (80015d4 <HAL_GPIO_Init+0x32c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d007      	beq.n	80014b6 <HAL_GPIO_Init+0x20e>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a4b      	ldr	r2, [pc, #300]	; (80015d8 <HAL_GPIO_Init+0x330>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d101      	bne.n	80014b2 <HAL_GPIO_Init+0x20a>
 80014ae:	2307      	movs	r3, #7
 80014b0:	e00e      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014b2:	2308      	movs	r3, #8
 80014b4:	e00c      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014b6:	2306      	movs	r3, #6
 80014b8:	e00a      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014ba:	2305      	movs	r3, #5
 80014bc:	e008      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014be:	2304      	movs	r3, #4
 80014c0:	e006      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014c2:	2303      	movs	r3, #3
 80014c4:	e004      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014c6:	2302      	movs	r3, #2
 80014c8:	e002      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014ca:	2301      	movs	r3, #1
 80014cc:	e000      	b.n	80014d0 <HAL_GPIO_Init+0x228>
 80014ce:	2300      	movs	r3, #0
 80014d0:	69fa      	ldr	r2, [r7, #28]
 80014d2:	f002 0203 	and.w	r2, r2, #3
 80014d6:	0092      	lsls	r2, r2, #2
 80014d8:	4093      	lsls	r3, r2
 80014da:	69ba      	ldr	r2, [r7, #24]
 80014dc:	4313      	orrs	r3, r2
 80014de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014e0:	4935      	ldr	r1, [pc, #212]	; (80015b8 <HAL_GPIO_Init+0x310>)
 80014e2:	69fb      	ldr	r3, [r7, #28]
 80014e4:	089b      	lsrs	r3, r3, #2
 80014e6:	3302      	adds	r3, #2
 80014e8:	69ba      	ldr	r2, [r7, #24]
 80014ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014ee:	4b3b      	ldr	r3, [pc, #236]	; (80015dc <HAL_GPIO_Init+0x334>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	43db      	mvns	r3, r3
 80014f8:	69ba      	ldr	r2, [r7, #24]
 80014fa:	4013      	ands	r3, r2
 80014fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014fe:	683b      	ldr	r3, [r7, #0]
 8001500:	685b      	ldr	r3, [r3, #4]
 8001502:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800150a:	69ba      	ldr	r2, [r7, #24]
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	4313      	orrs	r3, r2
 8001510:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001512:	4a32      	ldr	r2, [pc, #200]	; (80015dc <HAL_GPIO_Init+0x334>)
 8001514:	69bb      	ldr	r3, [r7, #24]
 8001516:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001518:	4b30      	ldr	r3, [pc, #192]	; (80015dc <HAL_GPIO_Init+0x334>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800151e:	693b      	ldr	r3, [r7, #16]
 8001520:	43db      	mvns	r3, r3
 8001522:	69ba      	ldr	r2, [r7, #24]
 8001524:	4013      	ands	r3, r2
 8001526:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	685b      	ldr	r3, [r3, #4]
 800152c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001530:	2b00      	cmp	r3, #0
 8001532:	d003      	beq.n	800153c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001534:	69ba      	ldr	r2, [r7, #24]
 8001536:	693b      	ldr	r3, [r7, #16]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800153c:	4a27      	ldr	r2, [pc, #156]	; (80015dc <HAL_GPIO_Init+0x334>)
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001542:	4b26      	ldr	r3, [pc, #152]	; (80015dc <HAL_GPIO_Init+0x334>)
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001548:	693b      	ldr	r3, [r7, #16]
 800154a:	43db      	mvns	r3, r3
 800154c:	69ba      	ldr	r2, [r7, #24]
 800154e:	4013      	ands	r3, r2
 8001550:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800155a:	2b00      	cmp	r3, #0
 800155c:	d003      	beq.n	8001566 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800155e:	69ba      	ldr	r2, [r7, #24]
 8001560:	693b      	ldr	r3, [r7, #16]
 8001562:	4313      	orrs	r3, r2
 8001564:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001566:	4a1d      	ldr	r2, [pc, #116]	; (80015dc <HAL_GPIO_Init+0x334>)
 8001568:	69bb      	ldr	r3, [r7, #24]
 800156a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800156c:	4b1b      	ldr	r3, [pc, #108]	; (80015dc <HAL_GPIO_Init+0x334>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	43db      	mvns	r3, r3
 8001576:	69ba      	ldr	r2, [r7, #24]
 8001578:	4013      	ands	r3, r2
 800157a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800157c:	683b      	ldr	r3, [r7, #0]
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001584:	2b00      	cmp	r3, #0
 8001586:	d003      	beq.n	8001590 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001588:	69ba      	ldr	r2, [r7, #24]
 800158a:	693b      	ldr	r3, [r7, #16]
 800158c:	4313      	orrs	r3, r2
 800158e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001590:	4a12      	ldr	r2, [pc, #72]	; (80015dc <HAL_GPIO_Init+0x334>)
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	3301      	adds	r3, #1
 800159a:	61fb      	str	r3, [r7, #28]
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	2b0f      	cmp	r3, #15
 80015a0:	f67f ae90 	bls.w	80012c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	3724      	adds	r7, #36	; 0x24
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40013800 	.word	0x40013800
 80015bc:	40020000 	.word	0x40020000
 80015c0:	40020400 	.word	0x40020400
 80015c4:	40020800 	.word	0x40020800
 80015c8:	40020c00 	.word	0x40020c00
 80015cc:	40021000 	.word	0x40021000
 80015d0:	40021400 	.word	0x40021400
 80015d4:	40021800 	.word	0x40021800
 80015d8:	40021c00 	.word	0x40021c00
 80015dc:	40013c00 	.word	0x40013c00

080015e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	460b      	mov	r3, r1
 80015ea:	807b      	strh	r3, [r7, #2]
 80015ec:	4613      	mov	r3, r2
 80015ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80015f0:	787b      	ldrb	r3, [r7, #1]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d003      	beq.n	80015fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80015f6:	887a      	ldrh	r2, [r7, #2]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80015fc:	e003      	b.n	8001606 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80015fe:	887b      	ldrh	r3, [r7, #2]
 8001600:	041a      	lsls	r2, r3, #16
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	619a      	str	r2, [r3, #24]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e264      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	2b00      	cmp	r3, #0
 8001630:	d075      	beq.n	800171e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001632:	4ba3      	ldr	r3, [pc, #652]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	f003 030c 	and.w	r3, r3, #12
 800163a:	2b04      	cmp	r3, #4
 800163c:	d00c      	beq.n	8001658 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800163e:	4ba0      	ldr	r3, [pc, #640]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001640:	689b      	ldr	r3, [r3, #8]
 8001642:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001646:	2b08      	cmp	r3, #8
 8001648:	d112      	bne.n	8001670 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800164a:	4b9d      	ldr	r3, [pc, #628]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001652:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001656:	d10b      	bne.n	8001670 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001658:	4b99      	ldr	r3, [pc, #612]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001660:	2b00      	cmp	r3, #0
 8001662:	d05b      	beq.n	800171c <HAL_RCC_OscConfig+0x108>
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	d157      	bne.n	800171c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800166c:	2301      	movs	r3, #1
 800166e:	e23f      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001678:	d106      	bne.n	8001688 <HAL_RCC_OscConfig+0x74>
 800167a:	4b91      	ldr	r3, [pc, #580]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	4a90      	ldr	r2, [pc, #576]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001680:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001684:	6013      	str	r3, [r2, #0]
 8001686:	e01d      	b.n	80016c4 <HAL_RCC_OscConfig+0xb0>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001690:	d10c      	bne.n	80016ac <HAL_RCC_OscConfig+0x98>
 8001692:	4b8b      	ldr	r3, [pc, #556]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	4a8a      	ldr	r2, [pc, #552]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001698:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800169c:	6013      	str	r3, [r2, #0]
 800169e:	4b88      	ldr	r3, [pc, #544]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	4a87      	ldr	r2, [pc, #540]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016a8:	6013      	str	r3, [r2, #0]
 80016aa:	e00b      	b.n	80016c4 <HAL_RCC_OscConfig+0xb0>
 80016ac:	4b84      	ldr	r3, [pc, #528]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a83      	ldr	r2, [pc, #524]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016b6:	6013      	str	r3, [r2, #0]
 80016b8:	4b81      	ldr	r3, [pc, #516]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a80      	ldr	r2, [pc, #512]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016be:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80016c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d013      	beq.n	80016f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016cc:	f7ff fc18 	bl	8000f00 <HAL_GetTick>
 80016d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016d2:	e008      	b.n	80016e6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016d4:	f7ff fc14 	bl	8000f00 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b64      	cmp	r3, #100	; 0x64
 80016e0:	d901      	bls.n	80016e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80016e2:	2303      	movs	r3, #3
 80016e4:	e204      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016e6:	4b76      	ldr	r3, [pc, #472]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d0f0      	beq.n	80016d4 <HAL_RCC_OscConfig+0xc0>
 80016f2:	e014      	b.n	800171e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f4:	f7ff fc04 	bl	8000f00 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016fc:	f7ff fc00 	bl	8000f00 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b64      	cmp	r3, #100	; 0x64
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e1f0      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800170e:	4b6c      	ldr	r3, [pc, #432]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0xe8>
 800171a:	e000      	b.n	800171e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800171c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f003 0302 	and.w	r3, r3, #2
 8001726:	2b00      	cmp	r3, #0
 8001728:	d063      	beq.n	80017f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800172a:	4b65      	ldr	r3, [pc, #404]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	f003 030c 	and.w	r3, r3, #12
 8001732:	2b00      	cmp	r3, #0
 8001734:	d00b      	beq.n	800174e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001736:	4b62      	ldr	r3, [pc, #392]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800173e:	2b08      	cmp	r3, #8
 8001740:	d11c      	bne.n	800177c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001742:	4b5f      	ldr	r3, [pc, #380]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d116      	bne.n	800177c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800174e:	4b5c      	ldr	r3, [pc, #368]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	2b00      	cmp	r3, #0
 8001758:	d005      	beq.n	8001766 <HAL_RCC_OscConfig+0x152>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	68db      	ldr	r3, [r3, #12]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d001      	beq.n	8001766 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e1c4      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001766:	4b56      	ldr	r3, [pc, #344]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	691b      	ldr	r3, [r3, #16]
 8001772:	00db      	lsls	r3, r3, #3
 8001774:	4952      	ldr	r1, [pc, #328]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001776:	4313      	orrs	r3, r2
 8001778:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177a:	e03a      	b.n	80017f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	2b00      	cmp	r3, #0
 8001782:	d020      	beq.n	80017c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001784:	4b4f      	ldr	r3, [pc, #316]	; (80018c4 <HAL_RCC_OscConfig+0x2b0>)
 8001786:	2201      	movs	r2, #1
 8001788:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178a:	f7ff fbb9 	bl	8000f00 <HAL_GetTick>
 800178e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001790:	e008      	b.n	80017a4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001792:	f7ff fbb5 	bl	8000f00 <HAL_GetTick>
 8001796:	4602      	mov	r2, r0
 8001798:	693b      	ldr	r3, [r7, #16]
 800179a:	1ad3      	subs	r3, r2, r3
 800179c:	2b02      	cmp	r3, #2
 800179e:	d901      	bls.n	80017a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80017a0:	2303      	movs	r3, #3
 80017a2:	e1a5      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017a4:	4b46      	ldr	r3, [pc, #280]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f003 0302 	and.w	r3, r3, #2
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d0f0      	beq.n	8001792 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017b0:	4b43      	ldr	r3, [pc, #268]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	00db      	lsls	r3, r3, #3
 80017be:	4940      	ldr	r1, [pc, #256]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80017c0:	4313      	orrs	r3, r2
 80017c2:	600b      	str	r3, [r1, #0]
 80017c4:	e015      	b.n	80017f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017c6:	4b3f      	ldr	r3, [pc, #252]	; (80018c4 <HAL_RCC_OscConfig+0x2b0>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017cc:	f7ff fb98 	bl	8000f00 <HAL_GetTick>
 80017d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017d4:	f7ff fb94 	bl	8000f00 <HAL_GetTick>
 80017d8:	4602      	mov	r2, r0
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e184      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80017e6:	4b36      	ldr	r3, [pc, #216]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d1f0      	bne.n	80017d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f003 0308 	and.w	r3, r3, #8
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d030      	beq.n	8001860 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	695b      	ldr	r3, [r3, #20]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d016      	beq.n	8001834 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001806:	4b30      	ldr	r3, [pc, #192]	; (80018c8 <HAL_RCC_OscConfig+0x2b4>)
 8001808:	2201      	movs	r2, #1
 800180a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180c:	f7ff fb78 	bl	8000f00 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001812:	e008      	b.n	8001826 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001814:	f7ff fb74 	bl	8000f00 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	2b02      	cmp	r3, #2
 8001820:	d901      	bls.n	8001826 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001822:	2303      	movs	r3, #3
 8001824:	e164      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001826:	4b26      	ldr	r3, [pc, #152]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800182a:	f003 0302 	and.w	r3, r3, #2
 800182e:	2b00      	cmp	r3, #0
 8001830:	d0f0      	beq.n	8001814 <HAL_RCC_OscConfig+0x200>
 8001832:	e015      	b.n	8001860 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001834:	4b24      	ldr	r3, [pc, #144]	; (80018c8 <HAL_RCC_OscConfig+0x2b4>)
 8001836:	2200      	movs	r2, #0
 8001838:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800183a:	f7ff fb61 	bl	8000f00 <HAL_GetTick>
 800183e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001840:	e008      	b.n	8001854 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001842:	f7ff fb5d 	bl	8000f00 <HAL_GetTick>
 8001846:	4602      	mov	r2, r0
 8001848:	693b      	ldr	r3, [r7, #16]
 800184a:	1ad3      	subs	r3, r2, r3
 800184c:	2b02      	cmp	r3, #2
 800184e:	d901      	bls.n	8001854 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e14d      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001854:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001856:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d1f0      	bne.n	8001842 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	f003 0304 	and.w	r3, r3, #4
 8001868:	2b00      	cmp	r3, #0
 800186a:	f000 80a0 	beq.w	80019ae <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800186e:	2300      	movs	r3, #0
 8001870:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001872:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d10f      	bne.n	800189e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800187e:	2300      	movs	r3, #0
 8001880:	60bb      	str	r3, [r7, #8]
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001886:	4a0e      	ldr	r2, [pc, #56]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001888:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800188c:	6413      	str	r3, [r2, #64]	; 0x40
 800188e:	4b0c      	ldr	r3, [pc, #48]	; (80018c0 <HAL_RCC_OscConfig+0x2ac>)
 8001890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800189a:	2301      	movs	r3, #1
 800189c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800189e:	4b0b      	ldr	r3, [pc, #44]	; (80018cc <HAL_RCC_OscConfig+0x2b8>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d121      	bne.n	80018ee <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018aa:	4b08      	ldr	r3, [pc, #32]	; (80018cc <HAL_RCC_OscConfig+0x2b8>)
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	4a07      	ldr	r2, [pc, #28]	; (80018cc <HAL_RCC_OscConfig+0x2b8>)
 80018b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80018b6:	f7ff fb23 	bl	8000f00 <HAL_GetTick>
 80018ba:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018bc:	e011      	b.n	80018e2 <HAL_RCC_OscConfig+0x2ce>
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800
 80018c4:	42470000 	.word	0x42470000
 80018c8:	42470e80 	.word	0x42470e80
 80018cc:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018d0:	f7ff fb16 	bl	8000f00 <HAL_GetTick>
 80018d4:	4602      	mov	r2, r0
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	1ad3      	subs	r3, r2, r3
 80018da:	2b02      	cmp	r3, #2
 80018dc:	d901      	bls.n	80018e2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80018de:	2303      	movs	r3, #3
 80018e0:	e106      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e2:	4b85      	ldr	r3, [pc, #532]	; (8001af8 <HAL_RCC_OscConfig+0x4e4>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d0f0      	beq.n	80018d0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d106      	bne.n	8001904 <HAL_RCC_OscConfig+0x2f0>
 80018f6:	4b81      	ldr	r3, [pc, #516]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 80018f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018fa:	4a80      	ldr	r2, [pc, #512]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	6713      	str	r3, [r2, #112]	; 0x70
 8001902:	e01c      	b.n	800193e <HAL_RCC_OscConfig+0x32a>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	2b05      	cmp	r3, #5
 800190a:	d10c      	bne.n	8001926 <HAL_RCC_OscConfig+0x312>
 800190c:	4b7b      	ldr	r3, [pc, #492]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 800190e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001910:	4a7a      	ldr	r2, [pc, #488]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001912:	f043 0304 	orr.w	r3, r3, #4
 8001916:	6713      	str	r3, [r2, #112]	; 0x70
 8001918:	4b78      	ldr	r3, [pc, #480]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 800191a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800191c:	4a77      	ldr	r2, [pc, #476]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 800191e:	f043 0301 	orr.w	r3, r3, #1
 8001922:	6713      	str	r3, [r2, #112]	; 0x70
 8001924:	e00b      	b.n	800193e <HAL_RCC_OscConfig+0x32a>
 8001926:	4b75      	ldr	r3, [pc, #468]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001928:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800192a:	4a74      	ldr	r2, [pc, #464]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 800192c:	f023 0301 	bic.w	r3, r3, #1
 8001930:	6713      	str	r3, [r2, #112]	; 0x70
 8001932:	4b72      	ldr	r3, [pc, #456]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001936:	4a71      	ldr	r2, [pc, #452]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001938:	f023 0304 	bic.w	r3, r3, #4
 800193c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d015      	beq.n	8001972 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001946:	f7ff fadb 	bl	8000f00 <HAL_GetTick>
 800194a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800194c:	e00a      	b.n	8001964 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800194e:	f7ff fad7 	bl	8000f00 <HAL_GetTick>
 8001952:	4602      	mov	r2, r0
 8001954:	693b      	ldr	r3, [r7, #16]
 8001956:	1ad3      	subs	r3, r2, r3
 8001958:	f241 3288 	movw	r2, #5000	; 0x1388
 800195c:	4293      	cmp	r3, r2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e0c5      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001964:	4b65      	ldr	r3, [pc, #404]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001966:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0ee      	beq.n	800194e <HAL_RCC_OscConfig+0x33a>
 8001970:	e014      	b.n	800199c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001972:	f7ff fac5 	bl	8000f00 <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001978:	e00a      	b.n	8001990 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800197a:	f7ff fac1 	bl	8000f00 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	f241 3288 	movw	r2, #5000	; 0x1388
 8001988:	4293      	cmp	r3, r2
 800198a:	d901      	bls.n	8001990 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800198c:	2303      	movs	r3, #3
 800198e:	e0af      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001990:	4b5a      	ldr	r3, [pc, #360]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001992:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001994:	f003 0302 	and.w	r3, r3, #2
 8001998:	2b00      	cmp	r3, #0
 800199a:	d1ee      	bne.n	800197a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800199c:	7dfb      	ldrb	r3, [r7, #23]
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d105      	bne.n	80019ae <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80019a2:	4b56      	ldr	r3, [pc, #344]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	4a55      	ldr	r2, [pc, #340]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 80019a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	699b      	ldr	r3, [r3, #24]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	f000 809b 	beq.w	8001aee <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80019b8:	4b50      	ldr	r3, [pc, #320]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 030c 	and.w	r3, r3, #12
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	d05c      	beq.n	8001a7e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	2b02      	cmp	r3, #2
 80019ca:	d141      	bne.n	8001a50 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019cc:	4b4c      	ldr	r3, [pc, #304]	; (8001b00 <HAL_RCC_OscConfig+0x4ec>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019d2:	f7ff fa95 	bl	8000f00 <HAL_GetTick>
 80019d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d8:	e008      	b.n	80019ec <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019da:	f7ff fa91 	bl	8000f00 <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	693b      	ldr	r3, [r7, #16]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	d901      	bls.n	80019ec <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80019e8:	2303      	movs	r3, #3
 80019ea:	e081      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019ec:	4b43      	ldr	r3, [pc, #268]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d1f0      	bne.n	80019da <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	69da      	ldr	r2, [r3, #28]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	431a      	orrs	r2, r3
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a06:	019b      	lsls	r3, r3, #6
 8001a08:	431a      	orrs	r2, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a0e:	085b      	lsrs	r3, r3, #1
 8001a10:	3b01      	subs	r3, #1
 8001a12:	041b      	lsls	r3, r3, #16
 8001a14:	431a      	orrs	r2, r3
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a1a:	061b      	lsls	r3, r3, #24
 8001a1c:	4937      	ldr	r1, [pc, #220]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a22:	4b37      	ldr	r3, [pc, #220]	; (8001b00 <HAL_RCC_OscConfig+0x4ec>)
 8001a24:	2201      	movs	r2, #1
 8001a26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fa6a 	bl	8000f00 <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a30:	f7ff fa66 	bl	8000f00 <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b02      	cmp	r3, #2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e056      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a42:	4b2e      	ldr	r3, [pc, #184]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d0f0      	beq.n	8001a30 <HAL_RCC_OscConfig+0x41c>
 8001a4e:	e04e      	b.n	8001aee <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a50:	4b2b      	ldr	r3, [pc, #172]	; (8001b00 <HAL_RCC_OscConfig+0x4ec>)
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a56:	f7ff fa53 	bl	8000f00 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a5e:	f7ff fa4f 	bl	8000f00 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e03f      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a70:	4b22      	ldr	r3, [pc, #136]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d1f0      	bne.n	8001a5e <HAL_RCC_OscConfig+0x44a>
 8001a7c:	e037      	b.n	8001aee <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	699b      	ldr	r3, [r3, #24]
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d101      	bne.n	8001a8a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e032      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	; (8001afc <HAL_RCC_OscConfig+0x4e8>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	699b      	ldr	r3, [r3, #24]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d028      	beq.n	8001aea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d121      	bne.n	8001aea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d11a      	bne.n	8001aea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001aba:	4013      	ands	r3, r2
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ac0:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d111      	bne.n	8001aea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ad0:	085b      	lsrs	r3, r3, #1
 8001ad2:	3b01      	subs	r3, #1
 8001ad4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	d107      	bne.n	8001aea <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ae4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ae6:	429a      	cmp	r2, r3
 8001ae8:	d001      	beq.n	8001aee <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	40007000 	.word	0x40007000
 8001afc:	40023800 	.word	0x40023800
 8001b00:	42470060 	.word	0x42470060

08001b04 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b084      	sub	sp, #16
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d101      	bne.n	8001b18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e0cc      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b18:	4b68      	ldr	r3, [pc, #416]	; (8001cbc <HAL_RCC_ClockConfig+0x1b8>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d90c      	bls.n	8001b40 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b26:	4b65      	ldr	r3, [pc, #404]	; (8001cbc <HAL_RCC_ClockConfig+0x1b8>)
 8001b28:	683a      	ldr	r2, [r7, #0]
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b2e:	4b63      	ldr	r3, [pc, #396]	; (8001cbc <HAL_RCC_ClockConfig+0x1b8>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	683a      	ldr	r2, [r7, #0]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	d001      	beq.n	8001b40 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e0b8      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d020      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d005      	beq.n	8001b64 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b58:	4b59      	ldr	r3, [pc, #356]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	4a58      	ldr	r2, [pc, #352]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b62:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0308 	and.w	r3, r3, #8
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d005      	beq.n	8001b7c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b70:	4b53      	ldr	r3, [pc, #332]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	4a52      	ldr	r2, [pc, #328]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b76:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b7a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b7c:	4b50      	ldr	r3, [pc, #320]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7e:	689b      	ldr	r3, [r3, #8]
 8001b80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	689b      	ldr	r3, [r3, #8]
 8001b88:	494d      	ldr	r1, [pc, #308]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f003 0301 	and.w	r3, r3, #1
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d044      	beq.n	8001c24 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	2b01      	cmp	r3, #1
 8001ba0:	d107      	bne.n	8001bb2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ba2:	4b47      	ldr	r3, [pc, #284]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d119      	bne.n	8001be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e07f      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d003      	beq.n	8001bc2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001bbe:	2b03      	cmp	r3, #3
 8001bc0:	d107      	bne.n	8001bd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bc2:	4b3f      	ldr	r3, [pc, #252]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d109      	bne.n	8001be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	e06f      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bd2:	4b3b      	ldr	r3, [pc, #236]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f003 0302 	and.w	r3, r3, #2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d101      	bne.n	8001be2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	e067      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001be2:	4b37      	ldr	r3, [pc, #220]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001be4:	689b      	ldr	r3, [r3, #8]
 8001be6:	f023 0203 	bic.w	r2, r3, #3
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	4934      	ldr	r1, [pc, #208]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001bf4:	f7ff f984 	bl	8000f00 <HAL_GetTick>
 8001bf8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bfa:	e00a      	b.n	8001c12 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bfc:	f7ff f980 	bl	8000f00 <HAL_GetTick>
 8001c00:	4602      	mov	r2, r0
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	1ad3      	subs	r3, r2, r3
 8001c06:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d901      	bls.n	8001c12 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c0e:	2303      	movs	r3, #3
 8001c10:	e04f      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c12:	4b2b      	ldr	r3, [pc, #172]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c14:	689b      	ldr	r3, [r3, #8]
 8001c16:	f003 020c 	and.w	r2, r3, #12
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d1eb      	bne.n	8001bfc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c24:	4b25      	ldr	r3, [pc, #148]	; (8001cbc <HAL_RCC_ClockConfig+0x1b8>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	683a      	ldr	r2, [r7, #0]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d20c      	bcs.n	8001c4c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c32:	4b22      	ldr	r3, [pc, #136]	; (8001cbc <HAL_RCC_ClockConfig+0x1b8>)
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c3a:	4b20      	ldr	r3, [pc, #128]	; (8001cbc <HAL_RCC_ClockConfig+0x1b8>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f003 0307 	and.w	r3, r3, #7
 8001c42:	683a      	ldr	r2, [r7, #0]
 8001c44:	429a      	cmp	r2, r3
 8001c46:	d001      	beq.n	8001c4c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e032      	b.n	8001cb2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0304 	and.w	r3, r3, #4
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d008      	beq.n	8001c6a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c58:	4b19      	ldr	r3, [pc, #100]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	68db      	ldr	r3, [r3, #12]
 8001c64:	4916      	ldr	r1, [pc, #88]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0308 	and.w	r3, r3, #8
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d009      	beq.n	8001c8a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c76:	4b12      	ldr	r3, [pc, #72]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c78:	689b      	ldr	r3, [r3, #8]
 8001c7a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	691b      	ldr	r3, [r3, #16]
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	490e      	ldr	r1, [pc, #56]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c86:	4313      	orrs	r3, r2
 8001c88:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c8a:	f000 f821 	bl	8001cd0 <HAL_RCC_GetSysClockFreq>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	4b0b      	ldr	r3, [pc, #44]	; (8001cc0 <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	091b      	lsrs	r3, r3, #4
 8001c96:	f003 030f 	and.w	r3, r3, #15
 8001c9a:	490a      	ldr	r1, [pc, #40]	; (8001cc4 <HAL_RCC_ClockConfig+0x1c0>)
 8001c9c:	5ccb      	ldrb	r3, [r1, r3]
 8001c9e:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca2:	4a09      	ldr	r2, [pc, #36]	; (8001cc8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001ca6:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <HAL_RCC_ClockConfig+0x1c8>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f7ff f8e4 	bl	8000e78 <HAL_InitTick>

  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40023c00 	.word	0x40023c00
 8001cc0:	40023800 	.word	0x40023800
 8001cc4:	08003c98 	.word	0x08003c98
 8001cc8:	20000000 	.word	0x20000000
 8001ccc:	2000000c 	.word	0x2000000c

08001cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001cd0:	b5b0      	push	{r4, r5, r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	6079      	str	r1, [r7, #4]
 8001cda:	2100      	movs	r1, #0
 8001cdc:	60f9      	str	r1, [r7, #12]
 8001cde:	2100      	movs	r1, #0
 8001ce0:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001ce6:	4952      	ldr	r1, [pc, #328]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x160>)
 8001ce8:	6889      	ldr	r1, [r1, #8]
 8001cea:	f001 010c 	and.w	r1, r1, #12
 8001cee:	2908      	cmp	r1, #8
 8001cf0:	d00d      	beq.n	8001d0e <HAL_RCC_GetSysClockFreq+0x3e>
 8001cf2:	2908      	cmp	r1, #8
 8001cf4:	f200 8094 	bhi.w	8001e20 <HAL_RCC_GetSysClockFreq+0x150>
 8001cf8:	2900      	cmp	r1, #0
 8001cfa:	d002      	beq.n	8001d02 <HAL_RCC_GetSysClockFreq+0x32>
 8001cfc:	2904      	cmp	r1, #4
 8001cfe:	d003      	beq.n	8001d08 <HAL_RCC_GetSysClockFreq+0x38>
 8001d00:	e08e      	b.n	8001e20 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d02:	4b4c      	ldr	r3, [pc, #304]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x164>)
 8001d04:	60bb      	str	r3, [r7, #8]
       break;
 8001d06:	e08e      	b.n	8001e26 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d08:	4b4b      	ldr	r3, [pc, #300]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d0a:	60bb      	str	r3, [r7, #8]
      break;
 8001d0c:	e08b      	b.n	8001e26 <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d0e:	4948      	ldr	r1, [pc, #288]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x160>)
 8001d10:	6849      	ldr	r1, [r1, #4]
 8001d12:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001d16:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d18:	4945      	ldr	r1, [pc, #276]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x160>)
 8001d1a:	6849      	ldr	r1, [r1, #4]
 8001d1c:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001d20:	2900      	cmp	r1, #0
 8001d22:	d024      	beq.n	8001d6e <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d24:	4942      	ldr	r1, [pc, #264]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x160>)
 8001d26:	6849      	ldr	r1, [r1, #4]
 8001d28:	0989      	lsrs	r1, r1, #6
 8001d2a:	4608      	mov	r0, r1
 8001d2c:	f04f 0100 	mov.w	r1, #0
 8001d30:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001d34:	f04f 0500 	mov.w	r5, #0
 8001d38:	ea00 0204 	and.w	r2, r0, r4
 8001d3c:	ea01 0305 	and.w	r3, r1, r5
 8001d40:	493d      	ldr	r1, [pc, #244]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d42:	fb01 f003 	mul.w	r0, r1, r3
 8001d46:	2100      	movs	r1, #0
 8001d48:	fb01 f102 	mul.w	r1, r1, r2
 8001d4c:	1844      	adds	r4, r0, r1
 8001d4e:	493a      	ldr	r1, [pc, #232]	; (8001e38 <HAL_RCC_GetSysClockFreq+0x168>)
 8001d50:	fba2 0101 	umull	r0, r1, r2, r1
 8001d54:	1863      	adds	r3, r4, r1
 8001d56:	4619      	mov	r1, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	f04f 0300 	mov.w	r3, #0
 8001d60:	f7fe fa86 	bl	8000270 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4613      	mov	r3, r2
 8001d6a:	60fb      	str	r3, [r7, #12]
 8001d6c:	e04a      	b.n	8001e04 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d6e:	4b30      	ldr	r3, [pc, #192]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x160>)
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	099b      	lsrs	r3, r3, #6
 8001d74:	461a      	mov	r2, r3
 8001d76:	f04f 0300 	mov.w	r3, #0
 8001d7a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001d7e:	f04f 0100 	mov.w	r1, #0
 8001d82:	ea02 0400 	and.w	r4, r2, r0
 8001d86:	ea03 0501 	and.w	r5, r3, r1
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	4629      	mov	r1, r5
 8001d8e:	f04f 0200 	mov.w	r2, #0
 8001d92:	f04f 0300 	mov.w	r3, #0
 8001d96:	014b      	lsls	r3, r1, #5
 8001d98:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d9c:	0142      	lsls	r2, r0, #5
 8001d9e:	4610      	mov	r0, r2
 8001da0:	4619      	mov	r1, r3
 8001da2:	1b00      	subs	r0, r0, r4
 8001da4:	eb61 0105 	sbc.w	r1, r1, r5
 8001da8:	f04f 0200 	mov.w	r2, #0
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	018b      	lsls	r3, r1, #6
 8001db2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001db6:	0182      	lsls	r2, r0, #6
 8001db8:	1a12      	subs	r2, r2, r0
 8001dba:	eb63 0301 	sbc.w	r3, r3, r1
 8001dbe:	f04f 0000 	mov.w	r0, #0
 8001dc2:	f04f 0100 	mov.w	r1, #0
 8001dc6:	00d9      	lsls	r1, r3, #3
 8001dc8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001dcc:	00d0      	lsls	r0, r2, #3
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	1912      	adds	r2, r2, r4
 8001dd4:	eb45 0303 	adc.w	r3, r5, r3
 8001dd8:	f04f 0000 	mov.w	r0, #0
 8001ddc:	f04f 0100 	mov.w	r1, #0
 8001de0:	0299      	lsls	r1, r3, #10
 8001de2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001de6:	0290      	lsls	r0, r2, #10
 8001de8:	4602      	mov	r2, r0
 8001dea:	460b      	mov	r3, r1
 8001dec:	4610      	mov	r0, r2
 8001dee:	4619      	mov	r1, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	461a      	mov	r2, r3
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	f7fe fa3a 	bl	8000270 <__aeabi_uldivmod>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	4613      	mov	r3, r2
 8001e02:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e04:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <HAL_RCC_GetSysClockFreq+0x160>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	0c1b      	lsrs	r3, r3, #16
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	3301      	adds	r3, #1
 8001e10:	005b      	lsls	r3, r3, #1
 8001e12:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001e14:	68fa      	ldr	r2, [r7, #12]
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e1c:	60bb      	str	r3, [r7, #8]
      break;
 8001e1e:	e002      	b.n	8001e26 <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e20:	4b04      	ldr	r3, [pc, #16]	; (8001e34 <HAL_RCC_GetSysClockFreq+0x164>)
 8001e22:	60bb      	str	r3, [r7, #8]
      break;
 8001e24:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e26:	68bb      	ldr	r3, [r7, #8]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3710      	adds	r7, #16
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bdb0      	pop	{r4, r5, r7, pc}
 8001e30:	40023800 	.word	0x40023800
 8001e34:	00f42400 	.word	0x00f42400
 8001e38:	017d7840 	.word	0x017d7840

08001e3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e40:	4b03      	ldr	r3, [pc, #12]	; (8001e50 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e42:	681b      	ldr	r3, [r3, #0]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
 8001e4e:	bf00      	nop
 8001e50:	20000000 	.word	0x20000000

08001e54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001e58:	f7ff fff0 	bl	8001e3c <HAL_RCC_GetHCLKFreq>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	4b05      	ldr	r3, [pc, #20]	; (8001e74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	0a9b      	lsrs	r3, r3, #10
 8001e64:	f003 0307 	and.w	r3, r3, #7
 8001e68:	4903      	ldr	r1, [pc, #12]	; (8001e78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001e6a:	5ccb      	ldrb	r3, [r1, r3]
 8001e6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	40023800 	.word	0x40023800
 8001e78:	08003ca8 	.word	0x08003ca8

08001e7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001e80:	f7ff ffdc 	bl	8001e3c <HAL_RCC_GetHCLKFreq>
 8001e84:	4602      	mov	r2, r0
 8001e86:	4b05      	ldr	r3, [pc, #20]	; (8001e9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	0b5b      	lsrs	r3, r3, #13
 8001e8c:	f003 0307 	and.w	r3, r3, #7
 8001e90:	4903      	ldr	r1, [pc, #12]	; (8001ea0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e92:	5ccb      	ldrb	r3, [r1, r3]
 8001e94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e98:	4618      	mov	r0, r3
 8001e9a:	bd80      	pop	{r7, pc}
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	08003ca8 	.word	0x08003ca8

08001ea4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d101      	bne.n	8001eb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e03f      	b.n	8001f36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ebc:	b2db      	uxtb	r3, r3
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d106      	bne.n	8001ed0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001eca:	6878      	ldr	r0, [r7, #4]
 8001ecc:	f7fe fcc0 	bl	8000850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	2224      	movs	r2, #36	; 0x24
 8001ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	68da      	ldr	r2, [r3, #12]
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ee6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ee8:	6878      	ldr	r0, [r7, #4]
 8001eea:	f000 fd67 	bl	80029bc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	691a      	ldr	r2, [r3, #16]
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001efc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	695a      	ldr	r2, [r3, #20]
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	68da      	ldr	r2, [r3, #12]
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2200      	movs	r2, #0
 8001f22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2220      	movs	r2, #32
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2220      	movs	r2, #32
 8001f30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001f34:	2300      	movs	r3, #0
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3708      	adds	r7, #8
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	bd80      	pop	{r7, pc}

08001f3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f3e:	b580      	push	{r7, lr}
 8001f40:	b08a      	sub	sp, #40	; 0x28
 8001f42:	af02      	add	r7, sp, #8
 8001f44:	60f8      	str	r0, [r7, #12]
 8001f46:	60b9      	str	r1, [r7, #8]
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	4613      	mov	r3, r2
 8001f4c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	2b20      	cmp	r3, #32
 8001f5c:	d17c      	bne.n	8002058 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d002      	beq.n	8001f6a <HAL_UART_Transmit+0x2c>
 8001f64:	88fb      	ldrh	r3, [r7, #6]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d101      	bne.n	8001f6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	e075      	b.n	800205a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001f74:	2b01      	cmp	r3, #1
 8001f76:	d101      	bne.n	8001f7c <HAL_UART_Transmit+0x3e>
 8001f78:	2302      	movs	r3, #2
 8001f7a:	e06e      	b.n	800205a <HAL_UART_Transmit+0x11c>
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2200      	movs	r2, #0
 8001f88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	2221      	movs	r2, #33	; 0x21
 8001f8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001f92:	f7fe ffb5 	bl	8000f00 <HAL_GetTick>
 8001f96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	88fa      	ldrh	r2, [r7, #6]
 8001f9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	88fa      	ldrh	r2, [r7, #6]
 8001fa2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fac:	d108      	bne.n	8001fc0 <HAL_UART_Transmit+0x82>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d104      	bne.n	8001fc0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	e003      	b.n	8001fc8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8001fd0:	e02a      	b.n	8002028 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	9300      	str	r3, [sp, #0]
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	2200      	movs	r2, #0
 8001fda:	2180      	movs	r1, #128	; 0x80
 8001fdc:	68f8      	ldr	r0, [r7, #12]
 8001fde:	f000 fae5 	bl	80025ac <UART_WaitOnFlagUntilTimeout>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8001fe8:	2303      	movs	r3, #3
 8001fea:	e036      	b.n	800205a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8001fec:	69fb      	ldr	r3, [r7, #28]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10b      	bne.n	800200a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001ff2:	69bb      	ldr	r3, [r7, #24]
 8001ff4:	881b      	ldrh	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002000:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002002:	69bb      	ldr	r3, [r7, #24]
 8002004:	3302      	adds	r3, #2
 8002006:	61bb      	str	r3, [r7, #24]
 8002008:	e007      	b.n	800201a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	781a      	ldrb	r2, [r3, #0]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002014:	69fb      	ldr	r3, [r7, #28]
 8002016:	3301      	adds	r3, #1
 8002018:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800201e:	b29b      	uxth	r3, r3
 8002020:	3b01      	subs	r3, #1
 8002022:	b29a      	uxth	r2, r3
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800202c:	b29b      	uxth	r3, r3
 800202e:	2b00      	cmp	r3, #0
 8002030:	d1cf      	bne.n	8001fd2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002032:	683b      	ldr	r3, [r7, #0]
 8002034:	9300      	str	r3, [sp, #0]
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	2200      	movs	r2, #0
 800203a:	2140      	movs	r1, #64	; 0x40
 800203c:	68f8      	ldr	r0, [r7, #12]
 800203e:	f000 fab5 	bl	80025ac <UART_WaitOnFlagUntilTimeout>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002048:	2303      	movs	r3, #3
 800204a:	e006      	b.n	800205a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	2220      	movs	r2, #32
 8002050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002054:	2300      	movs	r3, #0
 8002056:	e000      	b.n	800205a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002058:	2302      	movs	r3, #2
  }
}
 800205a:	4618      	mov	r0, r3
 800205c:	3720      	adds	r7, #32
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b0ba      	sub	sp, #232	; 0xe8
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	695b      	ldr	r3, [r3, #20]
 8002086:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800208a:	2300      	movs	r3, #0
 800208c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002090:	2300      	movs	r3, #0
 8002092:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002096:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80020a2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d10f      	bne.n	80020ca <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80020aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020ae:	f003 0320 	and.w	r3, r3, #32
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d009      	beq.n	80020ca <HAL_UART_IRQHandler+0x66>
 80020b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020ba:	f003 0320 	and.w	r3, r3, #32
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d003      	beq.n	80020ca <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80020c2:	6878      	ldr	r0, [r7, #4]
 80020c4:	f000 fbbf 	bl	8002846 <UART_Receive_IT>
      return;
 80020c8:	e256      	b.n	8002578 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80020ca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 80de 	beq.w	8002290 <HAL_UART_IRQHandler+0x22c>
 80020d4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80020d8:	f003 0301 	and.w	r3, r3, #1
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d106      	bne.n	80020ee <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80020e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020e4:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	f000 80d1 	beq.w	8002290 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80020ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d00b      	beq.n	8002112 <HAL_UART_IRQHandler+0xae>
 80020fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80020fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002102:	2b00      	cmp	r3, #0
 8002104:	d005      	beq.n	8002112 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f043 0201 	orr.w	r2, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002112:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002116:	f003 0304 	and.w	r3, r3, #4
 800211a:	2b00      	cmp	r3, #0
 800211c:	d00b      	beq.n	8002136 <HAL_UART_IRQHandler+0xd2>
 800211e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	2b00      	cmp	r3, #0
 8002128:	d005      	beq.n	8002136 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800212e:	f043 0202 	orr.w	r2, r3, #2
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002136:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800213a:	f003 0302 	and.w	r3, r3, #2
 800213e:	2b00      	cmp	r3, #0
 8002140:	d00b      	beq.n	800215a <HAL_UART_IRQHandler+0xf6>
 8002142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b00      	cmp	r3, #0
 800214c:	d005      	beq.n	800215a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	f043 0204 	orr.w	r2, r3, #4
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800215a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	2b00      	cmp	r3, #0
 8002164:	d011      	beq.n	800218a <HAL_UART_IRQHandler+0x126>
 8002166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800216a:	f003 0320 	and.w	r3, r3, #32
 800216e:	2b00      	cmp	r3, #0
 8002170:	d105      	bne.n	800217e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002172:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	2b00      	cmp	r3, #0
 800217c:	d005      	beq.n	800218a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f043 0208 	orr.w	r2, r3, #8
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218e:	2b00      	cmp	r3, #0
 8002190:	f000 81ed 	beq.w	800256e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002194:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002198:	f003 0320 	and.w	r3, r3, #32
 800219c:	2b00      	cmp	r3, #0
 800219e:	d008      	beq.n	80021b2 <HAL_UART_IRQHandler+0x14e>
 80021a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80021a4:	f003 0320 	and.w	r3, r3, #32
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d002      	beq.n	80021b2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80021ac:	6878      	ldr	r0, [r7, #4]
 80021ae:	f000 fb4a 	bl	8002846 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	695b      	ldr	r3, [r3, #20]
 80021b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021bc:	2b40      	cmp	r3, #64	; 0x40
 80021be:	bf0c      	ite	eq
 80021c0:	2301      	moveq	r3, #1
 80021c2:	2300      	movne	r3, #0
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d103      	bne.n	80021de <HAL_UART_IRQHandler+0x17a>
 80021d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d04f      	beq.n	800227e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 fa52 	bl	8002688 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ee:	2b40      	cmp	r3, #64	; 0x40
 80021f0:	d141      	bne.n	8002276 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	3314      	adds	r3, #20
 80021f8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002200:	e853 3f00 	ldrex	r3, [r3]
 8002204:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8002208:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800220c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002210:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	3314      	adds	r3, #20
 800221a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800221e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8002222:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002226:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800222a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800222e:	e841 2300 	strex	r3, r2, [r1]
 8002232:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8002236:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d1d9      	bne.n	80021f2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002242:	2b00      	cmp	r3, #0
 8002244:	d013      	beq.n	800226e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800224a:	4a7d      	ldr	r2, [pc, #500]	; (8002440 <HAL_UART_IRQHandler+0x3dc>)
 800224c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002252:	4618      	mov	r0, r3
 8002254:	f7ff f805 	bl	8001262 <HAL_DMA_Abort_IT>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d016      	beq.n	800228c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002262:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002264:	687a      	ldr	r2, [r7, #4]
 8002266:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002268:	4610      	mov	r0, r2
 800226a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800226c:	e00e      	b.n	800228c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 f986 	bl	8002580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002274:	e00a      	b.n	800228c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f982 	bl	8002580 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800227c:	e006      	b.n	800228c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f000 f97e 	bl	8002580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	2200      	movs	r2, #0
 8002288:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800228a:	e170      	b.n	800256e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800228c:	bf00      	nop
    return;
 800228e:	e16e      	b.n	800256e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	2b01      	cmp	r3, #1
 8002296:	f040 814a 	bne.w	800252e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800229a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800229e:	f003 0310 	and.w	r3, r3, #16
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 8143 	beq.w	800252e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80022a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80022ac:	f003 0310 	and.w	r3, r3, #16
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 813c 	beq.w	800252e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80022b6:	2300      	movs	r3, #0
 80022b8:	60bb      	str	r3, [r7, #8]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	60bb      	str	r3, [r7, #8]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	60bb      	str	r3, [r7, #8]
 80022ca:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	695b      	ldr	r3, [r3, #20]
 80022d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022d6:	2b40      	cmp	r3, #64	; 0x40
 80022d8:	f040 80b4 	bne.w	8002444 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	685b      	ldr	r3, [r3, #4]
 80022e4:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80022e8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	f000 8140 	beq.w	8002572 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80022f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80022fa:	429a      	cmp	r2, r3
 80022fc:	f080 8139 	bcs.w	8002572 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002306:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800230c:	69db      	ldr	r3, [r3, #28]
 800230e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002312:	f000 8088 	beq.w	8002426 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	330c      	adds	r3, #12
 800231c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002320:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002324:	e853 3f00 	ldrex	r3, [r3]
 8002328:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800232c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002330:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002334:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	330c      	adds	r3, #12
 800233e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8002342:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002346:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800234a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800234e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002352:	e841 2300 	strex	r3, r2, [r1]
 8002356:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800235a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800235e:	2b00      	cmp	r3, #0
 8002360:	d1d9      	bne.n	8002316 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	3314      	adds	r3, #20
 8002368:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800236a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800236c:	e853 3f00 	ldrex	r3, [r3]
 8002370:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002372:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002374:	f023 0301 	bic.w	r3, r3, #1
 8002378:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3314      	adds	r3, #20
 8002382:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002386:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800238a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800238c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800238e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002392:	e841 2300 	strex	r3, r2, [r1]
 8002396:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002398:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800239a:	2b00      	cmp	r3, #0
 800239c:	d1e1      	bne.n	8002362 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	3314      	adds	r3, #20
 80023a4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023a6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80023a8:	e853 3f00 	ldrex	r3, [r3]
 80023ac:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80023ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80023b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80023b4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	3314      	adds	r3, #20
 80023be:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80023c2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80023c4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023c6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80023c8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80023ca:	e841 2300 	strex	r3, r2, [r1]
 80023ce:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80023d0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d1e3      	bne.n	800239e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2220      	movs	r2, #32
 80023da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	330c      	adds	r3, #12
 80023ea:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023ee:	e853 3f00 	ldrex	r3, [r3]
 80023f2:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80023f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80023f6:	f023 0310 	bic.w	r3, r3, #16
 80023fa:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	330c      	adds	r3, #12
 8002404:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002408:	65ba      	str	r2, [r7, #88]	; 0x58
 800240a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800240c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800240e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002410:	e841 2300 	strex	r3, r2, [r1]
 8002414:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002416:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1e3      	bne.n	80023e4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002420:	4618      	mov	r0, r3
 8002422:	f7fe feae 	bl	8001182 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800242e:	b29b      	uxth	r3, r3
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	b29b      	uxth	r3, r3
 8002434:	4619      	mov	r1, r3
 8002436:	6878      	ldr	r0, [r7, #4]
 8002438:	f000 f8ac 	bl	8002594 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800243c:	e099      	b.n	8002572 <HAL_UART_IRQHandler+0x50e>
 800243e:	bf00      	nop
 8002440:	0800274f 	.word	0x0800274f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800244c:	b29b      	uxth	r3, r3
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002458:	b29b      	uxth	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	f000 808b 	beq.w	8002576 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8002460:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002464:	2b00      	cmp	r3, #0
 8002466:	f000 8086 	beq.w	8002576 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	330c      	adds	r3, #12
 8002470:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002472:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002474:	e853 3f00 	ldrex	r3, [r3]
 8002478:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800247a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800247c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002480:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	330c      	adds	r3, #12
 800248a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800248e:	647a      	str	r2, [r7, #68]	; 0x44
 8002490:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002492:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002494:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002496:	e841 2300 	strex	r3, r2, [r1]
 800249a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800249c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1e3      	bne.n	800246a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	3314      	adds	r3, #20
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	e853 3f00 	ldrex	r3, [r3]
 80024b0:	623b      	str	r3, [r7, #32]
   return(result);
 80024b2:	6a3b      	ldr	r3, [r7, #32]
 80024b4:	f023 0301 	bic.w	r3, r3, #1
 80024b8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	3314      	adds	r3, #20
 80024c2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80024c6:	633a      	str	r2, [r7, #48]	; 0x30
 80024c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80024ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80024cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80024ce:	e841 2300 	strex	r3, r2, [r1]
 80024d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80024d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1e3      	bne.n	80024a2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2220      	movs	r2, #32
 80024de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	330c      	adds	r3, #12
 80024ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024f0:	693b      	ldr	r3, [r7, #16]
 80024f2:	e853 3f00 	ldrex	r3, [r3]
 80024f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f023 0310 	bic.w	r3, r3, #16
 80024fe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	330c      	adds	r3, #12
 8002508:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800250c:	61fa      	str	r2, [r7, #28]
 800250e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002510:	69b9      	ldr	r1, [r7, #24]
 8002512:	69fa      	ldr	r2, [r7, #28]
 8002514:	e841 2300 	strex	r3, r2, [r1]
 8002518:	617b      	str	r3, [r7, #20]
   return(result);
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d1e3      	bne.n	80024e8 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002520:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002524:	4619      	mov	r1, r3
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f834 	bl	8002594 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800252c:	e023      	b.n	8002576 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800252e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002532:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002536:	2b00      	cmp	r3, #0
 8002538:	d009      	beq.n	800254e <HAL_UART_IRQHandler+0x4ea>
 800253a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800253e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002542:	2b00      	cmp	r3, #0
 8002544:	d003      	beq.n	800254e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f000 f915 	bl	8002776 <UART_Transmit_IT>
    return;
 800254c:	e014      	b.n	8002578 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800254e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002552:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002556:	2b00      	cmp	r3, #0
 8002558:	d00e      	beq.n	8002578 <HAL_UART_IRQHandler+0x514>
 800255a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800255e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002562:	2b00      	cmp	r3, #0
 8002564:	d008      	beq.n	8002578 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f955 	bl	8002816 <UART_EndTransmit_IT>
    return;
 800256c:	e004      	b.n	8002578 <HAL_UART_IRQHandler+0x514>
    return;
 800256e:	bf00      	nop
 8002570:	e002      	b.n	8002578 <HAL_UART_IRQHandler+0x514>
      return;
 8002572:	bf00      	nop
 8002574:	e000      	b.n	8002578 <HAL_UART_IRQHandler+0x514>
      return;
 8002576:	bf00      	nop
  }
}
 8002578:	37e8      	adds	r7, #232	; 0xe8
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}
 800257e:	bf00      	nop

08002580 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002588:	bf00      	nop
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80025a0:	bf00      	nop
 80025a2:	370c      	adds	r7, #12
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr

080025ac <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b090      	sub	sp, #64	; 0x40
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	603b      	str	r3, [r7, #0]
 80025b8:	4613      	mov	r3, r2
 80025ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025bc:	e050      	b.n	8002660 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c4:	d04c      	beq.n	8002660 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80025c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d007      	beq.n	80025dc <UART_WaitOnFlagUntilTimeout+0x30>
 80025cc:	f7fe fc98 	bl	8000f00 <HAL_GetTick>
 80025d0:	4602      	mov	r2, r0
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	1ad3      	subs	r3, r2, r3
 80025d6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80025d8:	429a      	cmp	r2, r3
 80025da:	d241      	bcs.n	8002660 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	330c      	adds	r3, #12
 80025e2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025e6:	e853 3f00 	ldrex	r3, [r3]
 80025ea:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80025ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ee:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80025f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	330c      	adds	r3, #12
 80025fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80025fc:	637a      	str	r2, [r7, #52]	; 0x34
 80025fe:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002600:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002602:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002604:	e841 2300 	strex	r3, r2, [r1]
 8002608:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800260a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1e5      	bne.n	80025dc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	3314      	adds	r3, #20
 8002616:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002618:	697b      	ldr	r3, [r7, #20]
 800261a:	e853 3f00 	ldrex	r3, [r3]
 800261e:	613b      	str	r3, [r7, #16]
   return(result);
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	f023 0301 	bic.w	r3, r3, #1
 8002626:	63bb      	str	r3, [r7, #56]	; 0x38
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	3314      	adds	r3, #20
 800262e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002630:	623a      	str	r2, [r7, #32]
 8002632:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002634:	69f9      	ldr	r1, [r7, #28]
 8002636:	6a3a      	ldr	r2, [r7, #32]
 8002638:	e841 2300 	strex	r3, r2, [r1]
 800263c:	61bb      	str	r3, [r7, #24]
   return(result);
 800263e:	69bb      	ldr	r3, [r7, #24]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1e5      	bne.n	8002610 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	2220      	movs	r2, #32
 8002648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	2220      	movs	r2, #32
 8002650:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	2200      	movs	r2, #0
 8002658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800265c:	2303      	movs	r3, #3
 800265e:	e00f      	b.n	8002680 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	4013      	ands	r3, r2
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	429a      	cmp	r2, r3
 800266e:	bf0c      	ite	eq
 8002670:	2301      	moveq	r3, #1
 8002672:	2300      	movne	r3, #0
 8002674:	b2db      	uxtb	r3, r3
 8002676:	461a      	mov	r2, r3
 8002678:	79fb      	ldrb	r3, [r7, #7]
 800267a:	429a      	cmp	r2, r3
 800267c:	d09f      	beq.n	80025be <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	3740      	adds	r7, #64	; 0x40
 8002684:	46bd      	mov	sp, r7
 8002686:	bd80      	pop	{r7, pc}

08002688 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002688:	b480      	push	{r7}
 800268a:	b095      	sub	sp, #84	; 0x54
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	330c      	adds	r3, #12
 8002696:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002698:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800269a:	e853 3f00 	ldrex	r3, [r3]
 800269e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80026a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026a2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80026a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	330c      	adds	r3, #12
 80026ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80026b0:	643a      	str	r2, [r7, #64]	; 0x40
 80026b2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026b4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80026b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80026b8:	e841 2300 	strex	r3, r2, [r1]
 80026bc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80026be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d1e5      	bne.n	8002690 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	3314      	adds	r3, #20
 80026ca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026cc:	6a3b      	ldr	r3, [r7, #32]
 80026ce:	e853 3f00 	ldrex	r3, [r3]
 80026d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80026d4:	69fb      	ldr	r3, [r7, #28]
 80026d6:	f023 0301 	bic.w	r3, r3, #1
 80026da:	64bb      	str	r3, [r7, #72]	; 0x48
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	3314      	adds	r3, #20
 80026e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80026e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80026e6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80026ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80026ec:	e841 2300 	strex	r3, r2, [r1]
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80026f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1e5      	bne.n	80026c4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026fc:	2b01      	cmp	r3, #1
 80026fe:	d119      	bne.n	8002734 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	330c      	adds	r3, #12
 8002706:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	e853 3f00 	ldrex	r3, [r3]
 800270e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	f023 0310 	bic.w	r3, r3, #16
 8002716:	647b      	str	r3, [r7, #68]	; 0x44
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	330c      	adds	r3, #12
 800271e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002720:	61ba      	str	r2, [r7, #24]
 8002722:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002724:	6979      	ldr	r1, [r7, #20]
 8002726:	69ba      	ldr	r2, [r7, #24]
 8002728:	e841 2300 	strex	r3, r2, [r1]
 800272c:	613b      	str	r3, [r7, #16]
   return(result);
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	2b00      	cmp	r3, #0
 8002732:	d1e5      	bne.n	8002700 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2200      	movs	r2, #0
 8002740:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002742:	bf00      	nop
 8002744:	3754      	adds	r7, #84	; 0x54
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800274e:	b580      	push	{r7, lr}
 8002750:	b084      	sub	sp, #16
 8002752:	af00      	add	r7, sp, #0
 8002754:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800275a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	2200      	movs	r2, #0
 8002760:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2200      	movs	r2, #0
 8002766:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f7ff ff09 	bl	8002580 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800276e:	bf00      	nop
 8002770:	3710      	adds	r7, #16
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}

08002776 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002776:	b480      	push	{r7}
 8002778:	b085      	sub	sp, #20
 800277a:	af00      	add	r7, sp, #0
 800277c:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002784:	b2db      	uxtb	r3, r3
 8002786:	2b21      	cmp	r3, #33	; 0x21
 8002788:	d13e      	bne.n	8002808 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689b      	ldr	r3, [r3, #8]
 800278e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002792:	d114      	bne.n	80027be <UART_Transmit_IT+0x48>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	691b      	ldr	r3, [r3, #16]
 8002798:	2b00      	cmp	r3, #0
 800279a:	d110      	bne.n	80027be <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	6a1b      	ldr	r3, [r3, #32]
 80027a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	881b      	ldrh	r3, [r3, #0]
 80027a6:	461a      	mov	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80027b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6a1b      	ldr	r3, [r3, #32]
 80027b6:	1c9a      	adds	r2, r3, #2
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	621a      	str	r2, [r3, #32]
 80027bc:	e008      	b.n	80027d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a1b      	ldr	r3, [r3, #32]
 80027c2:	1c59      	adds	r1, r3, #1
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	6211      	str	r1, [r2, #32]
 80027c8:	781a      	ldrb	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80027d4:	b29b      	uxth	r3, r3
 80027d6:	3b01      	subs	r3, #1
 80027d8:	b29b      	uxth	r3, r3
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	4619      	mov	r1, r3
 80027de:	84d1      	strh	r1, [r2, #38]	; 0x26
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d10f      	bne.n	8002804 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	68da      	ldr	r2, [r3, #12]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	68da      	ldr	r2, [r3, #12]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002802:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002804:	2300      	movs	r3, #0
 8002806:	e000      	b.n	800280a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002808:	2302      	movs	r3, #2
  }
}
 800280a:	4618      	mov	r0, r3
 800280c:	3714      	adds	r7, #20
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr

08002816 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002816:	b580      	push	{r7, lr}
 8002818:	b082      	sub	sp, #8
 800281a:	af00      	add	r7, sp, #0
 800281c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68da      	ldr	r2, [r3, #12]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800282c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2220      	movs	r2, #32
 8002832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f7fe fac6 	bl	8000dc8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800283c:	2300      	movs	r3, #0
}
 800283e:	4618      	mov	r0, r3
 8002840:	3708      	adds	r7, #8
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b08c      	sub	sp, #48	; 0x30
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002854:	b2db      	uxtb	r3, r3
 8002856:	2b22      	cmp	r3, #34	; 0x22
 8002858:	f040 80ab 	bne.w	80029b2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
 8002860:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002864:	d117      	bne.n	8002896 <UART_Receive_IT+0x50>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	691b      	ldr	r3, [r3, #16]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d113      	bne.n	8002896 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800286e:	2300      	movs	r3, #0
 8002870:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002876:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	685b      	ldr	r3, [r3, #4]
 800287e:	b29b      	uxth	r3, r3
 8002880:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002884:	b29a      	uxth	r2, r3
 8002886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002888:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800288e:	1c9a      	adds	r2, r3, #2
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	629a      	str	r2, [r3, #40]	; 0x28
 8002894:	e026      	b.n	80028e4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800289a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800289c:	2300      	movs	r3, #0
 800289e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80028a8:	d007      	beq.n	80028ba <UART_Receive_IT+0x74>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10a      	bne.n	80028c8 <UART_Receive_IT+0x82>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	691b      	ldr	r3, [r3, #16]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d106      	bne.n	80028c8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028c4:	701a      	strb	r2, [r3, #0]
 80028c6:	e008      	b.n	80028da <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028d4:	b2da      	uxtb	r2, r3
 80028d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028d8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028de:	1c5a      	adds	r2, r3, #1
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	3b01      	subs	r3, #1
 80028ec:	b29b      	uxth	r3, r3
 80028ee:	687a      	ldr	r2, [r7, #4]
 80028f0:	4619      	mov	r1, r3
 80028f2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d15a      	bne.n	80029ae <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68da      	ldr	r2, [r3, #12]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 0220 	bic.w	r2, r2, #32
 8002906:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	68da      	ldr	r2, [r3, #12]
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002916:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	695a      	ldr	r2, [r3, #20]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f022 0201 	bic.w	r2, r2, #1
 8002926:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2220      	movs	r2, #32
 800292c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002934:	2b01      	cmp	r3, #1
 8002936:	d135      	bne.n	80029a4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	330c      	adds	r3, #12
 8002944:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	e853 3f00 	ldrex	r3, [r3]
 800294c:	613b      	str	r3, [r7, #16]
   return(result);
 800294e:	693b      	ldr	r3, [r7, #16]
 8002950:	f023 0310 	bic.w	r3, r3, #16
 8002954:	627b      	str	r3, [r7, #36]	; 0x24
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	330c      	adds	r3, #12
 800295c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800295e:	623a      	str	r2, [r7, #32]
 8002960:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002962:	69f9      	ldr	r1, [r7, #28]
 8002964:	6a3a      	ldr	r2, [r7, #32]
 8002966:	e841 2300 	strex	r3, r2, [r1]
 800296a:	61bb      	str	r3, [r7, #24]
   return(result);
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1e5      	bne.n	800293e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 0310 	and.w	r3, r3, #16
 800297c:	2b10      	cmp	r3, #16
 800297e:	d10a      	bne.n	8002996 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002980:	2300      	movs	r3, #0
 8002982:	60fb      	str	r3, [r7, #12]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	60fb      	str	r3, [r7, #12]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800299a:	4619      	mov	r1, r3
 800299c:	6878      	ldr	r0, [r7, #4]
 800299e:	f7ff fdf9 	bl	8002594 <HAL_UARTEx_RxEventCallback>
 80029a2:	e002      	b.n	80029aa <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80029a4:	6878      	ldr	r0, [r7, #4]
 80029a6:	f7fe fa03 	bl	8000db0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80029aa:	2300      	movs	r3, #0
 80029ac:	e002      	b.n	80029b4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80029ae:	2300      	movs	r3, #0
 80029b0:	e000      	b.n	80029b4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80029b2:	2302      	movs	r3, #2
  }
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3730      	adds	r7, #48	; 0x30
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}

080029bc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80029bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029c0:	b09f      	sub	sp, #124	; 0x7c
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80029c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	691b      	ldr	r3, [r3, #16]
 80029cc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80029d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d2:	68d9      	ldr	r1, [r3, #12]
 80029d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d6:	681a      	ldr	r2, [r3, #0]
 80029d8:	ea40 0301 	orr.w	r3, r0, r1
 80029dc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e0:	689a      	ldr	r2, [r3, #8]
 80029e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	431a      	orrs	r2, r3
 80029e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029ea:	695b      	ldr	r3, [r3, #20]
 80029ec:	431a      	orrs	r2, r3
 80029ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029f0:	69db      	ldr	r3, [r3, #28]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80029f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	68db      	ldr	r3, [r3, #12]
 80029fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002a00:	f021 010c 	bic.w	r1, r1, #12
 8002a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a06:	681a      	ldr	r2, [r3, #0]
 8002a08:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002a0a:	430b      	orrs	r3, r1
 8002a0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002a0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	695b      	ldr	r3, [r3, #20]
 8002a14:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002a18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a1a:	6999      	ldr	r1, [r3, #24]
 8002a1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	ea40 0301 	orr.w	r3, r0, r1
 8002a24:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	4bc5      	ldr	r3, [pc, #788]	; (8002d40 <UART_SetConfig+0x384>)
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d004      	beq.n	8002a3a <UART_SetConfig+0x7e>
 8002a30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	4bc3      	ldr	r3, [pc, #780]	; (8002d44 <UART_SetConfig+0x388>)
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d103      	bne.n	8002a42 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a3a:	f7ff fa1f 	bl	8001e7c <HAL_RCC_GetPCLK2Freq>
 8002a3e:	6778      	str	r0, [r7, #116]	; 0x74
 8002a40:	e002      	b.n	8002a48 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a42:	f7ff fa07 	bl	8001e54 <HAL_RCC_GetPCLK1Freq>
 8002a46:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a4a:	69db      	ldr	r3, [r3, #28]
 8002a4c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a50:	f040 80b6 	bne.w	8002bc0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a56:	461c      	mov	r4, r3
 8002a58:	f04f 0500 	mov.w	r5, #0
 8002a5c:	4622      	mov	r2, r4
 8002a5e:	462b      	mov	r3, r5
 8002a60:	1891      	adds	r1, r2, r2
 8002a62:	6439      	str	r1, [r7, #64]	; 0x40
 8002a64:	415b      	adcs	r3, r3
 8002a66:	647b      	str	r3, [r7, #68]	; 0x44
 8002a68:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002a6c:	1912      	adds	r2, r2, r4
 8002a6e:	eb45 0303 	adc.w	r3, r5, r3
 8002a72:	f04f 0000 	mov.w	r0, #0
 8002a76:	f04f 0100 	mov.w	r1, #0
 8002a7a:	00d9      	lsls	r1, r3, #3
 8002a7c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002a80:	00d0      	lsls	r0, r2, #3
 8002a82:	4602      	mov	r2, r0
 8002a84:	460b      	mov	r3, r1
 8002a86:	1911      	adds	r1, r2, r4
 8002a88:	6639      	str	r1, [r7, #96]	; 0x60
 8002a8a:	416b      	adcs	r3, r5
 8002a8c:	667b      	str	r3, [r7, #100]	; 0x64
 8002a8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	461a      	mov	r2, r3
 8002a94:	f04f 0300 	mov.w	r3, #0
 8002a98:	1891      	adds	r1, r2, r2
 8002a9a:	63b9      	str	r1, [r7, #56]	; 0x38
 8002a9c:	415b      	adcs	r3, r3
 8002a9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002aa0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002aa4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002aa8:	f7fd fbe2 	bl	8000270 <__aeabi_uldivmod>
 8002aac:	4602      	mov	r2, r0
 8002aae:	460b      	mov	r3, r1
 8002ab0:	4ba5      	ldr	r3, [pc, #660]	; (8002d48 <UART_SetConfig+0x38c>)
 8002ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8002ab6:	095b      	lsrs	r3, r3, #5
 8002ab8:	011e      	lsls	r6, r3, #4
 8002aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002abc:	461c      	mov	r4, r3
 8002abe:	f04f 0500 	mov.w	r5, #0
 8002ac2:	4622      	mov	r2, r4
 8002ac4:	462b      	mov	r3, r5
 8002ac6:	1891      	adds	r1, r2, r2
 8002ac8:	6339      	str	r1, [r7, #48]	; 0x30
 8002aca:	415b      	adcs	r3, r3
 8002acc:	637b      	str	r3, [r7, #52]	; 0x34
 8002ace:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002ad2:	1912      	adds	r2, r2, r4
 8002ad4:	eb45 0303 	adc.w	r3, r5, r3
 8002ad8:	f04f 0000 	mov.w	r0, #0
 8002adc:	f04f 0100 	mov.w	r1, #0
 8002ae0:	00d9      	lsls	r1, r3, #3
 8002ae2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002ae6:	00d0      	lsls	r0, r2, #3
 8002ae8:	4602      	mov	r2, r0
 8002aea:	460b      	mov	r3, r1
 8002aec:	1911      	adds	r1, r2, r4
 8002aee:	65b9      	str	r1, [r7, #88]	; 0x58
 8002af0:	416b      	adcs	r3, r5
 8002af2:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	461a      	mov	r2, r3
 8002afa:	f04f 0300 	mov.w	r3, #0
 8002afe:	1891      	adds	r1, r2, r2
 8002b00:	62b9      	str	r1, [r7, #40]	; 0x28
 8002b02:	415b      	adcs	r3, r3
 8002b04:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002b06:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002b0a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8002b0e:	f7fd fbaf 	bl	8000270 <__aeabi_uldivmod>
 8002b12:	4602      	mov	r2, r0
 8002b14:	460b      	mov	r3, r1
 8002b16:	4b8c      	ldr	r3, [pc, #560]	; (8002d48 <UART_SetConfig+0x38c>)
 8002b18:	fba3 1302 	umull	r1, r3, r3, r2
 8002b1c:	095b      	lsrs	r3, r3, #5
 8002b1e:	2164      	movs	r1, #100	; 0x64
 8002b20:	fb01 f303 	mul.w	r3, r1, r3
 8002b24:	1ad3      	subs	r3, r2, r3
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	3332      	adds	r3, #50	; 0x32
 8002b2a:	4a87      	ldr	r2, [pc, #540]	; (8002d48 <UART_SetConfig+0x38c>)
 8002b2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b30:	095b      	lsrs	r3, r3, #5
 8002b32:	005b      	lsls	r3, r3, #1
 8002b34:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b38:	441e      	add	r6, r3
 8002b3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	f04f 0100 	mov.w	r1, #0
 8002b42:	4602      	mov	r2, r0
 8002b44:	460b      	mov	r3, r1
 8002b46:	1894      	adds	r4, r2, r2
 8002b48:	623c      	str	r4, [r7, #32]
 8002b4a:	415b      	adcs	r3, r3
 8002b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8002b4e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002b52:	1812      	adds	r2, r2, r0
 8002b54:	eb41 0303 	adc.w	r3, r1, r3
 8002b58:	f04f 0400 	mov.w	r4, #0
 8002b5c:	f04f 0500 	mov.w	r5, #0
 8002b60:	00dd      	lsls	r5, r3, #3
 8002b62:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002b66:	00d4      	lsls	r4, r2, #3
 8002b68:	4622      	mov	r2, r4
 8002b6a:	462b      	mov	r3, r5
 8002b6c:	1814      	adds	r4, r2, r0
 8002b6e:	653c      	str	r4, [r7, #80]	; 0x50
 8002b70:	414b      	adcs	r3, r1
 8002b72:	657b      	str	r3, [r7, #84]	; 0x54
 8002b74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	461a      	mov	r2, r3
 8002b7a:	f04f 0300 	mov.w	r3, #0
 8002b7e:	1891      	adds	r1, r2, r2
 8002b80:	61b9      	str	r1, [r7, #24]
 8002b82:	415b      	adcs	r3, r3
 8002b84:	61fb      	str	r3, [r7, #28]
 8002b86:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002b8a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002b8e:	f7fd fb6f 	bl	8000270 <__aeabi_uldivmod>
 8002b92:	4602      	mov	r2, r0
 8002b94:	460b      	mov	r3, r1
 8002b96:	4b6c      	ldr	r3, [pc, #432]	; (8002d48 <UART_SetConfig+0x38c>)
 8002b98:	fba3 1302 	umull	r1, r3, r3, r2
 8002b9c:	095b      	lsrs	r3, r3, #5
 8002b9e:	2164      	movs	r1, #100	; 0x64
 8002ba0:	fb01 f303 	mul.w	r3, r1, r3
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	3332      	adds	r3, #50	; 0x32
 8002baa:	4a67      	ldr	r2, [pc, #412]	; (8002d48 <UART_SetConfig+0x38c>)
 8002bac:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb0:	095b      	lsrs	r3, r3, #5
 8002bb2:	f003 0207 	and.w	r2, r3, #7
 8002bb6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	4432      	add	r2, r6
 8002bbc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002bbe:	e0b9      	b.n	8002d34 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002bc0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002bc2:	461c      	mov	r4, r3
 8002bc4:	f04f 0500 	mov.w	r5, #0
 8002bc8:	4622      	mov	r2, r4
 8002bca:	462b      	mov	r3, r5
 8002bcc:	1891      	adds	r1, r2, r2
 8002bce:	6139      	str	r1, [r7, #16]
 8002bd0:	415b      	adcs	r3, r3
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002bd8:	1912      	adds	r2, r2, r4
 8002bda:	eb45 0303 	adc.w	r3, r5, r3
 8002bde:	f04f 0000 	mov.w	r0, #0
 8002be2:	f04f 0100 	mov.w	r1, #0
 8002be6:	00d9      	lsls	r1, r3, #3
 8002be8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002bec:	00d0      	lsls	r0, r2, #3
 8002bee:	4602      	mov	r2, r0
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	eb12 0804 	adds.w	r8, r2, r4
 8002bf6:	eb43 0905 	adc.w	r9, r3, r5
 8002bfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f04f 0100 	mov.w	r1, #0
 8002c04:	f04f 0200 	mov.w	r2, #0
 8002c08:	f04f 0300 	mov.w	r3, #0
 8002c0c:	008b      	lsls	r3, r1, #2
 8002c0e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002c12:	0082      	lsls	r2, r0, #2
 8002c14:	4640      	mov	r0, r8
 8002c16:	4649      	mov	r1, r9
 8002c18:	f7fd fb2a 	bl	8000270 <__aeabi_uldivmod>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	460b      	mov	r3, r1
 8002c20:	4b49      	ldr	r3, [pc, #292]	; (8002d48 <UART_SetConfig+0x38c>)
 8002c22:	fba3 2302 	umull	r2, r3, r3, r2
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	011e      	lsls	r6, r3, #4
 8002c2a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f04f 0100 	mov.w	r1, #0
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	1894      	adds	r4, r2, r2
 8002c38:	60bc      	str	r4, [r7, #8]
 8002c3a:	415b      	adcs	r3, r3
 8002c3c:	60fb      	str	r3, [r7, #12]
 8002c3e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c42:	1812      	adds	r2, r2, r0
 8002c44:	eb41 0303 	adc.w	r3, r1, r3
 8002c48:	f04f 0400 	mov.w	r4, #0
 8002c4c:	f04f 0500 	mov.w	r5, #0
 8002c50:	00dd      	lsls	r5, r3, #3
 8002c52:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002c56:	00d4      	lsls	r4, r2, #3
 8002c58:	4622      	mov	r2, r4
 8002c5a:	462b      	mov	r3, r5
 8002c5c:	1814      	adds	r4, r2, r0
 8002c5e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002c60:	414b      	adcs	r3, r1
 8002c62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	4618      	mov	r0, r3
 8002c6a:	f04f 0100 	mov.w	r1, #0
 8002c6e:	f04f 0200 	mov.w	r2, #0
 8002c72:	f04f 0300 	mov.w	r3, #0
 8002c76:	008b      	lsls	r3, r1, #2
 8002c78:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002c7c:	0082      	lsls	r2, r0, #2
 8002c7e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002c82:	f7fd faf5 	bl	8000270 <__aeabi_uldivmod>
 8002c86:	4602      	mov	r2, r0
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4b2f      	ldr	r3, [pc, #188]	; (8002d48 <UART_SetConfig+0x38c>)
 8002c8c:	fba3 1302 	umull	r1, r3, r3, r2
 8002c90:	095b      	lsrs	r3, r3, #5
 8002c92:	2164      	movs	r1, #100	; 0x64
 8002c94:	fb01 f303 	mul.w	r3, r1, r3
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	3332      	adds	r3, #50	; 0x32
 8002c9e:	4a2a      	ldr	r2, [pc, #168]	; (8002d48 <UART_SetConfig+0x38c>)
 8002ca0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca4:	095b      	lsrs	r3, r3, #5
 8002ca6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002caa:	441e      	add	r6, r3
 8002cac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f04f 0100 	mov.w	r1, #0
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	460b      	mov	r3, r1
 8002cb8:	1894      	adds	r4, r2, r2
 8002cba:	603c      	str	r4, [r7, #0]
 8002cbc:	415b      	adcs	r3, r3
 8002cbe:	607b      	str	r3, [r7, #4]
 8002cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cc4:	1812      	adds	r2, r2, r0
 8002cc6:	eb41 0303 	adc.w	r3, r1, r3
 8002cca:	f04f 0400 	mov.w	r4, #0
 8002cce:	f04f 0500 	mov.w	r5, #0
 8002cd2:	00dd      	lsls	r5, r3, #3
 8002cd4:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002cd8:	00d4      	lsls	r4, r2, #3
 8002cda:	4622      	mov	r2, r4
 8002cdc:	462b      	mov	r3, r5
 8002cde:	eb12 0a00 	adds.w	sl, r2, r0
 8002ce2:	eb43 0b01 	adc.w	fp, r3, r1
 8002ce6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ce8:	685b      	ldr	r3, [r3, #4]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f04f 0100 	mov.w	r1, #0
 8002cf0:	f04f 0200 	mov.w	r2, #0
 8002cf4:	f04f 0300 	mov.w	r3, #0
 8002cf8:	008b      	lsls	r3, r1, #2
 8002cfa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002cfe:	0082      	lsls	r2, r0, #2
 8002d00:	4650      	mov	r0, sl
 8002d02:	4659      	mov	r1, fp
 8002d04:	f7fd fab4 	bl	8000270 <__aeabi_uldivmod>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	4b0e      	ldr	r3, [pc, #56]	; (8002d48 <UART_SetConfig+0x38c>)
 8002d0e:	fba3 1302 	umull	r1, r3, r3, r2
 8002d12:	095b      	lsrs	r3, r3, #5
 8002d14:	2164      	movs	r1, #100	; 0x64
 8002d16:	fb01 f303 	mul.w	r3, r1, r3
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	011b      	lsls	r3, r3, #4
 8002d1e:	3332      	adds	r3, #50	; 0x32
 8002d20:	4a09      	ldr	r2, [pc, #36]	; (8002d48 <UART_SetConfig+0x38c>)
 8002d22:	fba2 2303 	umull	r2, r3, r2, r3
 8002d26:	095b      	lsrs	r3, r3, #5
 8002d28:	f003 020f 	and.w	r2, r3, #15
 8002d2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4432      	add	r2, r6
 8002d32:	609a      	str	r2, [r3, #8]
}
 8002d34:	bf00      	nop
 8002d36:	377c      	adds	r7, #124	; 0x7c
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d3e:	bf00      	nop
 8002d40:	40011000 	.word	0x40011000
 8002d44:	40011400 	.word	0x40011400
 8002d48:	51eb851f 	.word	0x51eb851f

08002d4c <__errno>:
 8002d4c:	4b01      	ldr	r3, [pc, #4]	; (8002d54 <__errno+0x8>)
 8002d4e:	6818      	ldr	r0, [r3, #0]
 8002d50:	4770      	bx	lr
 8002d52:	bf00      	nop
 8002d54:	20000014 	.word	0x20000014

08002d58 <__libc_init_array>:
 8002d58:	b570      	push	{r4, r5, r6, lr}
 8002d5a:	4d0d      	ldr	r5, [pc, #52]	; (8002d90 <__libc_init_array+0x38>)
 8002d5c:	4c0d      	ldr	r4, [pc, #52]	; (8002d94 <__libc_init_array+0x3c>)
 8002d5e:	1b64      	subs	r4, r4, r5
 8002d60:	10a4      	asrs	r4, r4, #2
 8002d62:	2600      	movs	r6, #0
 8002d64:	42a6      	cmp	r6, r4
 8002d66:	d109      	bne.n	8002d7c <__libc_init_array+0x24>
 8002d68:	4d0b      	ldr	r5, [pc, #44]	; (8002d98 <__libc_init_array+0x40>)
 8002d6a:	4c0c      	ldr	r4, [pc, #48]	; (8002d9c <__libc_init_array+0x44>)
 8002d6c:	f000 ff76 	bl	8003c5c <_init>
 8002d70:	1b64      	subs	r4, r4, r5
 8002d72:	10a4      	asrs	r4, r4, #2
 8002d74:	2600      	movs	r6, #0
 8002d76:	42a6      	cmp	r6, r4
 8002d78:	d105      	bne.n	8002d86 <__libc_init_array+0x2e>
 8002d7a:	bd70      	pop	{r4, r5, r6, pc}
 8002d7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d80:	4798      	blx	r3
 8002d82:	3601      	adds	r6, #1
 8002d84:	e7ee      	b.n	8002d64 <__libc_init_array+0xc>
 8002d86:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8a:	4798      	blx	r3
 8002d8c:	3601      	adds	r6, #1
 8002d8e:	e7f2      	b.n	8002d76 <__libc_init_array+0x1e>
 8002d90:	08003d50 	.word	0x08003d50
 8002d94:	08003d50 	.word	0x08003d50
 8002d98:	08003d50 	.word	0x08003d50
 8002d9c:	08003d54 	.word	0x08003d54

08002da0 <memset>:
 8002da0:	4402      	add	r2, r0
 8002da2:	4603      	mov	r3, r0
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d100      	bne.n	8002daa <memset+0xa>
 8002da8:	4770      	bx	lr
 8002daa:	f803 1b01 	strb.w	r1, [r3], #1
 8002dae:	e7f9      	b.n	8002da4 <memset+0x4>

08002db0 <iprintf>:
 8002db0:	b40f      	push	{r0, r1, r2, r3}
 8002db2:	4b0a      	ldr	r3, [pc, #40]	; (8002ddc <iprintf+0x2c>)
 8002db4:	b513      	push	{r0, r1, r4, lr}
 8002db6:	681c      	ldr	r4, [r3, #0]
 8002db8:	b124      	cbz	r4, 8002dc4 <iprintf+0x14>
 8002dba:	69a3      	ldr	r3, [r4, #24]
 8002dbc:	b913      	cbnz	r3, 8002dc4 <iprintf+0x14>
 8002dbe:	4620      	mov	r0, r4
 8002dc0:	f000 f866 	bl	8002e90 <__sinit>
 8002dc4:	ab05      	add	r3, sp, #20
 8002dc6:	9a04      	ldr	r2, [sp, #16]
 8002dc8:	68a1      	ldr	r1, [r4, #8]
 8002dca:	9301      	str	r3, [sp, #4]
 8002dcc:	4620      	mov	r0, r4
 8002dce:	f000 f983 	bl	80030d8 <_vfiprintf_r>
 8002dd2:	b002      	add	sp, #8
 8002dd4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002dd8:	b004      	add	sp, #16
 8002dda:	4770      	bx	lr
 8002ddc:	20000014 	.word	0x20000014

08002de0 <std>:
 8002de0:	2300      	movs	r3, #0
 8002de2:	b510      	push	{r4, lr}
 8002de4:	4604      	mov	r4, r0
 8002de6:	e9c0 3300 	strd	r3, r3, [r0]
 8002dea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002dee:	6083      	str	r3, [r0, #8]
 8002df0:	8181      	strh	r1, [r0, #12]
 8002df2:	6643      	str	r3, [r0, #100]	; 0x64
 8002df4:	81c2      	strh	r2, [r0, #14]
 8002df6:	6183      	str	r3, [r0, #24]
 8002df8:	4619      	mov	r1, r3
 8002dfa:	2208      	movs	r2, #8
 8002dfc:	305c      	adds	r0, #92	; 0x5c
 8002dfe:	f7ff ffcf 	bl	8002da0 <memset>
 8002e02:	4b05      	ldr	r3, [pc, #20]	; (8002e18 <std+0x38>)
 8002e04:	6263      	str	r3, [r4, #36]	; 0x24
 8002e06:	4b05      	ldr	r3, [pc, #20]	; (8002e1c <std+0x3c>)
 8002e08:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e0a:	4b05      	ldr	r3, [pc, #20]	; (8002e20 <std+0x40>)
 8002e0c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e0e:	4b05      	ldr	r3, [pc, #20]	; (8002e24 <std+0x44>)
 8002e10:	6224      	str	r4, [r4, #32]
 8002e12:	6323      	str	r3, [r4, #48]	; 0x30
 8002e14:	bd10      	pop	{r4, pc}
 8002e16:	bf00      	nop
 8002e18:	08003681 	.word	0x08003681
 8002e1c:	080036a3 	.word	0x080036a3
 8002e20:	080036db 	.word	0x080036db
 8002e24:	080036ff 	.word	0x080036ff

08002e28 <_cleanup_r>:
 8002e28:	4901      	ldr	r1, [pc, #4]	; (8002e30 <_cleanup_r+0x8>)
 8002e2a:	f000 b8af 	b.w	8002f8c <_fwalk_reent>
 8002e2e:	bf00      	nop
 8002e30:	080039d9 	.word	0x080039d9

08002e34 <__sfmoreglue>:
 8002e34:	b570      	push	{r4, r5, r6, lr}
 8002e36:	1e4a      	subs	r2, r1, #1
 8002e38:	2568      	movs	r5, #104	; 0x68
 8002e3a:	4355      	muls	r5, r2
 8002e3c:	460e      	mov	r6, r1
 8002e3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e42:	f000 f8c5 	bl	8002fd0 <_malloc_r>
 8002e46:	4604      	mov	r4, r0
 8002e48:	b140      	cbz	r0, 8002e5c <__sfmoreglue+0x28>
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	e9c0 1600 	strd	r1, r6, [r0]
 8002e50:	300c      	adds	r0, #12
 8002e52:	60a0      	str	r0, [r4, #8]
 8002e54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e58:	f7ff ffa2 	bl	8002da0 <memset>
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	bd70      	pop	{r4, r5, r6, pc}

08002e60 <__sfp_lock_acquire>:
 8002e60:	4801      	ldr	r0, [pc, #4]	; (8002e68 <__sfp_lock_acquire+0x8>)
 8002e62:	f000 b8b3 	b.w	8002fcc <__retarget_lock_acquire_recursive>
 8002e66:	bf00      	nop
 8002e68:	20003ee0 	.word	0x20003ee0

08002e6c <__sfp_lock_release>:
 8002e6c:	4801      	ldr	r0, [pc, #4]	; (8002e74 <__sfp_lock_release+0x8>)
 8002e6e:	f000 b8ae 	b.w	8002fce <__retarget_lock_release_recursive>
 8002e72:	bf00      	nop
 8002e74:	20003ee0 	.word	0x20003ee0

08002e78 <__sinit_lock_acquire>:
 8002e78:	4801      	ldr	r0, [pc, #4]	; (8002e80 <__sinit_lock_acquire+0x8>)
 8002e7a:	f000 b8a7 	b.w	8002fcc <__retarget_lock_acquire_recursive>
 8002e7e:	bf00      	nop
 8002e80:	20003edb 	.word	0x20003edb

08002e84 <__sinit_lock_release>:
 8002e84:	4801      	ldr	r0, [pc, #4]	; (8002e8c <__sinit_lock_release+0x8>)
 8002e86:	f000 b8a2 	b.w	8002fce <__retarget_lock_release_recursive>
 8002e8a:	bf00      	nop
 8002e8c:	20003edb 	.word	0x20003edb

08002e90 <__sinit>:
 8002e90:	b510      	push	{r4, lr}
 8002e92:	4604      	mov	r4, r0
 8002e94:	f7ff fff0 	bl	8002e78 <__sinit_lock_acquire>
 8002e98:	69a3      	ldr	r3, [r4, #24]
 8002e9a:	b11b      	cbz	r3, 8002ea4 <__sinit+0x14>
 8002e9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ea0:	f7ff bff0 	b.w	8002e84 <__sinit_lock_release>
 8002ea4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002ea8:	6523      	str	r3, [r4, #80]	; 0x50
 8002eaa:	4b13      	ldr	r3, [pc, #76]	; (8002ef8 <__sinit+0x68>)
 8002eac:	4a13      	ldr	r2, [pc, #76]	; (8002efc <__sinit+0x6c>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	62a2      	str	r2, [r4, #40]	; 0x28
 8002eb2:	42a3      	cmp	r3, r4
 8002eb4:	bf04      	itt	eq
 8002eb6:	2301      	moveq	r3, #1
 8002eb8:	61a3      	streq	r3, [r4, #24]
 8002eba:	4620      	mov	r0, r4
 8002ebc:	f000 f820 	bl	8002f00 <__sfp>
 8002ec0:	6060      	str	r0, [r4, #4]
 8002ec2:	4620      	mov	r0, r4
 8002ec4:	f000 f81c 	bl	8002f00 <__sfp>
 8002ec8:	60a0      	str	r0, [r4, #8]
 8002eca:	4620      	mov	r0, r4
 8002ecc:	f000 f818 	bl	8002f00 <__sfp>
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	60e0      	str	r0, [r4, #12]
 8002ed4:	2104      	movs	r1, #4
 8002ed6:	6860      	ldr	r0, [r4, #4]
 8002ed8:	f7ff ff82 	bl	8002de0 <std>
 8002edc:	68a0      	ldr	r0, [r4, #8]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	2109      	movs	r1, #9
 8002ee2:	f7ff ff7d 	bl	8002de0 <std>
 8002ee6:	68e0      	ldr	r0, [r4, #12]
 8002ee8:	2202      	movs	r2, #2
 8002eea:	2112      	movs	r1, #18
 8002eec:	f7ff ff78 	bl	8002de0 <std>
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	61a3      	str	r3, [r4, #24]
 8002ef4:	e7d2      	b.n	8002e9c <__sinit+0xc>
 8002ef6:	bf00      	nop
 8002ef8:	08003cb0 	.word	0x08003cb0
 8002efc:	08002e29 	.word	0x08002e29

08002f00 <__sfp>:
 8002f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f02:	4607      	mov	r7, r0
 8002f04:	f7ff ffac 	bl	8002e60 <__sfp_lock_acquire>
 8002f08:	4b1e      	ldr	r3, [pc, #120]	; (8002f84 <__sfp+0x84>)
 8002f0a:	681e      	ldr	r6, [r3, #0]
 8002f0c:	69b3      	ldr	r3, [r6, #24]
 8002f0e:	b913      	cbnz	r3, 8002f16 <__sfp+0x16>
 8002f10:	4630      	mov	r0, r6
 8002f12:	f7ff ffbd 	bl	8002e90 <__sinit>
 8002f16:	3648      	adds	r6, #72	; 0x48
 8002f18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002f1c:	3b01      	subs	r3, #1
 8002f1e:	d503      	bpl.n	8002f28 <__sfp+0x28>
 8002f20:	6833      	ldr	r3, [r6, #0]
 8002f22:	b30b      	cbz	r3, 8002f68 <__sfp+0x68>
 8002f24:	6836      	ldr	r6, [r6, #0]
 8002f26:	e7f7      	b.n	8002f18 <__sfp+0x18>
 8002f28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002f2c:	b9d5      	cbnz	r5, 8002f64 <__sfp+0x64>
 8002f2e:	4b16      	ldr	r3, [pc, #88]	; (8002f88 <__sfp+0x88>)
 8002f30:	60e3      	str	r3, [r4, #12]
 8002f32:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f36:	6665      	str	r5, [r4, #100]	; 0x64
 8002f38:	f000 f847 	bl	8002fca <__retarget_lock_init_recursive>
 8002f3c:	f7ff ff96 	bl	8002e6c <__sfp_lock_release>
 8002f40:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002f44:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002f48:	6025      	str	r5, [r4, #0]
 8002f4a:	61a5      	str	r5, [r4, #24]
 8002f4c:	2208      	movs	r2, #8
 8002f4e:	4629      	mov	r1, r5
 8002f50:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f54:	f7ff ff24 	bl	8002da0 <memset>
 8002f58:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f5c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f60:	4620      	mov	r0, r4
 8002f62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f64:	3468      	adds	r4, #104	; 0x68
 8002f66:	e7d9      	b.n	8002f1c <__sfp+0x1c>
 8002f68:	2104      	movs	r1, #4
 8002f6a:	4638      	mov	r0, r7
 8002f6c:	f7ff ff62 	bl	8002e34 <__sfmoreglue>
 8002f70:	4604      	mov	r4, r0
 8002f72:	6030      	str	r0, [r6, #0]
 8002f74:	2800      	cmp	r0, #0
 8002f76:	d1d5      	bne.n	8002f24 <__sfp+0x24>
 8002f78:	f7ff ff78 	bl	8002e6c <__sfp_lock_release>
 8002f7c:	230c      	movs	r3, #12
 8002f7e:	603b      	str	r3, [r7, #0]
 8002f80:	e7ee      	b.n	8002f60 <__sfp+0x60>
 8002f82:	bf00      	nop
 8002f84:	08003cb0 	.word	0x08003cb0
 8002f88:	ffff0001 	.word	0xffff0001

08002f8c <_fwalk_reent>:
 8002f8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f90:	4606      	mov	r6, r0
 8002f92:	4688      	mov	r8, r1
 8002f94:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f98:	2700      	movs	r7, #0
 8002f9a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f9e:	f1b9 0901 	subs.w	r9, r9, #1
 8002fa2:	d505      	bpl.n	8002fb0 <_fwalk_reent+0x24>
 8002fa4:	6824      	ldr	r4, [r4, #0]
 8002fa6:	2c00      	cmp	r4, #0
 8002fa8:	d1f7      	bne.n	8002f9a <_fwalk_reent+0xe>
 8002faa:	4638      	mov	r0, r7
 8002fac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fb0:	89ab      	ldrh	r3, [r5, #12]
 8002fb2:	2b01      	cmp	r3, #1
 8002fb4:	d907      	bls.n	8002fc6 <_fwalk_reent+0x3a>
 8002fb6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	d003      	beq.n	8002fc6 <_fwalk_reent+0x3a>
 8002fbe:	4629      	mov	r1, r5
 8002fc0:	4630      	mov	r0, r6
 8002fc2:	47c0      	blx	r8
 8002fc4:	4307      	orrs	r7, r0
 8002fc6:	3568      	adds	r5, #104	; 0x68
 8002fc8:	e7e9      	b.n	8002f9e <_fwalk_reent+0x12>

08002fca <__retarget_lock_init_recursive>:
 8002fca:	4770      	bx	lr

08002fcc <__retarget_lock_acquire_recursive>:
 8002fcc:	4770      	bx	lr

08002fce <__retarget_lock_release_recursive>:
 8002fce:	4770      	bx	lr

08002fd0 <_malloc_r>:
 8002fd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fd2:	1ccd      	adds	r5, r1, #3
 8002fd4:	f025 0503 	bic.w	r5, r5, #3
 8002fd8:	3508      	adds	r5, #8
 8002fda:	2d0c      	cmp	r5, #12
 8002fdc:	bf38      	it	cc
 8002fde:	250c      	movcc	r5, #12
 8002fe0:	2d00      	cmp	r5, #0
 8002fe2:	4606      	mov	r6, r0
 8002fe4:	db01      	blt.n	8002fea <_malloc_r+0x1a>
 8002fe6:	42a9      	cmp	r1, r5
 8002fe8:	d903      	bls.n	8002ff2 <_malloc_r+0x22>
 8002fea:	230c      	movs	r3, #12
 8002fec:	6033      	str	r3, [r6, #0]
 8002fee:	2000      	movs	r0, #0
 8002ff0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ff2:	f000 fda3 	bl	8003b3c <__malloc_lock>
 8002ff6:	4921      	ldr	r1, [pc, #132]	; (800307c <_malloc_r+0xac>)
 8002ff8:	680a      	ldr	r2, [r1, #0]
 8002ffa:	4614      	mov	r4, r2
 8002ffc:	b99c      	cbnz	r4, 8003026 <_malloc_r+0x56>
 8002ffe:	4f20      	ldr	r7, [pc, #128]	; (8003080 <_malloc_r+0xb0>)
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	b923      	cbnz	r3, 800300e <_malloc_r+0x3e>
 8003004:	4621      	mov	r1, r4
 8003006:	4630      	mov	r0, r6
 8003008:	f000 fb2a 	bl	8003660 <_sbrk_r>
 800300c:	6038      	str	r0, [r7, #0]
 800300e:	4629      	mov	r1, r5
 8003010:	4630      	mov	r0, r6
 8003012:	f000 fb25 	bl	8003660 <_sbrk_r>
 8003016:	1c43      	adds	r3, r0, #1
 8003018:	d123      	bne.n	8003062 <_malloc_r+0x92>
 800301a:	230c      	movs	r3, #12
 800301c:	6033      	str	r3, [r6, #0]
 800301e:	4630      	mov	r0, r6
 8003020:	f000 fd92 	bl	8003b48 <__malloc_unlock>
 8003024:	e7e3      	b.n	8002fee <_malloc_r+0x1e>
 8003026:	6823      	ldr	r3, [r4, #0]
 8003028:	1b5b      	subs	r3, r3, r5
 800302a:	d417      	bmi.n	800305c <_malloc_r+0x8c>
 800302c:	2b0b      	cmp	r3, #11
 800302e:	d903      	bls.n	8003038 <_malloc_r+0x68>
 8003030:	6023      	str	r3, [r4, #0]
 8003032:	441c      	add	r4, r3
 8003034:	6025      	str	r5, [r4, #0]
 8003036:	e004      	b.n	8003042 <_malloc_r+0x72>
 8003038:	6863      	ldr	r3, [r4, #4]
 800303a:	42a2      	cmp	r2, r4
 800303c:	bf0c      	ite	eq
 800303e:	600b      	streq	r3, [r1, #0]
 8003040:	6053      	strne	r3, [r2, #4]
 8003042:	4630      	mov	r0, r6
 8003044:	f000 fd80 	bl	8003b48 <__malloc_unlock>
 8003048:	f104 000b 	add.w	r0, r4, #11
 800304c:	1d23      	adds	r3, r4, #4
 800304e:	f020 0007 	bic.w	r0, r0, #7
 8003052:	1ac2      	subs	r2, r0, r3
 8003054:	d0cc      	beq.n	8002ff0 <_malloc_r+0x20>
 8003056:	1a1b      	subs	r3, r3, r0
 8003058:	50a3      	str	r3, [r4, r2]
 800305a:	e7c9      	b.n	8002ff0 <_malloc_r+0x20>
 800305c:	4622      	mov	r2, r4
 800305e:	6864      	ldr	r4, [r4, #4]
 8003060:	e7cc      	b.n	8002ffc <_malloc_r+0x2c>
 8003062:	1cc4      	adds	r4, r0, #3
 8003064:	f024 0403 	bic.w	r4, r4, #3
 8003068:	42a0      	cmp	r0, r4
 800306a:	d0e3      	beq.n	8003034 <_malloc_r+0x64>
 800306c:	1a21      	subs	r1, r4, r0
 800306e:	4630      	mov	r0, r6
 8003070:	f000 faf6 	bl	8003660 <_sbrk_r>
 8003074:	3001      	adds	r0, #1
 8003076:	d1dd      	bne.n	8003034 <_malloc_r+0x64>
 8003078:	e7cf      	b.n	800301a <_malloc_r+0x4a>
 800307a:	bf00      	nop
 800307c:	200000bc 	.word	0x200000bc
 8003080:	200000c0 	.word	0x200000c0

08003084 <__sfputc_r>:
 8003084:	6893      	ldr	r3, [r2, #8]
 8003086:	3b01      	subs	r3, #1
 8003088:	2b00      	cmp	r3, #0
 800308a:	b410      	push	{r4}
 800308c:	6093      	str	r3, [r2, #8]
 800308e:	da08      	bge.n	80030a2 <__sfputc_r+0x1e>
 8003090:	6994      	ldr	r4, [r2, #24]
 8003092:	42a3      	cmp	r3, r4
 8003094:	db01      	blt.n	800309a <__sfputc_r+0x16>
 8003096:	290a      	cmp	r1, #10
 8003098:	d103      	bne.n	80030a2 <__sfputc_r+0x1e>
 800309a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800309e:	f000 bb33 	b.w	8003708 <__swbuf_r>
 80030a2:	6813      	ldr	r3, [r2, #0]
 80030a4:	1c58      	adds	r0, r3, #1
 80030a6:	6010      	str	r0, [r2, #0]
 80030a8:	7019      	strb	r1, [r3, #0]
 80030aa:	4608      	mov	r0, r1
 80030ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030b0:	4770      	bx	lr

080030b2 <__sfputs_r>:
 80030b2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030b4:	4606      	mov	r6, r0
 80030b6:	460f      	mov	r7, r1
 80030b8:	4614      	mov	r4, r2
 80030ba:	18d5      	adds	r5, r2, r3
 80030bc:	42ac      	cmp	r4, r5
 80030be:	d101      	bne.n	80030c4 <__sfputs_r+0x12>
 80030c0:	2000      	movs	r0, #0
 80030c2:	e007      	b.n	80030d4 <__sfputs_r+0x22>
 80030c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030c8:	463a      	mov	r2, r7
 80030ca:	4630      	mov	r0, r6
 80030cc:	f7ff ffda 	bl	8003084 <__sfputc_r>
 80030d0:	1c43      	adds	r3, r0, #1
 80030d2:	d1f3      	bne.n	80030bc <__sfputs_r+0xa>
 80030d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080030d8 <_vfiprintf_r>:
 80030d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80030dc:	460d      	mov	r5, r1
 80030de:	b09d      	sub	sp, #116	; 0x74
 80030e0:	4614      	mov	r4, r2
 80030e2:	4698      	mov	r8, r3
 80030e4:	4606      	mov	r6, r0
 80030e6:	b118      	cbz	r0, 80030f0 <_vfiprintf_r+0x18>
 80030e8:	6983      	ldr	r3, [r0, #24]
 80030ea:	b90b      	cbnz	r3, 80030f0 <_vfiprintf_r+0x18>
 80030ec:	f7ff fed0 	bl	8002e90 <__sinit>
 80030f0:	4b89      	ldr	r3, [pc, #548]	; (8003318 <_vfiprintf_r+0x240>)
 80030f2:	429d      	cmp	r5, r3
 80030f4:	d11b      	bne.n	800312e <_vfiprintf_r+0x56>
 80030f6:	6875      	ldr	r5, [r6, #4]
 80030f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030fa:	07d9      	lsls	r1, r3, #31
 80030fc:	d405      	bmi.n	800310a <_vfiprintf_r+0x32>
 80030fe:	89ab      	ldrh	r3, [r5, #12]
 8003100:	059a      	lsls	r2, r3, #22
 8003102:	d402      	bmi.n	800310a <_vfiprintf_r+0x32>
 8003104:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003106:	f7ff ff61 	bl	8002fcc <__retarget_lock_acquire_recursive>
 800310a:	89ab      	ldrh	r3, [r5, #12]
 800310c:	071b      	lsls	r3, r3, #28
 800310e:	d501      	bpl.n	8003114 <_vfiprintf_r+0x3c>
 8003110:	692b      	ldr	r3, [r5, #16]
 8003112:	b9eb      	cbnz	r3, 8003150 <_vfiprintf_r+0x78>
 8003114:	4629      	mov	r1, r5
 8003116:	4630      	mov	r0, r6
 8003118:	f000 fb5a 	bl	80037d0 <__swsetup_r>
 800311c:	b1c0      	cbz	r0, 8003150 <_vfiprintf_r+0x78>
 800311e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003120:	07dc      	lsls	r4, r3, #31
 8003122:	d50e      	bpl.n	8003142 <_vfiprintf_r+0x6a>
 8003124:	f04f 30ff 	mov.w	r0, #4294967295
 8003128:	b01d      	add	sp, #116	; 0x74
 800312a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800312e:	4b7b      	ldr	r3, [pc, #492]	; (800331c <_vfiprintf_r+0x244>)
 8003130:	429d      	cmp	r5, r3
 8003132:	d101      	bne.n	8003138 <_vfiprintf_r+0x60>
 8003134:	68b5      	ldr	r5, [r6, #8]
 8003136:	e7df      	b.n	80030f8 <_vfiprintf_r+0x20>
 8003138:	4b79      	ldr	r3, [pc, #484]	; (8003320 <_vfiprintf_r+0x248>)
 800313a:	429d      	cmp	r5, r3
 800313c:	bf08      	it	eq
 800313e:	68f5      	ldreq	r5, [r6, #12]
 8003140:	e7da      	b.n	80030f8 <_vfiprintf_r+0x20>
 8003142:	89ab      	ldrh	r3, [r5, #12]
 8003144:	0598      	lsls	r0, r3, #22
 8003146:	d4ed      	bmi.n	8003124 <_vfiprintf_r+0x4c>
 8003148:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800314a:	f7ff ff40 	bl	8002fce <__retarget_lock_release_recursive>
 800314e:	e7e9      	b.n	8003124 <_vfiprintf_r+0x4c>
 8003150:	2300      	movs	r3, #0
 8003152:	9309      	str	r3, [sp, #36]	; 0x24
 8003154:	2320      	movs	r3, #32
 8003156:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800315a:	f8cd 800c 	str.w	r8, [sp, #12]
 800315e:	2330      	movs	r3, #48	; 0x30
 8003160:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003324 <_vfiprintf_r+0x24c>
 8003164:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003168:	f04f 0901 	mov.w	r9, #1
 800316c:	4623      	mov	r3, r4
 800316e:	469a      	mov	sl, r3
 8003170:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003174:	b10a      	cbz	r2, 800317a <_vfiprintf_r+0xa2>
 8003176:	2a25      	cmp	r2, #37	; 0x25
 8003178:	d1f9      	bne.n	800316e <_vfiprintf_r+0x96>
 800317a:	ebba 0b04 	subs.w	fp, sl, r4
 800317e:	d00b      	beq.n	8003198 <_vfiprintf_r+0xc0>
 8003180:	465b      	mov	r3, fp
 8003182:	4622      	mov	r2, r4
 8003184:	4629      	mov	r1, r5
 8003186:	4630      	mov	r0, r6
 8003188:	f7ff ff93 	bl	80030b2 <__sfputs_r>
 800318c:	3001      	adds	r0, #1
 800318e:	f000 80aa 	beq.w	80032e6 <_vfiprintf_r+0x20e>
 8003192:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003194:	445a      	add	r2, fp
 8003196:	9209      	str	r2, [sp, #36]	; 0x24
 8003198:	f89a 3000 	ldrb.w	r3, [sl]
 800319c:	2b00      	cmp	r3, #0
 800319e:	f000 80a2 	beq.w	80032e6 <_vfiprintf_r+0x20e>
 80031a2:	2300      	movs	r3, #0
 80031a4:	f04f 32ff 	mov.w	r2, #4294967295
 80031a8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031ac:	f10a 0a01 	add.w	sl, sl, #1
 80031b0:	9304      	str	r3, [sp, #16]
 80031b2:	9307      	str	r3, [sp, #28]
 80031b4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031b8:	931a      	str	r3, [sp, #104]	; 0x68
 80031ba:	4654      	mov	r4, sl
 80031bc:	2205      	movs	r2, #5
 80031be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031c2:	4858      	ldr	r0, [pc, #352]	; (8003324 <_vfiprintf_r+0x24c>)
 80031c4:	f7fd f804 	bl	80001d0 <memchr>
 80031c8:	9a04      	ldr	r2, [sp, #16]
 80031ca:	b9d8      	cbnz	r0, 8003204 <_vfiprintf_r+0x12c>
 80031cc:	06d1      	lsls	r1, r2, #27
 80031ce:	bf44      	itt	mi
 80031d0:	2320      	movmi	r3, #32
 80031d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031d6:	0713      	lsls	r3, r2, #28
 80031d8:	bf44      	itt	mi
 80031da:	232b      	movmi	r3, #43	; 0x2b
 80031dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031e0:	f89a 3000 	ldrb.w	r3, [sl]
 80031e4:	2b2a      	cmp	r3, #42	; 0x2a
 80031e6:	d015      	beq.n	8003214 <_vfiprintf_r+0x13c>
 80031e8:	9a07      	ldr	r2, [sp, #28]
 80031ea:	4654      	mov	r4, sl
 80031ec:	2000      	movs	r0, #0
 80031ee:	f04f 0c0a 	mov.w	ip, #10
 80031f2:	4621      	mov	r1, r4
 80031f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80031f8:	3b30      	subs	r3, #48	; 0x30
 80031fa:	2b09      	cmp	r3, #9
 80031fc:	d94e      	bls.n	800329c <_vfiprintf_r+0x1c4>
 80031fe:	b1b0      	cbz	r0, 800322e <_vfiprintf_r+0x156>
 8003200:	9207      	str	r2, [sp, #28]
 8003202:	e014      	b.n	800322e <_vfiprintf_r+0x156>
 8003204:	eba0 0308 	sub.w	r3, r0, r8
 8003208:	fa09 f303 	lsl.w	r3, r9, r3
 800320c:	4313      	orrs	r3, r2
 800320e:	9304      	str	r3, [sp, #16]
 8003210:	46a2      	mov	sl, r4
 8003212:	e7d2      	b.n	80031ba <_vfiprintf_r+0xe2>
 8003214:	9b03      	ldr	r3, [sp, #12]
 8003216:	1d19      	adds	r1, r3, #4
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	9103      	str	r1, [sp, #12]
 800321c:	2b00      	cmp	r3, #0
 800321e:	bfbb      	ittet	lt
 8003220:	425b      	neglt	r3, r3
 8003222:	f042 0202 	orrlt.w	r2, r2, #2
 8003226:	9307      	strge	r3, [sp, #28]
 8003228:	9307      	strlt	r3, [sp, #28]
 800322a:	bfb8      	it	lt
 800322c:	9204      	strlt	r2, [sp, #16]
 800322e:	7823      	ldrb	r3, [r4, #0]
 8003230:	2b2e      	cmp	r3, #46	; 0x2e
 8003232:	d10c      	bne.n	800324e <_vfiprintf_r+0x176>
 8003234:	7863      	ldrb	r3, [r4, #1]
 8003236:	2b2a      	cmp	r3, #42	; 0x2a
 8003238:	d135      	bne.n	80032a6 <_vfiprintf_r+0x1ce>
 800323a:	9b03      	ldr	r3, [sp, #12]
 800323c:	1d1a      	adds	r2, r3, #4
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	9203      	str	r2, [sp, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	bfb8      	it	lt
 8003246:	f04f 33ff 	movlt.w	r3, #4294967295
 800324a:	3402      	adds	r4, #2
 800324c:	9305      	str	r3, [sp, #20]
 800324e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003334 <_vfiprintf_r+0x25c>
 8003252:	7821      	ldrb	r1, [r4, #0]
 8003254:	2203      	movs	r2, #3
 8003256:	4650      	mov	r0, sl
 8003258:	f7fc ffba 	bl	80001d0 <memchr>
 800325c:	b140      	cbz	r0, 8003270 <_vfiprintf_r+0x198>
 800325e:	2340      	movs	r3, #64	; 0x40
 8003260:	eba0 000a 	sub.w	r0, r0, sl
 8003264:	fa03 f000 	lsl.w	r0, r3, r0
 8003268:	9b04      	ldr	r3, [sp, #16]
 800326a:	4303      	orrs	r3, r0
 800326c:	3401      	adds	r4, #1
 800326e:	9304      	str	r3, [sp, #16]
 8003270:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003274:	482c      	ldr	r0, [pc, #176]	; (8003328 <_vfiprintf_r+0x250>)
 8003276:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800327a:	2206      	movs	r2, #6
 800327c:	f7fc ffa8 	bl	80001d0 <memchr>
 8003280:	2800      	cmp	r0, #0
 8003282:	d03f      	beq.n	8003304 <_vfiprintf_r+0x22c>
 8003284:	4b29      	ldr	r3, [pc, #164]	; (800332c <_vfiprintf_r+0x254>)
 8003286:	bb1b      	cbnz	r3, 80032d0 <_vfiprintf_r+0x1f8>
 8003288:	9b03      	ldr	r3, [sp, #12]
 800328a:	3307      	adds	r3, #7
 800328c:	f023 0307 	bic.w	r3, r3, #7
 8003290:	3308      	adds	r3, #8
 8003292:	9303      	str	r3, [sp, #12]
 8003294:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003296:	443b      	add	r3, r7
 8003298:	9309      	str	r3, [sp, #36]	; 0x24
 800329a:	e767      	b.n	800316c <_vfiprintf_r+0x94>
 800329c:	fb0c 3202 	mla	r2, ip, r2, r3
 80032a0:	460c      	mov	r4, r1
 80032a2:	2001      	movs	r0, #1
 80032a4:	e7a5      	b.n	80031f2 <_vfiprintf_r+0x11a>
 80032a6:	2300      	movs	r3, #0
 80032a8:	3401      	adds	r4, #1
 80032aa:	9305      	str	r3, [sp, #20]
 80032ac:	4619      	mov	r1, r3
 80032ae:	f04f 0c0a 	mov.w	ip, #10
 80032b2:	4620      	mov	r0, r4
 80032b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032b8:	3a30      	subs	r2, #48	; 0x30
 80032ba:	2a09      	cmp	r2, #9
 80032bc:	d903      	bls.n	80032c6 <_vfiprintf_r+0x1ee>
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d0c5      	beq.n	800324e <_vfiprintf_r+0x176>
 80032c2:	9105      	str	r1, [sp, #20]
 80032c4:	e7c3      	b.n	800324e <_vfiprintf_r+0x176>
 80032c6:	fb0c 2101 	mla	r1, ip, r1, r2
 80032ca:	4604      	mov	r4, r0
 80032cc:	2301      	movs	r3, #1
 80032ce:	e7f0      	b.n	80032b2 <_vfiprintf_r+0x1da>
 80032d0:	ab03      	add	r3, sp, #12
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	462a      	mov	r2, r5
 80032d6:	4b16      	ldr	r3, [pc, #88]	; (8003330 <_vfiprintf_r+0x258>)
 80032d8:	a904      	add	r1, sp, #16
 80032da:	4630      	mov	r0, r6
 80032dc:	f3af 8000 	nop.w
 80032e0:	4607      	mov	r7, r0
 80032e2:	1c78      	adds	r0, r7, #1
 80032e4:	d1d6      	bne.n	8003294 <_vfiprintf_r+0x1bc>
 80032e6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80032e8:	07d9      	lsls	r1, r3, #31
 80032ea:	d405      	bmi.n	80032f8 <_vfiprintf_r+0x220>
 80032ec:	89ab      	ldrh	r3, [r5, #12]
 80032ee:	059a      	lsls	r2, r3, #22
 80032f0:	d402      	bmi.n	80032f8 <_vfiprintf_r+0x220>
 80032f2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032f4:	f7ff fe6b 	bl	8002fce <__retarget_lock_release_recursive>
 80032f8:	89ab      	ldrh	r3, [r5, #12]
 80032fa:	065b      	lsls	r3, r3, #25
 80032fc:	f53f af12 	bmi.w	8003124 <_vfiprintf_r+0x4c>
 8003300:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003302:	e711      	b.n	8003128 <_vfiprintf_r+0x50>
 8003304:	ab03      	add	r3, sp, #12
 8003306:	9300      	str	r3, [sp, #0]
 8003308:	462a      	mov	r2, r5
 800330a:	4b09      	ldr	r3, [pc, #36]	; (8003330 <_vfiprintf_r+0x258>)
 800330c:	a904      	add	r1, sp, #16
 800330e:	4630      	mov	r0, r6
 8003310:	f000 f880 	bl	8003414 <_printf_i>
 8003314:	e7e4      	b.n	80032e0 <_vfiprintf_r+0x208>
 8003316:	bf00      	nop
 8003318:	08003cd4 	.word	0x08003cd4
 800331c:	08003cf4 	.word	0x08003cf4
 8003320:	08003cb4 	.word	0x08003cb4
 8003324:	08003d14 	.word	0x08003d14
 8003328:	08003d1e 	.word	0x08003d1e
 800332c:	00000000 	.word	0x00000000
 8003330:	080030b3 	.word	0x080030b3
 8003334:	08003d1a 	.word	0x08003d1a

08003338 <_printf_common>:
 8003338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800333c:	4616      	mov	r6, r2
 800333e:	4699      	mov	r9, r3
 8003340:	688a      	ldr	r2, [r1, #8]
 8003342:	690b      	ldr	r3, [r1, #16]
 8003344:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003348:	4293      	cmp	r3, r2
 800334a:	bfb8      	it	lt
 800334c:	4613      	movlt	r3, r2
 800334e:	6033      	str	r3, [r6, #0]
 8003350:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003354:	4607      	mov	r7, r0
 8003356:	460c      	mov	r4, r1
 8003358:	b10a      	cbz	r2, 800335e <_printf_common+0x26>
 800335a:	3301      	adds	r3, #1
 800335c:	6033      	str	r3, [r6, #0]
 800335e:	6823      	ldr	r3, [r4, #0]
 8003360:	0699      	lsls	r1, r3, #26
 8003362:	bf42      	ittt	mi
 8003364:	6833      	ldrmi	r3, [r6, #0]
 8003366:	3302      	addmi	r3, #2
 8003368:	6033      	strmi	r3, [r6, #0]
 800336a:	6825      	ldr	r5, [r4, #0]
 800336c:	f015 0506 	ands.w	r5, r5, #6
 8003370:	d106      	bne.n	8003380 <_printf_common+0x48>
 8003372:	f104 0a19 	add.w	sl, r4, #25
 8003376:	68e3      	ldr	r3, [r4, #12]
 8003378:	6832      	ldr	r2, [r6, #0]
 800337a:	1a9b      	subs	r3, r3, r2
 800337c:	42ab      	cmp	r3, r5
 800337e:	dc26      	bgt.n	80033ce <_printf_common+0x96>
 8003380:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003384:	1e13      	subs	r3, r2, #0
 8003386:	6822      	ldr	r2, [r4, #0]
 8003388:	bf18      	it	ne
 800338a:	2301      	movne	r3, #1
 800338c:	0692      	lsls	r2, r2, #26
 800338e:	d42b      	bmi.n	80033e8 <_printf_common+0xb0>
 8003390:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003394:	4649      	mov	r1, r9
 8003396:	4638      	mov	r0, r7
 8003398:	47c0      	blx	r8
 800339a:	3001      	adds	r0, #1
 800339c:	d01e      	beq.n	80033dc <_printf_common+0xa4>
 800339e:	6823      	ldr	r3, [r4, #0]
 80033a0:	68e5      	ldr	r5, [r4, #12]
 80033a2:	6832      	ldr	r2, [r6, #0]
 80033a4:	f003 0306 	and.w	r3, r3, #6
 80033a8:	2b04      	cmp	r3, #4
 80033aa:	bf08      	it	eq
 80033ac:	1aad      	subeq	r5, r5, r2
 80033ae:	68a3      	ldr	r3, [r4, #8]
 80033b0:	6922      	ldr	r2, [r4, #16]
 80033b2:	bf0c      	ite	eq
 80033b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033b8:	2500      	movne	r5, #0
 80033ba:	4293      	cmp	r3, r2
 80033bc:	bfc4      	itt	gt
 80033be:	1a9b      	subgt	r3, r3, r2
 80033c0:	18ed      	addgt	r5, r5, r3
 80033c2:	2600      	movs	r6, #0
 80033c4:	341a      	adds	r4, #26
 80033c6:	42b5      	cmp	r5, r6
 80033c8:	d11a      	bne.n	8003400 <_printf_common+0xc8>
 80033ca:	2000      	movs	r0, #0
 80033cc:	e008      	b.n	80033e0 <_printf_common+0xa8>
 80033ce:	2301      	movs	r3, #1
 80033d0:	4652      	mov	r2, sl
 80033d2:	4649      	mov	r1, r9
 80033d4:	4638      	mov	r0, r7
 80033d6:	47c0      	blx	r8
 80033d8:	3001      	adds	r0, #1
 80033da:	d103      	bne.n	80033e4 <_printf_common+0xac>
 80033dc:	f04f 30ff 	mov.w	r0, #4294967295
 80033e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80033e4:	3501      	adds	r5, #1
 80033e6:	e7c6      	b.n	8003376 <_printf_common+0x3e>
 80033e8:	18e1      	adds	r1, r4, r3
 80033ea:	1c5a      	adds	r2, r3, #1
 80033ec:	2030      	movs	r0, #48	; 0x30
 80033ee:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80033f2:	4422      	add	r2, r4
 80033f4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80033f8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80033fc:	3302      	adds	r3, #2
 80033fe:	e7c7      	b.n	8003390 <_printf_common+0x58>
 8003400:	2301      	movs	r3, #1
 8003402:	4622      	mov	r2, r4
 8003404:	4649      	mov	r1, r9
 8003406:	4638      	mov	r0, r7
 8003408:	47c0      	blx	r8
 800340a:	3001      	adds	r0, #1
 800340c:	d0e6      	beq.n	80033dc <_printf_common+0xa4>
 800340e:	3601      	adds	r6, #1
 8003410:	e7d9      	b.n	80033c6 <_printf_common+0x8e>
	...

08003414 <_printf_i>:
 8003414:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003418:	460c      	mov	r4, r1
 800341a:	4691      	mov	r9, r2
 800341c:	7e27      	ldrb	r7, [r4, #24]
 800341e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003420:	2f78      	cmp	r7, #120	; 0x78
 8003422:	4680      	mov	r8, r0
 8003424:	469a      	mov	sl, r3
 8003426:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800342a:	d807      	bhi.n	800343c <_printf_i+0x28>
 800342c:	2f62      	cmp	r7, #98	; 0x62
 800342e:	d80a      	bhi.n	8003446 <_printf_i+0x32>
 8003430:	2f00      	cmp	r7, #0
 8003432:	f000 80d8 	beq.w	80035e6 <_printf_i+0x1d2>
 8003436:	2f58      	cmp	r7, #88	; 0x58
 8003438:	f000 80a3 	beq.w	8003582 <_printf_i+0x16e>
 800343c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003440:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003444:	e03a      	b.n	80034bc <_printf_i+0xa8>
 8003446:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800344a:	2b15      	cmp	r3, #21
 800344c:	d8f6      	bhi.n	800343c <_printf_i+0x28>
 800344e:	a001      	add	r0, pc, #4	; (adr r0, 8003454 <_printf_i+0x40>)
 8003450:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003454:	080034ad 	.word	0x080034ad
 8003458:	080034c1 	.word	0x080034c1
 800345c:	0800343d 	.word	0x0800343d
 8003460:	0800343d 	.word	0x0800343d
 8003464:	0800343d 	.word	0x0800343d
 8003468:	0800343d 	.word	0x0800343d
 800346c:	080034c1 	.word	0x080034c1
 8003470:	0800343d 	.word	0x0800343d
 8003474:	0800343d 	.word	0x0800343d
 8003478:	0800343d 	.word	0x0800343d
 800347c:	0800343d 	.word	0x0800343d
 8003480:	080035cd 	.word	0x080035cd
 8003484:	080034f1 	.word	0x080034f1
 8003488:	080035af 	.word	0x080035af
 800348c:	0800343d 	.word	0x0800343d
 8003490:	0800343d 	.word	0x0800343d
 8003494:	080035ef 	.word	0x080035ef
 8003498:	0800343d 	.word	0x0800343d
 800349c:	080034f1 	.word	0x080034f1
 80034a0:	0800343d 	.word	0x0800343d
 80034a4:	0800343d 	.word	0x0800343d
 80034a8:	080035b7 	.word	0x080035b7
 80034ac:	680b      	ldr	r3, [r1, #0]
 80034ae:	1d1a      	adds	r2, r3, #4
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	600a      	str	r2, [r1, #0]
 80034b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80034b8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034bc:	2301      	movs	r3, #1
 80034be:	e0a3      	b.n	8003608 <_printf_i+0x1f4>
 80034c0:	6825      	ldr	r5, [r4, #0]
 80034c2:	6808      	ldr	r0, [r1, #0]
 80034c4:	062e      	lsls	r6, r5, #24
 80034c6:	f100 0304 	add.w	r3, r0, #4
 80034ca:	d50a      	bpl.n	80034e2 <_printf_i+0xce>
 80034cc:	6805      	ldr	r5, [r0, #0]
 80034ce:	600b      	str	r3, [r1, #0]
 80034d0:	2d00      	cmp	r5, #0
 80034d2:	da03      	bge.n	80034dc <_printf_i+0xc8>
 80034d4:	232d      	movs	r3, #45	; 0x2d
 80034d6:	426d      	negs	r5, r5
 80034d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80034dc:	485e      	ldr	r0, [pc, #376]	; (8003658 <_printf_i+0x244>)
 80034de:	230a      	movs	r3, #10
 80034e0:	e019      	b.n	8003516 <_printf_i+0x102>
 80034e2:	f015 0f40 	tst.w	r5, #64	; 0x40
 80034e6:	6805      	ldr	r5, [r0, #0]
 80034e8:	600b      	str	r3, [r1, #0]
 80034ea:	bf18      	it	ne
 80034ec:	b22d      	sxthne	r5, r5
 80034ee:	e7ef      	b.n	80034d0 <_printf_i+0xbc>
 80034f0:	680b      	ldr	r3, [r1, #0]
 80034f2:	6825      	ldr	r5, [r4, #0]
 80034f4:	1d18      	adds	r0, r3, #4
 80034f6:	6008      	str	r0, [r1, #0]
 80034f8:	0628      	lsls	r0, r5, #24
 80034fa:	d501      	bpl.n	8003500 <_printf_i+0xec>
 80034fc:	681d      	ldr	r5, [r3, #0]
 80034fe:	e002      	b.n	8003506 <_printf_i+0xf2>
 8003500:	0669      	lsls	r1, r5, #25
 8003502:	d5fb      	bpl.n	80034fc <_printf_i+0xe8>
 8003504:	881d      	ldrh	r5, [r3, #0]
 8003506:	4854      	ldr	r0, [pc, #336]	; (8003658 <_printf_i+0x244>)
 8003508:	2f6f      	cmp	r7, #111	; 0x6f
 800350a:	bf0c      	ite	eq
 800350c:	2308      	moveq	r3, #8
 800350e:	230a      	movne	r3, #10
 8003510:	2100      	movs	r1, #0
 8003512:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003516:	6866      	ldr	r6, [r4, #4]
 8003518:	60a6      	str	r6, [r4, #8]
 800351a:	2e00      	cmp	r6, #0
 800351c:	bfa2      	ittt	ge
 800351e:	6821      	ldrge	r1, [r4, #0]
 8003520:	f021 0104 	bicge.w	r1, r1, #4
 8003524:	6021      	strge	r1, [r4, #0]
 8003526:	b90d      	cbnz	r5, 800352c <_printf_i+0x118>
 8003528:	2e00      	cmp	r6, #0
 800352a:	d04d      	beq.n	80035c8 <_printf_i+0x1b4>
 800352c:	4616      	mov	r6, r2
 800352e:	fbb5 f1f3 	udiv	r1, r5, r3
 8003532:	fb03 5711 	mls	r7, r3, r1, r5
 8003536:	5dc7      	ldrb	r7, [r0, r7]
 8003538:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800353c:	462f      	mov	r7, r5
 800353e:	42bb      	cmp	r3, r7
 8003540:	460d      	mov	r5, r1
 8003542:	d9f4      	bls.n	800352e <_printf_i+0x11a>
 8003544:	2b08      	cmp	r3, #8
 8003546:	d10b      	bne.n	8003560 <_printf_i+0x14c>
 8003548:	6823      	ldr	r3, [r4, #0]
 800354a:	07df      	lsls	r7, r3, #31
 800354c:	d508      	bpl.n	8003560 <_printf_i+0x14c>
 800354e:	6923      	ldr	r3, [r4, #16]
 8003550:	6861      	ldr	r1, [r4, #4]
 8003552:	4299      	cmp	r1, r3
 8003554:	bfde      	ittt	le
 8003556:	2330      	movle	r3, #48	; 0x30
 8003558:	f806 3c01 	strble.w	r3, [r6, #-1]
 800355c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003560:	1b92      	subs	r2, r2, r6
 8003562:	6122      	str	r2, [r4, #16]
 8003564:	f8cd a000 	str.w	sl, [sp]
 8003568:	464b      	mov	r3, r9
 800356a:	aa03      	add	r2, sp, #12
 800356c:	4621      	mov	r1, r4
 800356e:	4640      	mov	r0, r8
 8003570:	f7ff fee2 	bl	8003338 <_printf_common>
 8003574:	3001      	adds	r0, #1
 8003576:	d14c      	bne.n	8003612 <_printf_i+0x1fe>
 8003578:	f04f 30ff 	mov.w	r0, #4294967295
 800357c:	b004      	add	sp, #16
 800357e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003582:	4835      	ldr	r0, [pc, #212]	; (8003658 <_printf_i+0x244>)
 8003584:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003588:	6823      	ldr	r3, [r4, #0]
 800358a:	680e      	ldr	r6, [r1, #0]
 800358c:	061f      	lsls	r7, r3, #24
 800358e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003592:	600e      	str	r6, [r1, #0]
 8003594:	d514      	bpl.n	80035c0 <_printf_i+0x1ac>
 8003596:	07d9      	lsls	r1, r3, #31
 8003598:	bf44      	itt	mi
 800359a:	f043 0320 	orrmi.w	r3, r3, #32
 800359e:	6023      	strmi	r3, [r4, #0]
 80035a0:	b91d      	cbnz	r5, 80035aa <_printf_i+0x196>
 80035a2:	6823      	ldr	r3, [r4, #0]
 80035a4:	f023 0320 	bic.w	r3, r3, #32
 80035a8:	6023      	str	r3, [r4, #0]
 80035aa:	2310      	movs	r3, #16
 80035ac:	e7b0      	b.n	8003510 <_printf_i+0xfc>
 80035ae:	6823      	ldr	r3, [r4, #0]
 80035b0:	f043 0320 	orr.w	r3, r3, #32
 80035b4:	6023      	str	r3, [r4, #0]
 80035b6:	2378      	movs	r3, #120	; 0x78
 80035b8:	4828      	ldr	r0, [pc, #160]	; (800365c <_printf_i+0x248>)
 80035ba:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80035be:	e7e3      	b.n	8003588 <_printf_i+0x174>
 80035c0:	065e      	lsls	r6, r3, #25
 80035c2:	bf48      	it	mi
 80035c4:	b2ad      	uxthmi	r5, r5
 80035c6:	e7e6      	b.n	8003596 <_printf_i+0x182>
 80035c8:	4616      	mov	r6, r2
 80035ca:	e7bb      	b.n	8003544 <_printf_i+0x130>
 80035cc:	680b      	ldr	r3, [r1, #0]
 80035ce:	6826      	ldr	r6, [r4, #0]
 80035d0:	6960      	ldr	r0, [r4, #20]
 80035d2:	1d1d      	adds	r5, r3, #4
 80035d4:	600d      	str	r5, [r1, #0]
 80035d6:	0635      	lsls	r5, r6, #24
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	d501      	bpl.n	80035e0 <_printf_i+0x1cc>
 80035dc:	6018      	str	r0, [r3, #0]
 80035de:	e002      	b.n	80035e6 <_printf_i+0x1d2>
 80035e0:	0671      	lsls	r1, r6, #25
 80035e2:	d5fb      	bpl.n	80035dc <_printf_i+0x1c8>
 80035e4:	8018      	strh	r0, [r3, #0]
 80035e6:	2300      	movs	r3, #0
 80035e8:	6123      	str	r3, [r4, #16]
 80035ea:	4616      	mov	r6, r2
 80035ec:	e7ba      	b.n	8003564 <_printf_i+0x150>
 80035ee:	680b      	ldr	r3, [r1, #0]
 80035f0:	1d1a      	adds	r2, r3, #4
 80035f2:	600a      	str	r2, [r1, #0]
 80035f4:	681e      	ldr	r6, [r3, #0]
 80035f6:	6862      	ldr	r2, [r4, #4]
 80035f8:	2100      	movs	r1, #0
 80035fa:	4630      	mov	r0, r6
 80035fc:	f7fc fde8 	bl	80001d0 <memchr>
 8003600:	b108      	cbz	r0, 8003606 <_printf_i+0x1f2>
 8003602:	1b80      	subs	r0, r0, r6
 8003604:	6060      	str	r0, [r4, #4]
 8003606:	6863      	ldr	r3, [r4, #4]
 8003608:	6123      	str	r3, [r4, #16]
 800360a:	2300      	movs	r3, #0
 800360c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003610:	e7a8      	b.n	8003564 <_printf_i+0x150>
 8003612:	6923      	ldr	r3, [r4, #16]
 8003614:	4632      	mov	r2, r6
 8003616:	4649      	mov	r1, r9
 8003618:	4640      	mov	r0, r8
 800361a:	47d0      	blx	sl
 800361c:	3001      	adds	r0, #1
 800361e:	d0ab      	beq.n	8003578 <_printf_i+0x164>
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	079b      	lsls	r3, r3, #30
 8003624:	d413      	bmi.n	800364e <_printf_i+0x23a>
 8003626:	68e0      	ldr	r0, [r4, #12]
 8003628:	9b03      	ldr	r3, [sp, #12]
 800362a:	4298      	cmp	r0, r3
 800362c:	bfb8      	it	lt
 800362e:	4618      	movlt	r0, r3
 8003630:	e7a4      	b.n	800357c <_printf_i+0x168>
 8003632:	2301      	movs	r3, #1
 8003634:	4632      	mov	r2, r6
 8003636:	4649      	mov	r1, r9
 8003638:	4640      	mov	r0, r8
 800363a:	47d0      	blx	sl
 800363c:	3001      	adds	r0, #1
 800363e:	d09b      	beq.n	8003578 <_printf_i+0x164>
 8003640:	3501      	adds	r5, #1
 8003642:	68e3      	ldr	r3, [r4, #12]
 8003644:	9903      	ldr	r1, [sp, #12]
 8003646:	1a5b      	subs	r3, r3, r1
 8003648:	42ab      	cmp	r3, r5
 800364a:	dcf2      	bgt.n	8003632 <_printf_i+0x21e>
 800364c:	e7eb      	b.n	8003626 <_printf_i+0x212>
 800364e:	2500      	movs	r5, #0
 8003650:	f104 0619 	add.w	r6, r4, #25
 8003654:	e7f5      	b.n	8003642 <_printf_i+0x22e>
 8003656:	bf00      	nop
 8003658:	08003d25 	.word	0x08003d25
 800365c:	08003d36 	.word	0x08003d36

08003660 <_sbrk_r>:
 8003660:	b538      	push	{r3, r4, r5, lr}
 8003662:	4d06      	ldr	r5, [pc, #24]	; (800367c <_sbrk_r+0x1c>)
 8003664:	2300      	movs	r3, #0
 8003666:	4604      	mov	r4, r0
 8003668:	4608      	mov	r0, r1
 800366a:	602b      	str	r3, [r5, #0]
 800366c:	f7fd faba 	bl	8000be4 <_sbrk>
 8003670:	1c43      	adds	r3, r0, #1
 8003672:	d102      	bne.n	800367a <_sbrk_r+0x1a>
 8003674:	682b      	ldr	r3, [r5, #0]
 8003676:	b103      	cbz	r3, 800367a <_sbrk_r+0x1a>
 8003678:	6023      	str	r3, [r4, #0]
 800367a:	bd38      	pop	{r3, r4, r5, pc}
 800367c:	20003ee4 	.word	0x20003ee4

08003680 <__sread>:
 8003680:	b510      	push	{r4, lr}
 8003682:	460c      	mov	r4, r1
 8003684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003688:	f000 fab4 	bl	8003bf4 <_read_r>
 800368c:	2800      	cmp	r0, #0
 800368e:	bfab      	itete	ge
 8003690:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003692:	89a3      	ldrhlt	r3, [r4, #12]
 8003694:	181b      	addge	r3, r3, r0
 8003696:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800369a:	bfac      	ite	ge
 800369c:	6563      	strge	r3, [r4, #84]	; 0x54
 800369e:	81a3      	strhlt	r3, [r4, #12]
 80036a0:	bd10      	pop	{r4, pc}

080036a2 <__swrite>:
 80036a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036a6:	461f      	mov	r7, r3
 80036a8:	898b      	ldrh	r3, [r1, #12]
 80036aa:	05db      	lsls	r3, r3, #23
 80036ac:	4605      	mov	r5, r0
 80036ae:	460c      	mov	r4, r1
 80036b0:	4616      	mov	r6, r2
 80036b2:	d505      	bpl.n	80036c0 <__swrite+0x1e>
 80036b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036b8:	2302      	movs	r3, #2
 80036ba:	2200      	movs	r2, #0
 80036bc:	f000 f9c8 	bl	8003a50 <_lseek_r>
 80036c0:	89a3      	ldrh	r3, [r4, #12]
 80036c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036ca:	81a3      	strh	r3, [r4, #12]
 80036cc:	4632      	mov	r2, r6
 80036ce:	463b      	mov	r3, r7
 80036d0:	4628      	mov	r0, r5
 80036d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036d6:	f000 b869 	b.w	80037ac <_write_r>

080036da <__sseek>:
 80036da:	b510      	push	{r4, lr}
 80036dc:	460c      	mov	r4, r1
 80036de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036e2:	f000 f9b5 	bl	8003a50 <_lseek_r>
 80036e6:	1c43      	adds	r3, r0, #1
 80036e8:	89a3      	ldrh	r3, [r4, #12]
 80036ea:	bf15      	itete	ne
 80036ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80036ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80036f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80036f6:	81a3      	strheq	r3, [r4, #12]
 80036f8:	bf18      	it	ne
 80036fa:	81a3      	strhne	r3, [r4, #12]
 80036fc:	bd10      	pop	{r4, pc}

080036fe <__sclose>:
 80036fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003702:	f000 b8d3 	b.w	80038ac <_close_r>
	...

08003708 <__swbuf_r>:
 8003708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370a:	460e      	mov	r6, r1
 800370c:	4614      	mov	r4, r2
 800370e:	4605      	mov	r5, r0
 8003710:	b118      	cbz	r0, 800371a <__swbuf_r+0x12>
 8003712:	6983      	ldr	r3, [r0, #24]
 8003714:	b90b      	cbnz	r3, 800371a <__swbuf_r+0x12>
 8003716:	f7ff fbbb 	bl	8002e90 <__sinit>
 800371a:	4b21      	ldr	r3, [pc, #132]	; (80037a0 <__swbuf_r+0x98>)
 800371c:	429c      	cmp	r4, r3
 800371e:	d12b      	bne.n	8003778 <__swbuf_r+0x70>
 8003720:	686c      	ldr	r4, [r5, #4]
 8003722:	69a3      	ldr	r3, [r4, #24]
 8003724:	60a3      	str	r3, [r4, #8]
 8003726:	89a3      	ldrh	r3, [r4, #12]
 8003728:	071a      	lsls	r2, r3, #28
 800372a:	d52f      	bpl.n	800378c <__swbuf_r+0x84>
 800372c:	6923      	ldr	r3, [r4, #16]
 800372e:	b36b      	cbz	r3, 800378c <__swbuf_r+0x84>
 8003730:	6923      	ldr	r3, [r4, #16]
 8003732:	6820      	ldr	r0, [r4, #0]
 8003734:	1ac0      	subs	r0, r0, r3
 8003736:	6963      	ldr	r3, [r4, #20]
 8003738:	b2f6      	uxtb	r6, r6
 800373a:	4283      	cmp	r3, r0
 800373c:	4637      	mov	r7, r6
 800373e:	dc04      	bgt.n	800374a <__swbuf_r+0x42>
 8003740:	4621      	mov	r1, r4
 8003742:	4628      	mov	r0, r5
 8003744:	f000 f948 	bl	80039d8 <_fflush_r>
 8003748:	bb30      	cbnz	r0, 8003798 <__swbuf_r+0x90>
 800374a:	68a3      	ldr	r3, [r4, #8]
 800374c:	3b01      	subs	r3, #1
 800374e:	60a3      	str	r3, [r4, #8]
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	1c5a      	adds	r2, r3, #1
 8003754:	6022      	str	r2, [r4, #0]
 8003756:	701e      	strb	r6, [r3, #0]
 8003758:	6963      	ldr	r3, [r4, #20]
 800375a:	3001      	adds	r0, #1
 800375c:	4283      	cmp	r3, r0
 800375e:	d004      	beq.n	800376a <__swbuf_r+0x62>
 8003760:	89a3      	ldrh	r3, [r4, #12]
 8003762:	07db      	lsls	r3, r3, #31
 8003764:	d506      	bpl.n	8003774 <__swbuf_r+0x6c>
 8003766:	2e0a      	cmp	r6, #10
 8003768:	d104      	bne.n	8003774 <__swbuf_r+0x6c>
 800376a:	4621      	mov	r1, r4
 800376c:	4628      	mov	r0, r5
 800376e:	f000 f933 	bl	80039d8 <_fflush_r>
 8003772:	b988      	cbnz	r0, 8003798 <__swbuf_r+0x90>
 8003774:	4638      	mov	r0, r7
 8003776:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003778:	4b0a      	ldr	r3, [pc, #40]	; (80037a4 <__swbuf_r+0x9c>)
 800377a:	429c      	cmp	r4, r3
 800377c:	d101      	bne.n	8003782 <__swbuf_r+0x7a>
 800377e:	68ac      	ldr	r4, [r5, #8]
 8003780:	e7cf      	b.n	8003722 <__swbuf_r+0x1a>
 8003782:	4b09      	ldr	r3, [pc, #36]	; (80037a8 <__swbuf_r+0xa0>)
 8003784:	429c      	cmp	r4, r3
 8003786:	bf08      	it	eq
 8003788:	68ec      	ldreq	r4, [r5, #12]
 800378a:	e7ca      	b.n	8003722 <__swbuf_r+0x1a>
 800378c:	4621      	mov	r1, r4
 800378e:	4628      	mov	r0, r5
 8003790:	f000 f81e 	bl	80037d0 <__swsetup_r>
 8003794:	2800      	cmp	r0, #0
 8003796:	d0cb      	beq.n	8003730 <__swbuf_r+0x28>
 8003798:	f04f 37ff 	mov.w	r7, #4294967295
 800379c:	e7ea      	b.n	8003774 <__swbuf_r+0x6c>
 800379e:	bf00      	nop
 80037a0:	08003cd4 	.word	0x08003cd4
 80037a4:	08003cf4 	.word	0x08003cf4
 80037a8:	08003cb4 	.word	0x08003cb4

080037ac <_write_r>:
 80037ac:	b538      	push	{r3, r4, r5, lr}
 80037ae:	4d07      	ldr	r5, [pc, #28]	; (80037cc <_write_r+0x20>)
 80037b0:	4604      	mov	r4, r0
 80037b2:	4608      	mov	r0, r1
 80037b4:	4611      	mov	r1, r2
 80037b6:	2200      	movs	r2, #0
 80037b8:	602a      	str	r2, [r5, #0]
 80037ba:	461a      	mov	r2, r3
 80037bc:	f7fd f9c1 	bl	8000b42 <_write>
 80037c0:	1c43      	adds	r3, r0, #1
 80037c2:	d102      	bne.n	80037ca <_write_r+0x1e>
 80037c4:	682b      	ldr	r3, [r5, #0]
 80037c6:	b103      	cbz	r3, 80037ca <_write_r+0x1e>
 80037c8:	6023      	str	r3, [r4, #0]
 80037ca:	bd38      	pop	{r3, r4, r5, pc}
 80037cc:	20003ee4 	.word	0x20003ee4

080037d0 <__swsetup_r>:
 80037d0:	4b32      	ldr	r3, [pc, #200]	; (800389c <__swsetup_r+0xcc>)
 80037d2:	b570      	push	{r4, r5, r6, lr}
 80037d4:	681d      	ldr	r5, [r3, #0]
 80037d6:	4606      	mov	r6, r0
 80037d8:	460c      	mov	r4, r1
 80037da:	b125      	cbz	r5, 80037e6 <__swsetup_r+0x16>
 80037dc:	69ab      	ldr	r3, [r5, #24]
 80037de:	b913      	cbnz	r3, 80037e6 <__swsetup_r+0x16>
 80037e0:	4628      	mov	r0, r5
 80037e2:	f7ff fb55 	bl	8002e90 <__sinit>
 80037e6:	4b2e      	ldr	r3, [pc, #184]	; (80038a0 <__swsetup_r+0xd0>)
 80037e8:	429c      	cmp	r4, r3
 80037ea:	d10f      	bne.n	800380c <__swsetup_r+0x3c>
 80037ec:	686c      	ldr	r4, [r5, #4]
 80037ee:	89a3      	ldrh	r3, [r4, #12]
 80037f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80037f4:	0719      	lsls	r1, r3, #28
 80037f6:	d42c      	bmi.n	8003852 <__swsetup_r+0x82>
 80037f8:	06dd      	lsls	r5, r3, #27
 80037fa:	d411      	bmi.n	8003820 <__swsetup_r+0x50>
 80037fc:	2309      	movs	r3, #9
 80037fe:	6033      	str	r3, [r6, #0]
 8003800:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003804:	81a3      	strh	r3, [r4, #12]
 8003806:	f04f 30ff 	mov.w	r0, #4294967295
 800380a:	e03e      	b.n	800388a <__swsetup_r+0xba>
 800380c:	4b25      	ldr	r3, [pc, #148]	; (80038a4 <__swsetup_r+0xd4>)
 800380e:	429c      	cmp	r4, r3
 8003810:	d101      	bne.n	8003816 <__swsetup_r+0x46>
 8003812:	68ac      	ldr	r4, [r5, #8]
 8003814:	e7eb      	b.n	80037ee <__swsetup_r+0x1e>
 8003816:	4b24      	ldr	r3, [pc, #144]	; (80038a8 <__swsetup_r+0xd8>)
 8003818:	429c      	cmp	r4, r3
 800381a:	bf08      	it	eq
 800381c:	68ec      	ldreq	r4, [r5, #12]
 800381e:	e7e6      	b.n	80037ee <__swsetup_r+0x1e>
 8003820:	0758      	lsls	r0, r3, #29
 8003822:	d512      	bpl.n	800384a <__swsetup_r+0x7a>
 8003824:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003826:	b141      	cbz	r1, 800383a <__swsetup_r+0x6a>
 8003828:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800382c:	4299      	cmp	r1, r3
 800382e:	d002      	beq.n	8003836 <__swsetup_r+0x66>
 8003830:	4630      	mov	r0, r6
 8003832:	f000 f98f 	bl	8003b54 <_free_r>
 8003836:	2300      	movs	r3, #0
 8003838:	6363      	str	r3, [r4, #52]	; 0x34
 800383a:	89a3      	ldrh	r3, [r4, #12]
 800383c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003840:	81a3      	strh	r3, [r4, #12]
 8003842:	2300      	movs	r3, #0
 8003844:	6063      	str	r3, [r4, #4]
 8003846:	6923      	ldr	r3, [r4, #16]
 8003848:	6023      	str	r3, [r4, #0]
 800384a:	89a3      	ldrh	r3, [r4, #12]
 800384c:	f043 0308 	orr.w	r3, r3, #8
 8003850:	81a3      	strh	r3, [r4, #12]
 8003852:	6923      	ldr	r3, [r4, #16]
 8003854:	b94b      	cbnz	r3, 800386a <__swsetup_r+0x9a>
 8003856:	89a3      	ldrh	r3, [r4, #12]
 8003858:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800385c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003860:	d003      	beq.n	800386a <__swsetup_r+0x9a>
 8003862:	4621      	mov	r1, r4
 8003864:	4630      	mov	r0, r6
 8003866:	f000 f929 	bl	8003abc <__smakebuf_r>
 800386a:	89a0      	ldrh	r0, [r4, #12]
 800386c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003870:	f010 0301 	ands.w	r3, r0, #1
 8003874:	d00a      	beq.n	800388c <__swsetup_r+0xbc>
 8003876:	2300      	movs	r3, #0
 8003878:	60a3      	str	r3, [r4, #8]
 800387a:	6963      	ldr	r3, [r4, #20]
 800387c:	425b      	negs	r3, r3
 800387e:	61a3      	str	r3, [r4, #24]
 8003880:	6923      	ldr	r3, [r4, #16]
 8003882:	b943      	cbnz	r3, 8003896 <__swsetup_r+0xc6>
 8003884:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003888:	d1ba      	bne.n	8003800 <__swsetup_r+0x30>
 800388a:	bd70      	pop	{r4, r5, r6, pc}
 800388c:	0781      	lsls	r1, r0, #30
 800388e:	bf58      	it	pl
 8003890:	6963      	ldrpl	r3, [r4, #20]
 8003892:	60a3      	str	r3, [r4, #8]
 8003894:	e7f4      	b.n	8003880 <__swsetup_r+0xb0>
 8003896:	2000      	movs	r0, #0
 8003898:	e7f7      	b.n	800388a <__swsetup_r+0xba>
 800389a:	bf00      	nop
 800389c:	20000014 	.word	0x20000014
 80038a0:	08003cd4 	.word	0x08003cd4
 80038a4:	08003cf4 	.word	0x08003cf4
 80038a8:	08003cb4 	.word	0x08003cb4

080038ac <_close_r>:
 80038ac:	b538      	push	{r3, r4, r5, lr}
 80038ae:	4d06      	ldr	r5, [pc, #24]	; (80038c8 <_close_r+0x1c>)
 80038b0:	2300      	movs	r3, #0
 80038b2:	4604      	mov	r4, r0
 80038b4:	4608      	mov	r0, r1
 80038b6:	602b      	str	r3, [r5, #0]
 80038b8:	f7fd f95f 	bl	8000b7a <_close>
 80038bc:	1c43      	adds	r3, r0, #1
 80038be:	d102      	bne.n	80038c6 <_close_r+0x1a>
 80038c0:	682b      	ldr	r3, [r5, #0]
 80038c2:	b103      	cbz	r3, 80038c6 <_close_r+0x1a>
 80038c4:	6023      	str	r3, [r4, #0]
 80038c6:	bd38      	pop	{r3, r4, r5, pc}
 80038c8:	20003ee4 	.word	0x20003ee4

080038cc <__sflush_r>:
 80038cc:	898a      	ldrh	r2, [r1, #12]
 80038ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038d2:	4605      	mov	r5, r0
 80038d4:	0710      	lsls	r0, r2, #28
 80038d6:	460c      	mov	r4, r1
 80038d8:	d458      	bmi.n	800398c <__sflush_r+0xc0>
 80038da:	684b      	ldr	r3, [r1, #4]
 80038dc:	2b00      	cmp	r3, #0
 80038de:	dc05      	bgt.n	80038ec <__sflush_r+0x20>
 80038e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	dc02      	bgt.n	80038ec <__sflush_r+0x20>
 80038e6:	2000      	movs	r0, #0
 80038e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80038ee:	2e00      	cmp	r6, #0
 80038f0:	d0f9      	beq.n	80038e6 <__sflush_r+0x1a>
 80038f2:	2300      	movs	r3, #0
 80038f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80038f8:	682f      	ldr	r7, [r5, #0]
 80038fa:	602b      	str	r3, [r5, #0]
 80038fc:	d032      	beq.n	8003964 <__sflush_r+0x98>
 80038fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003900:	89a3      	ldrh	r3, [r4, #12]
 8003902:	075a      	lsls	r2, r3, #29
 8003904:	d505      	bpl.n	8003912 <__sflush_r+0x46>
 8003906:	6863      	ldr	r3, [r4, #4]
 8003908:	1ac0      	subs	r0, r0, r3
 800390a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800390c:	b10b      	cbz	r3, 8003912 <__sflush_r+0x46>
 800390e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003910:	1ac0      	subs	r0, r0, r3
 8003912:	2300      	movs	r3, #0
 8003914:	4602      	mov	r2, r0
 8003916:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003918:	6a21      	ldr	r1, [r4, #32]
 800391a:	4628      	mov	r0, r5
 800391c:	47b0      	blx	r6
 800391e:	1c43      	adds	r3, r0, #1
 8003920:	89a3      	ldrh	r3, [r4, #12]
 8003922:	d106      	bne.n	8003932 <__sflush_r+0x66>
 8003924:	6829      	ldr	r1, [r5, #0]
 8003926:	291d      	cmp	r1, #29
 8003928:	d82c      	bhi.n	8003984 <__sflush_r+0xb8>
 800392a:	4a2a      	ldr	r2, [pc, #168]	; (80039d4 <__sflush_r+0x108>)
 800392c:	40ca      	lsrs	r2, r1
 800392e:	07d6      	lsls	r6, r2, #31
 8003930:	d528      	bpl.n	8003984 <__sflush_r+0xb8>
 8003932:	2200      	movs	r2, #0
 8003934:	6062      	str	r2, [r4, #4]
 8003936:	04d9      	lsls	r1, r3, #19
 8003938:	6922      	ldr	r2, [r4, #16]
 800393a:	6022      	str	r2, [r4, #0]
 800393c:	d504      	bpl.n	8003948 <__sflush_r+0x7c>
 800393e:	1c42      	adds	r2, r0, #1
 8003940:	d101      	bne.n	8003946 <__sflush_r+0x7a>
 8003942:	682b      	ldr	r3, [r5, #0]
 8003944:	b903      	cbnz	r3, 8003948 <__sflush_r+0x7c>
 8003946:	6560      	str	r0, [r4, #84]	; 0x54
 8003948:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800394a:	602f      	str	r7, [r5, #0]
 800394c:	2900      	cmp	r1, #0
 800394e:	d0ca      	beq.n	80038e6 <__sflush_r+0x1a>
 8003950:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003954:	4299      	cmp	r1, r3
 8003956:	d002      	beq.n	800395e <__sflush_r+0x92>
 8003958:	4628      	mov	r0, r5
 800395a:	f000 f8fb 	bl	8003b54 <_free_r>
 800395e:	2000      	movs	r0, #0
 8003960:	6360      	str	r0, [r4, #52]	; 0x34
 8003962:	e7c1      	b.n	80038e8 <__sflush_r+0x1c>
 8003964:	6a21      	ldr	r1, [r4, #32]
 8003966:	2301      	movs	r3, #1
 8003968:	4628      	mov	r0, r5
 800396a:	47b0      	blx	r6
 800396c:	1c41      	adds	r1, r0, #1
 800396e:	d1c7      	bne.n	8003900 <__sflush_r+0x34>
 8003970:	682b      	ldr	r3, [r5, #0]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0c4      	beq.n	8003900 <__sflush_r+0x34>
 8003976:	2b1d      	cmp	r3, #29
 8003978:	d001      	beq.n	800397e <__sflush_r+0xb2>
 800397a:	2b16      	cmp	r3, #22
 800397c:	d101      	bne.n	8003982 <__sflush_r+0xb6>
 800397e:	602f      	str	r7, [r5, #0]
 8003980:	e7b1      	b.n	80038e6 <__sflush_r+0x1a>
 8003982:	89a3      	ldrh	r3, [r4, #12]
 8003984:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003988:	81a3      	strh	r3, [r4, #12]
 800398a:	e7ad      	b.n	80038e8 <__sflush_r+0x1c>
 800398c:	690f      	ldr	r7, [r1, #16]
 800398e:	2f00      	cmp	r7, #0
 8003990:	d0a9      	beq.n	80038e6 <__sflush_r+0x1a>
 8003992:	0793      	lsls	r3, r2, #30
 8003994:	680e      	ldr	r6, [r1, #0]
 8003996:	bf08      	it	eq
 8003998:	694b      	ldreq	r3, [r1, #20]
 800399a:	600f      	str	r7, [r1, #0]
 800399c:	bf18      	it	ne
 800399e:	2300      	movne	r3, #0
 80039a0:	eba6 0807 	sub.w	r8, r6, r7
 80039a4:	608b      	str	r3, [r1, #8]
 80039a6:	f1b8 0f00 	cmp.w	r8, #0
 80039aa:	dd9c      	ble.n	80038e6 <__sflush_r+0x1a>
 80039ac:	6a21      	ldr	r1, [r4, #32]
 80039ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80039b0:	4643      	mov	r3, r8
 80039b2:	463a      	mov	r2, r7
 80039b4:	4628      	mov	r0, r5
 80039b6:	47b0      	blx	r6
 80039b8:	2800      	cmp	r0, #0
 80039ba:	dc06      	bgt.n	80039ca <__sflush_r+0xfe>
 80039bc:	89a3      	ldrh	r3, [r4, #12]
 80039be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039c2:	81a3      	strh	r3, [r4, #12]
 80039c4:	f04f 30ff 	mov.w	r0, #4294967295
 80039c8:	e78e      	b.n	80038e8 <__sflush_r+0x1c>
 80039ca:	4407      	add	r7, r0
 80039cc:	eba8 0800 	sub.w	r8, r8, r0
 80039d0:	e7e9      	b.n	80039a6 <__sflush_r+0xda>
 80039d2:	bf00      	nop
 80039d4:	20400001 	.word	0x20400001

080039d8 <_fflush_r>:
 80039d8:	b538      	push	{r3, r4, r5, lr}
 80039da:	690b      	ldr	r3, [r1, #16]
 80039dc:	4605      	mov	r5, r0
 80039de:	460c      	mov	r4, r1
 80039e0:	b913      	cbnz	r3, 80039e8 <_fflush_r+0x10>
 80039e2:	2500      	movs	r5, #0
 80039e4:	4628      	mov	r0, r5
 80039e6:	bd38      	pop	{r3, r4, r5, pc}
 80039e8:	b118      	cbz	r0, 80039f2 <_fflush_r+0x1a>
 80039ea:	6983      	ldr	r3, [r0, #24]
 80039ec:	b90b      	cbnz	r3, 80039f2 <_fflush_r+0x1a>
 80039ee:	f7ff fa4f 	bl	8002e90 <__sinit>
 80039f2:	4b14      	ldr	r3, [pc, #80]	; (8003a44 <_fflush_r+0x6c>)
 80039f4:	429c      	cmp	r4, r3
 80039f6:	d11b      	bne.n	8003a30 <_fflush_r+0x58>
 80039f8:	686c      	ldr	r4, [r5, #4]
 80039fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d0ef      	beq.n	80039e2 <_fflush_r+0xa>
 8003a02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a04:	07d0      	lsls	r0, r2, #31
 8003a06:	d404      	bmi.n	8003a12 <_fflush_r+0x3a>
 8003a08:	0599      	lsls	r1, r3, #22
 8003a0a:	d402      	bmi.n	8003a12 <_fflush_r+0x3a>
 8003a0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a0e:	f7ff fadd 	bl	8002fcc <__retarget_lock_acquire_recursive>
 8003a12:	4628      	mov	r0, r5
 8003a14:	4621      	mov	r1, r4
 8003a16:	f7ff ff59 	bl	80038cc <__sflush_r>
 8003a1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a1c:	07da      	lsls	r2, r3, #31
 8003a1e:	4605      	mov	r5, r0
 8003a20:	d4e0      	bmi.n	80039e4 <_fflush_r+0xc>
 8003a22:	89a3      	ldrh	r3, [r4, #12]
 8003a24:	059b      	lsls	r3, r3, #22
 8003a26:	d4dd      	bmi.n	80039e4 <_fflush_r+0xc>
 8003a28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a2a:	f7ff fad0 	bl	8002fce <__retarget_lock_release_recursive>
 8003a2e:	e7d9      	b.n	80039e4 <_fflush_r+0xc>
 8003a30:	4b05      	ldr	r3, [pc, #20]	; (8003a48 <_fflush_r+0x70>)
 8003a32:	429c      	cmp	r4, r3
 8003a34:	d101      	bne.n	8003a3a <_fflush_r+0x62>
 8003a36:	68ac      	ldr	r4, [r5, #8]
 8003a38:	e7df      	b.n	80039fa <_fflush_r+0x22>
 8003a3a:	4b04      	ldr	r3, [pc, #16]	; (8003a4c <_fflush_r+0x74>)
 8003a3c:	429c      	cmp	r4, r3
 8003a3e:	bf08      	it	eq
 8003a40:	68ec      	ldreq	r4, [r5, #12]
 8003a42:	e7da      	b.n	80039fa <_fflush_r+0x22>
 8003a44:	08003cd4 	.word	0x08003cd4
 8003a48:	08003cf4 	.word	0x08003cf4
 8003a4c:	08003cb4 	.word	0x08003cb4

08003a50 <_lseek_r>:
 8003a50:	b538      	push	{r3, r4, r5, lr}
 8003a52:	4d07      	ldr	r5, [pc, #28]	; (8003a70 <_lseek_r+0x20>)
 8003a54:	4604      	mov	r4, r0
 8003a56:	4608      	mov	r0, r1
 8003a58:	4611      	mov	r1, r2
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	602a      	str	r2, [r5, #0]
 8003a5e:	461a      	mov	r2, r3
 8003a60:	f7fd f8b2 	bl	8000bc8 <_lseek>
 8003a64:	1c43      	adds	r3, r0, #1
 8003a66:	d102      	bne.n	8003a6e <_lseek_r+0x1e>
 8003a68:	682b      	ldr	r3, [r5, #0]
 8003a6a:	b103      	cbz	r3, 8003a6e <_lseek_r+0x1e>
 8003a6c:	6023      	str	r3, [r4, #0]
 8003a6e:	bd38      	pop	{r3, r4, r5, pc}
 8003a70:	20003ee4 	.word	0x20003ee4

08003a74 <__swhatbuf_r>:
 8003a74:	b570      	push	{r4, r5, r6, lr}
 8003a76:	460e      	mov	r6, r1
 8003a78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a7c:	2900      	cmp	r1, #0
 8003a7e:	b096      	sub	sp, #88	; 0x58
 8003a80:	4614      	mov	r4, r2
 8003a82:	461d      	mov	r5, r3
 8003a84:	da07      	bge.n	8003a96 <__swhatbuf_r+0x22>
 8003a86:	2300      	movs	r3, #0
 8003a88:	602b      	str	r3, [r5, #0]
 8003a8a:	89b3      	ldrh	r3, [r6, #12]
 8003a8c:	061a      	lsls	r2, r3, #24
 8003a8e:	d410      	bmi.n	8003ab2 <__swhatbuf_r+0x3e>
 8003a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a94:	e00e      	b.n	8003ab4 <__swhatbuf_r+0x40>
 8003a96:	466a      	mov	r2, sp
 8003a98:	f000 f8be 	bl	8003c18 <_fstat_r>
 8003a9c:	2800      	cmp	r0, #0
 8003a9e:	dbf2      	blt.n	8003a86 <__swhatbuf_r+0x12>
 8003aa0:	9a01      	ldr	r2, [sp, #4]
 8003aa2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003aa6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003aaa:	425a      	negs	r2, r3
 8003aac:	415a      	adcs	r2, r3
 8003aae:	602a      	str	r2, [r5, #0]
 8003ab0:	e7ee      	b.n	8003a90 <__swhatbuf_r+0x1c>
 8003ab2:	2340      	movs	r3, #64	; 0x40
 8003ab4:	2000      	movs	r0, #0
 8003ab6:	6023      	str	r3, [r4, #0]
 8003ab8:	b016      	add	sp, #88	; 0x58
 8003aba:	bd70      	pop	{r4, r5, r6, pc}

08003abc <__smakebuf_r>:
 8003abc:	898b      	ldrh	r3, [r1, #12]
 8003abe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003ac0:	079d      	lsls	r5, r3, #30
 8003ac2:	4606      	mov	r6, r0
 8003ac4:	460c      	mov	r4, r1
 8003ac6:	d507      	bpl.n	8003ad8 <__smakebuf_r+0x1c>
 8003ac8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003acc:	6023      	str	r3, [r4, #0]
 8003ace:	6123      	str	r3, [r4, #16]
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	6163      	str	r3, [r4, #20]
 8003ad4:	b002      	add	sp, #8
 8003ad6:	bd70      	pop	{r4, r5, r6, pc}
 8003ad8:	ab01      	add	r3, sp, #4
 8003ada:	466a      	mov	r2, sp
 8003adc:	f7ff ffca 	bl	8003a74 <__swhatbuf_r>
 8003ae0:	9900      	ldr	r1, [sp, #0]
 8003ae2:	4605      	mov	r5, r0
 8003ae4:	4630      	mov	r0, r6
 8003ae6:	f7ff fa73 	bl	8002fd0 <_malloc_r>
 8003aea:	b948      	cbnz	r0, 8003b00 <__smakebuf_r+0x44>
 8003aec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003af0:	059a      	lsls	r2, r3, #22
 8003af2:	d4ef      	bmi.n	8003ad4 <__smakebuf_r+0x18>
 8003af4:	f023 0303 	bic.w	r3, r3, #3
 8003af8:	f043 0302 	orr.w	r3, r3, #2
 8003afc:	81a3      	strh	r3, [r4, #12]
 8003afe:	e7e3      	b.n	8003ac8 <__smakebuf_r+0xc>
 8003b00:	4b0d      	ldr	r3, [pc, #52]	; (8003b38 <__smakebuf_r+0x7c>)
 8003b02:	62b3      	str	r3, [r6, #40]	; 0x28
 8003b04:	89a3      	ldrh	r3, [r4, #12]
 8003b06:	6020      	str	r0, [r4, #0]
 8003b08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b0c:	81a3      	strh	r3, [r4, #12]
 8003b0e:	9b00      	ldr	r3, [sp, #0]
 8003b10:	6163      	str	r3, [r4, #20]
 8003b12:	9b01      	ldr	r3, [sp, #4]
 8003b14:	6120      	str	r0, [r4, #16]
 8003b16:	b15b      	cbz	r3, 8003b30 <__smakebuf_r+0x74>
 8003b18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b1c:	4630      	mov	r0, r6
 8003b1e:	f000 f88d 	bl	8003c3c <_isatty_r>
 8003b22:	b128      	cbz	r0, 8003b30 <__smakebuf_r+0x74>
 8003b24:	89a3      	ldrh	r3, [r4, #12]
 8003b26:	f023 0303 	bic.w	r3, r3, #3
 8003b2a:	f043 0301 	orr.w	r3, r3, #1
 8003b2e:	81a3      	strh	r3, [r4, #12]
 8003b30:	89a0      	ldrh	r0, [r4, #12]
 8003b32:	4305      	orrs	r5, r0
 8003b34:	81a5      	strh	r5, [r4, #12]
 8003b36:	e7cd      	b.n	8003ad4 <__smakebuf_r+0x18>
 8003b38:	08002e29 	.word	0x08002e29

08003b3c <__malloc_lock>:
 8003b3c:	4801      	ldr	r0, [pc, #4]	; (8003b44 <__malloc_lock+0x8>)
 8003b3e:	f7ff ba45 	b.w	8002fcc <__retarget_lock_acquire_recursive>
 8003b42:	bf00      	nop
 8003b44:	20003edc 	.word	0x20003edc

08003b48 <__malloc_unlock>:
 8003b48:	4801      	ldr	r0, [pc, #4]	; (8003b50 <__malloc_unlock+0x8>)
 8003b4a:	f7ff ba40 	b.w	8002fce <__retarget_lock_release_recursive>
 8003b4e:	bf00      	nop
 8003b50:	20003edc 	.word	0x20003edc

08003b54 <_free_r>:
 8003b54:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b56:	2900      	cmp	r1, #0
 8003b58:	d048      	beq.n	8003bec <_free_r+0x98>
 8003b5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b5e:	9001      	str	r0, [sp, #4]
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	f1a1 0404 	sub.w	r4, r1, #4
 8003b66:	bfb8      	it	lt
 8003b68:	18e4      	addlt	r4, r4, r3
 8003b6a:	f7ff ffe7 	bl	8003b3c <__malloc_lock>
 8003b6e:	4a20      	ldr	r2, [pc, #128]	; (8003bf0 <_free_r+0x9c>)
 8003b70:	9801      	ldr	r0, [sp, #4]
 8003b72:	6813      	ldr	r3, [r2, #0]
 8003b74:	4615      	mov	r5, r2
 8003b76:	b933      	cbnz	r3, 8003b86 <_free_r+0x32>
 8003b78:	6063      	str	r3, [r4, #4]
 8003b7a:	6014      	str	r4, [r2, #0]
 8003b7c:	b003      	add	sp, #12
 8003b7e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b82:	f7ff bfe1 	b.w	8003b48 <__malloc_unlock>
 8003b86:	42a3      	cmp	r3, r4
 8003b88:	d90b      	bls.n	8003ba2 <_free_r+0x4e>
 8003b8a:	6821      	ldr	r1, [r4, #0]
 8003b8c:	1862      	adds	r2, r4, r1
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	bf04      	itt	eq
 8003b92:	681a      	ldreq	r2, [r3, #0]
 8003b94:	685b      	ldreq	r3, [r3, #4]
 8003b96:	6063      	str	r3, [r4, #4]
 8003b98:	bf04      	itt	eq
 8003b9a:	1852      	addeq	r2, r2, r1
 8003b9c:	6022      	streq	r2, [r4, #0]
 8003b9e:	602c      	str	r4, [r5, #0]
 8003ba0:	e7ec      	b.n	8003b7c <_free_r+0x28>
 8003ba2:	461a      	mov	r2, r3
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	b10b      	cbz	r3, 8003bac <_free_r+0x58>
 8003ba8:	42a3      	cmp	r3, r4
 8003baa:	d9fa      	bls.n	8003ba2 <_free_r+0x4e>
 8003bac:	6811      	ldr	r1, [r2, #0]
 8003bae:	1855      	adds	r5, r2, r1
 8003bb0:	42a5      	cmp	r5, r4
 8003bb2:	d10b      	bne.n	8003bcc <_free_r+0x78>
 8003bb4:	6824      	ldr	r4, [r4, #0]
 8003bb6:	4421      	add	r1, r4
 8003bb8:	1854      	adds	r4, r2, r1
 8003bba:	42a3      	cmp	r3, r4
 8003bbc:	6011      	str	r1, [r2, #0]
 8003bbe:	d1dd      	bne.n	8003b7c <_free_r+0x28>
 8003bc0:	681c      	ldr	r4, [r3, #0]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	6053      	str	r3, [r2, #4]
 8003bc6:	4421      	add	r1, r4
 8003bc8:	6011      	str	r1, [r2, #0]
 8003bca:	e7d7      	b.n	8003b7c <_free_r+0x28>
 8003bcc:	d902      	bls.n	8003bd4 <_free_r+0x80>
 8003bce:	230c      	movs	r3, #12
 8003bd0:	6003      	str	r3, [r0, #0]
 8003bd2:	e7d3      	b.n	8003b7c <_free_r+0x28>
 8003bd4:	6825      	ldr	r5, [r4, #0]
 8003bd6:	1961      	adds	r1, r4, r5
 8003bd8:	428b      	cmp	r3, r1
 8003bda:	bf04      	itt	eq
 8003bdc:	6819      	ldreq	r1, [r3, #0]
 8003bde:	685b      	ldreq	r3, [r3, #4]
 8003be0:	6063      	str	r3, [r4, #4]
 8003be2:	bf04      	itt	eq
 8003be4:	1949      	addeq	r1, r1, r5
 8003be6:	6021      	streq	r1, [r4, #0]
 8003be8:	6054      	str	r4, [r2, #4]
 8003bea:	e7c7      	b.n	8003b7c <_free_r+0x28>
 8003bec:	b003      	add	sp, #12
 8003bee:	bd30      	pop	{r4, r5, pc}
 8003bf0:	200000bc 	.word	0x200000bc

08003bf4 <_read_r>:
 8003bf4:	b538      	push	{r3, r4, r5, lr}
 8003bf6:	4d07      	ldr	r5, [pc, #28]	; (8003c14 <_read_r+0x20>)
 8003bf8:	4604      	mov	r4, r0
 8003bfa:	4608      	mov	r0, r1
 8003bfc:	4611      	mov	r1, r2
 8003bfe:	2200      	movs	r2, #0
 8003c00:	602a      	str	r2, [r5, #0]
 8003c02:	461a      	mov	r2, r3
 8003c04:	f7fc ff80 	bl	8000b08 <_read>
 8003c08:	1c43      	adds	r3, r0, #1
 8003c0a:	d102      	bne.n	8003c12 <_read_r+0x1e>
 8003c0c:	682b      	ldr	r3, [r5, #0]
 8003c0e:	b103      	cbz	r3, 8003c12 <_read_r+0x1e>
 8003c10:	6023      	str	r3, [r4, #0]
 8003c12:	bd38      	pop	{r3, r4, r5, pc}
 8003c14:	20003ee4 	.word	0x20003ee4

08003c18 <_fstat_r>:
 8003c18:	b538      	push	{r3, r4, r5, lr}
 8003c1a:	4d07      	ldr	r5, [pc, #28]	; (8003c38 <_fstat_r+0x20>)
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	4604      	mov	r4, r0
 8003c20:	4608      	mov	r0, r1
 8003c22:	4611      	mov	r1, r2
 8003c24:	602b      	str	r3, [r5, #0]
 8003c26:	f7fc ffb4 	bl	8000b92 <_fstat>
 8003c2a:	1c43      	adds	r3, r0, #1
 8003c2c:	d102      	bne.n	8003c34 <_fstat_r+0x1c>
 8003c2e:	682b      	ldr	r3, [r5, #0]
 8003c30:	b103      	cbz	r3, 8003c34 <_fstat_r+0x1c>
 8003c32:	6023      	str	r3, [r4, #0]
 8003c34:	bd38      	pop	{r3, r4, r5, pc}
 8003c36:	bf00      	nop
 8003c38:	20003ee4 	.word	0x20003ee4

08003c3c <_isatty_r>:
 8003c3c:	b538      	push	{r3, r4, r5, lr}
 8003c3e:	4d06      	ldr	r5, [pc, #24]	; (8003c58 <_isatty_r+0x1c>)
 8003c40:	2300      	movs	r3, #0
 8003c42:	4604      	mov	r4, r0
 8003c44:	4608      	mov	r0, r1
 8003c46:	602b      	str	r3, [r5, #0]
 8003c48:	f7fc ffb3 	bl	8000bb2 <_isatty>
 8003c4c:	1c43      	adds	r3, r0, #1
 8003c4e:	d102      	bne.n	8003c56 <_isatty_r+0x1a>
 8003c50:	682b      	ldr	r3, [r5, #0]
 8003c52:	b103      	cbz	r3, 8003c56 <_isatty_r+0x1a>
 8003c54:	6023      	str	r3, [r4, #0]
 8003c56:	bd38      	pop	{r3, r4, r5, pc}
 8003c58:	20003ee4 	.word	0x20003ee4

08003c5c <_init>:
 8003c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c5e:	bf00      	nop
 8003c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c62:	bc08      	pop	{r3}
 8003c64:	469e      	mov	lr, r3
 8003c66:	4770      	bx	lr

08003c68 <_fini>:
 8003c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6a:	bf00      	nop
 8003c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c6e:	bc08      	pop	{r3}
 8003c70:	469e      	mov	lr, r3
 8003c72:	4770      	bx	lr
