{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650194370978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650194370983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 16:49:30 2022 " "Processing started: Sun Apr 17 16:49:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650194370983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194370983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off again -c again " "Command: quartus_map --read_settings_files=on --write_settings_files=off again -c again" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194370983 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650194371343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650194371343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_cw_updated.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_cw_updated.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-BHV " "Found design unit 1: fsm-BHV" {  } { { "FSM_CW_updated.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/FSM_CW_updated.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381162 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "FSM_CW_updated.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/FSM_CW_updated.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T4-simple " "Found design unit 1: T4-simple" {  } { { "T4.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381162 ""} { "Info" "ISGN_ENTITY_NAME" "1 T4 " "Found entity 1: T4" {  } { { "T4.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T4.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T3-simple " "Found design unit 1: T3-simple" {  } { { "T3.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381272 ""} { "Info" "ISGN_ENTITY_NAME" "1 T3 " "Found entity 1: T3" {  } { { "T3.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T2-simple " "Found design unit 1: T2-simple" {  } { { "T2.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381288 ""} { "Info" "ISGN_ENTITY_NAME" "1 T2 " "Found entity 1: T2" {  } { { "T2.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T1-simple " "Found design unit 1: T1-simple" {  } { { "T.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381303 ""} { "Info" "ISGN_ENTITY_NAME" "1 T1 " "Found entity 1: T1" {  } { { "T.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extended_9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extended_9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_9_16-basic " "Found design unit 1: sign_extend_9_16-basic" {  } { { "sign_extended_9_16.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/sign_extended_9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381310 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_9_16 " "Found entity 1: sign_extend_9_16" {  } { { "sign_extended_9_16.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/sign_extended_9_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extended_6_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extended_6_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend_6_16-basic " "Found design unit 1: sign_extend_6_16-basic" {  } { { "sign_extended_6_16.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/sign_extended_6_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381310 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_6_16 " "Found entity 1: sign_extend_6_16" {  } { { "sign_extended_6_16.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/sign_extended_6_16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_7left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_7left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_7left-simple " "Found design unit 1: shifter_7left-simple" {  } { { "shifter_7left.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/shifter_7left.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_7left " "Found entity 1: shifter_7left" {  } { { "shifter_7left.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/shifter_7left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_1right.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_1right.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1right-simple " "Found design unit 1: shifter_1right-simple" {  } { { "shifter_1right.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/shifter_1right.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1right " "Found entity 1: shifter_1right" {  } { { "shifter_1right.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/shifter_1right.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_1left.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_1left.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_1left-simple " "Found design unit 1: shifter_1left-simple" {  } { { "shifter_1left.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/shifter_1left.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_1left " "Found entity 1: shifter_1left" {  } { { "shifter_1left.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/shifter_1left.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-behave " "Found design unit 1: ROM-behave" {  } { { "ROM.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-simple " "Found design unit 1: reg_file-simple" {  } { { "reg_file.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/reg_file.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/reg_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-Behavioral " "Found design unit 1: RAM-Behavioral" {  } { { "RAM.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/RAM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381347 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4X1_16bit-Struct " "Found design unit 1: mux_4X1_16bit-Struct" {  } { { "mux_4X1_16bit.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_4X1_16bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4X1_16bit " "Found entity 1: mux_4X1_16bit" {  } { { "mux_4X1_16bit.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_4X1_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1_3bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4x1_3bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4X1_3bit-Struct " "Found design unit 1: mux_4X1_3bit-Struct" {  } { { "mux_4X1_3bit.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_4X1_3bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4X1_3bit " "Found entity 1: mux_4X1_3bit" {  } { { "mux_4X1_3bit.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_4X1_3bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_16bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_16bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2X1_16bit-sinmple " "Found design unit 1: mux_2X1_16bit-sinmple" {  } { { "mux_2X1_16bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_16bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381363 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2X1_16bit " "Found entity 1: mux_2X1_16bit" {  } { { "mux_2X1_16bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_16bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2X1_8bit-simple " "Found design unit 1: mux_2X1_8bit-simple" {  } { { "mux_2X1_8bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_8bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2X1_8bit " "Found entity 1: mux_2X1_8bit" {  } { { "mux_2X1_8bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_8bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-struct " "Found design unit 1: IR-struct" {  } { { "IR.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/IR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/IR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 INC-simple " "Found design unit 1: INC-simple" {  } { { "INC.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/INC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""} { "Info" "ISGN_ENTITY_NAME" "1 INC " "Found entity 1: INC" {  } { { "INC.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/INC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-Struct " "Found design unit 1: fulladder-Struct" {  } { { "fulladder.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/fulladder.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-struct " "Found design unit 1: datapath-struct" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381394 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 B-simple " "Found design unit 1: B-simple" {  } { { "B.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381394 ""} { "Info" "ISGN_ENTITY_NAME" "1 B " "Found entity 1: B" {  } { { "B.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/B.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_beh-a1 " "Found design unit 1: alu_beh-a1" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_beh " "Found entity 1: alu_beh" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-simple " "Found design unit 1: main-simple" {  } { { "main.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/main.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381573 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/main.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test_vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test_final-test " "Found design unit 1: test_final-test" {  } { { "test_vhdl.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/test_vhdl.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381573 ""} { "Info" "ISGN_ENTITY_NAME" "1 test_final " "Found entity 1: test_final" {  } { { "test_vhdl.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/test_vhdl.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650194381573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381573 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650194381650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:fsm_1 " "Elaborating entity \"fsm\" for hierarchy \"fsm:fsm_1\"" {  } { { "main.vhd" "fsm_1" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/main.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:datapath1 " "Elaborating entity \"datapath\" for hierarchy \"datapath:datapath1\"" {  } { { "main.vhd" "datapath1" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/main.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381674 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650194381674 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cnd datapath.vhd(13) " "VHDL Signal Declaration warning at datapath.vhd(13): used implicit default value for signal \"cnd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650194381674 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flags datapath.vhd(14) " "VHDL Signal Declaration warning at datapath.vhd(14): used implicit default value for signal \"flags\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650194381674 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "I7_0_out datapath.vhd(251) " "VHDL Signal Declaration warning at datapath.vhd(251): used implicit default value for signal \"I7_0_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 251 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650194381690 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a datapath.vhd(253) " "Verilog HDL or VHDL warning at datapath.vhd(253): object \"a\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650194381690 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c datapath.vhd(253) " "Verilog HDL or VHDL warning at datapath.vhd(253): object \"c\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650194381690 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d datapath.vhd(253) " "Verilog HDL or VHDL warning at datapath.vhd(253): object \"d\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650194381690 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T4out datapath.vhd(453) " "VHDL Process Statement warning at datapath.vhd(453): signal \"T4out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 453 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INCout datapath.vhd(456) " "VHDL Process Statement warning at datapath.vhd(456): signal \"INCout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 456 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INCin datapath.vhd(451) " "VHDL Process Statement warning at datapath.vhd(451): inferring latch(es) for signal or variable \"INCin\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T4in datapath.vhd(451) " "VHDL Process Statement warning at datapath.vhd(451): inferring latch(es) for signal or variable \"T4in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4in\[0\] datapath.vhd(451) " "Inferred latch for \"T4in\[0\]\" at datapath.vhd(451)" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4in\[1\] datapath.vhd(451) " "Inferred latch for \"T4in\[1\]\" at datapath.vhd(451)" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T4in\[2\] datapath.vhd(451) " "Inferred latch for \"T4in\[2\]\" at datapath.vhd(451)" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCin\[0\] datapath.vhd(451) " "Inferred latch for \"INCin\[0\]\" at datapath.vhd(451)" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCin\[1\] datapath.vhd(451) " "Inferred latch for \"INCin\[1\]\" at datapath.vhd(451)" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INCin\[2\] datapath.vhd(451) " "Inferred latch for \"INCin\[2\]\" at datapath.vhd(451)" {  } { { "datapath.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 451 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381694 "|main|datapath:datapath1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM datapath:datapath1\|ROM:INSTR_MEM " "Elaborating entity \"ROM\" for hierarchy \"datapath:datapath1\|ROM:INSTR_MEM\"" {  } { { "datapath.vhd" "INSTR_MEM" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381730 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "memory ROM.vhd(16) " "VHDL Signal Declaration warning at ROM.vhd(16): used explicit default value for signal \"memory\" because signal was never assigned a value" {  } { { "ROM.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ROM.vhd" 16 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1650194381737 "|main|datapath:datapath1|ROM:INSTR_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory ROM.vhd(23) " "VHDL Process Statement warning at ROM.vhd(23): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ROM.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ROM.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381737 "|main|datapath:datapath1|ROM:INSTR_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR datapath:datapath1\|IR:INSTR_REG " "Elaborating entity \"IR\" for hierarchy \"datapath:datapath1\|IR:INSTR_REG\"" {  } { { "datapath.vhd" "INSTR_REG" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4X1_3bit datapath:datapath1\|mux_4X1_3bit:M1 " "Elaborating entity \"mux_4X1_3bit\" for hierarchy \"datapath:datapath1\|mux_4X1_3bit:M1\"" {  } { { "datapath.vhd" "M1" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:datapath1\|reg_file:RF " "Elaborating entity \"reg_file\" for hierarchy \"datapath:datapath1\|reg_file:RF\"" {  } { { "datapath.vhd" "RF" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381754 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r reg_file.vhd(31) " "VHDL Process Statement warning at reg_file.vhd(31): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/reg_file.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381769 "|main|datapath:datapath1|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r reg_file.vhd(33) " "VHDL Process Statement warning at reg_file.vhd(33): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/reg_file.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381769 "|main|datapath:datapath1|reg_file:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk reg_file.vhd(35) " "VHDL Process Statement warning at reg_file.vhd(35): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/reg_file.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381769 "|main|datapath:datapath1|reg_file:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4X1_16bit datapath:datapath1\|mux_4X1_16bit:M4 " "Elaborating entity \"mux_4X1_16bit\" for hierarchy \"datapath:datapath1\|mux_4X1_16bit:M4\"" {  } { { "datapath.vhd" "M4" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_beh datapath:datapath1\|alu_beh:alu " "Elaborating entity \"alu_beh\" for hierarchy \"datapath:datapath1\|alu_beh:alu\"" {  } { { "datapath.vhd" "alu" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381786 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_temp ALU.vhd(68) " "VHDL Process Statement warning at ALU.vhd(68): signal \"op_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_temp ALU.vhd(73) " "VHDL Process Statement warning at ALU.vhd(73): signal \"op_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cout ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"Cout\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_temp ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): inferring latch(es) for signal or variable \"op_temp\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[0\] ALU.vhd(49) " "Inferred latch for \"op_temp\[0\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[1\] ALU.vhd(49) " "Inferred latch for \"op_temp\[1\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[2\] ALU.vhd(49) " "Inferred latch for \"op_temp\[2\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[3\] ALU.vhd(49) " "Inferred latch for \"op_temp\[3\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[4\] ALU.vhd(49) " "Inferred latch for \"op_temp\[4\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[5\] ALU.vhd(49) " "Inferred latch for \"op_temp\[5\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[6\] ALU.vhd(49) " "Inferred latch for \"op_temp\[6\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[7\] ALU.vhd(49) " "Inferred latch for \"op_temp\[7\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[8\] ALU.vhd(49) " "Inferred latch for \"op_temp\[8\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[9\] ALU.vhd(49) " "Inferred latch for \"op_temp\[9\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[10\] ALU.vhd(49) " "Inferred latch for \"op_temp\[10\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[11\] ALU.vhd(49) " "Inferred latch for \"op_temp\[11\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[12\] ALU.vhd(49) " "Inferred latch for \"op_temp\[12\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[13\] ALU.vhd(49) " "Inferred latch for \"op_temp\[13\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[14\] ALU.vhd(49) " "Inferred latch for \"op_temp\[14\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_temp\[15\] ALU.vhd(49) " "Inferred latch for \"op_temp\[15\]\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cout ALU.vhd(49) " "Inferred latch for \"Cout\" at ALU.vhd(49)" {  } { { "ALU.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/ALU.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 "|main|datapath:datapath1|alu_beh:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T1 datapath:datapath1\|T1:Temp1 " "Elaborating entity \"T1\" for hierarchy \"datapath:datapath1\|T1:Temp1\"" {  } { { "datapath.vhd" "Temp1" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381794 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk T.vhd(15) " "VHDL Process Statement warning at T.vhd(15): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381811 "|main|datapath:datapath1|T1:Temp1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s T.vhd(19) " "VHDL Process Statement warning at T.vhd(19): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381811 "|main|datapath:datapath1|T1:Temp1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T3 datapath:datapath1\|T3:Temp3 " "Elaborating entity \"T3\" for hierarchy \"datapath:datapath1\|T3:Temp3\"" {  } { { "datapath.vhd" "Temp3" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381815 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk T3.vhd(15) " "VHDL Process Statement warning at T3.vhd(15): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T3.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T3.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 "|main|datapath:datapath1|T3:Temp3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s T3.vhd(19) " "VHDL Process Statement warning at T3.vhd(19): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T3.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T3.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 "|main|datapath:datapath1|T3:Temp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X1_16bit datapath:datapath1\|mux_2X1_16bit:n3 " "Elaborating entity \"mux_2X1_16bit\" for hierarchy \"datapath:datapath1\|mux_2X1_16bit:n3\"" {  } { { "datapath.vhd" "n3" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux_2X1_16bits.vhd(22) " "VHDL Process Statement warning at mux_2X1_16bits.vhd(22): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2X1_16bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_16bits.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 "|main|datapath:datapath1|mux_2X1_16bit:n3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux_2X1_16bits.vhd(23) " "VHDL Process Statement warning at mux_2X1_16bits.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2X1_16bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_16bits.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 "|main|datapath:datapath1|mux_2X1_16bit:n3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM datapath:datapath1\|RAM:DATA_MEM " "Elaborating entity \"RAM\" for hierarchy \"datapath:datapath1\|RAM:DATA_MEM\"" {  } { { "datapath.vhd" "DATA_MEM" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T4 datapath:datapath1\|T4:Temp4 " "Elaborating entity \"T4\" for hierarchy \"datapath:datapath1\|T4:Temp4\"" {  } { { "datapath.vhd" "Temp4" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381816 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk T4.vhd(16) " "VHDL Process Statement warning at T4.vhd(16): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T4.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T4.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381831 "|main|datapath:datapath1|T4:Temp4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s T4.vhd(20) " "VHDL Process Statement warning at T4.vhd(20): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T4.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T4.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381831 "|main|datapath:datapath1|T4:Temp4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INC datapath:datapath1\|INC:incrementor " "Elaborating entity \"INC\" for hierarchy \"datapath:datapath1\|INC:incrementor\"" {  } { { "datapath.vhd" "incrementor" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381831 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s3 INC.vhd(16) " "Verilog HDL or VHDL warning at INC.vhd(16): object \"s3\" assigned a value but never read" {  } { { "INC.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/INC.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650194381836 "|main|datapath:datapath1|INC:incrementor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder datapath:datapath1\|INC:incrementor\|fulladder:F1 " "Elaborating entity \"fulladder\" for hierarchy \"datapath:datapath1\|INC:incrementor\|fulladder:F1\"" {  } { { "INC.vhd" "F1" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/INC.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T2 datapath:datapath1\|T2:Temp2 " "Elaborating entity \"T2\" for hierarchy \"datapath:datapath1\|T2:Temp2\"" {  } { { "datapath.vhd" "Temp2" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381842 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk T2.vhd(16) " "VHDL Process Statement warning at T2.vhd(16): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T2.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T2.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 "|main|datapath:datapath1|T2:Temp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s T2.vhd(20) " "VHDL Process Statement warning at T2.vhd(20): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T2.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/T2.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 "|main|datapath:datapath1|T2:Temp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1right datapath:datapath1\|shifter_1right:shiftright " "Elaborating entity \"shifter_1right\" for hierarchy \"datapath:datapath1\|shifter_1right:shiftright\"" {  } { { "datapath.vhd" "shiftright" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "B datapath:datapath1\|B:Buff " "Elaborating entity \"B\" for hierarchy \"datapath:datapath1\|B:Buff\"" {  } { { "datapath.vhd" "Buff" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk B.vhd(16) " "VHDL Process Statement warning at B.vhd(16): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "B.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/B.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 "|main|datapath:datapath1|B:Buff"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s B.vhd(20) " "VHDL Process Statement warning at B.vhd(20): signal \"s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "B.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/B.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 "|main|datapath:datapath1|B:Buff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2X1_8bit datapath:datapath1\|mux_2X1_8bit:n1 " "Elaborating entity \"mux_2X1_8bit\" for hierarchy \"datapath:datapath1\|mux_2X1_8bit:n1\"" {  } { { "datapath.vhd" "n1" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381858 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A mux_2X1_8bits.vhd(22) " "VHDL Process Statement warning at mux_2X1_8bits.vhd(22): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2X1_8bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_8bits.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381873 "|main|datapath:datapath1|mux_2X1_8bit:n1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B mux_2X1_8bits.vhd(23) " "VHDL Process Statement warning at mux_2X1_8bits.vhd(23): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_2X1_8bits.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/mux_2X1_8bits.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650194381873 "|main|datapath:datapath1|mux_2X1_8bit:n1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_6_16 datapath:datapath1\|sign_extend_6_16:SE616 " "Elaborating entity \"sign_extend_6_16\" for hierarchy \"datapath:datapath1\|sign_extend_6_16:SE616\"" {  } { { "datapath.vhd" "SE616" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend_9_16 datapath:datapath1\|sign_extend_9_16:SE919 " "Elaborating entity \"sign_extend_9_16\" for hierarchy \"datapath:datapath1\|sign_extend_9_16:SE919\"" {  } { { "datapath.vhd" "SE919" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_7left datapath:datapath1\|shifter_7left:shift_7left " "Elaborating entity \"shifter_7left\" for hierarchy \"datapath:datapath1\|shifter_7left:shift_7left\"" {  } { { "datapath.vhd" "shift_7left" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_1left datapath:datapath1\|shifter_1left:shift_1left " "Elaborating entity \"shifter_1left\" for hierarchy \"datapath:datapath1\|shifter_1left:shift_1left\"" {  } { { "datapath.vhd" "shift_1left" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/datapath.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650194381889 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650194382220 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "main.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/main.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650194382246 "|main|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "main.vhd" "" { Text "C:/Users/TEJAS AMRITKAR/Downloads/Last RISC EE309 - Copy/Project/main.vhd" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1650194382246 "|main|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1650194382246 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650194382246 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650194382246 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650194382246 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650194382349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 16:49:42 2022 " "Processing ended: Sun Apr 17 16:49:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650194382349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650194382349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650194382349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650194382349 ""}
