INPUT 3 A B C
OUTPUT 1 OUT
NAND A A nA
NAND nA C t1
NAND B C t2
NAND A B t3
NAND t1 t2 t12
NAND t12 t12 nt12
NAND nt12 t3 OUT
