############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_interface -mode ap_ctrl_none "packetFormatter_hardcode_64"
#set_directive_interface -mode ap_none "packetFormatter_hardcode_64" packetHeader0_out
#set_directive_interface -mode ap_none "packetFormatter_hardcode_64" packetHeader1_out
#set_directive_interface -mode ap_none "packetFormatter_hardcode_64" packetHeader0_out
set_directive_interface -mode ap_none "packetFormatter_hardcode_64" eth_dst
set_directive_interface -mode ap_none "packetFormatter_hardcode_64" eth_src
set_directive_interface -mode axis "packetFormatter_hardcode_64" packetOut
set_directive_interface -mode axis "packetFormatter_hardcode_64" packetIn
