Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 21 15:07:29 2019
| Host         : DESKTOP-K5MQGMC running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'design_1_zycap_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of design_1_zycap_0_0 (user.shs:user:zycap:1.0) from (Rev. 2) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'design_1_zycap_0_0'. These changes may impact your design.


-Upgrade has added port 'Lcl_M_AXIS_MM2S_TDATA'

-Upgrade has added port 'Lcl_M_AXIS_MM2S_TLAST'

-Upgrade has added port 'Lcl_M_AXIS_MM2S_TREADY'

-Upgrade has added port 'Lcl_M_AXIS_MM2S_TVALID'

-Upgrade has added port 'useLcl'


