Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 2b9651b5b7674b22a95be4c74bdeafab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot test_3_tb_behav xil_defaultlib.test_3_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.pkg
Compiling architecture rtl of entity xil_defaultlib.PM [pm_default]
Compiling architecture behavioral of entity xil_defaultlib.fitness [fitness_default]
Compiling architecture behavioral of entity xil_defaultlib.p_best [p_best_default]
Compiling architecture rtl of entity xil_defaultlib.PBM [pbm_default]
Compiling architecture behavioral of entity xil_defaultlib.g_best [g_best_default]
Compiling architecture behavioral of entity xil_defaultlib.test_3 [test_3_default]
Compiling architecture behavioral of entity xil_defaultlib.test_3_tb
Built simulation snapshot test_3_tb_behav
