// Seed: 2068322610
module module_0;
  always if (id_1);
  assign id_2 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd36
) (
    input  logic id_0,
    output tri1  id_1,
    input  logic id_2,
    input  wand  id_3
);
  logic id_5;
  for (id_6 = id_2; id_5; id_5 = -1'h0) assign id_5 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  integer id_7;
  defparam id_8 = 1;
  logic [7:0] id_9;
  uwire id_10, id_11;
  parameter id_12 = id_9[1];
  always $display(-1, id_11);
  wor id_13 = -1;
  integer id_14;
  wire id_15;
  function id_16;
    input id_17;
    output id_18;
    input id_19;
    id_16 <= id_2;
  endfunction
  assign id_10 = id_7;
  wire id_20;
endmodule
