{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1680270411552 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1680270411552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 31 20:46:51 2023 " "Processing started: Fri Mar 31 20:46:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1680270411552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1680270411552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map 32X8RAM -c 32X8RAM --generate_functional_sim_netlist " "Command: quartus_map 32X8RAM -c 32X8RAM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1680270411553 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1680270411837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mcell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mcell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MCELL " "Found entity 1: MCELL" {  } { { "MCELL.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/MCELL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2X8RAM " "Found entity 1: 2X8RAM" {  } { { "2X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testcell.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testcell.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testcell " "Found entity 1: testcell" {  } { { "testcell.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/testcell.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2to4dcdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 2to4dcdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 2TO4DCDR " "Found entity 1: 2TO4DCDR" {  } { { "2TO4DCDR.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2TO4DCDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8X8RAM " "Found entity 1: 8X8RAM" {  } { { "8X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_iobuf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 8bit_iobuf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BIT_IOBUF " "Found entity 1: 8BIT_IOBUF" {  } { { "8BIT_IOBUF.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8BIT_IOBUF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32x8ram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 32x8ram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 32X8RAM " "Found entity 1: 32X8RAM" {  } { { "32X8RAM.bdf" "" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1680270411884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1680270411884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "32X8RAM " "Elaborating entity \"32X8RAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1680270411909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8X8RAM 8X8RAM:inst1 " "Elaborating entity \"8X8RAM\" for hierarchy \"8X8RAM:inst1\"" {  } { { "32X8RAM.bdf" "inst1" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/32X8RAM.bdf" { { 296 912 1080 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270411913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2X8RAM 8X8RAM:inst1\|2X8RAM:inst10 " "Elaborating entity \"2X8RAM\" for hierarchy \"8X8RAM:inst1\|2X8RAM:inst10\"" {  } { { "8X8RAM.bdf" "inst10" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 320 736 888 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270411916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MCELL 8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7 " "Elaborating entity \"MCELL\" for hierarchy \"8X8RAM:inst1\|2X8RAM:inst10\|MCELL:mc7\"" {  } { { "2X8RAM.bdf" "mc7" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/2X8RAM.bdf" { { 272 520 632 400 "mc7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270411922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2TO4DCDR 8X8RAM:inst1\|2TO4DCDR:inst4 " "Elaborating entity \"2TO4DCDR\" for hierarchy \"8X8RAM:inst1\|2TO4DCDR:inst4\"" {  } { { "8X8RAM.bdf" "inst4" { Schematic "D:/CurrentCourses/DigitalLogicDesign/Tasks/32X8RAM/8X8RAM.bdf" { { 152 416 512 280 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1680270411935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1680270412197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 31 20:46:52 2023 " "Processing ended: Fri Mar 31 20:46:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1680270412197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1680270412197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1680270412197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1680270412197 ""}
