A framework and method for the run-time on -chip synthesis of multi-mode self-organized reconfigurable stream processors
