<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\impl\gwsynthesis\oc8051.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\AAA\Downloads\Gowin_OC8051_V1.0\Gowin_OC8051_V1.0\ref_design\FPGA_RefDesign\DK_START_GW5A25_V2.0\oc8051\src\oc8051.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb 21 21:43:58 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3217</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>2016</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clkin_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clkin_ibuf/I</td>
<td>clkin</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>12.000(MHz)</td>
<td>26.841(MHz)</td>
<td>23</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clkin!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>46.078</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>-0.005</td>
<td>36.949</td>
</tr>
<tr>
<td>2</td>
<td>46.380</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_1_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.070</td>
<td>36.820</td>
</tr>
<tr>
<td>3</td>
<td>46.672</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.064</td>
<td>36.534</td>
</tr>
<tr>
<td>4</td>
<td>47.122</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.070</td>
<td>36.077</td>
</tr>
<tr>
<td>5</td>
<td>47.149</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_13_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.005</td>
<td>35.869</td>
</tr>
<tr>
<td>6</td>
<td>47.180</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.005</td>
<td>35.837</td>
</tr>
<tr>
<td>7</td>
<td>47.190</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>-0.007</td>
<td>36.086</td>
</tr>
<tr>
<td>8</td>
<td>47.351</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_14_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.014</td>
<td>35.657</td>
</tr>
<tr>
<td>9</td>
<td>47.355</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_12_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.012</td>
<td>35.655</td>
</tr>
<tr>
<td>10</td>
<td>47.373</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.012</td>
<td>35.885</td>
</tr>
<tr>
<td>11</td>
<td>47.424</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.064</td>
<td>35.781</td>
</tr>
<tr>
<td>12</td>
<td>47.427</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_3_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.015</td>
<td>35.580</td>
</tr>
<tr>
<td>13</td>
<td>47.589</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.005</td>
<td>35.676</td>
</tr>
<tr>
<td>14</td>
<td>47.672</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.064</td>
<td>35.286</td>
</tr>
<tr>
<td>15</td>
<td>47.836</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.070</td>
<td>35.364</td>
</tr>
<tr>
<td>16</td>
<td>47.863</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.079</td>
<td>35.080</td>
</tr>
<tr>
<td>17</td>
<td>47.872</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.070</td>
<td>35.080</td>
</tr>
<tr>
<td>18</td>
<td>47.888</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_2_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>-0.005</td>
<td>35.139</td>
</tr>
<tr>
<td>19</td>
<td>47.908</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.064</td>
<td>35.050</td>
</tr>
<tr>
<td>20</td>
<td>48.030</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_6_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.005</td>
<td>34.987</td>
</tr>
<tr>
<td>21</td>
<td>48.030</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.005</td>
<td>34.987</td>
</tr>
<tr>
<td>22</td>
<td>48.064</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.079</td>
<td>35.126</td>
</tr>
<tr>
<td>23</td>
<td>48.078</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_5_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.015</td>
<td>34.929</td>
</tr>
<tr>
<td>24</td>
<td>48.083</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.070</td>
<td>34.869</td>
</tr>
<tr>
<td>25</td>
<td>48.111</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_6_s1/CE</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>83.333</td>
<td>0.070</td>
<td>34.841</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.278</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>5</td>
<td>0.278</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0/Q</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>6</td>
<td>0.281</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>7</td>
<td>0.290</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
<tr>
<td>8</td>
<td>0.328</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>9</td>
<td>0.328</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>10</td>
<td>0.328</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0/Q</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>11</td>
<td>0.331</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>12</td>
<td>0.331</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>13</td>
<td>0.331</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1/Q</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.356</td>
</tr>
<tr>
<td>14</td>
<td>0.335</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/t2ex_r_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/neg_trans_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>15</td>
<td>0.335</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r2_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.360</td>
</tr>
<tr>
<td>16</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_4_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>17</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_6_s1/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>18</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_10_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_9_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>19</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0/Q</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>20</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_cur_29_s0/Q</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_old_29_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>21</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_0_s0/Q</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_2_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>22</td>
<td>0.338</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_1_s0/Q</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_3_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.363</td>
</tr>
<tr>
<td>23</td>
<td>0.341</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>24</td>
<td>0.341</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/pres_ow_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
<tr>
<td>25</td>
<td>0.341</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0/Q</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0/D</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.366</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>38.469</td>
<td>39.469</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1</td>
</tr>
<tr>
<td>2</td>
<td>38.475</td>
<td>39.475</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>38.475</td>
<td>39.475</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2</td>
</tr>
<tr>
<td>4</td>
<td>38.480</td>
<td>39.480</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>38.523</td>
<td>39.523</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>38.528</td>
<td>39.528</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>38.585</td>
<td>39.585</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1</td>
</tr>
<tr>
<td>8</td>
<td>38.590</td>
<td>39.590</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>38.590</td>
<td>39.590</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>38.595</td>
<td>39.595</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.315</td>
<td>1.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C38[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>41.823</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R83C38[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>42.248</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/I3</td>
</tr>
<tr>
<td>42.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R83C41[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/F</td>
</tr>
<tr>
<td>44.323</td>
<td>1.508</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C61[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.712</td>
<td>3.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C61[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s1/CLK</td>
</tr>
<tr>
<td>90.401</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C61[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.401, 28.150%; route: 26.165, 70.814%; tC2Q: 0.382, 1.035%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.944, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>37.149</td>
<td>4.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C104[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s16/I0</td>
</tr>
<tr>
<td>37.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C104[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s16/F</td>
</tr>
<tr>
<td>39.269</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s64/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R84C85[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s64/F</td>
</tr>
<tr>
<td>41.909</td>
<td>2.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C108[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n565_s11/I2</td>
</tr>
<tr>
<td>42.477</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C108[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n565_s11/F</td>
</tr>
<tr>
<td>43.444</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C94[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n565_s3/I0</td>
</tr>
<tr>
<td>43.733</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C94[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n565_s3/F</td>
</tr>
<tr>
<td>43.905</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C94[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n565_s0/I2</td>
</tr>
<tr>
<td>44.194</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C94[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n565_s0/F</td>
</tr>
<tr>
<td>44.194</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C94[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.638</td>
<td>3.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C94[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_1_s1/CLK</td>
</tr>
<tr>
<td>90.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C94[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.551, 23.224%; route: 27.886, 75.737%; tC2Q: 0.382, 1.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.869, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>46.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.908</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>37.149</td>
<td>4.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C104[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s16/I0</td>
</tr>
<tr>
<td>37.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C104[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s16/F</td>
</tr>
<tr>
<td>39.269</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s64/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R84C85[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s64/F</td>
</tr>
<tr>
<td>41.643</td>
<td>2.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C108[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n561_s11/I1</td>
</tr>
<tr>
<td>42.210</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C108[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n561_s11/F</td>
</tr>
<tr>
<td>42.942</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C102[3][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n561_s2/I3</td>
</tr>
<tr>
<td>43.398</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C102[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n561_s2/F</td>
</tr>
<tr>
<td>43.400</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n561_s0/I1</td>
</tr>
<tr>
<td>43.908</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C102[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n561_s0/F</td>
</tr>
<tr>
<td>43.908</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C102[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.643</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1/CLK</td>
</tr>
<tr>
<td>90.580</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.938, 24.464%; route: 27.214, 74.489%; tC2Q: 0.382, 1.047%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.452</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>37.149</td>
<td>4.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C104[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s16/I0</td>
</tr>
<tr>
<td>37.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C104[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s16/F</td>
</tr>
<tr>
<td>39.269</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s64/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R84C85[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s64/F</td>
</tr>
<tr>
<td>41.494</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C108[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s7/I2</td>
</tr>
<tr>
<td>42.073</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C108[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s7/F</td>
</tr>
<tr>
<td>42.702</td>
<td>0.629</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C103[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s2/I0</td>
</tr>
<tr>
<td>42.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C103[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s2/F</td>
</tr>
<tr>
<td>43.163</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s0/I1</td>
</tr>
<tr>
<td>43.452</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C102[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s0/F</td>
</tr>
<tr>
<td>43.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C102[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.638</td>
<td>3.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1/CLK</td>
</tr>
<tr>
<td>90.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.562, 23.734%; route: 27.132, 75.206%; tC2Q: 0.382, 1.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.869, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.315</td>
<td>1.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C38[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>41.823</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R83C38[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>42.248</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/I3</td>
</tr>
<tr>
<td>42.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R83C41[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/F</td>
</tr>
<tr>
<td>43.243</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C44[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_13_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.703</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C44[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_13_s1/CLK</td>
</tr>
<tr>
<td>90.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C44[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.401, 28.998%; route: 25.085, 69.936%; tC2Q: 0.382, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.212</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.315</td>
<td>1.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C38[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>41.823</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R83C38[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>43.212</td>
<td>1.389</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C42[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.703</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C42[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s1/CLK</td>
</tr>
<tr>
<td>90.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C42[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.834, 27.440%; route: 25.621, 71.493%; tC2Q: 0.382, 1.067%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.460</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.651</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C75[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s34/I2</td>
</tr>
<tr>
<td>33.193</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R84C75[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s34/F</td>
</tr>
<tr>
<td>35.087</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C91[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s11/I0</td>
</tr>
<tr>
<td>35.665</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R84C91[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s11/F</td>
</tr>
<tr>
<td>39.168</td>
<td>3.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C118[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s24/I3</td>
</tr>
<tr>
<td>39.735</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C118[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n566_s24/F</td>
</tr>
<tr>
<td>41.592</td>
<td>1.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C91[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s13/I1</td>
</tr>
<tr>
<td>42.139</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C91[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n566_s13/F</td>
</tr>
<tr>
<td>42.142</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C91[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s3/I2</td>
</tr>
<tr>
<td>42.720</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C91[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n566_s3/F</td>
</tr>
<tr>
<td>42.893</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C91[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n566_s0/I2</td>
</tr>
<tr>
<td>43.460</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C91[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n566_s0/F</td>
</tr>
<tr>
<td>43.460</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C91[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.714</td>
<td>3.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C91[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1/CLK</td>
</tr>
<tr>
<td>90.651</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C91[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.065, 25.120%; route: 26.639, 73.820%; tC2Q: 0.382, 1.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.382</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.315</td>
<td>1.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C38[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>41.823</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R83C38[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>42.248</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/I3</td>
</tr>
<tr>
<td>42.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R83C41[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/F</td>
</tr>
<tr>
<td>43.032</td>
<td>0.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_14_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.693</td>
<td>3.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C43[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_14_s1/CLK</td>
</tr>
<tr>
<td>90.382</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C43[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.401, 29.170%; route: 24.874, 69.757%; tC2Q: 0.382, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.925, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.355</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.029</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.725</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.315</td>
<td>1.590</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C38[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/I3</td>
</tr>
<tr>
<td>41.823</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R83C38[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_11_s3/F</td>
</tr>
<tr>
<td>42.248</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/I3</td>
</tr>
<tr>
<td>42.815</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R83C41[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_15_s4/F</td>
</tr>
<tr>
<td>43.029</td>
<td>0.214</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C41[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.696</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C41[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_12_s1/CLK</td>
</tr>
<tr>
<td>90.384</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C41[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 10.401, 29.172%; route: 24.871, 69.755%; tC2Q: 0.382, 1.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.373</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.632</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>37.620</td>
<td>3.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C111[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n626_s33/I2</td>
</tr>
<tr>
<td>38.199</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C111[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n626_s33/F</td>
</tr>
<tr>
<td>38.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C111[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n626_s30/I1</td>
</tr>
<tr>
<td>38.349</td>
<td>0.150</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C111[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n626_s30/O</td>
</tr>
<tr>
<td>38.349</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C111[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n626_s29/I0</td>
</tr>
<tr>
<td>38.435</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C111[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n626_s29/O</td>
</tr>
<tr>
<td>39.628</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C96[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s28/I0</td>
</tr>
<tr>
<td>40.207</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C96[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s28/F</td>
</tr>
<tr>
<td>41.389</td>
<td>1.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s9/I3</td>
</tr>
<tr>
<td>41.897</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s9/F</td>
</tr>
<tr>
<td>42.342</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C81[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s3/I0</td>
</tr>
<tr>
<td>42.798</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C81[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s3/F</td>
</tr>
<tr>
<td>42.970</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C81[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s0/I2</td>
</tr>
<tr>
<td>43.259</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C81[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s0/F</td>
</tr>
<tr>
<td>43.259</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C81[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/bit_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.696</td>
<td>3.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C81[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0/CLK</td>
</tr>
<tr>
<td>90.632</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C81[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/bit_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.012</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.090, 25.331%; route: 26.413, 73.603%; tC2Q: 0.382, 1.066%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.927, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.424</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.580</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>32.904</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C75[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s34/I2</td>
</tr>
<tr>
<td>33.193</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R84C75[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s34/F</td>
</tr>
<tr>
<td>35.087</td>
<td>1.894</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C91[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s11/I0</td>
</tr>
<tr>
<td>35.665</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R84C91[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s11/F</td>
</tr>
<tr>
<td>39.200</td>
<td>3.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C120[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n564_s18/I3</td>
</tr>
<tr>
<td>39.748</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C120[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n564_s18/F</td>
</tr>
<tr>
<td>41.078</td>
<td>1.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C97[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n564_s6/I1</td>
</tr>
<tr>
<td>41.645</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C97[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n564_s6/F</td>
</tr>
<tr>
<td>41.648</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C97[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n564_s2/I0</td>
</tr>
<tr>
<td>42.195</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R86C97[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n564_s2/F</td>
</tr>
<tr>
<td>42.577</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n564_s0/I3</td>
</tr>
<tr>
<td>43.155</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C98[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n564_s0/F</td>
</tr>
<tr>
<td>43.155</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C98[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.643</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1/CLK</td>
</tr>
<tr>
<td>90.580</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.045, 25.279%; route: 26.354, 73.652%; tC2Q: 0.382, 1.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.695</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.338</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C41[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/I0</td>
</tr>
<tr>
<td>41.912</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R84C41[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/F</td>
</tr>
<tr>
<td>42.954</td>
<td>1.043</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C48[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.692</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C48[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_3_s1/CLK</td>
</tr>
<tr>
<td>90.381</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C48[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.870, 27.740%; route: 25.327, 71.185%; tC2Q: 0.382, 1.075%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.639</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.695</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>40.935</td>
<td>1.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C43[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1395_s0/I2</td>
</tr>
<tr>
<td>41.443</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R84C43[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1395_s0/F</td>
</tr>
<tr>
<td>43.050</td>
<td>1.608</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C62[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.703</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C62[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0/CLK</td>
</tr>
<tr>
<td>90.639</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C62[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.804, 27.480%; route: 25.490, 71.448%; tC2Q: 0.382, 1.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.672</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>35.595</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n346_s0/I1</td>
</tr>
<tr>
<td>36.195</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C59[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n346_s0/COUT</td>
</tr>
<tr>
<td>36.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C59[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n347_s0/CIN</td>
</tr>
<tr>
<td>36.245</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C59[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n347_s0/COUT</td>
</tr>
<tr>
<td>36.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n348_s0/CIN</td>
</tr>
<tr>
<td>36.295</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n348_s0/COUT</td>
</tr>
<tr>
<td>36.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s1/CIN</td>
</tr>
<tr>
<td>36.345</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s1/COUT</td>
</tr>
<tr>
<td>36.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s1/CIN</td>
</tr>
<tr>
<td>36.395</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s1/COUT</td>
</tr>
<tr>
<td>36.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s1/CIN</td>
</tr>
<tr>
<td>36.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s1/COUT</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s1/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C60[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s1/COUT</td>
</tr>
<tr>
<td>36.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][B]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s4/CIN</td>
</tr>
<tr>
<td>36.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R84C60[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s4/COUT</td>
</tr>
<tr>
<td>38.467</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s30/I0</td>
</tr>
<tr>
<td>38.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s30/F</td>
</tr>
<tr>
<td>39.200</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s5/I3</td>
</tr>
<tr>
<td>39.519</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s5/F</td>
</tr>
<tr>
<td>39.927</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s2/I3</td>
</tr>
<tr>
<td>40.474</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R84C88[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s2/F</td>
</tr>
<tr>
<td>40.479</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s4/I0</td>
</tr>
<tr>
<td>41.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R84C88[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/dat0_7_s4/F</td>
</tr>
<tr>
<td>42.660</td>
<td>1.603</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C102[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.643</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1/CLK</td>
</tr>
<tr>
<td>90.332</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.128, 25.867%; route: 25.776, 73.049%; tC2Q: 0.382, 1.084%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.836</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.574</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>37.149</td>
<td>4.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C104[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s16/I0</td>
</tr>
<tr>
<td>37.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C104[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s16/F</td>
</tr>
<tr>
<td>39.269</td>
<td>1.546</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s64/I0</td>
</tr>
<tr>
<td>39.558</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R84C85[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s64/F</td>
</tr>
<tr>
<td>41.128</td>
<td>1.570</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C104[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n563_s10/I2</td>
</tr>
<tr>
<td>41.447</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C104[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n563_s10/F</td>
</tr>
<tr>
<td>41.879</td>
<td>0.433</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C100[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n563_s3/I0</td>
</tr>
<tr>
<td>42.168</td>
<td>0.289</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C100[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n563_s3/F</td>
</tr>
<tr>
<td>42.170</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C100[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n563_s0/I2</td>
</tr>
<tr>
<td>42.738</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C100[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n563_s0/F</td>
</tr>
<tr>
<td>42.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C100[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.638</td>
<td>3.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C100[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1/CLK</td>
</tr>
<tr>
<td>90.574</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C100[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.581, 24.266%; route: 26.400, 74.653%; tC2Q: 0.382, 1.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.869, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.863</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.317</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>35.595</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n346_s0/I1</td>
</tr>
<tr>
<td>36.195</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C59[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n346_s0/COUT</td>
</tr>
<tr>
<td>36.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C59[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n347_s0/CIN</td>
</tr>
<tr>
<td>36.245</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C59[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n347_s0/COUT</td>
</tr>
<tr>
<td>36.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n348_s0/CIN</td>
</tr>
<tr>
<td>36.295</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n348_s0/COUT</td>
</tr>
<tr>
<td>36.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s1/CIN</td>
</tr>
<tr>
<td>36.345</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s1/COUT</td>
</tr>
<tr>
<td>36.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s1/CIN</td>
</tr>
<tr>
<td>36.395</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s1/COUT</td>
</tr>
<tr>
<td>36.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s1/CIN</td>
</tr>
<tr>
<td>36.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s1/COUT</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s1/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C60[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s1/COUT</td>
</tr>
<tr>
<td>36.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][B]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s4/CIN</td>
</tr>
<tr>
<td>36.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R84C60[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s4/COUT</td>
</tr>
<tr>
<td>38.467</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s30/I0</td>
</tr>
<tr>
<td>38.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s30/F</td>
</tr>
<tr>
<td>39.200</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s5/I3</td>
</tr>
<tr>
<td>39.519</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s5/F</td>
</tr>
<tr>
<td>39.927</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s2/I3</td>
</tr>
<tr>
<td>40.474</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R84C88[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s2/F</td>
</tr>
<tr>
<td>40.479</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s4/I0</td>
</tr>
<tr>
<td>41.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R84C88[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/dat0_7_s4/F</td>
</tr>
<tr>
<td>42.454</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C103[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.628</td>
<td>3.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C103[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1/CLK</td>
</tr>
<tr>
<td>90.317</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C103[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.128, 26.019%; route: 25.570, 72.891%; tC2Q: 0.382, 1.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.860, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.872</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.454</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>35.595</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n346_s0/I1</td>
</tr>
<tr>
<td>36.195</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C59[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n346_s0/COUT</td>
</tr>
<tr>
<td>36.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C59[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n347_s0/CIN</td>
</tr>
<tr>
<td>36.245</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C59[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n347_s0/COUT</td>
</tr>
<tr>
<td>36.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n348_s0/CIN</td>
</tr>
<tr>
<td>36.295</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n348_s0/COUT</td>
</tr>
<tr>
<td>36.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s1/CIN</td>
</tr>
<tr>
<td>36.345</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s1/COUT</td>
</tr>
<tr>
<td>36.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s1/CIN</td>
</tr>
<tr>
<td>36.395</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s1/COUT</td>
</tr>
<tr>
<td>36.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s1/CIN</td>
</tr>
<tr>
<td>36.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s1/COUT</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s1/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C60[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s1/COUT</td>
</tr>
<tr>
<td>36.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][B]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s4/CIN</td>
</tr>
<tr>
<td>36.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R84C60[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s4/COUT</td>
</tr>
<tr>
<td>38.467</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s30/I0</td>
</tr>
<tr>
<td>38.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s30/F</td>
</tr>
<tr>
<td>39.200</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s5/I3</td>
</tr>
<tr>
<td>39.519</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s5/F</td>
</tr>
<tr>
<td>39.927</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s2/I3</td>
</tr>
<tr>
<td>40.474</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R84C88[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s2/F</td>
</tr>
<tr>
<td>40.479</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s4/I0</td>
</tr>
<tr>
<td>41.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R84C88[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/dat0_7_s4/F</td>
</tr>
<tr>
<td>42.454</td>
<td>1.396</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C102[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.638</td>
<td>3.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1/CLK</td>
</tr>
<tr>
<td>90.326</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C102[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.128, 26.019%; route: 25.570, 72.891%; tC2Q: 0.382, 1.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.869, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.695</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.338</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C41[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/I0</td>
</tr>
<tr>
<td>41.912</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R84C41[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/F</td>
</tr>
<tr>
<td>42.513</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.712</td>
<td>3.944</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C41[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_2_s1/CLK</td>
</tr>
<tr>
<td>90.401</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C41[1][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.870, 28.089%; route: 24.886, 70.823%; tC2Q: 0.382, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.944, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>47.908</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>35.595</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n346_s0/I1</td>
</tr>
<tr>
<td>36.195</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C59[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n346_s0/COUT</td>
</tr>
<tr>
<td>36.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C59[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n347_s0/CIN</td>
</tr>
<tr>
<td>36.245</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C59[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n347_s0/COUT</td>
</tr>
<tr>
<td>36.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n348_s0/CIN</td>
</tr>
<tr>
<td>36.295</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n348_s0/COUT</td>
</tr>
<tr>
<td>36.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s1/CIN</td>
</tr>
<tr>
<td>36.345</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s1/COUT</td>
</tr>
<tr>
<td>36.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s1/CIN</td>
</tr>
<tr>
<td>36.395</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s1/COUT</td>
</tr>
<tr>
<td>36.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s1/CIN</td>
</tr>
<tr>
<td>36.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s1/COUT</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s1/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C60[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s1/COUT</td>
</tr>
<tr>
<td>36.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][B]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s4/CIN</td>
</tr>
<tr>
<td>36.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R84C60[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s4/COUT</td>
</tr>
<tr>
<td>38.467</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s30/I0</td>
</tr>
<tr>
<td>38.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s30/F</td>
</tr>
<tr>
<td>39.200</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s5/I3</td>
</tr>
<tr>
<td>39.519</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s5/F</td>
</tr>
<tr>
<td>39.927</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s2/I3</td>
</tr>
<tr>
<td>40.474</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R84C88[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s2/F</td>
</tr>
<tr>
<td>40.479</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s4/I0</td>
</tr>
<tr>
<td>41.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R84C88[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/dat0_7_s4/F</td>
</tr>
<tr>
<td>42.424</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C98[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.643</td>
<td>3.875</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1/CLK</td>
</tr>
<tr>
<td>90.332</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.128, 26.041%; route: 25.540, 72.867%; tC2Q: 0.382, 1.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.875, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.695</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.338</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C41[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/I0</td>
</tr>
<tr>
<td>41.912</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R84C41[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/F</td>
</tr>
<tr>
<td>42.362</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C42[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.703</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C42[2][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_6_s1/CLK</td>
</tr>
<tr>
<td>90.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C42[2][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.870, 28.210%; route: 24.735, 70.697%; tC2Q: 0.382, 1.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.695</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.338</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C41[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/I0</td>
</tr>
<tr>
<td>41.912</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R84C41[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/F</td>
</tr>
<tr>
<td>42.362</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C42[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.703</td>
<td>3.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C42[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s1/CLK</td>
</tr>
<tr>
<td>90.392</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R83C42[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.870, 28.210%; route: 24.735, 70.697%; tC2Q: 0.382, 1.093%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.934, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>37.149</td>
<td>4.194</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C104[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n559_s16/I0</td>
</tr>
<tr>
<td>37.723</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R85C104[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n559_s16/F</td>
</tr>
<tr>
<td>39.398</td>
<td>1.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C115[3][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n562_s25/I3</td>
</tr>
<tr>
<td>39.945</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C115[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n562_s25/F</td>
</tr>
<tr>
<td>40.664</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C104[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n562_s11/I2</td>
</tr>
<tr>
<td>41.172</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C104[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n562_s11/F</td>
</tr>
<tr>
<td>41.532</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C102[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n562_s3/I2</td>
</tr>
<tr>
<td>41.820</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C102[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n562_s3/F</td>
</tr>
<tr>
<td>41.993</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C103[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n562_s0/I2</td>
</tr>
<tr>
<td>42.500</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C103[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n562_s0/F</td>
</tr>
<tr>
<td>42.500</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C103[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.628</td>
<td>3.860</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C103[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1/CLK</td>
</tr>
<tr>
<td>90.564</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C103[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>19</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.969, 25.533%; route: 25.775, 73.378%; tC2Q: 0.382, 1.089%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.860, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.303</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.381</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.199</td>
<td>2.931</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s14/S0</td>
</tr>
<tr>
<td>28.452</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s14/O</td>
</tr>
<tr>
<td>28.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n238_s13/I0</td>
</tr>
<tr>
<td>28.538</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C46[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n238_s13/O</td>
</tr>
<tr>
<td>29.153</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C49[3][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_3_s/I1</td>
</tr>
<tr>
<td>29.700</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C49[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_3_s/F</td>
</tr>
<tr>
<td>31.420</td>
<td>1.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C73[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/I1</td>
</tr>
<tr>
<td>31.928</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C73[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s0/F</td>
</tr>
<tr>
<td>32.388</td>
<td>0.460</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C77[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/I0</td>
</tr>
<tr>
<td>32.955</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>42</td>
<td>R84C77[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_3_s/F</td>
</tr>
<tr>
<td>34.004</td>
<td>1.049</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s0/I1</td>
</tr>
<tr>
<td>34.604</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C60[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s0/COUT</td>
</tr>
<tr>
<td>34.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C60[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s0/CIN</td>
</tr>
<tr>
<td>34.654</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C60[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s0/COUT</td>
</tr>
<tr>
<td>34.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s0/CIN</td>
</tr>
<tr>
<td>34.704</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s0/COUT</td>
</tr>
<tr>
<td>34.704</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s0/CIN</td>
</tr>
<tr>
<td>34.754</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C61[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s0/COUT</td>
</tr>
<tr>
<td>34.754</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s2/CIN</td>
</tr>
<tr>
<td>34.804</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R84C61[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s2/COUT</td>
</tr>
<tr>
<td>36.210</td>
<td>1.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C84[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n676_s38/I0</td>
</tr>
<tr>
<td>36.789</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C84[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n676_s38/F</td>
</tr>
<tr>
<td>37.328</td>
<td>0.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s19/I2</td>
</tr>
<tr>
<td>37.875</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s19/F</td>
</tr>
<tr>
<td>38.867</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s14/I1</td>
</tr>
<tr>
<td>39.434</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R85C63[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s14/F</td>
</tr>
<tr>
<td>39.437</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C63[1][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s36/I3</td>
</tr>
<tr>
<td>39.695</td>
<td>0.259</td>
<td>tINS</td>
<td>RF</td>
<td>18</td>
<td>R85C63[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s36/F</td>
</tr>
<tr>
<td>41.338</td>
<td>1.642</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C41[3][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/I0</td>
</tr>
<tr>
<td>41.912</td>
<td>0.574</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R84C41[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/pc_buf_7_s4/F</td>
</tr>
<tr>
<td>42.303</td>
<td>0.391</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C42[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_buf_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.692</td>
<td>3.924</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C42[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_5_s1/CLK</td>
</tr>
<tr>
<td>90.381</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R85C42[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_buf_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.870, 28.258%; route: 24.676, 70.647%; tC2Q: 0.382, 1.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.924, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.083</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.243</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>35.595</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n346_s0/I1</td>
</tr>
<tr>
<td>36.195</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C59[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n346_s0/COUT</td>
</tr>
<tr>
<td>36.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C59[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n347_s0/CIN</td>
</tr>
<tr>
<td>36.245</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C59[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n347_s0/COUT</td>
</tr>
<tr>
<td>36.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n348_s0/CIN</td>
</tr>
<tr>
<td>36.295</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n348_s0/COUT</td>
</tr>
<tr>
<td>36.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s1/CIN</td>
</tr>
<tr>
<td>36.345</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s1/COUT</td>
</tr>
<tr>
<td>36.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s1/CIN</td>
</tr>
<tr>
<td>36.395</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s1/COUT</td>
</tr>
<tr>
<td>36.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s1/CIN</td>
</tr>
<tr>
<td>36.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s1/COUT</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s1/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C60[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s1/COUT</td>
</tr>
<tr>
<td>36.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][B]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s4/CIN</td>
</tr>
<tr>
<td>36.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R84C60[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s4/COUT</td>
</tr>
<tr>
<td>38.467</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s30/I0</td>
</tr>
<tr>
<td>38.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s30/F</td>
</tr>
<tr>
<td>39.200</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s5/I3</td>
</tr>
<tr>
<td>39.519</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s5/F</td>
</tr>
<tr>
<td>39.927</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s2/I3</td>
</tr>
<tr>
<td>40.474</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R84C88[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s2/F</td>
</tr>
<tr>
<td>40.479</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s4/I0</td>
</tr>
<tr>
<td>41.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R84C88[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/dat0_7_s4/F</td>
</tr>
<tr>
<td>42.243</td>
<td>1.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C100[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.638</td>
<td>3.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C100[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1/CLK</td>
</tr>
<tr>
<td>90.326</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C100[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.128, 26.177%; route: 25.359, 72.726%; tC2Q: 0.382, 1.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.869, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>48.111</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>90.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.374</td>
<td>3.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C49[3][A]</td>
<td>oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/CLK</td>
</tr>
<tr>
<td>7.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>17</td>
<td>R86C49[3][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/src_sel1_2_s0/Q</td>
</tr>
<tr>
<td>10.999</td>
<td>3.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/I3</td>
</tr>
<tr>
<td>11.573</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C87[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s1/F</td>
</tr>
<tr>
<td>12.930</td>
<td>1.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C103[0][B]</td>
<td>oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/I1</td>
</tr>
<tr>
<td>13.498</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>R83C103[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu_src_sel1/src1_Z_1_s/F</td>
</tr>
<tr>
<td>17.389</td>
<td>3.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/n354_1_s/I0</td>
</tr>
<tr>
<td>17.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R83C130[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n354_1_s/COUT</td>
</tr>
<tr>
<td>17.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R83C130[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/n353_1_s/CIN</td>
</tr>
<tr>
<td>18.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R83C130[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n353_1_s/COUT</td>
</tr>
<tr>
<td>18.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R83C130[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/n352_1_s/CIN</td>
</tr>
<tr>
<td>18.330</td>
<td>0.296</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C130[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/n352_1_s/SUM</td>
</tr>
<tr>
<td>21.925</td>
<td>3.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s25/I0</td>
</tr>
<tr>
<td>22.433</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s25/F</td>
</tr>
<tr>
<td>22.435</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s24/I0</td>
</tr>
<tr>
<td>22.983</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s24/F</td>
</tr>
<tr>
<td>23.134</td>
<td>0.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C84[3][B]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s20/I3</td>
</tr>
<tr>
<td>23.453</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R83C84[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s20/F</td>
</tr>
<tr>
<td>23.463</td>
<td>0.010</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C84[1][A]</td>
<td>oc8051_top_1/oc8051_alu1/des1_3_s26/I3</td>
</tr>
<tr>
<td>24.042</td>
<td>0.579</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R83C84[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/des1_3_s26/F</td>
</tr>
<tr>
<td>24.720</td>
<td>0.679</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C76[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/I0</td>
</tr>
<tr>
<td>25.268</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R84C76[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_psw1/bank_sel_Z_0_s0/F</td>
</tr>
<tr>
<td>28.415</td>
<td>3.148</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s14/S0</td>
</tr>
<tr>
<td>28.668</td>
<td>0.252</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[3][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s14/O</td>
</tr>
<tr>
<td>28.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td>oc8051_top_1/oc8051_indi_addr1/n241_s13/I0</td>
</tr>
<tr>
<td>28.754</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R80C44[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/n241_s13/O</td>
</tr>
<tr>
<td>29.422</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R81C51[1][A]</td>
<td>oc8051_top_1/oc8051_indi_addr1/ri_0_s/I1</td>
</tr>
<tr>
<td>29.929</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R81C51[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_indi_addr1/ri_0_s/F</td>
</tr>
<tr>
<td>31.937</td>
<td>2.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C72[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/I0</td>
</tr>
<tr>
<td>32.444</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R84C72[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s0/F</td>
</tr>
<tr>
<td>33.533</td>
<td>1.089</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C79[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/I0</td>
</tr>
<tr>
<td>34.040</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>50</td>
<td>R85C79[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/rd_addr_Z_0_s/F</td>
</tr>
<tr>
<td>35.595</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n346_s0/I1</td>
</tr>
<tr>
<td>36.195</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C59[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n346_s0/COUT</td>
</tr>
<tr>
<td>36.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R84C59[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n347_s0/CIN</td>
</tr>
<tr>
<td>36.245</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R84C59[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n347_s0/COUT</td>
</tr>
<tr>
<td>36.245</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n348_s0/CIN</td>
</tr>
<tr>
<td>36.295</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n348_s0/COUT</td>
</tr>
<tr>
<td>36.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n334_s1/CIN</td>
</tr>
<tr>
<td>36.345</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n334_s1/COUT</td>
</tr>
<tr>
<td>36.345</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n335_s1/CIN</td>
</tr>
<tr>
<td>36.395</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n335_s1/COUT</td>
</tr>
<tr>
<td>36.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C59[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n336_s1/CIN</td>
</tr>
<tr>
<td>36.445</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C59[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n336_s1/COUT</td>
</tr>
<tr>
<td>36.445</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n337_s1/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C60[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n337_s1/COUT</td>
</tr>
<tr>
<td>36.495</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R84C60[0][B]</td>
<td>oc8051_top_1/oc8051_ram_top1/n20_s4/CIN</td>
</tr>
<tr>
<td>36.545</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R84C60[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_ram_top1/n20_s4/COUT</td>
</tr>
<tr>
<td>38.467</td>
<td>1.921</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/n1312_s30/I0</td>
</tr>
<tr>
<td>38.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R84C82[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_memory_interface1/n1312_s30/F</td>
</tr>
<tr>
<td>39.200</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s5/I3</td>
</tr>
<tr>
<td>39.519</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C85[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s5/F</td>
</tr>
<tr>
<td>39.927</td>
<td>0.407</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[3][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s2/I3</td>
</tr>
<tr>
<td>40.474</td>
<td>0.548</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R84C88[3][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s2/F</td>
</tr>
<tr>
<td>40.479</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_7_s4/I0</td>
</tr>
<tr>
<td>41.058</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R84C88[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/dat0_7_s4/F</td>
</tr>
<tr>
<td>42.215</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C98[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/dat0_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>90.638</td>
<td>3.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_6_s1/CLK</td>
</tr>
<tr>
<td>90.326</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R84C98[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/dat0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.070</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>21</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.939, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.128, 26.197%; route: 25.331, 72.705%; tC2Q: 0.382, 1.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.869, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.855</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0/CLK</td>
</tr>
<tr>
<td>4.996</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R84C148[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/n90_s0/I2</td>
</tr>
<tr>
<td>5.155</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R84C148[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/n90_s0/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C148[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.855</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0/CLK</td>
</tr>
<tr>
<td>4.880</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.898</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.873</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C145[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0/CLK</td>
</tr>
<tr>
<td>5.014</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R85C145[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0/Q</td>
</tr>
<tr>
<td>5.020</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C145[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/n654_s0/I1</td>
</tr>
<tr>
<td>5.173</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C145[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_int1/n654_s0/F</td>
</tr>
<tr>
<td>5.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C145[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.873</td>
<td>1.438</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C145[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0/CLK</td>
</tr>
<tr>
<td>4.898</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C145[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[0]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.438, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.855</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0/CLK</td>
</tr>
<tr>
<td>4.996</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R85C151[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0/Q</td>
</tr>
<tr>
<td>5.002</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C151[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/n653_s0/I2</td>
</tr>
<tr>
<td>5.155</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C151[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_int1/n653_s0/F</td>
</tr>
<tr>
<td>5.155</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C151[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.855</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C151[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0/CLK</td>
</tr>
<tr>
<td>4.880</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C151[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/isrc[1]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.867</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0/CLK</td>
</tr>
<tr>
<td>5.008</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R86C157[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_0_s0/Q</td>
</tr>
<tr>
<td>5.017</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n691_s4/I0</td>
</tr>
<tr>
<td>5.170</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C157[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n691_s4/F</td>
</tr>
<tr>
<td>5.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.867</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0/CLK</td>
</tr>
<tr>
<td>4.892</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C157[0][A]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.864</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C158[0][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>5.005</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>18</td>
<td>R83C158[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0/Q</td>
</tr>
<tr>
<td>5.014</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C158[0][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n85_s2/I0</td>
</tr>
<tr>
<td>5.167</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R83C158[0][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/oc8051_mul1/n85_s2/F</td>
</tr>
<tr>
<td>5.167</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C158[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.864</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C158[0][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0/CLK</td>
</tr>
<tr>
<td>4.889</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C158[0][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.859</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0/CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R85C148[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0/Q</td>
</tr>
<tr>
<td>5.012</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/n88_s0/I1</td>
</tr>
<tr>
<td>5.165</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C148[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/n88_s0/F</td>
</tr>
<tr>
<td>5.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C148[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.859</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0/CLK</td>
</tr>
<tr>
<td>4.884</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C148[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/th0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.290</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.891</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.866</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>112</td>
<td>R84C88[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/wait_data_s0/Q</td>
</tr>
<tr>
<td>5.028</td>
<td>0.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n567_s1/I2</td>
</tr>
<tr>
<td>5.181</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R84C88[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n567_s1/F</td>
</tr>
<tr>
<td>5.181</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C88[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/wait_data_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.866</td>
<td>1.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C88[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0/CLK</td>
</tr>
<tr>
<td>4.891</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C88[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/wait_data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.018, 5.714%; tC2Q: 0.144, 45.714%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.431, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.894</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C141[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1/CLK</td>
</tr>
<tr>
<td>5.010</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R84C141[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1/Q</td>
</tr>
<tr>
<td>5.016</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C141[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/n244_s1/I1</td>
</tr>
<tr>
<td>5.222</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R84C141[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/n244_s1/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C141[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.869</td>
<td>1.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C141[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1/CLK</td>
</tr>
<tr>
<td>4.894</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C141[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc1/tl0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.434, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0/CLK</td>
</tr>
<tr>
<td>5.004</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C158[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0/Q</td>
</tr>
<tr>
<td>5.010</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n385_s1/I1</td>
</tr>
<tr>
<td>5.216</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C158[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n385_s1/F</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C158[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.856</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C28[2][A]</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0/CLK</td>
</tr>
<tr>
<td>4.997</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>R85C28[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/state_1_s0/Q</td>
</tr>
<tr>
<td>5.003</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C28[2][A]</td>
<td>oc8051_top_1/oc8051_decoder1/n1399_s6/I1</td>
</tr>
<tr>
<td>5.209</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C28[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_decoder1/n1399_s6/F</td>
</tr>
<tr>
<td>5.209</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C28[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_decoder1/state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.856</td>
<td>1.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C28[2][A]</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0/CLK</td>
</tr>
<tr>
<td>4.881</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C28[2][A]</td>
<td>oc8051_top_1/oc8051_decoder1/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.421, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.207</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.876</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.851</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C151[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1/CLK</td>
</tr>
<tr>
<td>4.992</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R84C151[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1/Q</td>
</tr>
<tr>
<td>5.001</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C151[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/n683_s3/I2</td>
</tr>
<tr>
<td>5.207</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R84C151[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_int1/n683_s3/F</td>
</tr>
<tr>
<td>5.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C151[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.851</td>
<td>1.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C151[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1/CLK</td>
</tr>
<tr>
<td>4.876</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C151[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_int1/int_dept_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.416, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.223</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.867</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0/CLK</td>
</tr>
<tr>
<td>5.008</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C157[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_1_s0/Q</td>
</tr>
<tr>
<td>5.017</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/n690_s2/I1</td>
</tr>
<tr>
<td>5.223</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C157[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n690_s2/F</td>
</tr>
<tr>
<td>5.223</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.867</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0/CLK</td>
</tr>
<tr>
<td>4.892</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C157[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.885</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.860</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C147[2][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1/CLK</td>
</tr>
<tr>
<td>5.001</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>22</td>
<td>R83C147[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1/Q</td>
</tr>
<tr>
<td>5.010</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C147[2][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/n126_s5/I3</td>
</tr>
<tr>
<td>5.216</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R83C147[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/oc8051_div1/n126_s5/F</td>
</tr>
<tr>
<td>5.216</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C147[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.860</td>
<td>1.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C147[2][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1/CLK</td>
</tr>
<tr>
<td>4.885</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C147[2][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/cycle_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 57.865%; route: 0.009, 2.528%; tC2Q: 0.141, 39.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.425, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.880</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/t2ex_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/neg_trans_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.855</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/t2ex_r_s0/CLK</td>
</tr>
<tr>
<td>4.996</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R84C154[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc21/t2ex_r_s0/Q</td>
</tr>
<tr>
<td>5.062</td>
<td>0.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C154[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/n403_s1/I1</td>
</tr>
<tr>
<td>5.215</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R84C154[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_tc21/n403_s1/F</td>
</tr>
<tr>
<td>5.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R84C154[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_tc21/neg_trans_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.855</td>
<td>1.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R84C154[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/neg_trans_s0/CLK</td>
</tr>
<tr>
<td>4.880</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R84C154[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_tc21/neg_trans_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.500%; route: 0.066, 18.333%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.420, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.875</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C62[2][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0/CLK</td>
</tr>
<tr>
<td>5.016</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R83C62[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_wr_r_s0/Q</td>
</tr>
<tr>
<td>5.235</td>
<td>0.219</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C62[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/pc_wr_r2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.875</td>
<td>1.440</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C62[2][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r2_s0/CLK</td>
</tr>
<tr>
<td>4.900</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C62[2][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/pc_wr_r2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.219, 60.833%; tC2Q: 0.141, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.440, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.859</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1/CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R85C154[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1/Q</td>
</tr>
<tr>
<td>5.069</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C154[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n213_s0/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C154[2][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n213_s0/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C154[2][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.859</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_4_s1/CLK</td>
</tr>
<tr>
<td>4.884</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C154[2][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.859</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_6_s1/CLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R85C154[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_6_s1/Q</td>
</tr>
<tr>
<td>5.069</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n212_s0/I0</td>
</tr>
<tr>
<td>5.222</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n212_s0/F</td>
</tr>
<tr>
<td>5.222</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.859</td>
<td>1.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R85C154[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1/CLK</td>
</tr>
<tr>
<td>4.884</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R85C154[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_txd_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.424, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.867</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_10_s0/CLK</td>
</tr>
<tr>
<td>5.008</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R86C157[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_10_s0/Q</td>
</tr>
<tr>
<td>5.077</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n335_s3/I3</td>
</tr>
<tr>
<td>5.230</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C157[1][A]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n335_s3/F</td>
</tr>
<tr>
<td>5.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C157[1][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.867</td>
<td>1.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C157[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_9_s0/CLK</td>
</tr>
<tr>
<td>4.892</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C157[1][A]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/sbuf_rxd_tmp_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.432, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.864</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C158[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>5.005</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>19</td>
<td>R83C158[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0/Q</td>
</tr>
<tr>
<td>5.074</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C158[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/n84_s3/I1</td>
</tr>
<tr>
<td>5.227</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R83C158[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_alu1/oc8051_mul1/n84_s3/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C158[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.864</td>
<td>1.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C158[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0/CLK</td>
</tr>
<tr>
<td>4.889</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C158[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_mul1/cycle_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 42.149%; route: 0.069, 19.008%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.429, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.896</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_cur_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_old_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.871</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C63[0][B]</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_cur_29_s0/CLK</td>
</tr>
<tr>
<td>5.012</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R83C63[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/idat_cur_29_s0/Q</td>
</tr>
<tr>
<td>5.234</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C63[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_memory_interface1/idat_old_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.871</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_old_29_s0/CLK</td>
</tr>
<tr>
<td>4.896</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C63[0][A]</td>
<td>oc8051_top_1/oc8051_memory_interface1/idat_old_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.874</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C108[0][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_0_s0/CLK</td>
</tr>
<tr>
<td>5.015</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R83C108[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_0_s0/Q</td>
</tr>
<tr>
<td>5.237</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C108[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.874</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C108[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_2_s0/CLK</td>
</tr>
<tr>
<td>4.899</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C108[2][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.237</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.899</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.874</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C108[1][B]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_1_s0/CLK</td>
</tr>
<tr>
<td>5.015</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R83C108[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_1_s0/Q</td>
</tr>
<tr>
<td>5.237</td>
<td>0.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R83C108[0][A]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.874</td>
<td>1.439</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R83C108[0][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_3_s0/CLK</td>
</tr>
<tr>
<td>4.899</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R83C108[0][A]</td>
<td>oc8051_top_1/oc8051_alu1/oc8051_div1/tmp_div_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.222, 61.157%; tC2Q: 0.141, 38.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.439, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0/CLK</td>
</tr>
<tr>
<td>5.004</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R86C158[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n386_s1/I2</td>
</tr>
<tr>
<td>5.229</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C158[2][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/n386_s1/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[2][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C158[2][B]</td>
<td>oc8051_top_1/oc8051_sfr1/oc8051_uatr1/re_count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/pres_ow_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0/CLK</td>
</tr>
<tr>
<td>5.004</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C158[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_2_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n682_s1/I0</td>
</tr>
<tr>
<td>5.229</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C158[1][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n682_s1/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[1][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/pres_ow_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/pres_ow_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C158[1][B]</td>
<td>oc8051_top_1/oc8051_sfr1/pres_ow_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.341</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0/CLK</td>
</tr>
<tr>
<td>5.004</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R86C158[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_2_s0/Q</td>
</tr>
<tr>
<td>5.076</td>
<td>0.072</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/n689_s2/I3</td>
</tr>
<tr>
<td>5.229</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R86C158[0][B]</td>
<td style=" background: #97FFFF;">oc8051_top_1/oc8051_sfr1/n689_s2/F</td>
</tr>
<tr>
<td>5.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R86C158[0][B]</td>
<td style=" font-weight:bold;">oc8051_top_1/oc8051_sfr1/prescaler_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>635</td>
<td>PLL_B[2]</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>4.863</td>
<td>1.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R86C158[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0/CLK</td>
</tr>
<tr>
<td>4.888</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R86C158[0][B]</td>
<td>oc8051_top_1/oc8051_sfr1/prescaler_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 41.803%; route: 0.072, 19.672%; tC2Q: 0.141, 38.525%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.428, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.469</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.469</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.386</td>
<td>3.951</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.856</td>
<td>1.754</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.475</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.475</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.377</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.852</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.475</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.475</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.377</td>
<td>3.942</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.852</td>
<td>1.750</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.480</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.480</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.367</td>
<td>3.932</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.848</td>
<td>1.746</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.523</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.523</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.328</td>
<td>3.893</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.851</td>
<td>1.749</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.528</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.528</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>3.435</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>7.319</td>
<td>3.883</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>46.847</td>
<td>1.745</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_ram_top1/oc8051_idata/oc8051_ram1/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.585</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.585</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>48.633</td>
<td>3.531</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>88.217</td>
<td>1.449</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.590</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.590</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>48.623</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>88.213</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.590</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.590</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>48.623</td>
<td>3.522</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>88.213</td>
<td>1.445</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>38.595</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>39.595</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>45.102</td>
<td>3.435</td>
<td>tCL</td>
<td>FF</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>48.614</td>
<td>3.512</td>
<td>tNET</td>
<td>FF</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>86.768</td>
<td>3.435</td>
<td>tCL</td>
<td>RR</td>
<td>u_Gowin_PLL/PLL_inst/CLKOUT0</td>
</tr>
<tr>
<td>88.209</td>
<td>1.441</td>
<td>tNET</td>
<td>RR</td>
<td>oc8051_top_1/oc8051_rom1/buff_buff_0_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>635</td>
<td>clk</td>
<td>46.078</td>
<td>3.965</td>
</tr>
<tr>
<td>112</td>
<td>wait_data_Z</td>
<td>50.246</td>
<td>5.465</td>
</tr>
<tr>
<td>77</td>
<td>inc_pc</td>
<td>67.413</td>
<td>2.130</td>
</tr>
<tr>
<td>76</td>
<td>n52_4</td>
<td>55.910</td>
<td>4.786</td>
</tr>
<tr>
<td>70</td>
<td>op_pos_0[0]</td>
<td>52.295</td>
<td>4.397</td>
</tr>
<tr>
<td>64</td>
<td>rd_Z</td>
<td>51.234</td>
<td>4.836</td>
</tr>
<tr>
<td>64</td>
<td>data_2_7</td>
<td>66.126</td>
<td>3.207</td>
</tr>
<tr>
<td>63</td>
<td>n1213_11</td>
<td>54.674</td>
<td>4.259</td>
</tr>
<tr>
<td>59</td>
<td>ram_rd_sel_2_15</td>
<td>51.234</td>
<td>4.415</td>
</tr>
<tr>
<td>55</td>
<td>rd_addr_Z[1]</td>
<td>47.201</td>
<td>3.654</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R85C123</td>
<td>73.61%</td>
</tr>
<tr>
<td>R84C122</td>
<td>68.06%</td>
</tr>
<tr>
<td>R84C128</td>
<td>68.06%</td>
</tr>
<tr>
<td>R85C124</td>
<td>66.67%</td>
</tr>
<tr>
<td>R84C124</td>
<td>66.67%</td>
</tr>
<tr>
<td>R84C125</td>
<td>66.67%</td>
</tr>
<tr>
<td>R84C131</td>
<td>66.67%</td>
</tr>
<tr>
<td>R84C47</td>
<td>65.28%</td>
</tr>
<tr>
<td>R84C101</td>
<td>65.28%</td>
</tr>
<tr>
<td>R84C133</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
