Analysis & Synthesis report for KS
Tue Jan 10 20:34:25 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated
 16. Source assignments for dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated
 17. Source assignments for dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated
 18. Source assignments for dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated
 19. Source assignments for dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated
 20. Source assignments for dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated
 21. Parameter Settings for User Entity Instance: uart_top:U1|rx_module_plus:U1_1
 22. Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component
 23. Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component
 24. Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component
 25. Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component
 26. Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component
 27. Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component
 28. Parameter Settings for User Entity Instance: data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component
 29. Parameter Settings for User Entity Instance: data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component
 30. Parameter Settings for User Entity Instance: data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component
 31. Parameter Settings for User Entity Instance: data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component
 32. Parameter Settings for User Entity Instance: dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component
 34. Parameter Settings for User Entity Instance: dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component
 35. Parameter Settings for User Entity Instance: dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component
 36. Parameter Settings for User Entity Instance: dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component
 42. Parameter Settings for User Entity Instance: amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component
 43. lpm_mult Parameter Settings by Entity Instance
 44. altsyncram Parameter Settings by Entity Instance
 45. Port Connectivity Checks: "amp_ctrl_module:U7|D_AMP:D_AMP_inst"
 46. Port Connectivity Checks: "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2"
 47. Port Connectivity Checks: "dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1"
 48. Port Connectivity Checks: "dds_top:U4|sin_x_wave:U4_8"
 49. Port Connectivity Checks: "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2"
 50. Port Connectivity Checks: "dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1"
 51. Port Connectivity Checks: "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2"
 52. Port Connectivity Checks: "dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1"
 53. Port Connectivity Checks: "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2"
 54. Port Connectivity Checks: "dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1"
 55. Port Connectivity Checks: "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2"
 56. Port Connectivity Checks: "dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1"
 57. Port Connectivity Checks: "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst"
 58. Port Connectivity Checks: "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst"
 59. Port Connectivity Checks: "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst"
 60. Port Connectivity Checks: "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2"
 61. Port Connectivity Checks: "dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1"
 62. Port Connectivity Checks: "data_calc:U6|duty_calc:U6_3|X10:X10_inst"
 63. Port Connectivity Checks: "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst"
 64. Port Connectivity Checks: "data_calc:U6|pha_calc:U6_2|X10:X10_inst"
 65. Port Connectivity Checks: "data_calc:U6|pha_calc:U6_2|X100:X100_inst"
 66. Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X10:X10_inst"
 67. Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X100:X100_inst"
 68. Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst"
 69. Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst"
 70. Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst"
 71. Port Connectivity Checks: "data_sel:U3"
 72. Port Connectivity Checks: "uart_top:U1"
 73. Elapsed Time Per Partition
 74. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 10 20:34:25 2017       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; KS                                          ;
; Top-level Entity Name              ; KS                                          ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,093                                       ;
;     Total combinational functions  ; 1,963                                       ;
;     Dedicated logic registers      ; 343                                         ;
; Total registers                    ; 343                                         ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 49,152                                      ;
; Embedded Multiplier 9-bit elements ; 11                                          ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; KS                 ; KS                 ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                           ; Library ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+
; src/KS.v                           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/KS.v                                         ;         ;
; src/UART_src/rx_module_plus.v      ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/UART_src/rx_module_plus.v                    ;         ;
; src/UART_src/judge.v               ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/UART_src/judge.v                             ;         ;
; src/CRTL_src/wave_select.v         ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/wave_select.v                       ;         ;
; src/DDS_src/dds_top.v              ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/dds_top.v                            ;         ;
; src/CRTL_src/data_sel.v            ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/data_sel.v                          ;         ;
; src/DDS_src/delta_wave.v           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/delta_wave.v                         ;         ;
; src/DDS_src/squ_wave.v             ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/squ_wave.v                           ;         ;
; src/DDS_src/sin_wave.v             ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/sin_wave.v                           ;         ;
; src/DDS_src/up_xie_wave.v          ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/up_xie_wave.v                        ;         ;
; src/DDS_src/down_xie_wave.v        ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/down_xie_wave.v                      ;         ;
; src/DDS_src/noise_wave.v           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/noise_wave.v                         ;         ;
; src/DDS_src/sin_x_wave.v           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/sin_x_wave.v                         ;         ;
; src/DDS_src/addr_gen.v             ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DDS_src/addr_gen.v                           ;         ;
; src/IPcore/delta/delta_rom.v       ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v                     ;         ;
; src/IPcore/sin/sin_rom.v           ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v                         ;         ;
; src/IPcore/upxie/upxie_rom.v       ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v                     ;         ;
; src/IPcore/downxie/downxie_rom.v   ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v                 ;         ;
; src/IPcore/noise/noise_rom.v       ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v                     ;         ;
; src/IPcore/sinx_x/sinx_x_rom.v     ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v                   ;         ;
; src/UART_src/uart_top.v            ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/UART_src/uart_top.v                          ;         ;
; src/CRTL_src/canshu_ctrl.v         ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/canshu_ctrl.v                       ;         ;
; src/CRTL_src/amp_ctrl.v            ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl.v                          ;         ;
; src/CRTL_src/pha_ctrl.v            ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/pha_ctrl.v                          ;         ;
; src/CRTL_src/frq_ctrl.v            ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/frq_ctrl.v                          ;         ;
; src/DATA_clac/data_calc.v          ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DATA_clac/data_calc.v                        ;         ;
; src/CRTL_src/duty_ctrl.v           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/duty_ctrl.v                         ;         ;
; src/IPcore/X100000/X100000.v       ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v                     ;         ;
; src/IPcore/X10000/X10000.v         ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v                       ;         ;
; src/IPcore/X1000/X1000.v           ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v                         ;         ;
; src/IPcore/X100/X100.v             ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v                           ;         ;
; src/IPcore/X10/X10.v               ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v                             ;         ;
; src/DATA_clac/frq_calc.v           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DATA_clac/frq_calc.v                         ;         ;
; src/IPcore/frq_jisuan/frq_jisuan.v ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v               ;         ;
; src/DATA_clac/pha_calc.v           ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DATA_clac/pha_calc.v                         ;         ;
; src/IPcore/pha_calc/pha_jisuan.v   ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v                 ;         ;
; src/DATA_clac/duty_calc.v          ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/DATA_clac/duty_calc.v                        ;         ;
; src/IPcore/duty_calc/DIV50M.v      ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v                    ;         ;
; X_DUTY.v                           ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/X_DUTY.v                                         ;         ;
; D_DUTY.v                           ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/D_DUTY.v                                         ;         ;
; src/CRTL_src/amp_ctrl_module.v     ; yes             ; User Verilog HDL File                  ; F:/FPGA/altera/DDS_KS/src/CRTL_src/amp_ctrl_module.v                   ;         ;
; src/IPcore/X_AMP.v                 ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v                               ;         ;
; src/IPcore/D_AMP.v                 ; yes             ; User Wizard-Generated File             ; F:/FPGA/altera/DDS_KS/src/IPcore/D_AMP.v                               ;         ;
; lpm_mult.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; aglobal130.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc          ;         ;
; lpm_add_sub.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; db/mult_0en.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_0en.tdf                                  ;         ;
; db/mult_7en.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_7en.tdf                                  ;         ;
; db/mult_vdn.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_vdn.tdf                                  ;         ;
; db/mult_icn.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_icn.tdf                                  ;         ;
; db/mult_1bn.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_1bn.tdf                                  ;         ;
; db/mult_btp.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_btp.tdf                                  ;         ;
; multcore.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                   ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc                 ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc            ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_sgh.tdf                 ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/add_sub_sgh.tdf                               ;         ;
; db/add_sub_ngh.tdf                 ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/add_sub_ngh.tdf                               ;         ;
; altshift.tdf                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                         ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                       ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_p7c1.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/altsyncram_p7c1.tdf                           ;         ;
; src/ipcore/delta/delta.mif         ; yes             ; Auto-Found Memory Initialization File  ; F:/FPGA/altera/DDS_KS/src/ipcore/delta/delta.mif                       ;         ;
; lpm_divide.tdf                     ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                    ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc                ; yes             ; Megafunction                           ; c:/altera/13.0/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_uos.tdf              ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/lpm_divide_uos.tdf                            ;         ;
; db/sign_div_unsign_bnh.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/sign_div_unsign_bnh.tdf                       ;         ;
; db/alt_u_div_aaf.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/alt_u_div_aaf.tdf                             ;         ;
; db/add_sub_7pc.tdf                 ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/add_sub_7pc.tdf                               ;         ;
; db/add_sub_8pc.tdf                 ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/add_sub_8pc.tdf                               ;         ;
; db/mult_aen.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_aen.tdf                                  ;         ;
; db/lpm_divide_ens.tdf              ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/lpm_divide_ens.tdf                            ;         ;
; db/sign_div_unsign_rlh.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/sign_div_unsign_rlh.tdf                       ;         ;
; db/alt_u_div_a7f.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/alt_u_div_a7f.tdf                             ;         ;
; db/altsyncram_prb1.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/altsyncram_prb1.tdf                           ;         ;
; src/ipcore/sin/sin.mif             ; yes             ; Auto-Found Memory Initialization File  ; F:/FPGA/altera/DDS_KS/src/ipcore/sin/sin.mif                           ;         ;
; db/altsyncram_r9c1.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/altsyncram_r9c1.tdf                           ;         ;
; src/ipcore/upxie/upxie.mif         ; yes             ; Auto-Found Memory Initialization File  ; F:/FPGA/altera/DDS_KS/src/ipcore/upxie/upxie.mif                       ;         ;
; db/altsyncram_1nc1.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/altsyncram_1nc1.tdf                           ;         ;
; src/ipcore/downxie/downxie.mif     ; yes             ; Auto-Found Memory Initialization File  ; F:/FPGA/altera/DDS_KS/src/ipcore/downxie/downxie.mif                   ;         ;
; db/altsyncram_19c1.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/altsyncram_19c1.tdf                           ;         ;
; src/ipcore/noise/noise.mif         ; yes             ; Auto-Found Memory Initialization File  ; F:/FPGA/altera/DDS_KS/src/ipcore/noise/noise.mif                       ;         ;
; db/altsyncram_0ac1.tdf             ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/altsyncram_0ac1.tdf                           ;         ;
; src/ipcore/sinx_x/sinx.mif         ; yes             ; Auto-Found Memory Initialization File  ; F:/FPGA/altera/DDS_KS/src/ipcore/sinx_x/sinx.mif                       ;         ;
; db/mult_kcn.tdf                    ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/mult_kcn.tdf                                  ;         ;
; db/lpm_divide_8ns.tdf              ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/lpm_divide_8ns.tdf                            ;         ;
; db/sign_div_unsign_llh.tdf         ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/sign_div_unsign_llh.tdf                       ;         ;
; db/alt_u_div_u6f.tdf               ; yes             ; Auto-Generated Megafunction            ; F:/FPGA/altera/DDS_KS/db/alt_u_div_u6f.tdf                             ;         ;
+------------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 2,093     ;
;                                             ;           ;
; Total combinational functions               ; 1963      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 499       ;
;     -- 3 input functions                    ; 942       ;
;     -- <=2 input functions                  ; 522       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 987       ;
;     -- arithmetic mode                      ; 976       ;
;                                             ;           ;
; Total registers                             ; 343       ;
;     -- Dedicated logic registers            ; 343       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 13        ;
; Total memory bits                           ; 49152     ;
; Embedded Multiplier 9-bit elements          ; 11        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 392       ;
; Total fan-out                               ; 7663      ;
; Average fan-out                             ; 3.20      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                           ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |KS                                                     ; 1963 (23)         ; 343 (0)      ; 49152       ; 11           ; 5       ; 3         ; 13   ; 0            ; |KS                                                                                                                                                                                           ;              ;
;    |amp_ctrl_module:U7|                                 ; 137 (57)          ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7                                                                                                                                                                        ;              ;
;       |D_AMP:D_AMP_inst|                                ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst                                                                                                                                                       ;              ;
;          |lpm_divide:LPM_DIVIDE_component|              ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component                                                                                                                       ;              ;
;             |lpm_divide_8ns:auto_generated|             ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated                                                                                         ;              ;
;                |sign_div_unsign_llh:divider|            ; 30 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider                                                             ;              ;
;                   |alt_u_div_u6f:divider|               ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider                                       ;              ;
;       |X_AMP:X_AMP_inst|                                ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst                                                                                                                                                       ;              ;
;          |lpm_mult:lpm_mult_component|                  ; 50 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component                                                                                                                           ;              ;
;             |mult_kcn:auto_generated|                   ; 50 (50)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component|mult_kcn:auto_generated                                                                                                   ;              ;
;    |canshu_ctrl:U5|                                     ; 105 (0)           ; 146 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|canshu_ctrl:U5                                                                                                                                                                            ;              ;
;       |amp_ctrl:U5_1|                                   ; 20 (20)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|canshu_ctrl:U5|amp_ctrl:U5_1                                                                                                                                                              ;              ;
;       |duty_ctrl:U5_4|                                  ; 17 (17)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|canshu_ctrl:U5|duty_ctrl:U5_4                                                                                                                                                             ;              ;
;       |frq_ctrl:U5_3|                                   ; 50 (50)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3                                                                                                                                                              ;              ;
;       |pha_ctrl:U5_2|                                   ; 18 (18)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|canshu_ctrl:U5|pha_ctrl:U5_2                                                                                                                                                              ;              ;
;    |data_calc:U6|                                       ; 364 (0)           ; 0 (0)        ; 0           ; 8            ; 4       ; 2         ; 0    ; 0            ; |KS|data_calc:U6                                                                                                                                                                              ;              ;
;       |duty_calc:U6_3|                                  ; 7 (7)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|duty_calc:U6_3                                                                                                                                                               ;              ;
;          |X10:X10_inst|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst                                                                                                                                                  ;              ;
;             |lpm_mult:lpm_mult_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component                                                                                                                      ;              ;
;                |mult_1bn:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated                                                                                              ;              ;
;       |frq_calc:U6_1|                                   ; 248 (83)          ; 0 (0)        ; 0           ; 6            ; 2       ; 2         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1                                                                                                                                                                ;              ;
;          |X100000:X100000_inst|                         ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst                                                                                                                                           ;              ;
;             |lpm_mult:lpm_mult_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component                                                                                                               ;              ;
;                |mult_0en:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component|mult_0en:auto_generated                                                                                       ;              ;
;          |X10000:X10000_inst|                           ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst                                                                                                                                             ;              ;
;             |lpm_mult:lpm_mult_component|               ; 63 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component                                                                                                                 ;              ;
;                |mult_7en:auto_generated|                ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component|mult_7en:auto_generated                                                                                         ;              ;
;          |X1000:X1000_inst|                             ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst                                                                                                                                               ;              ;
;             |lpm_mult:lpm_mult_component|               ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component                                                                                                                   ;              ;
;                |mult_vdn:auto_generated|                ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component|mult_vdn:auto_generated                                                                                           ;              ;
;          |X100:X100_inst|                               ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst                                                                                                                                                 ;              ;
;             |lpm_mult:lpm_mult_component|               ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component                                                                                                                     ;              ;
;                |mult_icn:auto_generated|                ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated                                                                                             ;              ;
;          |X10:X10_inst|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst                                                                                                                                                   ;              ;
;             |lpm_mult:lpm_mult_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component                                                                                                                       ;              ;
;                |mult_1bn:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated                                                                                               ;              ;
;          |frq_jisuan:frq_jisuan_inst|                   ; 12 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst                                                                                                                                     ;              ;
;             |lpm_mult:lpm_mult_component|               ; 12 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component                                                                                                         ;              ;
;                |mult_btp:auto_generated|                ; 12 (12)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component|mult_btp:auto_generated                                                                                 ;              ;
;       |pha_calc:U6_2|                                   ; 109 (18)          ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2                                                                                                                                                                ;              ;
;          |X100:X100_inst|                               ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst                                                                                                                                                 ;              ;
;             |lpm_mult:lpm_mult_component|               ; 29 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component                                                                                                                     ;              ;
;                |mult_icn:auto_generated|                ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated                                                                                             ;              ;
;          |X10:X10_inst|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst                                                                                                                                                   ;              ;
;             |lpm_mult:lpm_mult_component|               ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component                                                                                                                       ;              ;
;                |mult_1bn:auto_generated|                ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated                                                                                               ;              ;
;          |pha_jisuan:pha_jisuan_inst|                   ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst                                                                                                                                     ;              ;
;             |lpm_mult:lpm_mult_component|               ; 62 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component                                                                                                         ;              ;
;                |multcore:mult_core|                     ; 62 (20)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core                                                                                      ;              ;
;                   |mpar_add:padder|                     ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder                                                                      ;              ;
;                      |lpm_add_sub:adder[0]|             ; 23 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ;              ;
;                         |add_sub_sgh:auto_generated|    ; 23 (23)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_sgh:auto_generated                      ;              ;
;                      |mpar_add:sub_par_add|             ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ;              ;
;                         |lpm_add_sub:adder[0]|          ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ;              ;
;                            |add_sub_ngh:auto_generated| ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated ;              ;
;    |data_sel:U3|                                        ; 52 (52)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|data_sel:U3                                                                                                                                                                               ;              ;
;    |dds_top:U4|                                         ; 1127 (0)          ; 64 (0)       ; 49152       ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|dds_top:U4                                                                                                                                                                                ;              ;
;       |delta_wave:U4_2|                                 ; 42 (0)            ; 32 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|delta_wave:U4_2                                                                                                                                                                ;              ;
;          |addr_gen:U4_2_1|                              ; 42 (42)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1                                                                                                                                                ;              ;
;          |delta_rom:U4_2_2|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2                                                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component                                                                                                               ;              ;
;                |altsyncram_p7c1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated                                                                                ;              ;
;       |down_xie_wave:U4_6|                              ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|down_xie_wave:U4_6                                                                                                                                                             ;              ;
;          |downxie_rom:U4_6_2|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component                                                                                                          ;              ;
;                |altsyncram_1nc1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated                                                                           ;              ;
;       |noise_wave:U4_7|                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|noise_wave:U4_7                                                                                                                                                                ;              ;
;          |noise_rom:U4_7_2|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2                                                                                                                                               ;              ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component                                                                                                               ;              ;
;                |altsyncram_19c1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated                                                                                ;              ;
;       |sin_wave:U4_3|                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_wave:U4_3                                                                                                                                                                  ;              ;
;          |sin_rom:U4_3_2|                               ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2                                                                                                                                                   ;              ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component                                                                                                                   ;              ;
;                |altsyncram_prb1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated                                                                                    ;              ;
;       |sin_x_wave:U4_8|                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_x_wave:U4_8                                                                                                                                                                ;              ;
;          |sinx_x_rom:U4_8_2|                            ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2                                                                                                                                              ;              ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component                                                                                                              ;              ;
;                |altsyncram_0ac1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated                                                                               ;              ;
;       |squ_wave:U4_4|                                   ; 1077 (86)         ; 32 (32)      ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4                                                                                                                                                                  ;              ;
;          |DIV50M:DIV50M_inst|                           ; 688 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst                                                                                                                                               ;              ;
;             |lpm_divide:LPM_DIVIDE_component|           ; 688 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component                                                                                                               ;              ;
;                |lpm_divide_uos:auto_generated|          ; 688 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated                                                                                 ;              ;
;                   |sign_div_unsign_bnh:divider|         ; 688 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider                                                     ;              ;
;                      |alt_u_div_aaf:divider|            ; 688 (688)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider                               ;              ;
;          |D_DUTY:D_DUTY_inst|                           ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst                                                                                                                                               ;              ;
;             |lpm_divide:LPM_DIVIDE_component|           ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component                                                                                                               ;              ;
;                |lpm_divide_ens:auto_generated|          ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated                                                                                 ;              ;
;                   |sign_div_unsign_rlh:divider|         ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider                                                     ;              ;
;                      |alt_u_div_a7f:divider|            ; 289 (289)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                               ;              ;
;          |X_DUTY:X_DUTY_inst|                           ; 14 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst                                                                                                                                               ;              ;
;             |lpm_mult:lpm_mult_component|               ; 14 (0)            ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component                                                                                                                   ;              ;
;                |mult_aen:auto_generated|                ; 14 (14)           ; 0 (0)        ; 0           ; 3            ; 1       ; 1         ; 0    ; 0            ; |KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component|mult_aen:auto_generated                                                                                           ;              ;
;       |up_xie_wave:U4_5|                                ; 8 (8)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|up_xie_wave:U4_5                                                                                                                                                               ;              ;
;          |upxie_rom:U4_5_2|                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2                                                                                                                                              ;              ;
;             |altsyncram:altsyncram_component|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component                                                                                                              ;              ;
;                |altsyncram_r9c1:auto_generated|         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated                                                                               ;              ;
;    |uart_top:U1|                                        ; 137 (0)           ; 111 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|uart_top:U1                                                                                                                                                                               ;              ;
;       |judge:U1_2|                                      ; 102 (102)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|uart_top:U1|judge:U1_2                                                                                                                                                                    ;              ;
;       |rx_module_plus:U1_1|                             ; 35 (35)           ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|uart_top:U1|rx_module_plus:U1_1                                                                                                                                                           ;              ;
;    |wave_select:U2|                                     ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |KS|wave_select:U2                                                                                                                                                                            ;              ;
+---------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+
; Name                                                                                                                       ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                              ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+
; dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./src/IPcore/delta/delta.mif     ;
; dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./src/IPcore/downxie/downxie.mif ;
; dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./src/IPcore/noise/noise.mif     ;
; dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated|ALTSYNCRAM          ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./src/IPcore/sin/sin.mif         ;
; dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./src/IPcore/sinx_x/sinx.mif     ;
; dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated|ALTSYNCRAM     ; AUTO ; ROM  ; 1024         ; 8            ; --           ; --           ; 8192 ; ./src/IPcore/upxie/upxie.mif     ;
+----------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 5           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 11          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 8           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                          ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2           ; F:/FPGA/altera/DDS_KS/src/IPcore/delta/delta_rom.v       ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2               ; F:/FPGA/altera/DDS_KS/src/IPcore/sin/sin_rom.v           ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst           ; F:/FPGA/altera/DDS_KS/src/IPcore/duty_calc/DIV50M.v      ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst           ; F:/FPGA/altera/DDS_KS/D_DUTY.v                           ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst           ; F:/FPGA/altera/DDS_KS/X_DUTY.v                           ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2          ; F:/FPGA/altera/DDS_KS/src/IPcore/upxie/upxie_rom.v       ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2      ; F:/FPGA/altera/DDS_KS/src/IPcore/downxie/downxie_rom.v   ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2           ; F:/FPGA/altera/DDS_KS/src/IPcore/noise/noise_rom.v       ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |KS|dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2          ; F:/FPGA/altera/DDS_KS/src/IPcore/sinx_x/sinx_x_rom.v     ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|frq_calc:U6_1|X10:X10_inst               ; F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v               ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|frq_calc:U6_1|X100:X100_inst             ; F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v             ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|frq_calc:U6_1|X1000:X1000_inst           ; F:/FPGA/altera/DDS_KS/src/IPcore/X1000/X1000.v           ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|frq_calc:U6_1|X10000:X10000_inst         ; F:/FPGA/altera/DDS_KS/src/IPcore/X10000/X10000.v         ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|frq_calc:U6_1|X100000:X100000_inst       ; F:/FPGA/altera/DDS_KS/src/IPcore/X100000/X100000.v       ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst ; F:/FPGA/altera/DDS_KS/src/IPcore/frq_jisuan/frq_jisuan.v ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|pha_calc:U6_2|X10:X10_inst               ; F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v               ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|pha_calc:U6_2|X100:X100_inst             ; F:/FPGA/altera/DDS_KS/src/IPcore/X100/X100.v             ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst ; F:/FPGA/altera/DDS_KS/src/IPcore/pha_calc/pha_jisuan.v   ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|data_calc:U6|duty_calc:U6_3|X10:X10_inst              ; F:/FPGA/altera/DDS_KS/src/IPcore/X10/X10.v               ;
; Altera ; LPM_DIVIDE   ; 13.0    ; N/A          ; N/A          ; |KS|amp_ctrl_module:U7|D_AMP:D_AMP_inst                   ; F:/FPGA/altera/DDS_KS/src/IPcore/D_AMP.v                 ;
; Altera ; LPM_MULT     ; 13.0    ; N/A          ; N/A          ; |KS|amp_ctrl_module:U7|X_AMP:X_AMP_inst                   ; F:/FPGA/altera/DDS_KS/src/IPcore/X_AMP.v                 ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Register name                                                                                                                ; Reason for Removal                                                 ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated|rden_a_store     ; Lost fanout                                                        ;
; dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated|rden_a_store      ; Lost fanout                                                        ;
; dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated|rden_a_store ; Lost fanout                                                        ;
; dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated|rden_a_store     ; Lost fanout                                                        ;
; dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated|rden_a_store          ; Lost fanout                                                        ;
; dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated|rden_a_store      ; Lost fanout                                                        ;
; dds_top:U4|squ_wave:U4_4|squ_data[1..6]                                                                                      ; Merged with dds_top:U4|squ_wave:U4_4|squ_data[0]                   ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[15]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[15]                 ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[15]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[15]                 ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[15]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[15]                 ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[14]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[14]                 ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[14]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[14]                 ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[14]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[14]                 ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[13]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[13]                 ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[13]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[13]                 ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[13]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[13]                 ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[12]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[12]                 ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[12]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[12]                 ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[12]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[12]                 ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[11]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[11]                 ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[11]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[11]                 ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[11]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[11]                 ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[10]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[10]                 ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[10]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[10]                 ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[10]                                                                                        ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[10]                 ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[9]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[9]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[9]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[9]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[9]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[9]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[8]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[8]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[8]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[8]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[8]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[8]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[7]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[7]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[7]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[7]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[7]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[7]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[6]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[6]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[6]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[6]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[6]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[6]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[5]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[5]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[5]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[5]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[5]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[5]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[4]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[4]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[4]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[4]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[4]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[4]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[3]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[3]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[3]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[3]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[3]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[3]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[2]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[2]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[2]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[2]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[2]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[2]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[1]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[1]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[1]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[1]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[1]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[1]                  ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave[0]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[0]                  ;
; canshu_ctrl:U5|pha_ctrl:U5_2|wave[0]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[0]                  ;
; canshu_ctrl:U5|frq_ctrl:U5_3|wave[0]                                                                                         ; Merged with canshu_ctrl:U5|duty_ctrl:U5_4|wave[0]                  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[0]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[0]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[0]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[0]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[0]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[0]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[0]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[0]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[0]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[0]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[31]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[31] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[31]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[31] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[31]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[31] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[31]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[31] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[31]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[31] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[30]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[30] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[30]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[30] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[30]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[30] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[30]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[30] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[30]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[30] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[29]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[29] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[29]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[29] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[29]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[29] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[29]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[29] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[29]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[29] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[28]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[28] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[28]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[28] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[28]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[28] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[28]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[28] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[28]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[28] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[27]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[27] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[27]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[27] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[27]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[27] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[27]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[27] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[27]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[27] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[26]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[26] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[26]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[26] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[26]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[26] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[26]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[26] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[26]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[26] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[25]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[25] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[25]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[25] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[25]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[25] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[25]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[25] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[25]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[25] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[24]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[24] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[24]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[24] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[24]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[24] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[24]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[24] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[24]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[24] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[23]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[23] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[23]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[23] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[23]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[23] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[23]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[23] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[23]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[23] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[22]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[22] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[22]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[22] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[22]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[22] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[22]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[22] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[22]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[22] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[21]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[21] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[21]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[21] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[21]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[21] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[21]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[21] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[21]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[21] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[20]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[20] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[20]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[20] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[20]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[20] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[20]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[20] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[20]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[20] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[19]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[19] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[19]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[19] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[19]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[19] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[19]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[19] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[19]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[19] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[18]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[18] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[18]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[18] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[18]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[18] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[18]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[18] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[18]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[18] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[17]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[17] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[17]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[17] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[17]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[17] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[17]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[17] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[17]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[17] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[16]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[16] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[16]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[16] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[16]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[16] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[16]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[16] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[16]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[16] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[15]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[15] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[15]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[15] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[15]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[15] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[15]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[15] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[15]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[15] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[14]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[14] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[14]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[14] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[14]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[14] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[14]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[14] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[14]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[14] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[13]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[13] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[13]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[13] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[13]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[13] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[13]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[13] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[13]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[13] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[12]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[12] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[12]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[12] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[12]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[12] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[12]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[12] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[12]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[12] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[11]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[11] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[11]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[11] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[11]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[11] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[11]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[11] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[11]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[11] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[10]                                                                    ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[10] ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[10]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[10] ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[10]                                                                         ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[10] ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[10]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[10] ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[10]                                                                      ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[10] ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[9]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[9]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[9]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[9]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[9]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[9]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[9]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[9]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[9]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[9]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[8]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[8]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[8]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[8]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[8]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[8]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[8]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[8]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[8]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[8]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[7]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[7]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[7]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[7]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[7]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[7]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[7]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[7]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[7]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[7]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[6]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[6]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[6]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[6]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[6]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[6]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[6]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[6]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[6]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[6]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[5]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[5]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[5]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[5]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[5]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[5]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[5]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[5]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[5]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[5]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[4]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[4]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[4]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[4]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[4]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[4]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[4]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[4]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[4]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[4]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[3]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[3]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[3]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[3]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[3]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[3]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[3]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[3]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[3]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[3]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[2]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[2]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[2]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[2]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[2]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[2]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[2]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[2]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[2]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[2]  ;
; dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1|frq_sum[1]                                                                     ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[1]  ;
; dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1|frq_sum[1]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[1]  ;
; dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1|frq_sum[1]                                                                          ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[1]  ;
; dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1|frq_sum[1]                                                                        ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[1]  ;
; dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1|frq_sum[1]                                                                       ; Merged with dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1|frq_sum[1]  ;
; wave_select:U2|wave_sel[4]                                                                                                   ; Stuck at GND due to stuck port data_in                             ;
; Total Number of Removed Registers = 221                                                                                      ;                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 343   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 342   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 194   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------+
; Inverted Register Statistics                       ;
+------------------------------------------+---------+
; Inverted Register                        ; Fan out ;
+------------------------------------------+---------+
; amp_ctrl_module:U7|ad_data_amp_r[7]      ; 1       ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave_amp[2] ; 24      ;
; canshu_ctrl:U5|amp_ctrl:U5_1|wave_amp[0] ; 21      ;
; data_sel:U3|ad_data[7]                   ; 7       ;
; data_sel:U3|open_flag                    ; 10      ;
; dds_top:U4|squ_wave:U4_4|squ_data[7]     ; 1       ;
; wave_select:U2|wave_flag                 ; 2       ;
; uart_top:U1|rx_module_plus:U1_1|rx       ; 3       ;
; uart_top:U1|rx_module_plus:U1_1|rx2      ; 1       ;
; Total number of inverted registers = 9   ;         ;
+------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |KS|wave_select:U2|wave_sel[3]                  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |KS|canshu_ctrl:U5|amp_ctrl:U5_1|data_cnt[4]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |KS|canshu_ctrl:U5|pha_ctrl:U5_2|data_cnt[4]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3|data_cnt[0]    ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |KS|canshu_ctrl:U5|duty_ctrl:U5_4|data_cnt[0]   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KS|uart_top:U1|judge:U1_2|wave_r[9]            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |KS|uart_top:U1|rx_module_plus:U1_1|bps_cnt[9]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |KS|uart_top:U1|judge:U1_2|cnt_clr[10]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |KS|uart_top:U1|judge:U1_2|byte_cnt[1]          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |KS|uart_top:U1|judge:U1_2|wave_r[2]            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |KS|uart_top:U1|rx_module_plus:U1_1|bit_cnt[3]  ;
; 16:1               ; 6 bits    ; 60 LEs        ; 18 LEs               ; 42 LEs                 ; Yes        ; |KS|amp_ctrl_module:U7|ad_data_amp_r[2]         ;
; 31:1               ; 8 bits    ; 160 LEs       ; 8 LEs                ; 152 LEs                ; Yes        ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3|wave_frq_r[23] ;
; 32:1               ; 4 bits    ; 84 LEs        ; 8 LEs                ; 76 LEs                 ; Yes        ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3|wave_frq_r[11] ;
; 17:1               ; 4 bits    ; 44 LEs        ; 4 LEs                ; 40 LEs                 ; Yes        ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3|wave_frq_r[12] ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3|wave_frq_r[2]  ;
; 19:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |KS|canshu_ctrl:U5|frq_ctrl:U5_3|wave_frq_r[4]  ;
; 14:1               ; 7 bits    ; 63 LEs        ; 35 LEs               ; 28 LEs                 ; Yes        ; |KS|data_sel:U3|ad_data[5]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:U1|rx_module_plus:U1_1 ;
+----------------+---------------+---------------------------------------------+
; Parameter Name ; Value         ; Type                                        ;
+----------------+---------------+---------------------------------------------+
; bps_speed      ; 0000110110010 ; Unsigned Binary                             ;
+----------------+---------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                     ;
+------------------------------------------------+--------------+----------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                           ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                           ;
; LPM_WIDTHB                                     ; 17           ; Signed Integer                                           ;
; LPM_WIDTHP                                     ; 21           ; Signed Integer                                           ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                  ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                  ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                  ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                  ;
; LATENCY                                        ; 0            ; Untyped                                                  ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                  ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                  ;
; USE_EAB                                        ; OFF          ; Untyped                                                  ;
; MAXIMIZE_SPEED                                 ; 1            ; Untyped                                                  ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                  ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                  ;
; CBXI_PARAMETER                                 ; mult_0en     ; Untyped                                                  ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                  ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                  ;
+------------------------------------------------+--------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                         ;
; LPM_WIDTHB                                     ; 14           ; Signed Integer                                         ;
; LPM_WIDTHP                                     ; 18           ; Signed Integer                                         ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_7en     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                       ;
; LPM_WIDTHB                                     ; 10           ; Signed Integer                                       ;
; LPM_WIDTHP                                     ; 14           ; Signed Integer                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_vdn     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                               ;
+------------------------------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                     ;
; LPM_WIDTHB                                     ; 7            ; Signed Integer                                     ;
; LPM_WIDTHP                                     ; 11           ; Signed Integer                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                            ;
; LATENCY                                        ; 0            ; Untyped                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                            ;
; CBXI_PARAMETER                                 ; mult_icn     ; Untyped                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                            ;
+------------------------------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                   ;
; LPM_WIDTHB                                     ; 4            ; Signed Integer                                   ;
; LPM_WIDTHP                                     ; 8            ; Signed Integer                                   ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 1            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_1bn     ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                           ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTHA                                     ; 22           ; Signed Integer                                                 ;
; LPM_WIDTHB                                     ; 8            ; Signed Integer                                                 ;
; LPM_WIDTHP                                     ; 30           ; Signed Integer                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                        ;
; CBXI_PARAMETER                                 ; mult_btp     ; Untyped                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                        ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                               ;
+------------------------------------------------+--------------+----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                     ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                     ;
; LPM_WIDTHB                                     ; 7            ; Signed Integer                                     ;
; LPM_WIDTHP                                     ; 11           ; Signed Integer                                     ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                            ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                            ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                            ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                            ;
; LATENCY                                        ; 0            ; Untyped                                            ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                            ;
; USE_EAB                                        ; OFF          ; Untyped                                            ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                            ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                            ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                            ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                            ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                            ;
; CBXI_PARAMETER                                 ; mult_icn     ; Untyped                                            ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                            ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                            ;
+------------------------------------------------+--------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+--------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                             ;
+------------------------------------------------+--------------+--------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                   ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                   ;
; LPM_WIDTHB                                     ; 4            ; Signed Integer                                   ;
; LPM_WIDTHP                                     ; 8            ; Signed Integer                                   ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                          ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                          ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                          ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                          ;
; LATENCY                                        ; 0            ; Untyped                                          ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                          ;
; USE_EAB                                        ; OFF          ; Untyped                                          ;
; MAXIMIZE_SPEED                                 ; 1            ; Untyped                                          ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                          ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                          ;
; CBXI_PARAMETER                                 ; mult_1bn     ; Untyped                                          ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                          ;
+------------------------------------------------+--------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                           ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                 ;
; LPM_WIDTHA                                     ; 9            ; Signed Integer                                                 ;
; LPM_WIDTHB                                     ; 24           ; Signed Integer                                                 ;
; LPM_WIDTHP                                     ; 33           ; Signed Integer                                                 ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                                        ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                        ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                        ;
; LATENCY                                        ; 0            ; Untyped                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                        ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                                                        ;
; USE_EAB                                        ; OFF          ; Untyped                                                        ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                        ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                        ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                        ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                        ;
+------------------------------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+---------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                              ;
+------------------------------------------------+--------------+---------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                    ;
; LPM_WIDTHA                                     ; 4            ; Signed Integer                                    ;
; LPM_WIDTHB                                     ; 4            ; Signed Integer                                    ;
; LPM_WIDTHP                                     ; 8            ; Signed Integer                                    ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                           ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                           ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                           ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                           ;
; LATENCY                                        ; 0            ; Untyped                                           ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                           ;
; USE_EAB                                        ; OFF          ; Untyped                                           ;
; MAXIMIZE_SPEED                                 ; 1            ; Untyped                                           ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                           ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                           ;
; CBXI_PARAMETER                                 ; mult_1bn     ; Untyped                                           ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                           ;
+------------------------------------------------+--------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                 ;
+------------------------------------+------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                              ;
; WIDTH_A                            ; 8                            ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                              ;
; WIDTH_B                            ; 1                            ; Untyped                                              ;
; WIDTHAD_B                          ; 1                            ; Untyped                                              ;
; NUMWORDS_B                         ; 1                            ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                              ;
; BYTE_SIZE                          ; 8                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                              ;
; INIT_FILE                          ; ./src/IPcore/delta/delta.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_p7c1              ; Untyped                                              ;
+------------------------------------+------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 26             ; Signed Integer                                                                 ;
; LPM_WIDTHD             ; 22             ; Signed Integer                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_uos ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 26           ; Signed Integer                                       ;
; LPM_WIDTHB                                     ; 7            ; Signed Integer                                       ;
; LPM_WIDTHP                                     ; 33           ; Signed Integer                                       ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_aen     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                           ;
+------------------------+----------------+--------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                 ;
; LPM_WIDTHD             ; 7              ; Signed Integer                                                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                        ;
; CBXI_PARAMETER         ; lpm_divide_ens ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                 ;
+------------------------+----------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                    ; Type                                                 ;
+------------------------------------+--------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                      ; Untyped                                              ;
; WIDTH_A                            ; 8                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                       ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                     ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                                              ;
; WIDTH_B                            ; 1                        ; Untyped                                              ;
; WIDTHAD_B                          ; 1                        ; Untyped                                              ;
; NUMWORDS_B                         ; 1                        ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                        ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                                              ;
; BYTE_SIZE                          ; 8                        ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                                              ;
; INIT_FILE                          ; ./src/IPcore/sin/sin.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                   ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                   ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_prb1          ; Untyped                                              ;
+------------------------------------+--------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                  ;
+------------------------------------+------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                               ;
; WIDTH_A                            ; 8                            ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                               ;
; WIDTH_B                            ; 1                            ; Untyped                                               ;
; WIDTHAD_B                          ; 1                            ; Untyped                                               ;
; NUMWORDS_B                         ; 1                            ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                               ;
; BYTE_SIZE                          ; 8                            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                               ;
; INIT_FILE                          ; ./src/IPcore/upxie/upxie.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_r9c1              ; Untyped                                               ;
+------------------------------------+------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                  ;
+------------------------------------+----------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                              ; Untyped                                               ;
; WIDTH_A                            ; 8                                ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                               ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                             ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                               ;
; WIDTH_B                            ; 1                                ; Untyped                                               ;
; WIDTHAD_B                          ; 1                                ; Untyped                                               ;
; NUMWORDS_B                         ; 1                                ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                               ;
; BYTE_SIZE                          ; 8                                ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                               ;
; INIT_FILE                          ; ./src/IPcore/downxie/downxie.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                     ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_1nc1                  ; Untyped                                               ;
+------------------------------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                 ;
+------------------------------------+------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                              ;
; WIDTH_A                            ; 8                            ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                              ;
; WIDTH_B                            ; 1                            ; Untyped                                              ;
; WIDTHAD_B                          ; 1                            ; Untyped                                              ;
; NUMWORDS_B                         ; 1                            ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                              ;
; BYTE_SIZE                          ; 8                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                              ;
; INIT_FILE                          ; ./src/IPcore/noise/noise.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_19c1              ; Untyped                                              ;
+------------------------------------+------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                  ;
+------------------------------------+------------------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                               ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                               ;
; WIDTH_A                            ; 8                            ; Signed Integer                                        ;
; WIDTHAD_A                          ; 10                           ; Signed Integer                                        ;
; NUMWORDS_A                         ; 1024                         ; Signed Integer                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                               ;
; WIDTH_B                            ; 1                            ; Untyped                                               ;
; WIDTHAD_B                          ; 1                            ; Untyped                                               ;
; NUMWORDS_B                         ; 1                            ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                                        ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                               ;
; BYTE_SIZE                          ; 8                            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                               ;
; INIT_FILE                          ; ./src/IPcore/sinx_x/sinx.mif ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_0ac1              ; Untyped                                               ;
+------------------------------------+------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component ;
+------------------------------------------------+--------------+----------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                         ;
+------------------------------------------------+--------------+----------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                               ;
; LPM_WIDTHA                                     ; 8            ; Signed Integer                               ;
; LPM_WIDTHB                                     ; 4            ; Signed Integer                               ;
; LPM_WIDTHP                                     ; 12           ; Signed Integer                               ;
; LPM_WIDTHR                                     ; 0            ; Untyped                                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                      ;
; LATENCY                                        ; 0            ; Untyped                                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                      ;
; USE_EAB                                        ; OFF          ; Untyped                                      ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                      ;
; CBXI_PARAMETER                                 ; mult_kcn     ; Untyped                                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                      ;
+------------------------------------------------+--------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                   ;
+------------------------+----------------+------------------------------------------------------------------------+
; LPM_WIDTHN             ; 12             ; Signed Integer                                                         ;
; LPM_WIDTHD             ; 3              ; Signed Integer                                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                ;
; CBXI_PARAMETER         ; lpm_divide_8ns ; Untyped                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                         ;
+------------------------+----------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                            ;
+---------------------------------------+-----------------------------------------------------------------------------------+
; Name                                  ; Value                                                                             ;
+---------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances            ; 12                                                                                ;
; Entity Instance                       ; data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component       ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 17                                                                                ;
;     -- LPM_WIDTHP                     ; 21                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component         ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 14                                                                                ;
;     -- LPM_WIDTHP                     ; 18                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component           ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 10                                                                                ;
;     -- LPM_WIDTHP                     ; 14                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component             ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                 ;
;     -- LPM_WIDTHP                     ; 11                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component               ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 4                                                                                 ;
;     -- LPM_WIDTHP                     ; 8                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 22                                                                                ;
;     -- LPM_WIDTHB                     ; 8                                                                                 ;
;     -- LPM_WIDTHP                     ; 30                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                               ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component             ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 7                                                                                 ;
;     -- LPM_WIDTHP                     ; 11                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|pha_calc:U6_2|X10:X10_inst|lpm_mult:lpm_mult_component               ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 4                                                                                 ;
;     -- LPM_WIDTHP                     ; 8                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component ;
;     -- LPM_WIDTHA                     ; 9                                                                                 ;
;     -- LPM_WIDTHB                     ; 24                                                                                ;
;     -- LPM_WIDTHP                     ; 33                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                               ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; data_calc:U6|duty_calc:U6_3|X10:X10_inst|lpm_mult:lpm_mult_component              ;
;     -- LPM_WIDTHA                     ; 4                                                                                 ;
;     -- LPM_WIDTHB                     ; 4                                                                                 ;
;     -- LPM_WIDTHP                     ; 8                                                                                 ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component           ;
;     -- LPM_WIDTHA                     ; 26                                                                                ;
;     -- LPM_WIDTHB                     ; 7                                                                                 ;
;     -- LPM_WIDTHP                     ; 33                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
; Entity Instance                       ; amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component                   ;
;     -- LPM_WIDTHA                     ; 8                                                                                 ;
;     -- LPM_WIDTHB                     ; 4                                                                                 ;
;     -- LPM_WIDTHP                     ; 12                                                                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                ;
;     -- USE_EAB                        ; OFF                                                                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                ;
+---------------------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                ;
; Entity Instance                           ; dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; ROM                                                                              ;
;     -- WIDTH_A                            ; 8                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "amp_ctrl_module:U7|D_AMP:D_AMP_inst"                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[1]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[11..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; remain          ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|sin_x_wave:U4_8|addr_gen:U4_8_1"                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|sin_x_wave:U4_8"                                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|noise_wave:U4_7|addr_gen:U4_7_1"                                                                                                 ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2" ;
+------+-------+----------+----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                            ;
+------+-------+----------+----------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                       ;
+------+-------+----------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|down_xie_wave:U4_6|addr_gen:U4_6_1"                                                                                                                                    ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2" ;
+------+-------+----------+------------------------------------------------+
; Port ; Type  ; Severity ; Details                                        ;
+------+-------+----------+------------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                   ;
+------+-------+----------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|up_xie_wave:U4_5|addr_gen:U4_5_1"                                                                                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                              ;
+------+-------+----------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|sin_wave:U4_3|addr_gen:U4_3_1"                                                                                                                                         ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst"                                                                                                                                              ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; denom[6..5] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; denom[4..3] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; denom[2]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; numer       ; Input  ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; quotient    ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (33 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; remain      ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst"                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; result[32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst" ;
+---------------+--------+----------+-------------------------------------+
; Port          ; Type   ; Severity ; Details                             ;
+---------------+--------+----------+-------------------------------------+
; numer[23..19] ; Input  ; Info     ; Stuck at VCC                        ;
; numer[15..12] ; Input  ; Info     ; Stuck at VCC                        ;
; numer[11..8]  ; Input  ; Info     ; Stuck at GND                        ;
; numer[6..0]   ; Input  ; Info     ; Stuck at GND                        ;
; numer[25]     ; Input  ; Info     ; Stuck at VCC                        ;
; numer[24]     ; Input  ; Info     ; Stuck at GND                        ;
; numer[18]     ; Input  ; Info     ; Stuck at GND                        ;
; numer[17]     ; Input  ; Info     ; Stuck at VCC                        ;
; numer[16]     ; Input  ; Info     ; Stuck at GND                        ;
; numer[7]      ; Input  ; Info     ; Stuck at VCC                        ;
; remain        ; Output ; Info     ; Explicitly unconnected              ;
+---------------+--------+----------+-------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2" ;
+------+-------+----------+-----------------------------------------------+
; Port ; Type  ; Severity ; Details                                       ;
+------+-------+----------+-----------------------------------------------+
; rden ; Input ; Info     ; Stuck at VCC                                  ;
+------+-------+----------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1"                                                                                                                                       ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; pha  ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|duty_calc:U6_3|X10:X10_inst" ;
+----------+-------+----------+----------------------------------------+
; Port     ; Type  ; Severity ; Details                                ;
+----------+-------+----------+----------------------------------------+
; datab[3] ; Input ; Info     ; Stuck at VCC                           ;
; datab[2] ; Input ; Info     ; Stuck at GND                           ;
; datab[1] ; Input ; Info     ; Stuck at VCC                           ;
; datab[0] ; Input ; Info     ; Stuck at GND                           ;
+----------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst"                                                                                                                             ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dataa ; Input ; Warning  ; Input port expression (22 bits) is wider than the input port (9 bits) it drives.  The 13 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|pha_calc:U6_2|X10:X10_inst" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; datab[3] ; Input ; Info     ; Stuck at VCC                          ;
; datab[2] ; Input ; Info     ; Stuck at GND                          ;
; datab[1] ; Input ; Info     ; Stuck at VCC                          ;
; datab[0] ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|pha_calc:U6_2|X100:X100_inst" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; datab[6..5] ; Input ; Info     ; Stuck at VCC                         ;
; datab[4..3] ; Input ; Info     ; Stuck at GND                         ;
; datab[1..0] ; Input ; Info     ; Stuck at GND                         ;
; datab[2]    ; Input ; Info     ; Stuck at VCC                         ;
+-------------+-------+----------+--------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X10:X10_inst" ;
+----------+-------+----------+---------------------------------------+
; Port     ; Type  ; Severity ; Details                               ;
+----------+-------+----------+---------------------------------------+
; datab[3] ; Input ; Info     ; Stuck at VCC                          ;
; datab[2] ; Input ; Info     ; Stuck at GND                          ;
; datab[1] ; Input ; Info     ; Stuck at VCC                          ;
; datab[0] ; Input ; Info     ; Stuck at GND                          ;
+----------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X100:X100_inst" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; datab[6..5] ; Input ; Info     ; Stuck at VCC                         ;
; datab[4..3] ; Input ; Info     ; Stuck at GND                         ;
; datab[1..0] ; Input ; Info     ; Stuck at GND                         ;
; datab[2]    ; Input ; Info     ; Stuck at VCC                         ;
+-------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst" ;
+-------------+-------+----------+----------------------------------------+
; Port        ; Type  ; Severity ; Details                                ;
+-------------+-------+----------+----------------------------------------+
; datab[9..5] ; Input ; Info     ; Stuck at VCC                           ;
; datab[2..0] ; Input ; Info     ; Stuck at GND                           ;
; datab[4]    ; Input ; Info     ; Stuck at GND                           ;
; datab[3]    ; Input ; Info     ; Stuck at VCC                           ;
+-------------+-------+----------+----------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst" ;
+---------------+-------+----------+----------------------------------------+
; Port          ; Type  ; Severity ; Details                                ;
+---------------+-------+----------+----------------------------------------+
; datab[10..8]  ; Input ; Info     ; Stuck at VCC                           ;
; datab[12..11] ; Input ; Info     ; Stuck at GND                           ;
; datab[7..5]   ; Input ; Info     ; Stuck at GND                           ;
; datab[3..0]   ; Input ; Info     ; Stuck at GND                           ;
; datab[13]     ; Input ; Info     ; Stuck at VCC                           ;
; datab[4]      ; Input ; Info     ; Stuck at VCC                           ;
+---------------+-------+----------+----------------------------------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst" ;
+---------------+-------+----------+------------------------------------------+
; Port          ; Type  ; Severity ; Details                                  ;
+---------------+-------+----------+------------------------------------------+
; datab[16..15] ; Input ; Info     ; Stuck at VCC                             ;
; datab[10..9]  ; Input ; Info     ; Stuck at VCC                             ;
; datab[14..11] ; Input ; Info     ; Stuck at GND                             ;
; datab[4..0]   ; Input ; Info     ; Stuck at GND                             ;
; datab[8]      ; Input ; Info     ; Stuck at GND                             ;
; datab[7]      ; Input ; Info     ; Stuck at VCC                             ;
; datab[6]      ; Input ; Info     ; Stuck at GND                             ;
; datab[5]      ; Input ; Info     ; Stuck at VCC                             ;
+---------------+-------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "data_sel:U3"                                                                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; zhiliu ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:U1"                                                           ;
+-------------+---------+------------------+--------------------------------------------------------+
; Port        ; Type    ; Severity         ; Details                                                ;
+-------------+---------+------------------+--------------------------------------------------------+
; rx_computer ; Input   ; Info             ; Explicitly unconnected                                 ;
; isok        ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+-------------+---------+------------------+--------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Jan 10 20:34:03 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KS -c KS
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file src/ks.v
    Info (12023): Found entity 1: KS
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_src/rx_module_plus.v
    Info (12023): Found entity 1: rx_module_plus
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_src/judge.v
    Info (12023): Found entity 1: judge
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/wave_select.v
    Info (12023): Found entity 1: wave_select
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/dds_top.v
    Info (12023): Found entity 1: dds_top
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/data_sel.v
    Info (12023): Found entity 1: data_sel
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/delta_wave.v
    Info (12023): Found entity 1: delta_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/squ_wave.v
    Info (12023): Found entity 1: squ_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/sin_wave.v
    Info (12023): Found entity 1: sin_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/up_xie_wave.v
    Info (12023): Found entity 1: up_xie_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/down_xie_wave.v
    Info (12023): Found entity 1: down_xie_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/noise_wave.v
    Info (12023): Found entity 1: noise_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/sin_x_wave.v
    Info (12023): Found entity 1: sin_x_wave
Info (12021): Found 1 design units, including 1 entities, in source file src/dds_src/addr_gen.v
    Info (12023): Found entity 1: addr_gen
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/delta/delta_rom.v
    Info (12023): Found entity 1: delta_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/sin/sin_rom.v
    Info (12023): Found entity 1: sin_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/squ/squ_rom.v
    Info (12023): Found entity 1: squ_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/upxie/upxie_rom.v
    Info (12023): Found entity 1: upxie_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/downxie/downxie_rom.v
    Info (12023): Found entity 1: downxie_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/noise/noise_rom.v
    Info (12023): Found entity 1: noise_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/sinx_x/sinx_x_rom.v
    Info (12023): Found entity 1: sinx_x_rom
Info (12021): Found 1 design units, including 1 entities, in source file src/uart_src/uart_top.v
    Info (12023): Found entity 1: uart_top
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/canshu_ctrl.v
    Info (12023): Found entity 1: canshu_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/amp_ctrl.v
    Info (12023): Found entity 1: amp_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/pha_ctrl.v
    Info (12023): Found entity 1: pha_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/frq_ctrl.v
    Info (12023): Found entity 1: frq_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/data_clac/data_calc.v
    Info (12023): Found entity 1: data_calc
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/duty_ctrl.v
    Info (12023): Found entity 1: duty_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/x100000/x100000.v
    Info (12023): Found entity 1: X100000
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/x10000/x10000.v
    Info (12023): Found entity 1: X10000
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/x1000/x1000.v
    Info (12023): Found entity 1: X1000
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/x100/x100.v
    Info (12023): Found entity 1: X100
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/x10/x10.v
    Info (12023): Found entity 1: X10
Info (12021): Found 1 design units, including 1 entities, in source file src/data_clac/frq_calc.v
    Info (12023): Found entity 1: frq_calc
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/frq_jisuan/frq_jisuan.v
    Info (12023): Found entity 1: frq_jisuan
Info (12021): Found 1 design units, including 1 entities, in source file src/data_clac/pha_calc.v
    Info (12023): Found entity 1: pha_calc
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/pha_calc/pha_jisuan.v
    Info (12023): Found entity 1: pha_jisuan
Info (12021): Found 1 design units, including 1 entities, in source file src/data_clac/duty_calc.v
    Info (12023): Found entity 1: duty_calc
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/duty_calc/duty_jisuan.v
    Info (12023): Found entity 1: duty_jisuan
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/duty_calc/div50m.v
    Info (12023): Found entity 1: DIV50M
Info (12021): Found 1 design units, including 1 entities, in source file simulation/tb_squ_wave.v
    Info (12023): Found entity 1: tb_squ_wave
Info (12021): Found 1 design units, including 1 entities, in source file x_duty.v
    Info (12023): Found entity 1: X_DUTY
Info (12021): Found 1 design units, including 1 entities, in source file d_duty.v
    Info (12023): Found entity 1: D_DUTY
Info (12021): Found 1 design units, including 1 entities, in source file simulation/tb_noise.v
    Info (12023): Found entity 1: tb_noise
Info (12021): Found 1 design units, including 1 entities, in source file src/crtl_src/amp_ctrl_module.v
    Info (12023): Found entity 1: amp_ctrl_module
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/x_amp.v
    Info (12023): Found entity 1: X_AMP
Info (12021): Found 1 design units, including 1 entities, in source file src/ipcore/d_amp.v
    Info (12023): Found entity 1: D_AMP
Warning (10236): Verilog HDL Implicit Net warning at uart_top.v(20): created implicit net for "isok"
Info (12127): Elaborating entity "KS" for the top level hierarchy
Info (12128): Elaborating entity "uart_top" for hierarchy "uart_top:U1"
Info (12128): Elaborating entity "rx_module_plus" for hierarchy "uart_top:U1|rx_module_plus:U1_1"
Info (12128): Elaborating entity "judge" for hierarchy "uart_top:U1|judge:U1_2"
Info (12128): Elaborating entity "wave_select" for hierarchy "wave_select:U2"
Info (12128): Elaborating entity "data_sel" for hierarchy "data_sel:U3"
Info (12128): Elaborating entity "canshu_ctrl" for hierarchy "canshu_ctrl:U5"
Info (12128): Elaborating entity "amp_ctrl" for hierarchy "canshu_ctrl:U5|amp_ctrl:U5_1"
Info (12128): Elaborating entity "pha_ctrl" for hierarchy "canshu_ctrl:U5|pha_ctrl:U5_2"
Info (12128): Elaborating entity "frq_ctrl" for hierarchy "canshu_ctrl:U5|frq_ctrl:U5_3"
Info (12128): Elaborating entity "duty_ctrl" for hierarchy "canshu_ctrl:U5|duty_ctrl:U5_4"
Info (10264): Verilog HDL Case Statement information at duty_ctrl.v(55): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "data_calc" for hierarchy "data_calc:U6"
Info (12128): Elaborating entity "frq_calc" for hierarchy "data_calc:U6|frq_calc:U6_1"
Info (12128): Elaborating entity "X100000" for hierarchy "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "4"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "21"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0en.tdf
    Info (12023): Found entity 1: mult_0en
Info (12128): Elaborating entity "mult_0en" for hierarchy "data_calc:U6|frq_calc:U6_1|X100000:X100000_inst|lpm_mult:lpm_mult_component|mult_0en:auto_generated"
Info (12128): Elaborating entity "X10000" for hierarchy "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "4"
    Info (12134): Parameter "lpm_widthb" = "14"
    Info (12134): Parameter "lpm_widthp" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7en.tdf
    Info (12023): Found entity 1: mult_7en
Info (12128): Elaborating entity "mult_7en" for hierarchy "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component|mult_7en:auto_generated"
Info (12128): Elaborating entity "X1000" for hierarchy "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "4"
    Info (12134): Parameter "lpm_widthb" = "10"
    Info (12134): Parameter "lpm_widthp" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_vdn.tdf
    Info (12023): Found entity 1: mult_vdn
Info (12128): Elaborating entity "mult_vdn" for hierarchy "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component|mult_vdn:auto_generated"
Info (12128): Elaborating entity "X100" for hierarchy "data_calc:U6|frq_calc:U6_1|X100:X100_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "4"
    Info (12134): Parameter "lpm_widthb" = "7"
    Info (12134): Parameter "lpm_widthp" = "11"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_icn.tdf
    Info (12023): Found entity 1: mult_icn
Info (12128): Elaborating entity "mult_icn" for hierarchy "data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated"
Info (12128): Elaborating entity "X10" for hierarchy "data_calc:U6|frq_calc:U6_1|X10:X10_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=1"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "4"
    Info (12134): Parameter "lpm_widthb" = "4"
    Info (12134): Parameter "lpm_widthp" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_1bn.tdf
    Info (12023): Found entity 1: mult_1bn
Info (12128): Elaborating entity "mult_1bn" for hierarchy "data_calc:U6|frq_calc:U6_1|X10:X10_inst|lpm_mult:lpm_mult_component|mult_1bn:auto_generated"
Info (12128): Elaborating entity "frq_jisuan" for hierarchy "data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "22"
    Info (12134): Parameter "lpm_widthb" = "8"
    Info (12134): Parameter "lpm_widthp" = "30"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_btp.tdf
    Info (12023): Found entity 1: mult_btp
Info (12128): Elaborating entity "mult_btp" for hierarchy "data_calc:U6|frq_calc:U6_1|frq_jisuan:frq_jisuan_inst|lpm_mult:lpm_mult_component|mult_btp:auto_generated"
Info (12128): Elaborating entity "pha_calc" for hierarchy "data_calc:U6|pha_calc:U6_2"
Info (12128): Elaborating entity "pha_jisuan" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "INPUT_B_IS_CONSTANT=YES,MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "9"
    Info (12134): Parameter "lpm_widthb" = "24"
    Info (12134): Parameter "lpm_widthp" = "33"
Info (12128): Elaborating entity "multcore" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core"
Info (12131): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core", which is child of megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12128): Elaborating entity "mpar_add" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder"
Info (12131): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]"
Info (12131): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sgh.tdf
    Info (12023): Found entity 1: add_sub_sgh
Info (12128): Elaborating entity "add_sub_sgh" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_sgh:auto_generated"
Info (12128): Elaborating entity "mpar_add" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add"
Info (12131): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]"
Info (12131): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12128): Elaborating entity "add_sub_ngh" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated"
Info (12128): Elaborating entity "altshift" for hierarchy "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs"
Info (12131): Elaborated megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component|altshift:external_latency_ffs", which is child of megafunction instantiation "data_calc:U6|pha_calc:U6_2|pha_jisuan:pha_jisuan_inst|lpm_mult:lpm_mult_component"
Info (12128): Elaborating entity "duty_calc" for hierarchy "data_calc:U6|duty_calc:U6_3"
Info (12128): Elaborating entity "dds_top" for hierarchy "dds_top:U4"
Info (12128): Elaborating entity "delta_wave" for hierarchy "dds_top:U4|delta_wave:U4_2"
Info (12128): Elaborating entity "addr_gen" for hierarchy "dds_top:U4|delta_wave:U4_2|addr_gen:U4_2_1"
Info (12128): Elaborating entity "delta_rom" for hierarchy "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/IPcore/delta/delta.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p7c1.tdf
    Info (12023): Found entity 1: altsyncram_p7c1
Info (12128): Elaborating entity "altsyncram_p7c1" for hierarchy "dds_top:U4|delta_wave:U4_2|delta_rom:U4_2_2|altsyncram:altsyncram_component|altsyncram_p7c1:auto_generated"
Info (12128): Elaborating entity "squ_wave" for hierarchy "dds_top:U4|squ_wave:U4_4"
Info (12128): Elaborating entity "DIV50M" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "22"
    Info (12134): Parameter "lpm_widthn" = "26"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uos.tdf
    Info (12023): Found entity 1: lpm_divide_uos
Info (12128): Elaborating entity "lpm_divide_uos" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bnh
Info (12128): Elaborating entity "sign_div_unsign_bnh" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf
    Info (12023): Found entity 1: alt_u_div_aaf
Info (12128): Elaborating entity "alt_u_div_aaf" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12128): Elaborating entity "add_sub_7pc" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_7pc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "dds_top:U4|squ_wave:U4_4|DIV50M:DIV50M_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_uos:auto_generated|sign_div_unsign_bnh:divider|alt_u_div_aaf:divider|add_sub_8pc:add_sub_1"
Info (12128): Elaborating entity "X_DUTY" for hierarchy "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "26"
    Info (12134): Parameter "lpm_widthb" = "7"
    Info (12134): Parameter "lpm_widthp" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_aen.tdf
    Info (12023): Found entity 1: mult_aen
Info (12128): Elaborating entity "mult_aen" for hierarchy "dds_top:U4|squ_wave:U4_4|X_DUTY:X_DUTY_inst|lpm_mult:lpm_mult_component|mult_aen:auto_generated"
Info (12128): Elaborating entity "D_DUTY" for hierarchy "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "7"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ens.tdf
    Info (12023): Found entity 1: lpm_divide_ens
Info (12128): Elaborating entity "lpm_divide_ens" for hierarchy "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_rlh
Info (12128): Elaborating entity "sign_div_unsign_rlh" for hierarchy "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf
    Info (12023): Found entity 1: alt_u_div_a7f
Info (12128): Elaborating entity "alt_u_div_a7f" for hierarchy "dds_top:U4|squ_wave:U4_4|D_DUTY:D_DUTY_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_ens:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider"
Info (12128): Elaborating entity "sin_wave" for hierarchy "dds_top:U4|sin_wave:U4_3"
Info (12128): Elaborating entity "sin_rom" for hierarchy "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/IPcore/sin/sin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prb1.tdf
    Info (12023): Found entity 1: altsyncram_prb1
Info (12128): Elaborating entity "altsyncram_prb1" for hierarchy "dds_top:U4|sin_wave:U4_3|sin_rom:U4_3_2|altsyncram:altsyncram_component|altsyncram_prb1:auto_generated"
Info (12128): Elaborating entity "up_xie_wave" for hierarchy "dds_top:U4|up_xie_wave:U4_5"
Info (12128): Elaborating entity "upxie_rom" for hierarchy "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/IPcore/upxie/upxie.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r9c1.tdf
    Info (12023): Found entity 1: altsyncram_r9c1
Info (12128): Elaborating entity "altsyncram_r9c1" for hierarchy "dds_top:U4|up_xie_wave:U4_5|upxie_rom:U4_5_2|altsyncram:altsyncram_component|altsyncram_r9c1:auto_generated"
Info (12128): Elaborating entity "down_xie_wave" for hierarchy "dds_top:U4|down_xie_wave:U4_6"
Info (12128): Elaborating entity "downxie_rom" for hierarchy "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/IPcore/downxie/downxie.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1nc1.tdf
    Info (12023): Found entity 1: altsyncram_1nc1
Info (12128): Elaborating entity "altsyncram_1nc1" for hierarchy "dds_top:U4|down_xie_wave:U4_6|downxie_rom:U4_6_2|altsyncram:altsyncram_component|altsyncram_1nc1:auto_generated"
Info (12128): Elaborating entity "noise_wave" for hierarchy "dds_top:U4|noise_wave:U4_7"
Info (12128): Elaborating entity "noise_rom" for hierarchy "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/IPcore/noise/noise.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_19c1.tdf
    Info (12023): Found entity 1: altsyncram_19c1
Info (12128): Elaborating entity "altsyncram_19c1" for hierarchy "dds_top:U4|noise_wave:U4_7|noise_rom:U4_7_2|altsyncram:altsyncram_component|altsyncram_19c1:auto_generated"
Info (12128): Elaborating entity "sin_x_wave" for hierarchy "dds_top:U4|sin_x_wave:U4_8"
Info (12128): Elaborating entity "sinx_x_rom" for hierarchy "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./src/IPcore/sinx_x/sinx.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ac1.tdf
    Info (12023): Found entity 1: altsyncram_0ac1
Info (12128): Elaborating entity "altsyncram_0ac1" for hierarchy "dds_top:U4|sin_x_wave:U4_8|sinx_x_rom:U4_8_2|altsyncram:altsyncram_component|altsyncram_0ac1:auto_generated"
Info (12128): Elaborating entity "amp_ctrl_module" for hierarchy "amp_ctrl_module:U7"
Info (12128): Elaborating entity "X_AMP" for hierarchy "amp_ctrl_module:U7|X_AMP:X_AMP_inst"
Info (12128): Elaborating entity "lpm_mult" for hierarchy "amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component"
Info (12130): Elaborated megafunction instantiation "amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component"
Info (12133): Instantiated megafunction "amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "MAXIMIZE_SPEED=5"
    Info (12134): Parameter "lpm_representation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_MULT"
    Info (12134): Parameter "lpm_widtha" = "8"
    Info (12134): Parameter "lpm_widthb" = "4"
    Info (12134): Parameter "lpm_widthp" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_kcn.tdf
    Info (12023): Found entity 1: mult_kcn
Info (12128): Elaborating entity "mult_kcn" for hierarchy "amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component|mult_kcn:auto_generated"
Info (12128): Elaborating entity "D_AMP" for hierarchy "amp_ctrl_module:U7|D_AMP:D_AMP_inst"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "3"
    Info (12134): Parameter "lpm_widthn" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8ns.tdf
    Info (12023): Found entity 1: lpm_divide_8ns
Info (12128): Elaborating entity "lpm_divide_8ns" for hierarchy "amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info (12023): Found entity 1: sign_div_unsign_llh
Info (12128): Elaborating entity "sign_div_unsign_llh" for hierarchy "amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u6f.tdf
    Info (12023): Found entity 1: alt_u_div_u6f
Info (12128): Elaborating entity "alt_u_div_u6f" for hierarchy "amp_ctrl_module:U7|D_AMP:D_AMP_inst|lpm_divide:LPM_DIVIDE_component|lpm_divide_8ns:auto_generated|sign_div_unsign_llh:divider|alt_u_div_u6f:divider"
Info (13014): Ignored 494 buffer(s)
    Info (13016): Ignored 25 CARRY_SUM buffer(s)
    Info (13019): Ignored 469 SOFT buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "amp_ctrl_module:U7|X_AMP:X_AMP_inst|lpm_mult:lpm_mult_component|mult_kcn:auto_generated|le5a[8]"
        Warning (14320): Synthesized away node "data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[7]"
        Warning (14320): Synthesized away node "data_calc:U6|frq_calc:U6_1|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[7]"
        Warning (14320): Synthesized away node "data_calc:U6|frq_calc:U6_1|X1000:X1000_inst|lpm_mult:lpm_mult_component|mult_vdn:auto_generated|le5a[10]"
        Warning (14320): Synthesized away node "data_calc:U6|frq_calc:U6_1|X10000:X10000_inst|lpm_mult:lpm_mult_component|mult_7en:auto_generated|le5a[14]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le4a[8]"
        Warning (14320): Synthesized away node "data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le4a[7]"
        Warning (14320): Synthesized away node "data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[6]"
        Warning (14320): Synthesized away node "data_calc:U6|pha_calc:U6_2|X100:X100_inst|lpm_mult:lpm_mult_component|mult_icn:auto_generated|le5a[5]"
Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2177 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 2105 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21062): Implemented 11 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 561 megabytes
    Info: Processing ended: Tue Jan 10 20:34:25 2017
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:21


