INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_Decision_top -prj Decision.prj --initfile /opt/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Decision 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/Decision.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decision
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/Decision_AXILiteS_s_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decision_AXILiteS_s_axi
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/Decision_recentVBools_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decision_recentVBools_data_ram
INFO: [VRFC 10-307] analyzing entity Decision_recentVBools_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/AESL_axi_slave_AXILiteS.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_axi_slave_AXILiteS
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/Decision_recentdatapoints_data.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decision_recentdatapoints_data_ram
INFO: [VRFC 10-307] analyzing entity Decision_recentdatapoints_data
INFO: [VRFC 10-163] Analyzing VHDL file "/home/greg/everything/xilnx_design/cycle3/DecisionChannel/solution1/sim/vhdl/Decision.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_Decision_top
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.Decision_recentdatapoints_data_ram [\Decision_recentdatapoints_data_...]
Compiling architecture arch of entity xil_defaultlib.Decision_recentdatapoints_data [decision_recentdatapoints_data_d...]
Compiling architecture rtl of entity xil_defaultlib.Decision_recentVBools_data_ram [\Decision_recentVBools_data_ram(...]
Compiling architecture arch of entity xil_defaultlib.Decision_recentVBools_data [decision_recentvbools_data_defau...]
Compiling architecture behave of entity xil_defaultlib.Decision_AXILiteS_s_axi [decision_axilites_s_axi_default]
Compiling architecture behav of entity xil_defaultlib.Decision [decision_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_AXILiteS [aesl_axi_slave_axilites_default]
Compiling architecture behav of entity xil_defaultlib.apatb_decision_top
Built simulation snapshot Decision
