Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun  9 20:48:50 2022
| Host         : Chiro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_sender_wrapper_timing_summary_routed.rpt -pb design_sender_wrapper_timing_summary_routed.pb -rpx design_sender_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_sender_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[1]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.690        0.000                      0                  105        0.171        0.000                      0                  105        3.667        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_50M                                 {0.000 10.000}       20.000          50.000          
  clk_out1_design_sender_clk_wiz_0_0_1  {0.000 4.167}        8.333           120.000         
  clkfbout_design_sender_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M                                                                                                                                                                                   7.000        0.000                       0                     1  
  clk_out1_design_sender_clk_wiz_0_0_1        4.690        0.000                      0                  105        0.171        0.000                      0                  105        3.667        0.000                       0                    49  
  clkfbout_design_sender_clk_wiz_0_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_sender_clk_wiz_0_0_1
  To Clock:  clk_out1_design_sender_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.694ns (22.304%)  route 2.418ns (77.696%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.501     2.590    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X108Y70        FDRE (Setup_fdre_C_R)       -0.423     7.280    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.690ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.112ns  (logic 0.694ns (22.304%)  route 2.418ns (77.696%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.501     2.590    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X108Y70        FDRE (Setup_fdre_C_R)       -0.423     7.280    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[2]
  -------------------------------------------------------------------
                         required time                          7.280    
                         arrival time                          -2.590    
  -------------------------------------------------------------------
                         slack                                  4.690    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.694ns (22.981%)  route 2.326ns (77.019%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.409     2.499    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X106Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.020ns  (logic 0.694ns (22.981%)  route 2.326ns (77.019%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.409     2.499    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X106Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[1]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.499    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.694ns (23.010%)  route 2.322ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.495    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X107Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.694ns (23.010%)  route 2.322ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.495    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X107Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.694ns (23.010%)  route 2.322ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.495    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X107Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.694ns (23.010%)  route 2.322ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.495    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X107Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.016ns  (logic 0.694ns (23.010%)  route 2.322ns (76.990%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 7.344 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    0.442ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.561    -0.521    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y69        FDRE (Prop_fdre_C_Q)         0.379    -0.142 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[1]/Q
                         net (fo=8, routed)           0.966     0.823    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[1]
    SLICE_X108Y68        LUT6 (Prop_lut6_I1_O)        0.105     0.928 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2/O
                         net (fo=2, routed)           0.438     1.367    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[5]_i_2_n_0
    SLICE_X107Y69        LUT2 (Prop_lut2_I0_O)        0.105     1.472 f  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3/O
                         net (fo=10, routed)          0.512     1.984    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[9]_i_3_n_0
    SLICE_X109Y70        LUT3 (Prop_lut3_I0_O)        0.105     2.089 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_1/O
                         net (fo=9, routed)           0.406     2.495    design_sender_i/SenderWrapper_0/inst/sender/started
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.403     7.344    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/C
                         clock pessimism              0.442     7.786    
                         clock uncertainty           -0.083     7.703    
    SLICE_X107Y70        FDRE (Setup_fdre_C_R)       -0.352     7.351    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]
  -------------------------------------------------------------------
                         required time                          7.351    
                         arrival time                          -2.495    
  -------------------------------------------------------------------
                         slack                                  4.856    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@8.333ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.840ns (29.177%)  route 2.039ns (70.823%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.985ns = ( 7.348 - 8.333 ) 
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.110     2.516    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.567    -4.051 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.884    -2.167    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -2.082 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.565    -0.517    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y65        FDRE (Prop_fdre_C_Q)         0.398    -0.119 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]/Q
                         net (fo=5, routed)           0.857     0.737    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg_n_0_[3]
    SLICE_X108Y65        LUT5 (Prop_lut5_I1_O)        0.232     0.969 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]_i_5/O
                         net (fo=1, routed)           0.488     1.458    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]_i_5_n_0
    SLICE_X109Y65        LUT4 (Prop_lut4_I0_O)        0.105     1.563 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]_i_4/O
                         net (fo=8, routed)           0.694     2.257    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[7]_i_4_n_0
    SLICE_X108Y65        LUT4 (Prop_lut4_I3_O)        0.105     2.362 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000     2.362    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[2]
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      8.333     8.333 r  
    K17                                               0.000     8.333 r  clock_in (IN)
                         net (fo=0)                   0.000     8.333    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340     9.673 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    10.677    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.527     4.150 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.714     5.864    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.941 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          1.407     7.348    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]/C
                         clock pessimism              0.468     7.816    
                         clock uncertainty           -0.083     7.733    
    SLICE_X108Y65        FDRE (Setup_fdre_C_D)        0.072     7.805    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.805    
                         arrival time                          -2.362    
  -------------------------------------------------------------------
                         slack                                  5.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.957%)  route 0.119ns (39.043%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.441 f  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/Q
                         net (fo=4, routed)           0.119    -0.321    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[6]
    SLICE_X108Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.276 r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_i_1/O
                         net (fo=1, routed)           0.000    -0.276    design_sender_i/SenderWrapper_0/inst/sender/_GEN_0
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.894    -0.821    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg/C
                         clock pessimism              0.254    -0.568    
    SLICE_X108Y70        FDRE (Hold_fdre_C_D)         0.120    -0.448    design_sender_i/SenderWrapper_0/inst/sender/jumpFirstByte_reg
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.266%)  route 0.141ns (42.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.631    -0.577    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/Q
                         net (fo=15, routed)          0.141    -0.294    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg_n_0_[1]
    SLICE_X108Y65        LUT5 (Prop_lut5_I2_O)        0.048    -0.246 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[3]
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.899    -0.816    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X108Y65        FDRE (Hold_fdre_C_D)         0.131    -0.433    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.691%)  route 0.117ns (38.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/Q
                         net (fo=8, routed)           0.117    -0.323    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[0]
    SLICE_X107Y70        LUT5 (Prop_lut5_I1_O)        0.048    -0.275 r  design_sender_i/SenderWrapper_0/inst/sender/jump[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[4]
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.894    -0.821    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.107    -0.462    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[4]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.874%)  route 0.141ns (43.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.631    -0.577    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X109Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/Q
                         net (fo=15, routed)          0.141    -0.294    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg_n_0_[1]
    SLICE_X108Y65        LUT4 (Prop_lut4_I1_O)        0.045    -0.249 r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2[2]
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.899    -0.816    design_sender_i/SenderWrapper_0/inst/sender/duc/clock
    SLICE_X108Y65        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]/C
                         clock pessimism              0.253    -0.564    
    SLICE_X108Y65        FDRE (Hold_fdre_C_D)         0.120    -0.444    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.111%)  route 0.118ns (38.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/Q
                         net (fo=8, routed)           0.118    -0.322    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[0]
    SLICE_X107Y70        LUT6 (Prop_lut6_I3_O)        0.045    -0.277 r  design_sender_i/SenderWrapper_0/inst/sender/jump[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.277    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[5]
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.894    -0.821    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.092    -0.477    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[5]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.312%)  route 0.117ns (38.688%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X106Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[0]/Q
                         net (fo=8, routed)           0.117    -0.323    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[0]
    SLICE_X107Y70        LUT4 (Prop_lut4_I2_O)        0.045    -0.278 r  design_sender_i/SenderWrapper_0/inst/sender/jump[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.278    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[3]
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.894    -0.821    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.091    -0.478    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[3]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.189ns (54.003%)  route 0.161ns (45.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[6]/Q
                         net (fo=5, routed)           0.161    -0.279    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[6]
    SLICE_X108Y69        LUT5 (Prop_lut5_I3_O)        0.048    -0.231 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_0[8]
    SLICE_X108Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.895    -0.820    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[8]/C
                         clock pessimism              0.254    -0.567    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.131    -0.436    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.605%)  route 0.161ns (46.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y69        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[6]/Q
                         net (fo=5, routed)           0.161    -0.279    design_sender_i/SenderWrapper_0/inst/sender/exitCnt[6]
    SLICE_X108Y69        LUT4 (Prop_lut4_I3_O)        0.045    -0.234 r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_0[7]
    SLICE_X108Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.895    -0.820    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X108Y69        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]/C
                         clock pessimism              0.254    -0.567    
    SLICE_X108Y69        FDRE (Hold_fdre_C_D)         0.121    -0.446    design_sender_i/SenderWrapper_0/inst/sender/exitCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.168%)  route 0.123ns (39.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.626    -0.582    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[6]/Q
                         net (fo=4, routed)           0.123    -0.317    design_sender_i/SenderWrapper_0/inst/sender/jump_reg__0[6]
    SLICE_X107Y70        LUT6 (Prop_lut6_I0_O)        0.045    -0.272 r  design_sender_i/SenderWrapper_0/inst/sender/jump[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.272    design_sender_i/SenderWrapper_0/inst/sender/_jump_T_1[7]
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.894    -0.821    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X107Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X107Y70        FDRE (Hold_fdre_C_D)         0.092    -0.490    design_sender_i/SenderWrapper_0/inst/sender/jump_reg[7]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_sender_clk_wiz_0_0_1  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             clk_out1_design_sender_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_sender_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.685%)  route 0.167ns (47.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.627    -0.581    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X111Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/Q
                         net (fo=8, routed)           0.167    -0.272    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg_n_0_[0]
    SLICE_X112Y70        LUT6 (Prop_lut6_I5_O)        0.045    -0.227 r  design_sender_i/SenderWrapper_0/inst/sender/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.227    design_sender_i/SenderWrapper_0/inst/sender/cnt[4]
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_sender_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clock_in (IN)
                         net (fo=0)                   0.000     0.000    design_sender_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_sender_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_sender_i/clk_wiz_0/inst/clk_in1_design_sender_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_sender_i/clk_wiz_0/inst/clk_out1_design_sender_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_sender_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=48, routed)          0.897    -0.818    design_sender_i/SenderWrapper_0/inst/sender/clock
    SLICE_X112Y70        FDRE                                         r  design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
                         clock pessimism              0.252    -0.567    
    SLICE_X112Y70        FDRE (Hold_fdre_C_D)         0.121    -0.446    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_sender_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         8.333       6.741      BUFGCTRL_X0Y16   design_sender_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.333       7.084      MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X108Y66    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.333       7.333      SLICE_X109Y65    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt2_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.333       205.027    MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X112Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y68    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X109Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X108Y67    design_sender_i/SenderWrapper_0/inst/sender/duc/cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.167       3.667      SLICE_X111Y70    design_sender_i/SenderWrapper_0/inst/sender/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_sender_clk_wiz_0_0_1
  To Clock:  clkfbout_design_sender_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_sender_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17   design_sender_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_sender_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



