{
  "module_name": "acp6x_chip_offset_byte.h",
  "hash_id": "e01f58eb0aad36c144ac396cebab5762ad77d82b2aa7fae9c7136823f0c1414b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/amd/yc/acp6x_chip_offset_byte.h",
  "human_readable_source": " \n \n\n#ifndef _acp6x_OFFSET_HEADER\n#define _acp6x_OFFSET_HEADER\n\n \n#define ACP_DMA_CNTL_0                                0x1240000\n#define ACP_DMA_CNTL_1                                0x1240004\n#define ACP_DMA_CNTL_2                                0x1240008\n#define ACP_DMA_CNTL_3                                0x124000C\n#define ACP_DMA_CNTL_4                                0x1240010\n#define ACP_DMA_CNTL_5                                0x1240014\n#define ACP_DMA_CNTL_6                                0x1240018\n#define ACP_DMA_CNTL_7                                0x124001C\n#define ACP_DMA_DSCR_STRT_IDX_0                       0x1240020\n#define ACP_DMA_DSCR_STRT_IDX_1                       0x1240024\n#define ACP_DMA_DSCR_STRT_IDX_2                       0x1240028\n#define ACP_DMA_DSCR_STRT_IDX_3                       0x124002C\n#define ACP_DMA_DSCR_STRT_IDX_4                       0x1240030\n#define ACP_DMA_DSCR_STRT_IDX_5                       0x1240034\n#define ACP_DMA_DSCR_STRT_IDX_6                       0x1240038\n#define ACP_DMA_DSCR_STRT_IDX_7                       0x124003C\n#define ACP_DMA_DSCR_CNT_0                            0x1240040\n#define ACP_DMA_DSCR_CNT_1                            0x1240044\n#define ACP_DMA_DSCR_CNT_2                            0x1240048\n#define ACP_DMA_DSCR_CNT_3                            0x124004C\n#define ACP_DMA_DSCR_CNT_4                            0x1240050\n#define ACP_DMA_DSCR_CNT_5                            0x1240054\n#define ACP_DMA_DSCR_CNT_6                            0x1240058\n#define ACP_DMA_DSCR_CNT_7                            0x124005C\n#define ACP_DMA_PRIO_0                                0x1240060\n#define ACP_DMA_PRIO_1                                0x1240064\n#define ACP_DMA_PRIO_2                                0x1240068\n#define ACP_DMA_PRIO_3                                0x124006C\n#define ACP_DMA_PRIO_4                                0x1240070\n#define ACP_DMA_PRIO_5                                0x1240074\n#define ACP_DMA_PRIO_6                                0x1240078\n#define ACP_DMA_PRIO_7                                0x124007C\n#define ACP_DMA_CUR_DSCR_0                            0x1240080\n#define ACP_DMA_CUR_DSCR_1                            0x1240084\n#define ACP_DMA_CUR_DSCR_2                            0x1240088\n#define ACP_DMA_CUR_DSCR_3                            0x124008C\n#define ACP_DMA_CUR_DSCR_4                            0x1240090\n#define ACP_DMA_CUR_DSCR_5                            0x1240094\n#define ACP_DMA_CUR_DSCR_6                            0x1240098\n#define ACP_DMA_CUR_DSCR_7                            0x124009C\n#define ACP_DMA_CUR_TRANS_CNT_0                       0x12400A0\n#define ACP_DMA_CUR_TRANS_CNT_1                       0x12400A4\n#define ACP_DMA_CUR_TRANS_CNT_2                       0x12400A8\n#define ACP_DMA_CUR_TRANS_CNT_3                       0x12400AC\n#define ACP_DMA_CUR_TRANS_CNT_4                       0x12400B0\n#define ACP_DMA_CUR_TRANS_CNT_5                       0x12400B4\n#define ACP_DMA_CUR_TRANS_CNT_6                       0x12400B8\n#define ACP_DMA_CUR_TRANS_CNT_7                       0x12400BC\n#define ACP_DMA_ERR_STS_0                             0x12400C0\n#define ACP_DMA_ERR_STS_1                             0x12400C4\n#define ACP_DMA_ERR_STS_2                             0x12400C8\n#define ACP_DMA_ERR_STS_3                             0x12400CC\n#define ACP_DMA_ERR_STS_4                             0x12400D0\n#define ACP_DMA_ERR_STS_5                             0x12400D4\n#define ACP_DMA_ERR_STS_6                             0x12400D8\n#define ACP_DMA_ERR_STS_7                             0x12400DC\n#define ACP_DMA_DESC_BASE_ADDR                        0x12400E0\n#define ACP_DMA_DESC_MAX_NUM_DSCR                     0x12400E4\n#define ACP_DMA_CH_STS                                0x12400E8\n#define ACP_DMA_CH_GROUP                              0x12400EC\n#define ACP_DMA_CH_RST_STS                            0x12400F0\n\n \n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_1                0x1240C00\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_1                0x1240C04\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_2                0x1240C08\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_2                0x1240C0C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_3                0x1240C10\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_3                0x1240C14\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_4                0x1240C18\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_4                0x1240C1C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_5                0x1240C20\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_5                0x1240C24\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_6                0x1240C28\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_6                0x1240C2C\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_7                0x1240C30\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_7                0x1240C34\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_8                0x1240C38\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_8                0x1240C3C\n#define ACPAXI2AXI_ATU_CTRL                           0x1240C40\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_9                0x1240C44\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_9                0x1240C48\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_10               0x1240C4C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_10               0x1240C50\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_11               0x1240C54\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_11               0x1240C58\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_12               0x1240C5C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_12               0x1240C60\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_13               0x1240C64\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_13               0x1240C68\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_14               0x1240C6C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_14               0x1240C70\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_15               0x1240C74\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_15               0x1240C78\n#define ACPAXI2AXI_ATU_PAGE_SIZE_GRP_16               0x1240C7C\n#define ACPAXI2AXI_ATU_BASE_ADDR_GRP_16               0x1240C80\n\n \n#define ACP_SOFT_RESET                                0x1241000\n#define ACP_CONTROL                                   0x1241004\n#define ACP_STATUS                                    0x1241008\n#define ACP_DYNAMIC_CG_MASTER_CONTROL                 0x1241010\n#define ACP_ZSC_DSP_CTRL                              0x1241014\n#define ACP_ZSC_STS                                   0x1241018\n#define ACP_PGFSM_CONTROL                             0x1241024\n#define ACP_PGFSM_STATUS                              0x1241028\n#define ACP_CLKMUX_SEL                                0x124102C\n\n \n#define ACP_PME_EN                                    0x1241400\n#define ACP_DEVICE_STATE                              0x1241404\n#define AZ_DEVICE_STATE                               0x1241408\n#define ACP_PIN_CONFIG                                0x1241440\n#define ACP_PAD_PULLUP_CTRL                           0x1241444\n#define ACP_PAD_PULLDOWN_CTRL                         0x1241448\n#define ACP_PAD_DRIVE_STRENGTH_CTRL                   0x124144C\n#define ACP_PAD_SCHMEN_CTRL                           0x1241450\n#define ACP_SW_PAD_KEEPER_EN                          0x1241454\n#define ACP_SW_WAKE_EN                                0x1241458\n#define ACP_I2S_WAKE_EN                               0x124145C\n#define ACP_SW1_WAKE_EN                               0x1241460\n\n \n#define ACP_EXTERNAL_INTR_ENB                         0x1241A00\n#define ACP_EXTERNAL_INTR_CNTL                        0x1241A04\n#define ACP_EXTERNAL_INTR_CNTL1                       0x1241A08\n#define ACP_EXTERNAL_INTR_STAT                        0x1241A0C\n#define ACP_EXTERNAL_INTR_STAT1                       0x1241A10\n#define ACP_ERROR_STATUS                              0x1241A4C\n#define ACP_P1_SW_I2S_ERROR_REASON                    0x1241A50\n#define ACP_P1_SW_POS_TRACK_I2S_TX_CTRL               0x1241A6C\n#define ACP_P1_SW_I2S_TX_DMA_POS                      0x1241A70\n#define ACP_P1_SW_POS_TRACK_I2S_RX_CTRL               0x1241A74\n#define ACP_P1_SW_I2S_RX_DMA_POS                      0x1241A78\n#define ACP_P1_DMIC_I2S_GPIO_INTR_CTRL                0x1241A7C\n#define ACP_P1_DMIC_I2S_GPIO_INTR_STATUS              0x1241A80\n#define ACP_SCRATCH_REG_BASE_ADDR                     0x1241A84\n#define ACP_P1_SW_POS_TRACK_BT_TX_CTRL                0x1241A88\n#define ACP_P1_SW_BT_TX_DMA_POS                       0x1241A8C\n#define ACP_P1_SW_POS_TRACK_HS_TX_CTRL                0x1241A90\n#define ACP_P1_SW_HS_TX_DMA_POS                       0x1241A94\n#define ACP_P1_SW_POS_TRACK_BT_RX_CTRL                0x1241A98\n#define ACP_P1_SW_BT_RX_DMA_POS                       0x1241A9C\n#define ACP_P1_SW_POS_TRACK_HS_RX_CTRL                0x1241AA0\n#define ACP_P1_SW_HS_RX_DMA_POS                       0x1241AA4\n\n \n#define ACP_I2S_RX_RINGBUFADDR                        0x1242000\n#define ACP_I2S_RX_RINGBUFSIZE                        0x1242004\n#define ACP_I2S_RX_LINKPOSITIONCNTR                   0x1242008\n#define ACP_I2S_RX_FIFOADDR                           0x124200C\n#define ACP_I2S_RX_FIFOSIZE                           0x1242010\n#define ACP_I2S_RX_DMA_SIZE                           0x1242014\n#define ACP_I2S_RX_LINEARPOSITIONCNTR_HIGH            0x1242018\n#define ACP_I2S_RX_LINEARPOSITIONCNTR_LOW             0x124201C\n#define ACP_I2S_RX_INTR_WATERMARK_SIZE                0x1242020\n#define ACP_I2S_TX_RINGBUFADDR                        0x1242024\n#define ACP_I2S_TX_RINGBUFSIZE                        0x1242028\n#define ACP_I2S_TX_LINKPOSITIONCNTR                   0x124202C\n#define ACP_I2S_TX_FIFOADDR                           0x1242030\n#define ACP_I2S_TX_FIFOSIZE                           0x1242034\n#define ACP_I2S_TX_DMA_SIZE                           0x1242038\n#define ACP_I2S_TX_LINEARPOSITIONCNTR_HIGH            0x124203C\n#define ACP_I2S_TX_LINEARPOSITIONCNTR_LOW             0x1242040\n#define ACP_I2S_TX_INTR_WATERMARK_SIZE                0x1242044\n#define ACP_BT_RX_RINGBUFADDR                         0x1242048\n#define ACP_BT_RX_RINGBUFSIZE                         0x124204C\n#define ACP_BT_RX_LINKPOSITIONCNTR                    0x1242050\n#define ACP_BT_RX_FIFOADDR                            0x1242054\n#define ACP_BT_RX_FIFOSIZE                            0x1242058\n#define ACP_BT_RX_DMA_SIZE                            0x124205C\n#define ACP_BT_RX_LINEARPOSITIONCNTR_HIGH             0x1242060\n#define ACP_BT_RX_LINEARPOSITIONCNTR_LOW              0x1242064\n#define ACP_BT_RX_INTR_WATERMARK_SIZE                 0x1242068\n#define ACP_BT_TX_RINGBUFADDR                         0x124206C\n#define ACP_BT_TX_RINGBUFSIZE                         0x1242070\n#define ACP_BT_TX_LINKPOSITIONCNTR                    0x1242074\n#define ACP_BT_TX_FIFOADDR                            0x1242078\n#define ACP_BT_TX_FIFOSIZE                            0x124207C\n#define ACP_BT_TX_DMA_SIZE                            0x1242080\n#define ACP_BT_TX_LINEARPOSITIONCNTR_HIGH             0x1242084\n#define ACP_BT_TX_LINEARPOSITIONCNTR_LOW              0x1242088\n#define ACP_BT_TX_INTR_WATERMARK_SIZE                 0x124208C\n#define ACP_HS_RX_RINGBUFADDR                         0x1242090\n#define ACP_HS_RX_RINGBUFSIZE                         0x1242094\n#define ACP_HS_RX_LINKPOSITIONCNTR                    0x1242098\n#define ACP_HS_RX_FIFOADDR                            0x124209C\n#define ACP_HS_RX_FIFOSIZE                            0x12420A0\n#define ACP_HS_RX_DMA_SIZE                            0x12420A4\n#define ACP_HS_RX_LINEARPOSITIONCNTR_HIGH             0x12420A8\n#define ACP_HS_RX_LINEARPOSITIONCNTR_LOW              0x12420AC\n#define ACP_HS_RX_INTR_WATERMARK_SIZE                 0x12420B0\n#define ACP_HS_TX_RINGBUFADDR                         0x12420B4\n#define ACP_HS_TX_RINGBUFSIZE                         0x12420B8\n#define ACP_HS_TX_LINKPOSITIONCNTR                    0x12420BC\n#define ACP_HS_TX_FIFOADDR                            0x12420C0\n#define ACP_HS_TX_FIFOSIZE                            0x12420C4\n#define ACP_HS_TX_DMA_SIZE                            0x12420C8\n#define ACP_HS_TX_LINEARPOSITIONCNTR_HIGH             0x12420CC\n#define ACP_HS_TX_LINEARPOSITIONCNTR_LOW              0x12420D0\n#define ACP_HS_TX_INTR_WATERMARK_SIZE                 0x12420D4\n\n \n#define ACP_I2STDM_IER                                0x1242400\n#define ACP_I2STDM_IRER                               0x1242404\n#define ACP_I2STDM_RXFRMT                             0x1242408\n#define ACP_I2STDM_ITER                               0x124240C\n#define ACP_I2STDM_TXFRMT                             0x1242410\n#define ACP_I2STDM0_MSTRCLKGEN                        0x1242414\n#define ACP_I2STDM1_MSTRCLKGEN                        0x1242418\n#define ACP_I2STDM2_MSTRCLKGEN                        0x124241C\n#define ACP_I2STDM_REFCLKGEN                          0x1242420\n\n \n#define ACP_BTTDM_IER                                 0x1242800\n#define ACP_BTTDM_IRER                                0x1242804\n#define ACP_BTTDM_RXFRMT                              0x1242808\n#define ACP_BTTDM_ITER                                0x124280C\n#define ACP_BTTDM_TXFRMT                              0x1242810\n#define ACP_HSTDM_IER                                 0x1242814\n#define ACP_HSTDM_IRER                                0x1242818\n#define ACP_HSTDM_RXFRMT                              0x124281C\n#define ACP_HSTDM_ITER                                0x1242820\n#define ACP_HSTDM_TXFRMT                              0x1242824\n\n \n#define ACP_WOV_PDM_ENABLE                            0x1242C04\n#define ACP_WOV_PDM_DMA_ENABLE                        0x1242C08\n#define ACP_WOV_RX_RINGBUFADDR                        0x1242C0C\n#define ACP_WOV_RX_RINGBUFSIZE                        0x1242C10\n#define ACP_WOV_RX_LINKPOSITIONCNTR                   0x1242C14\n#define ACP_WOV_RX_LINEARPOSITIONCNTR_HIGH            0x1242C18\n#define ACP_WOV_RX_LINEARPOSITIONCNTR_LOW             0x1242C1C\n#define ACP_WOV_RX_INTR_WATERMARK_SIZE                0x1242C20\n#define ACP_WOV_PDM_FIFO_FLUSH                        0x1242C24\n#define ACP_WOV_PDM_NO_OF_CHANNELS                    0x1242C28\n#define ACP_WOV_PDM_DECIMATION_FACTOR                 0x1242C2C\n#define ACP_WOV_PDM_VAD_CTRL                          0x1242C30\n#define ACP_WOV_WAKE                                  0x1242C54\n#define ACP_WOV_BUFFER_STATUS                         0x1242C58\n#define ACP_WOV_MISC_CTRL                             0x1242C5C\n#define ACP_WOV_CLK_CTRL                              0x1242C60\n#define ACP_PDM_VAD_DYNAMIC_CLK_GATING_EN             0x1242C64\n#define ACP_WOV_ERROR_STATUS_REGISTER                 0x1242C68\n#define ACP_PDM_CLKDIV                                0x1242C6C\n\n \n#define ACP_P1_I2S_RX_RINGBUFADDR                     0x1243A00\n#define ACP_P1_I2S_RX_RINGBUFSIZE                     0x1243A04\n#define ACP_P1_I2S_RX_LINKPOSITIONCNTR                0x1243A08\n#define ACP_P1_I2S_RX_FIFOADDR                        0x1243A0C\n#define ACP_P1_I2S_RX_FIFOSIZE                        0x1243A10\n#define ACP_P1_I2S_RX_DMA_SIZE                        0x1243A14\n#define ACP_P1_I2S_RX_LINEARPOSITIONCNTR_HIGH         0x1243A18\n#define ACP_P1_I2S_RX_LINEARPOSITIONCNTR_LOW          0x1243A1C\n#define ACP_P1_I2S_RX_INTR_WATERMARK_SIZE             0x1243A20\n#define ACP_P1_I2S_TX_RINGBUFADDR                     0x1243A24\n#define ACP_P1_I2S_TX_RINGBUFSIZE                     0x1243A28\n#define ACP_P1_I2S_TX_LINKPOSITIONCNTR                0x1243A2C\n#define ACP_P1_I2S_TX_FIFOADDR                        0x1243A30\n#define ACP_P1_I2S_TX_FIFOSIZE                        0x1243A34\n#define ACP_P1_I2S_TX_DMA_SIZE                        0x1243A38\n#define ACP_P1_I2S_TX_LINEARPOSITIONCNTR_HIGH         0x1243A3C\n#define ACP_P1_I2S_TX_LINEARPOSITIONCNTR_LOW          0x1243A40\n#define ACP_P1_I2S_TX_INTR_WATERMARK_SIZE             0x1243A44\n#define ACP_P1_BT_RX_RINGBUFADDR                      0x1243A48\n#define ACP_P1_BT_RX_RINGBUFSIZE                      0x1243A4C\n#define ACP_P1_BT_RX_LINKPOSITIONCNTR                 0x1243A50\n#define ACP_P1_BT_RX_FIFOADDR                         0x1243A54\n#define ACP_P1_BT_RX_FIFOSIZE                         0x1243A58\n#define ACP_P1_BT_RX_DMA_SIZE                         0x1243A5C\n#define ACP_P1_BT_RX_LINEARPOSITIONCNTR_HIGH          0x1243A60\n#define ACP_P1_BT_RX_LINEARPOSITIONCNTR_LOW           0x1243A64\n#define ACP_P1_BT_RX_INTR_WATERMARK_SIZE              0x1243A68\n#define ACP_P1_BT_TX_RINGBUFADDR                      0x1243A6C\n#define ACP_P1_BT_TX_RINGBUFSIZE                      0x1243A70\n#define ACP_P1_BT_TX_LINKPOSITIONCNTR                 0x1243A74\n#define ACP_P1_BT_TX_FIFOADDR                         0x1243A78\n#define ACP_P1_BT_TX_FIFOSIZE                         0x1243A7C\n#define ACP_P1_BT_TX_DMA_SIZE                         0x1243A80\n#define ACP_P1_BT_TX_LINEARPOSITIONCNTR_HIGH          0x1243A84\n#define ACP_P1_BT_TX_LINEARPOSITIONCNTR_LOW           0x1243A88\n#define ACP_P1_BT_TX_INTR_WATERMARK_SIZE              0x1243A8C\n#define ACP_P1_HS_RX_RINGBUFADDR                      0x1243A90\n#define ACP_P1_HS_RX_RINGBUFSIZE                      0x1243A94\n#define ACP_P1_HS_RX_LINKPOSITIONCNTR                 0x1243A98\n#define ACP_P1_HS_RX_FIFOADDR                         0x1243A9C\n#define ACP_P1_HS_RX_FIFOSIZE                         0x1243AA0\n#define ACP_P1_HS_RX_DMA_SIZE                         0x1243AA4\n#define ACP_P1_HS_RX_LINEARPOSITIONCNTR_HIGH          0x1243AA8\n#define ACP_P1_HS_RX_LINEARPOSITIONCNTR_LOW           0x1243AAC\n#define ACP_P1_HS_RX_INTR_WATERMARK_SIZE              0x1243AB0\n#define ACP_P1_HS_TX_RINGBUFADDR                      0x1243AB4\n#define ACP_P1_HS_TX_RINGBUFSIZE                      0x1243AB8\n#define ACP_P1_HS_TX_LINKPOSITIONCNTR                 0x1243ABC\n#define ACP_P1_HS_TX_FIFOADDR                         0x1243AC0\n#define ACP_P1_HS_TX_FIFOSIZE                         0x1243AC4\n#define ACP_P1_HS_TX_DMA_SIZE                         0x1243AC8\n#define ACP_P1_HS_TX_LINEARPOSITIONCNTR_HIGH          0x1243ACC\n#define ACP_P1_HS_TX_LINEARPOSITIONCNTR_LOW           0x1243AD0\n#define ACP_P1_HS_TX_INTR_WATERMARK_SIZE              0x1243AD4\n\n \n#define ACP_SCRATCH_REG_0                             0x1250000\n#define ACP_SCRATCH_REG_1                             0x1250004\n#define ACP_SCRATCH_REG_2                             0x1250008\n#define ACP_SCRATCH_REG_3                             0x125000C\n#define ACP_SCRATCH_REG_4                             0x1250010\n#define ACP_SCRATCH_REG_5                             0x1250014\n#define ACP_SCRATCH_REG_6                             0x1250018\n#define ACP_SCRATCH_REG_7                             0x125001C\n#define ACP_SCRATCH_REG_8                             0x1250020\n#define ACP_SCRATCH_REG_9                             0x1250024\n#define ACP_SCRATCH_REG_10                            0x1250028\n#define ACP_SCRATCH_REG_11                            0x125002C\n#define ACP_SCRATCH_REG_12                            0x1250030\n#define ACP_SCRATCH_REG_13                            0x1250034\n#define ACP_SCRATCH_REG_14                            0x1250038\n#define ACP_SCRATCH_REG_15                            0x125003C\n#define ACP_SCRATCH_REG_16                            0x1250040\n#define ACP_SCRATCH_REG_17                            0x1250044\n#define ACP_SCRATCH_REG_18                            0x1250048\n#define ACP_SCRATCH_REG_19                            0x125004C\n#define ACP_SCRATCH_REG_20                            0x1250050\n#define ACP_SCRATCH_REG_21                            0x1250054\n#define ACP_SCRATCH_REG_22                            0x1250058\n#define ACP_SCRATCH_REG_23                            0x125005C\n#define ACP_SCRATCH_REG_24                            0x1250060\n#define ACP_SCRATCH_REG_25                            0x1250064\n#define ACP_SCRATCH_REG_26                            0x1250068\n#define ACP_SCRATCH_REG_27                            0x125006C\n#define ACP_SCRATCH_REG_28                            0x1250070\n#define ACP_SCRATCH_REG_29                            0x1250074\n#define ACP_SCRATCH_REG_30                            0x1250078\n#define ACP_SCRATCH_REG_31                            0x125007C\n#define ACP_SCRATCH_REG_32                            0x1250080\n#define ACP_SCRATCH_REG_33                            0x1250084\n#define ACP_SCRATCH_REG_34                            0x1250088\n#define ACP_SCRATCH_REG_35                            0x125008C\n#define ACP_SCRATCH_REG_36                            0x1250090\n#define ACP_SCRATCH_REG_37                            0x1250094\n#define ACP_SCRATCH_REG_38                            0x1250098\n#define ACP_SCRATCH_REG_39                            0x125009C\n#define ACP_SCRATCH_REG_40                            0x12500A0\n#define ACP_SCRATCH_REG_41                            0x12500A4\n#define ACP_SCRATCH_REG_42                            0x12500A8\n#define ACP_SCRATCH_REG_43                            0x12500AC\n#define ACP_SCRATCH_REG_44                            0x12500B0\n#define ACP_SCRATCH_REG_45                            0x12500B4\n#define ACP_SCRATCH_REG_46                            0x12500B8\n#define ACP_SCRATCH_REG_47                            0x12500BC\n#define ACP_SCRATCH_REG_48                            0x12500C0\n#define ACP_SCRATCH_REG_49                            0x12500C4\n#define ACP_SCRATCH_REG_50                            0x12500C8\n#define ACP_SCRATCH_REG_51                            0x12500CC\n#define ACP_SCRATCH_REG_52                            0x12500D0\n#define ACP_SCRATCH_REG_53                            0x12500D4\n#define ACP_SCRATCH_REG_54                            0x12500D8\n#define ACP_SCRATCH_REG_55                            0x12500DC\n#define ACP_SCRATCH_REG_56                            0x12500E0\n#define ACP_SCRATCH_REG_57                            0x12500E4\n#define ACP_SCRATCH_REG_58                            0x12500E8\n#define ACP_SCRATCH_REG_59                            0x12500EC\n#define ACP_SCRATCH_REG_60                            0x12500F0\n#define ACP_SCRATCH_REG_61                            0x12500F4\n#define ACP_SCRATCH_REG_62                            0x12500F8\n#define ACP_SCRATCH_REG_63                            0x12500FC\n#define ACP_SCRATCH_REG_64                            0x1250100\n#define ACP_SCRATCH_REG_65                            0x1250104\n#define ACP_SCRATCH_REG_66                            0x1250108\n#define ACP_SCRATCH_REG_67                            0x125010C\n#define ACP_SCRATCH_REG_68                            0x1250110\n#define ACP_SCRATCH_REG_69                            0x1250114\n#define ACP_SCRATCH_REG_70                            0x1250118\n#define ACP_SCRATCH_REG_71                            0x125011C\n#define ACP_SCRATCH_REG_72                            0x1250120\n#define ACP_SCRATCH_REG_73                            0x1250124\n#define ACP_SCRATCH_REG_74                            0x1250128\n#define ACP_SCRATCH_REG_75                            0x125012C\n#define ACP_SCRATCH_REG_76                            0x1250130\n#define ACP_SCRATCH_REG_77                            0x1250134\n#define ACP_SCRATCH_REG_78                            0x1250138\n#define ACP_SCRATCH_REG_79                            0x125013C\n#define ACP_SCRATCH_REG_80                            0x1250140\n#define ACP_SCRATCH_REG_81                            0x1250144\n#define ACP_SCRATCH_REG_82                            0x1250148\n#define ACP_SCRATCH_REG_83                            0x125014C\n#define ACP_SCRATCH_REG_84                            0x1250150\n#define ACP_SCRATCH_REG_85                            0x1250154\n#define ACP_SCRATCH_REG_86                            0x1250158\n#define ACP_SCRATCH_REG_87                            0x125015C\n#define ACP_SCRATCH_REG_88                            0x1250160\n#define ACP_SCRATCH_REG_89                            0x1250164\n#define ACP_SCRATCH_REG_90                            0x1250168\n#define ACP_SCRATCH_REG_91                            0x125016C\n#define ACP_SCRATCH_REG_92                            0x1250170\n#define ACP_SCRATCH_REG_93                            0x1250174\n#define ACP_SCRATCH_REG_94                            0x1250178\n#define ACP_SCRATCH_REG_95                            0x125017C\n#define ACP_SCRATCH_REG_96                            0x1250180\n#define ACP_SCRATCH_REG_97                            0x1250184\n#define ACP_SCRATCH_REG_98                            0x1250188\n#define ACP_SCRATCH_REG_99                            0x125018C\n#define ACP_SCRATCH_REG_100                           0x1250190\n#define ACP_SCRATCH_REG_101                           0x1250194\n#define ACP_SCRATCH_REG_102                           0x1250198\n#define ACP_SCRATCH_REG_103                           0x125019C\n#define ACP_SCRATCH_REG_104                           0x12501A0\n#define ACP_SCRATCH_REG_105                           0x12501A4\n#define ACP_SCRATCH_REG_106                           0x12501A8\n#define ACP_SCRATCH_REG_107                           0x12501AC\n#define ACP_SCRATCH_REG_108                           0x12501B0\n#define ACP_SCRATCH_REG_109                           0x12501B4\n#define ACP_SCRATCH_REG_110                           0x12501B8\n#define ACP_SCRATCH_REG_111                           0x12501BC\n#define ACP_SCRATCH_REG_112                           0x12501C0\n#define ACP_SCRATCH_REG_113                           0x12501C4\n#define ACP_SCRATCH_REG_114                           0x12501C8\n#define ACP_SCRATCH_REG_115                           0x12501CC\n#define ACP_SCRATCH_REG_116                           0x12501D0\n#define ACP_SCRATCH_REG_117                           0x12501D4\n#define ACP_SCRATCH_REG_118                           0x12501D8\n#define ACP_SCRATCH_REG_119                           0x12501DC\n#define ACP_SCRATCH_REG_120                           0x12501E0\n#define ACP_SCRATCH_REG_121                           0x12501E4\n#define ACP_SCRATCH_REG_122                           0x12501E8\n#define ACP_SCRATCH_REG_123                           0x12501EC\n#define ACP_SCRATCH_REG_124                           0x12501F0\n#define ACP_SCRATCH_REG_125                           0x12501F4\n#define ACP_SCRATCH_REG_126                           0x12501F8\n#define ACP_SCRATCH_REG_127                           0x12501FC\n#define ACP_SCRATCH_REG_128                           0x1250200\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}