Loading plugins phase: Elapsed time ==> 0s.185ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -d CY8C4248AZI-L475 -s C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.333ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.093ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Led_Blink_Process.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -dcpsoc3 Led_Blink_Process.v -verilog
======================================================================

======================================================================
Compiling:  Led_Blink_Process.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -dcpsoc3 Led_Blink_Process.v -verilog
======================================================================

======================================================================
Compiling:  Led_Blink_Process.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -dcpsoc3 -verilog Led_Blink_Process.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jul 31 13:06:51 2023


======================================================================
Compiling:  Led_Blink_Process.v
Program  :   vpp
Options  :    -yv2 -q10 Led_Blink_Process.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jul 31 13:06:51 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Led_Blink_Process.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  Led_Blink_Process.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -dcpsoc3 -verilog Led_Blink_Process.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jul 31 13:06:51 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\codegentemp\Led_Blink_Process.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\codegentemp\Led_Blink_Process.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  Led_Blink_Process.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -dcpsoc3 -verilog Led_Blink_Process.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jul 31 13:06:51 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\codegentemp\Led_Blink_Process.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\codegentemp\Led_Blink_Process.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\cyCapsense:Net_1664\
	\cyCapsense:Net_1665\
	\cyUart_p50_p51:Net_1257\
	\cyUart_p50_p51:uncfg_rx_irq\
	\cyUart_p50_p51:Net_1099\
	\cyUart_p50_p51:Net_1258\
	Net_11
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_2
	Net_22
	Net_17
	Net_19


Deleted 16 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \cyCapsense:Net_1921\ to \cyCapsense:Net_1919\
Aliasing zero to \cyCapsense:Net_1919\
Aliasing one to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyCapsense:tmpOE__Sns_net_2\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyCapsense:tmpOE__Sns_net_1\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyCapsense:tmpOE__Sns_net_0\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyCapsense:IDACMod:Net_3\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyLed_p43_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyLed_p44_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyLed_p45_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyUart_p50_p51:select_s_wire\ to \cyCapsense:Net_1919\
Aliasing \cyUart_p50_p51:sclk_s_wire\ to \cyCapsense:Net_1919\
Aliasing \cyUart_p50_p51:mosi_s_wire\ to \cyCapsense:Net_1919\
Aliasing \cyUart_p50_p51:miso_m_wire\ to \cyCapsense:Net_1919\
Aliasing \cyUart_p50_p51:tmpOE__tx_net_0\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyUart_p50_p51:tmpOE__rx_net_0\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyUart_p50_p51:cts_wire\ to \cyCapsense:Net_1919\
Aliasing \cyBuzzerPWM:Net_75\ to \cyCapsense:Net_1919\
Aliasing \cyBuzzerPWM:Net_69\ to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing \cyBuzzerPWM:Net_66\ to \cyCapsense:Net_1919\
Aliasing \cyBuzzerPWM:Net_82\ to \cyCapsense:Net_1919\
Aliasing \cyBuzzerPWM:Net_72\ to \cyCapsense:Net_1919\
Aliasing tmpOE__cyBuzzer_p55_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegA_p20_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegB_p21_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegC_p22_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegD_p23_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegE_p24_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegF_p25_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cySegG_p26_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyDigit1_p34_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyDigit2_p35_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyCol1_p03_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyCol2_p02_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyCol3_p01_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Aliasing tmpOE__cyCol4_p00_net_0 to \cyCapsense:tmpOE__Cmod_net_0\
Removing Lhs of wire \cyCapsense:Net_1921\[17] = \cyCapsense:Net_1919\[13]
Removing Rhs of wire zero[24] = \cyCapsense:Net_1919\[13]
Removing Rhs of wire one[28] = \cyCapsense:tmpOE__Cmod_net_0\[23]
Removing Lhs of wire \cyCapsense:tmpOE__Sns_net_2\[31] = one[28]
Removing Lhs of wire \cyCapsense:tmpOE__Sns_net_1\[32] = one[28]
Removing Lhs of wire \cyCapsense:tmpOE__Sns_net_0\[33] = one[28]
Removing Lhs of wire \cyCapsense:IDACMod:Net_3\[44] = one[28]
Removing Lhs of wire tmpOE__cyLed_p43_net_0[48] = one[28]
Removing Lhs of wire tmpOE__cyLed_p44_net_0[54] = one[28]
Removing Lhs of wire tmpOE__cyLed_p45_net_0[60] = one[28]
Removing Lhs of wire \cyUart_p50_p51:select_s_wire\[67] = zero[24]
Removing Rhs of wire \cyUart_p50_p51:rx_wire\[68] = \cyUart_p50_p51:Net_1268\[69]
Removing Lhs of wire \cyUart_p50_p51:Net_1170\[72] = \cyUart_p50_p51:Net_847\[66]
Removing Lhs of wire \cyUart_p50_p51:sclk_s_wire\[73] = zero[24]
Removing Lhs of wire \cyUart_p50_p51:mosi_s_wire\[74] = zero[24]
Removing Lhs of wire \cyUart_p50_p51:miso_m_wire\[75] = zero[24]
Removing Lhs of wire \cyUart_p50_p51:tmpOE__tx_net_0\[77] = one[28]
Removing Lhs of wire \cyUart_p50_p51:tmpOE__rx_net_0\[88] = one[28]
Removing Lhs of wire \cyUart_p50_p51:cts_wire\[92] = zero[24]
Removing Lhs of wire \cyBuzzerPWM:Net_81\[118] = Net_34[130]
Removing Lhs of wire \cyBuzzerPWM:Net_75\[119] = zero[24]
Removing Lhs of wire \cyBuzzerPWM:Net_69\[120] = one[28]
Removing Lhs of wire \cyBuzzerPWM:Net_66\[121] = zero[24]
Removing Lhs of wire \cyBuzzerPWM:Net_82\[122] = zero[24]
Removing Lhs of wire \cyBuzzerPWM:Net_72\[123] = zero[24]
Removing Lhs of wire tmpOE__cyBuzzer_p55_net_0[133] = one[28]
Removing Lhs of wire tmpOE__cySegA_p20_net_0[139] = one[28]
Removing Lhs of wire tmpOE__cySegB_p21_net_0[145] = one[28]
Removing Lhs of wire tmpOE__cySegC_p22_net_0[151] = one[28]
Removing Lhs of wire tmpOE__cySegD_p23_net_0[157] = one[28]
Removing Lhs of wire tmpOE__cySegE_p24_net_0[163] = one[28]
Removing Lhs of wire tmpOE__cySegF_p25_net_0[169] = one[28]
Removing Lhs of wire tmpOE__cySegG_p26_net_0[175] = one[28]
Removing Lhs of wire tmpOE__cyDigit1_p34_net_0[181] = one[28]
Removing Lhs of wire tmpOE__cyDigit2_p35_net_0[187] = one[28]
Removing Lhs of wire tmpOE__cyCol1_p03_net_0[193] = one[28]
Removing Lhs of wire tmpOE__cyCol2_p02_net_0[199] = one[28]
Removing Lhs of wire tmpOE__cyCol3_p01_net_0[205] = one[28]
Removing Lhs of wire tmpOE__cyCol4_p00_net_0[211] = one[28]

------------------------------------------------------
Aliased 0 equations, 39 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -dcpsoc3 Led_Blink_Process.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.600ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 31 July 2023 13:06:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\turan\Desktop\Dev\Workspace01\Test\Led_Blink_Process.cydsn\Led_Blink_Process.cyprj -d CY8C4248AZI-L475 Led_Blink_Process.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.024ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 7: Automatic-assigning  clock 'cyCapsense_ModClk'. Signal=\cyCapsense:Net_1946_ff7\
    Fixed Function Clock 6: Automatic-assigning  clock 'cyCapsense_SnsClk'. Signal=\cyCapsense:Net_1785_ff6\
    Fixed Function Clock 2: Automatic-assigning  clock 'cyUart_p50_p51_SCBCLK'. Signal=\cyUart_p50_p51:Net_847_ff2\
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_1'. Signal=Net_34_ff11
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \cyCapsense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \cyCapsense:Cmod(0)\__PA ,
            analog_term => \cyCapsense:Net_1924\ ,
            pad => \cyCapsense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \cyCapsense:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \cyCapsense:Sns(0)\__PA ,
            analog_term => \cyCapsense:Net_1909_0\ ,
            pad => \cyCapsense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \cyCapsense:Sns(1)\
        Attributes:
            Alias: Button1_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \cyCapsense:Sns(1)\__PA ,
            analog_term => \cyCapsense:Net_1909_0\ ,
            pad => \cyCapsense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \cyCapsense:Sns(2)\
        Attributes:
            Alias: Button2_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \cyCapsense:Sns(2)\__PA ,
            analog_term => \cyCapsense:Net_1909_0\ ,
            pad => \cyCapsense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = cyLed_p43(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cyLed_p43(0)__PA ,
            pad => cyLed_p43(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyLed_p44(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cyLed_p44(0)__PA ,
            pad => cyLed_p44(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyLed_p45(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cyLed_p45(0)__PA ,
            pad => cyLed_p45(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \cyUart_p50_p51:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \cyUart_p50_p51:tx(0)\__PA ,
            pin_input => \cyUart_p50_p51:tx_wire\ ,
            pad => \cyUart_p50_p51:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \cyUart_p50_p51:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \cyUart_p50_p51:rx(0)\__PA ,
            fb => \cyUart_p50_p51:rx_wire\ ,
            pad => \cyUart_p50_p51:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = cyBuzzer_p55(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cyBuzzer_p55(0)__PA ,
            pin_input => Net_32 ,
            pad => cyBuzzer_p55(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegA_p20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegA_p20(0)__PA ,
            pad => cySegA_p20(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegB_p21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegB_p21(0)__PA ,
            pad => cySegB_p21(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegC_p22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegC_p22(0)__PA ,
            pad => cySegC_p22(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegD_p23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegD_p23(0)__PA ,
            pad => cySegD_p23(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegE_p24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegE_p24(0)__PA ,
            pad => cySegE_p24(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegF_p25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegF_p25(0)__PA ,
            pad => cySegF_p25(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cySegG_p26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cySegG_p26(0)__PA ,
            pad => cySegG_p26(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyDigit1_p34(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cyDigit1_p34(0)__PA ,
            pad => cyDigit1_p34(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyDigit2_p35(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => cyDigit2_p35(0)__PA ,
            pad => cyDigit2_p35(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyCol1_p03(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cyCol1_p03(0)__PA ,
            pad => cyCol1_p03(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyCol2_p02(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cyCol2_p02(0)__PA ,
            pad => cyCol2_p02(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyCol3_p01(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cyCol3_p01(0)__PA ,
            pad => cyCol3_p01(0)_PAD );
        Properties:
        {
        }

    Pin : Name = cyCol4_p00(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_HI
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => cyCol4_p00(0)__PA ,
            pad => cyCol4_p00(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\cyCapsense:ISR\
        PORT MAP (
            interrupt => \cyCapsense:Net_815\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\cyUart_p50_p51:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   25 :   28 :   53 : 47.17 %
CapSense                      :    1 :    1 :    2 : 50.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   32 :   32 :  0.00 %
Timer/Counter/PWM             :    1 :    7 :    8 : 12.50 %
Smart IO Ports                :    0 :    1 :    1 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    1 :   63 :   64 :  1.56 %
  Unique P-terms              :    0 :  128 :  128 :  0.00 %
  Total P-terms               :    0 :      :      :        
  Datapath Cells              :    0 :    8 :    8 :  0.00 %
  Status Cells                :    0 :    8 :    8 :  0.00 %
  Control Cells               :    0 :    8 :    8 :  0.00 %
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    1 :    1 :    2 : 50.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.059ms
Tech Mapping phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
\cyCapsense:Cmod(0)\                : [IOP=(4)][IoId=(2)]                
\cyCapsense:Sns(0)\                 : [IOP=(7)][IoId=(1)]                
\cyCapsense:Sns(1)\                 : [IOP=(7)][IoId=(0)]                
\cyCapsense:Sns(2)\                 : [IOP=(4)][IoId=(6)]                
cyLed_p43(0)                        : [IOP=(4)][IoId=(3)]                
cyLed_p44(0)                        : [IOP=(4)][IoId=(4)]                
cyLed_p45(0)                        : [IOP=(4)][IoId=(5)]                
\cyUart_p50_p51:tx(0)\              : [IOP=(5)][IoId=(1)]                
\cyUart_p50_p51:rx(0)\              : [IOP=(5)][IoId=(0)]                
cyBuzzer_p55(0)                     : [IOP=(5)][IoId=(5)]                
cySegA_p20(0)                       : [IOP=(2)][IoId=(0)]                
cySegB_p21(0)                       : [IOP=(2)][IoId=(1)]                
cySegC_p22(0)                       : [IOP=(2)][IoId=(2)]                
cySegD_p23(0)                       : [IOP=(2)][IoId=(3)]                
cySegE_p24(0)                       : [IOP=(2)][IoId=(4)]                
cySegF_p25(0)                       : [IOP=(2)][IoId=(5)]                
cySegG_p26(0)                       : [IOP=(2)][IoId=(6)]                
cyDigit1_p34(0)                     : [IOP=(3)][IoId=(4)]                
cyDigit2_p35(0)                     : [IOP=(3)][IoId=(5)]                
cyCol1_p03(0)                       : [IOP=(0)][IoId=(3)]                
cyCol2_p02(0)                       : [IOP=(0)][IoId=(2)]                
cyCol3_p01(0)                       : [IOP=(0)][IoId=(1)]                
cyCol4_p00(0)                       : [IOP=(0)][IoId=(0)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\cyUart_p50_p51:SCB\                : SCB_[FFB(SCB,2)]                   
\cyCapsense:CSD\                    : CSD_[FFB(CSD,0)]                   
\cyCapsense:IDACMod:cy_psoc4_idac\  : CSIDAC8_[FFB(CSIDAC8,0)]           
\cyBuzzerPWM:cy_m0s8_tcpwm_1\       : TCPWM_[FFB(TCPWM,0)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Elapsed time ==> 0.5754311s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.259ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0128303 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.013ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \cyCapsense:Net_1909_0\ {
    source0
    swh_13
    amuxbusa_csd
    P7_P41
    p7_1
    P7_P40
    p7_0
    P4_P46
    p4_6
    idac0_out
    swhv_1
    P4_P42
    p4_2
  }
}
Map of item to net {
  source0                                          -> \cyCapsense:Net_1909_0\
  swh_13                                           -> \cyCapsense:Net_1909_0\
  amuxbusa_csd                                     -> \cyCapsense:Net_1909_0\
  P7_P41                                           -> \cyCapsense:Net_1909_0\
  p7_1                                             -> \cyCapsense:Net_1909_0\
  P7_P40                                           -> \cyCapsense:Net_1909_0\
  p7_0                                             -> \cyCapsense:Net_1909_0\
  P4_P46                                           -> \cyCapsense:Net_1909_0\
  p4_6                                             -> \cyCapsense:Net_1909_0\
  idac0_out                                        -> \cyCapsense:Net_1909_0\
  swhv_1                                           -> \cyCapsense:Net_1909_0\
  P4_P42                                           -> \cyCapsense:Net_1909_0\
  p4_2                                             -> \cyCapsense:Net_1909_0\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    1 :   15 :   16 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            0.00
                   Pterms :            0.00
               Macrocells :            1.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       0.00 :       1.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\cyUart_p50_p51:SCB_IRQ\
        PORT MAP (
            interrupt => Net_3 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =\cyCapsense:ISR\
        PORT MAP (
            interrupt => \cyCapsense:Net_815\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = cyCol4_p00(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cyCol4_p00(0)__PA ,
        pad => cyCol4_p00(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = cyCol3_p01(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cyCol3_p01(0)__PA ,
        pad => cyCol3_p01(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = cyCol2_p02(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cyCol2_p02(0)__PA ,
        pad => cyCol2_p02(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = cyCol1_p03(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_HI
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cyCol1_p03(0)__PA ,
        pad => cyCol1_p03(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = cySegA_p20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegA_p20(0)__PA ,
        pad => cySegA_p20(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = cySegB_p21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegB_p21(0)__PA ,
        pad => cySegB_p21(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = cySegC_p22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegC_p22(0)__PA ,
        pad => cySegC_p22(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = cySegD_p23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegD_p23(0)__PA ,
        pad => cySegD_p23(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = cySegE_p24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegE_p24(0)__PA ,
        pad => cySegE_p24(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = cySegF_p25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegF_p25(0)__PA ,
        pad => cySegF_p25(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = cySegG_p26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => cySegG_p26(0)__PA ,
        pad => cySegG_p26(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = cyDigit1_p34(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cyDigit1_p34(0)__PA ,
        pad => cyDigit1_p34(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = cyDigit2_p35(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cyDigit2_p35(0)__PA ,
        pad => cyDigit2_p35(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=2]: 
Pin : Name = \cyCapsense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \cyCapsense:Cmod(0)\__PA ,
        analog_term => \cyCapsense:Net_1909_0\ ,
        pad => \cyCapsense:Cmod(0)_PAD\ ,
        pin_input => __ONE__ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = cyLed_p43(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cyLed_p43(0)__PA ,
        pad => cyLed_p43(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = cyLed_p44(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cyLed_p44(0)__PA ,
        pad => cyLed_p44(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = cyLed_p45(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cyLed_p45(0)__PA ,
        pad => cyLed_p45(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \cyCapsense:Sns(2)\
    Attributes:
        Alias: Button2_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \cyCapsense:Sns(2)\__PA ,
        analog_term => \cyCapsense:Net_1909_0\ ,
        pad => \cyCapsense:Sns(2)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \cyUart_p50_p51:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \cyUart_p50_p51:rx(0)\__PA ,
        fb => \cyUart_p50_p51:rx_wire\ ,
        pad => \cyUart_p50_p51:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \cyUart_p50_p51:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \cyUart_p50_p51:tx(0)\__PA ,
        pin_input => \cyUart_p50_p51:tx_wire\ ,
        pad => \cyUart_p50_p51:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = cyBuzzer_p55(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => cyBuzzer_p55(0)__PA ,
        pin_input => Net_32 ,
        pad => cyBuzzer_p55(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
Port 7 contains the following IO cells:
[IoId=0]: 
Pin : Name = \cyCapsense:Sns(1)\
    Attributes:
        Alias: Button1_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \cyCapsense:Sns(1)\__PA ,
        analog_term => \cyCapsense:Net_1909_0\ ,
        pad => \cyCapsense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \cyCapsense:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \cyCapsense:Sns(0)\__PA ,
        analog_term => \cyCapsense:Net_1909_0\ ,
        pad => \cyCapsense:Sns(0)_PAD\ );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 13 contains the following IO cells:
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            eco => ClockBlock_ECO ,
            pll => ClockBlock_PLL0 ,
            dbl => ClockBlock_PLL1 ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_7 => \cyCapsense:Net_1946_ff7\ ,
            ff_div_6 => \cyCapsense:Net_1785_ff6\ ,
            ff_div_2 => \cyUart_p50_p51:Net_847_ff2\ ,
            ff_div_11 => Net_34_ff11 );
        Properties:
        {
        }
PICU group 0: empty
USB group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\cyUart_p50_p51:SCB\
        PORT MAP (
            clock => \cyUart_p50_p51:Net_847_ff2\ ,
            interrupt => Net_3 ,
            uart_rx => \cyUart_p50_p51:rx_wire\ ,
            uart_tx => \cyUart_p50_p51:tx_wire\ ,
            uart_rts => \cyUart_p50_p51:rts_wire\ ,
            mosi_m => \cyUart_p50_p51:mosi_m_wire\ ,
            select_m_3 => \cyUart_p50_p51:select_m_wire_3\ ,
            select_m_2 => \cyUart_p50_p51:select_m_wire_2\ ,
            select_m_1 => \cyUart_p50_p51:select_m_wire_1\ ,
            select_m_0 => \cyUart_p50_p51:select_m_wire_0\ ,
            sclk_m => \cyUart_p50_p51:sclk_m_wire\ ,
            miso_s => \cyUart_p50_p51:miso_s_wire\ ,
            tr_tx_req => Net_6 ,
            tr_rx_req => Net_5 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\cyCapsense:CSD\
        PORT MAP (
            source => \cyCapsense:Net_1909_0\ ,
            shield => \cyCapsense:Net_817\ ,
            csh => \cyCapsense:Net_2084\ ,
            cmod => \cyCapsense:Net_804\ ,
            sense_out => \cyCapsense:Net_1913\ ,
            sample_out => \cyCapsense:Net_1911\ ,
            clk1 => \cyCapsense:Net_1785_ff6\ ,
            clk2 => \cyCapsense:Net_1946_ff7\ ,
            irq => \cyCapsense:Net_815\ );
        Properties:
        {
            cy_registers = ""
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 3
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC8 group 0: 
    8-bit IDAC @ F(CSIDAC8,0): 
    p4csidac8cell: Name =\cyCapsense:IDACMod:cy_psoc4_idac\
        PORT MAP (
            iout => \cyCapsense:Net_1909_0\ ,
            en => __ONE__ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\cyBuzzerPWM:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_34_ff11 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_30 ,
            tr_overflow => Net_29 ,
            tr_compare_match => Net_31 ,
            line => Net_32 ,
            line_compl => Net_33 ,
            interrupt => Net_28 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: empty
TEMP group 0: empty
SARADC group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+---------------------------------------------
   0 |   0 |     * |      NONE |    OPEN_DRAIN_HI |          cyCol4_p00(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_HI |          cyCol3_p01(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_HI |          cyCol2_p02(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_HI |          cyCol1_p03(0) | 
-----+-----+-------+-----------+------------------+------------------------+---------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          cySegA_p20(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |          cySegB_p21(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |          cySegC_p22(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |          cySegD_p23(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |          cySegE_p24(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          cySegF_p25(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          cySegG_p26(0) | 
-----+-----+-------+-----------+------------------+------------------------+---------------------------------------------
   3 |   4 |     * |      NONE |         CMOS_OUT |        cyDigit1_p34(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |        cyDigit2_p35(0) | 
-----+-----+-------+-----------+------------------+------------------------+---------------------------------------------
   4 |   2 |     * |      NONE |      HI_Z_ANALOG |   \cyCapsense:Cmod(0)\ | In(__ONE__), Analog(\cyCapsense:Net_1909_0\)
     |   3 |     * |      NONE |         CMOS_OUT |           cyLed_p43(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |           cyLed_p44(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |           cyLed_p45(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |    \cyCapsense:Sns(2)\ | Analog(\cyCapsense:Net_1909_0\)
-----+-----+-------+-----------+------------------+------------------------+---------------------------------------------
   5 |   0 |     * |      NONE |     HI_Z_DIGITAL | \cyUart_p50_p51:rx(0)\ | FB(\cyUart_p50_p51:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT | \cyUart_p50_p51:tx(0)\ | In(\cyUart_p50_p51:tx_wire\)
     |   5 |     * |      NONE |         CMOS_OUT |        cyBuzzer_p55(0) | In(Net_32)
-----+-----+-------+-----------+------------------+------------------------+---------------------------------------------
   7 |   0 |     * |      NONE |      HI_Z_ANALOG |    \cyCapsense:Sns(1)\ | Analog(\cyCapsense:Net_1909_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    \cyCapsense:Sns(0)\ | Analog(\cyCapsense:Net_1909_0\)
-------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.044ms
Digital Placement phase: Elapsed time ==> 0s.799ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc4/2/route_arch-rrg.cydata" --vh2-path "Led_Blink_Process_r.vh2" --pcf-path "Led_Blink_Process.pco" --des-name "Led_Blink_Process" --dsf-path "Led_Blink_Process.dsf" --sdc-path "Led_Blink_Process.sdc" --lib-path "Led_Blink_Process_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.523ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.044ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Led_Blink_Process_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.513ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.275ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.966ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.966ms
API generation phase: Elapsed time ==> 5s.030ms
Dependency generation phase: Elapsed time ==> 0s.019ms
Cleanup phase: Elapsed time ==> 0s.001ms
