
Node 2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000c0  00800200  00000e90  00000f24  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e90  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  008002c0  008002c0  00000fe4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000fe4  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000260  00000000  00000000  00001040  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000179e  00000000  00000000  000012a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ca9  00000000  00000000  00002a3e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000010d7  00000000  00000000  000036e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000004c4  00000000  00000000  000047c0  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000619  00000000  00000000  00004c84  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000091a  00000000  00000000  0000529d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001c8  00000000  00000000  00005bb7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	ed c0       	rjmp	.+474    	; 0x1e8 <__vector_3>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	39 c2       	rjmp	.+1138   	; 0x4c4 <__vector_20>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	f2 c3       	rjmp	.+2020   	; 0x84e <__vector_26>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	a1 c0       	rjmp	.+322    	; 0x1c4 <__bad_interrupt>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	2d c3       	rjmp	.+1626   	; 0x6f8 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	97 03       	fmuls	r17, r23
  e6:	e9 03       	fmulsu	r22, r17
  e8:	e9 03       	fmulsu	r22, r17
  ea:	e9 03       	fmulsu	r22, r17
  ec:	e9 03       	fmulsu	r22, r17
  ee:	e9 03       	fmulsu	r22, r17
  f0:	e9 03       	fmulsu	r22, r17
  f2:	e9 03       	fmulsu	r22, r17
  f4:	97 03       	fmuls	r17, r23
  f6:	e9 03       	fmulsu	r22, r17
  f8:	e9 03       	fmulsu	r22, r17
  fa:	e9 03       	fmulsu	r22, r17
  fc:	e9 03       	fmulsu	r22, r17
  fe:	e9 03       	fmulsu	r22, r17
 100:	e9 03       	fmulsu	r22, r17
 102:	e9 03       	fmulsu	r22, r17
 104:	99 03       	fmulsu	r17, r17
 106:	e9 03       	fmulsu	r22, r17
 108:	e9 03       	fmulsu	r22, r17
 10a:	e9 03       	fmulsu	r22, r17
 10c:	e9 03       	fmulsu	r22, r17
 10e:	e9 03       	fmulsu	r22, r17
 110:	e9 03       	fmulsu	r22, r17
 112:	e9 03       	fmulsu	r22, r17
 114:	e9 03       	fmulsu	r22, r17
 116:	e9 03       	fmulsu	r22, r17
 118:	e9 03       	fmulsu	r22, r17
 11a:	e9 03       	fmulsu	r22, r17
 11c:	e9 03       	fmulsu	r22, r17
 11e:	e9 03       	fmulsu	r22, r17
 120:	e9 03       	fmulsu	r22, r17
 122:	e9 03       	fmulsu	r22, r17
 124:	99 03       	fmulsu	r17, r17
 126:	e9 03       	fmulsu	r22, r17
 128:	e9 03       	fmulsu	r22, r17
 12a:	e9 03       	fmulsu	r22, r17
 12c:	e9 03       	fmulsu	r22, r17
 12e:	e9 03       	fmulsu	r22, r17
 130:	e9 03       	fmulsu	r22, r17
 132:	e9 03       	fmulsu	r22, r17
 134:	e9 03       	fmulsu	r22, r17
 136:	e9 03       	fmulsu	r22, r17
 138:	e9 03       	fmulsu	r22, r17
 13a:	e9 03       	fmulsu	r22, r17
 13c:	e9 03       	fmulsu	r22, r17
 13e:	e9 03       	fmulsu	r22, r17
 140:	e9 03       	fmulsu	r22, r17
 142:	e9 03       	fmulsu	r22, r17
 144:	e5 03       	fmuls	r22, r21
 146:	e9 03       	fmulsu	r22, r17
 148:	e9 03       	fmulsu	r22, r17
 14a:	e9 03       	fmulsu	r22, r17
 14c:	e9 03       	fmulsu	r22, r17
 14e:	e9 03       	fmulsu	r22, r17
 150:	e9 03       	fmulsu	r22, r17
 152:	e9 03       	fmulsu	r22, r17
 154:	c2 03       	fmuls	r20, r18
 156:	e9 03       	fmulsu	r22, r17
 158:	e9 03       	fmulsu	r22, r17
 15a:	e9 03       	fmulsu	r22, r17
 15c:	e9 03       	fmulsu	r22, r17
 15e:	e9 03       	fmulsu	r22, r17
 160:	e9 03       	fmulsu	r22, r17
 162:	e9 03       	fmulsu	r22, r17
 164:	e9 03       	fmulsu	r22, r17
 166:	e9 03       	fmulsu	r22, r17
 168:	e9 03       	fmulsu	r22, r17
 16a:	e9 03       	fmulsu	r22, r17
 16c:	e9 03       	fmulsu	r22, r17
 16e:	e9 03       	fmulsu	r22, r17
 170:	e9 03       	fmulsu	r22, r17
 172:	e9 03       	fmulsu	r22, r17
 174:	b6 03       	fmuls	r19, r22
 176:	e9 03       	fmulsu	r22, r17
 178:	e9 03       	fmulsu	r22, r17
 17a:	e9 03       	fmulsu	r22, r17
 17c:	e9 03       	fmulsu	r22, r17
 17e:	e9 03       	fmulsu	r22, r17
 180:	e9 03       	fmulsu	r22, r17
 182:	e9 03       	fmulsu	r22, r17
 184:	d4 03       	fmuls	r21, r20

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e0 e9       	ldi	r30, 0x90	; 144
 19e:	fe e0       	ldi	r31, 0x0E	; 14
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	a0 3c       	cpi	r26, 0xC0	; 192
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	a0 ec       	ldi	r26, 0xC0	; 192
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	aa 3d       	cpi	r26, 0xDA	; 218
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	82 d0       	rcall	.+260    	; 0x2c6 <main>
 1c2:	64 c6       	rjmp	.+3272   	; 0xe8c <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <adc_init>:
#include <util/delay.h>


void adc_init(void){
	//Use avcc as vref
	ADMUX |= (1<<REFS0);
 1c6:	ec e7       	ldi	r30, 0x7C	; 124
 1c8:	f0 e0       	ldi	r31, 0x00	; 0
 1ca:	80 81       	ld	r24, Z
 1cc:	80 64       	ori	r24, 0x40	; 64
 1ce:	80 83       	st	Z, r24
	
	
	
	//Set prescaler to 128
	ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0);
 1d0:	ea e7       	ldi	r30, 0x7A	; 122
 1d2:	f0 e0       	ldi	r31, 0x00	; 0
 1d4:	80 81       	ld	r24, Z
 1d6:	87 60       	ori	r24, 0x07	; 7
 1d8:	80 83       	st	Z, r24
	
	//Set ADC auto triger mode
	ADCSRA |= (1<<ADATE);
 1da:	80 81       	ld	r24, Z
 1dc:	80 62       	ori	r24, 0x20	; 32
 1de:	80 83       	st	Z, r24
	
	
	//Turn on adc, start conversion
	ADCSRA |= (1<<ADEN) | (1<<ADSC);
 1e0:	80 81       	ld	r24, Z
 1e2:	80 6c       	ori	r24, 0xC0	; 192
 1e4:	80 83       	st	Z, r24
 1e6:	08 95       	ret

000001e8 <__vector_3>:
	}
	
	//Send request to send
	mcp2515_rts(1);
	
}
 1e8:	1f 92       	push	r1
 1ea:	0f 92       	push	r0
 1ec:	0f b6       	in	r0, 0x3f	; 63
 1ee:	0f 92       	push	r0
 1f0:	11 24       	eor	r1, r1
 1f2:	8f 93       	push	r24
 1f4:	81 e0       	ldi	r24, 0x01	; 1
 1f6:	80 93 c0 02 	sts	0x02C0, r24
 1fa:	8f 91       	pop	r24
 1fc:	0f 90       	pop	r0
 1fe:	0f be       	out	0x3f, r0	; 63
 200:	0f 90       	pop	r0
 202:	1f 90       	pop	r1
 204:	18 95       	reti

00000206 <can_init>:
 206:	c7 d0       	rcall	.+398    	; 0x396 <mcp2515_init>
 208:	f9 d0       	rcall	.+498    	; 0x3fc <mcp2515_reset>
 20a:	60 e6       	ldi	r22, 0x60	; 96
 20c:	80 e6       	ldi	r24, 0x60	; 96
 20e:	d3 d0       	rcall	.+422    	; 0x3b6 <mcp2515_write>
 210:	63 e0       	ldi	r22, 0x03	; 3
 212:	8b e2       	ldi	r24, 0x2B	; 43
 214:	d0 d0       	rcall	.+416    	; 0x3b6 <mcp2515_write>
 216:	60 e0       	ldi	r22, 0x00	; 0
 218:	8f e0       	ldi	r24, 0x0F	; 15
 21a:	cd d0       	rcall	.+410    	; 0x3b6 <mcp2515_write>
 21c:	e9 e6       	ldi	r30, 0x69	; 105
 21e:	f0 e0       	ldi	r31, 0x00	; 0
 220:	80 81       	ld	r24, Z
 222:	80 62       	ori	r24, 0x20	; 32
 224:	80 83       	st	Z, r24
 226:	ea 9a       	sbi	0x1d, 2	; 29
 228:	08 95       	ret

0000022a <can_recive>:

void can_recive(can_message_t *message){
 22a:	0f 93       	push	r16
 22c:	1f 93       	push	r17
 22e:	cf 93       	push	r28
 230:	df 93       	push	r29
 232:	ec 01       	movw	r28, r24
	//Read id
	message->id = mcp2515_read(RXB0SIDH) << 3;
 234:	81 e6       	ldi	r24, 0x61	; 97
 236:	b1 d0       	rcall	.+354    	; 0x39a <mcp2515_read>
 238:	98 e0       	ldi	r25, 0x08	; 8
 23a:	89 9f       	mul	r24, r25
 23c:	80 01       	movw	r16, r0
 23e:	11 24       	eor	r1, r1
 240:	19 83       	std	Y+1, r17	; 0x01
 242:	08 83       	st	Y, r16
	message->id |= (7 & (mcp2515_read(RXB0SIDL) >> 5)) ;
 244:	82 e6       	ldi	r24, 0x62	; 98
 246:	a9 d0       	rcall	.+338    	; 0x39a <mcp2515_read>
 248:	82 95       	swap	r24
 24a:	86 95       	lsr	r24
 24c:	87 70       	andi	r24, 0x07	; 7
 24e:	08 2b       	or	r16, r24
 250:	19 83       	std	Y+1, r17	; 0x01
 252:	08 83       	st	Y, r16

	
	//Read length
	message->length = 0x0f & mcp2515_read(RXB0DLC);
 254:	85 e6       	ldi	r24, 0x65	; 101
 256:	a1 d0       	rcall	.+322    	; 0x39a <mcp2515_read>
 258:	8f 70       	andi	r24, 0x0F	; 15
 25a:	8a 83       	std	Y+2, r24	; 0x02
	
	//Read data
	for (uint8_t i = 0; i < message->length; i++){
 25c:	88 23       	and	r24, r24
 25e:	61 f0       	breq	.+24     	; 0x278 <can_recive+0x4e>
 260:	10 e0       	ldi	r17, 0x00	; 0
		message->data[i] = mcp2515_read(RXB0D0+i);
 262:	86 e6       	ldi	r24, 0x66	; 102
 264:	81 0f       	add	r24, r17
 266:	99 d0       	rcall	.+306    	; 0x39a <mcp2515_read>
 268:	fe 01       	movw	r30, r28
 26a:	e1 0f       	add	r30, r17
 26c:	f1 1d       	adc	r31, r1
 26e:	83 83       	std	Z+3, r24	; 0x03
	
	//Read length
	message->length = 0x0f & mcp2515_read(RXB0DLC);
	
	//Read data
	for (uint8_t i = 0; i < message->length; i++){
 270:	1f 5f       	subi	r17, 0xFF	; 255
 272:	8a 81       	ldd	r24, Y+2	; 0x02
 274:	18 17       	cp	r17, r24
 276:	a8 f3       	brcs	.-22     	; 0x262 <can_recive+0x38>
	}
	
	//Clear interrupt flags

	//Has to be written twise to work
	mcp2515_bit_modify(CANINTF, 0x01, 0x00);
 278:	40 e0       	ldi	r20, 0x00	; 0
 27a:	61 e0       	ldi	r22, 0x01	; 1
 27c:	8c e2       	ldi	r24, 0x2C	; 44
 27e:	aa d0       	rcall	.+340    	; 0x3d4 <mcp2515_bit_modify>
	mcp2515_bit_modify(CANINTF, 0x01, 0x00);
 280:	40 e0       	ldi	r20, 0x00	; 0
 282:	61 e0       	ldi	r22, 0x01	; 1
 284:	8c e2       	ldi	r24, 0x2C	; 44
 286:	a6 d0       	rcall	.+332    	; 0x3d4 <mcp2515_bit_modify>
	//printf("Can interrupt flags = %02x | ", mcp2515_read(CANINTF));
	can_message_available_var = 0;	
 288:	10 92 c0 02 	sts	0x02C0, r1
/*	return message;*/
	
	
 28c:	df 91       	pop	r29
 28e:	cf 91       	pop	r28
 290:	1f 91       	pop	r17
 292:	0f 91       	pop	r16
 294:	08 95       	ret

00000296 <board_init>:
#include "adc.h"

static const uint16_t beam_threshold = 50;

void board_init(){
	adc_init();
 296:	97 cf       	rjmp	.-210    	; 0x1c6 <adc_init>
 298:	08 95       	ret

0000029a <dac_init>:
#include "TWI_Master.h"

#define ADC_I2C_ADDRESS_W 0x50 

void dac_init(){
	TWI_Master_Initialise();
 29a:	02 c2       	rjmp	.+1028   	; 0x6a0 <TWI_Master_Initialise>
 29c:	08 95       	ret

0000029e <dac_write>:
}

void dac_write(uint8_t channel, uint8_t value){
 29e:	cf 93       	push	r28
 2a0:	df 93       	push	r29
 2a2:	00 d0       	rcall	.+0      	; 0x2a4 <dac_write+0x6>
 2a4:	cd b7       	in	r28, 0x3d	; 61
 2a6:	de b7       	in	r29, 0x3e	; 62
	uint8_t message [3];
	
	//Set address and read write bit, 
	//Read write bit is zero for write, and is LSB of address.
	message[0] = ADC_I2C_ADDRESS_W;
 2a8:	90 e5       	ldi	r25, 0x50	; 80
 2aa:	99 83       	std	Y+1, r25	; 0x01
	
	//Set command byte, RST = 0, PD = 0, A2 = 0, [A1 A0] = channel
	message[1] = 3 & channel;
 2ac:	83 70       	andi	r24, 0x03	; 3
 2ae:	8a 83       	std	Y+2, r24	; 0x02
	
	//Set value of output
	message[2] = value;
 2b0:	6b 83       	std	Y+3, r22	; 0x03
	
	//printf("Address = %d, command = %d, value = %d\n", message[0], message[1], message[2]);
	
	//Transmit data over I2C
	TWI_Start_Transceiver_With_Data(message , 3);
 2b2:	63 e0       	ldi	r22, 0x03	; 3
 2b4:	ce 01       	movw	r24, r28
 2b6:	01 96       	adiw	r24, 0x01	; 1
 2b8:	fd d1       	rcall	.+1018   	; 0x6b4 <TWI_Start_Transceiver_With_Data>
	
	
	
	
 2ba:	0f 90       	pop	r0
 2bc:	0f 90       	pop	r0
 2be:	0f 90       	pop	r0
 2c0:	df 91       	pop	r29
 2c2:	cf 91       	pop	r28
 2c4:	08 95       	ret

000002c6 <main>:
#include <avr/interrupt.h>



int main(void)
{
 2c6:	cf 93       	push	r28
 2c8:	df 93       	push	r29
 2ca:	cd b7       	in	r28, 0x3d	; 61
 2cc:	de b7       	in	r29, 0x3e	; 62
 2ce:	2b 97       	sbiw	r28, 0x0b	; 11
 2d0:	0f b6       	in	r0, 0x3f	; 63
 2d2:	f8 94       	cli
 2d4:	de bf       	out	0x3e, r29	; 62
 2d6:	0f be       	out	0x3f, r0	; 63
 2d8:	cd bf       	out	0x3d, r28	; 61
	
	uart_init();
 2da:	e9 d2       	rcall	.+1490   	; 0x8ae <uart_init>
	printf("Starting init\n");
 2dc:	83 e5       	ldi	r24, 0x53	; 83
 2de:	92 e0       	ldi	r25, 0x02	; 2
 2e0:	14 d3       	rcall	.+1576   	; 0x90a <puts>
	can_init();
 2e2:	91 df       	rcall	.-222    	; 0x206 <can_init>
	servo_init();
 2e4:	93 d1       	rcall	.+806    	; 0x60c <servo_init>
	board_init();
 2e6:	d7 df       	rcall	.-82     	; 0x296 <board_init>
	motor_init();
 2e8:	8e d0       	rcall	.+284    	; 0x406 <motor_init>

	sei();
 2ea:	78 94       	sei


	printf("Init done\n");
 2ec:	81 e6       	ldi	r24, 0x61	; 97
 2ee:	92 e0       	ldi	r25, 0x02	; 2
 2f0:	0c d3       	rcall	.+1560   	; 0x90a <puts>
	
	can_message_t r;

	servo_set_pos(128);
 2f2:	80 e8       	ldi	r24, 0x80	; 128
 2f4:	a3 d1       	rcall	.+838    	; 0x63c <servo_set_pos>
			//printf("Joystick pos = %d \n", (int8_t)r.data[0]);
			servo_set_pos((int8_t)r.data[1] + 128);
			
			int8_t xpos = (int8_t)r.data[0];
			
			printf("xpos = %d\n", xpos);
 2f6:	0f 2e       	mov	r0, r31
 2f8:	fb e6       	ldi	r31, 0x6B	; 107
 2fa:	ef 2e       	mov	r14, r31
 2fc:	f2 e0       	ldi	r31, 0x02	; 2
 2fe:	ff 2e       	mov	r15, r31
 300:	f0 2d       	mov	r31, r0
		}
		
		//printf("Motor encoder = %d\n", motor_get_encoder());
		//motor_get_encoder();
		
		printf("Error = %d | Errorsum = %d | Curr pos = %d | Setpoint = %d | Output = %d\n", motor_pid_error, motor_pid_errorsum, motor_pid_curr_pos, motor_pid_setpoint, motor_pid_output);	
 302:	06 e7       	ldi	r16, 0x76	; 118
 304:	12 e0       	ldi	r17, 0x02	; 2
		

		
	// // 		if(can_message_available()){
		if(1){
			can_recive(&r);
 306:	ce 01       	movw	r24, r28
 308:	01 96       	adiw	r24, 0x01	; 1
 30a:	8f df       	rcall	.-226    	; 0x22a <can_recive>
			//printf("Received id = %d | ", r.id);
			//printf("Joystick pos = %d \n", (int8_t)r.data[0]);
			servo_set_pos((int8_t)r.data[1] + 128);
 30c:	8d 81       	ldd	r24, Y+5	; 0x05
 30e:	80 58       	subi	r24, 0x80	; 128
 310:	95 d1       	rcall	.+810    	; 0x63c <servo_set_pos>
			
			int8_t xpos = (int8_t)r.data[0];
 312:	dc 80       	ldd	r13, Y+4	; 0x04
			
			printf("xpos = %d\n", xpos);
 314:	2d 2d       	mov	r18, r13
 316:	33 27       	eor	r19, r19
 318:	27 fd       	sbrc	r18, 7
 31a:	30 95       	com	r19
 31c:	3f 93       	push	r19
 31e:	df 92       	push	r13
 320:	ff 92       	push	r15
 322:	ef 92       	push	r14
 324:	e1 d2       	rcall	.+1474   	; 0x8e8 <printf>
			motor_enable(1);
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	84 d0       	rcall	.+264    	; 0x432 <motor_enable>
			
			
			motor_set_pos(xpos);
 32a:	8d 2d       	mov	r24, r13
 32c:	67 d1       	rcall	.+718    	; 0x5fc <motor_set_pos>
		}
		
		//printf("Motor encoder = %d\n", motor_get_encoder());
		//motor_get_encoder();
		
		printf("Error = %d | Errorsum = %d | Curr pos = %d | Setpoint = %d | Output = %d\n", motor_pid_error, motor_pid_errorsum, motor_pid_curr_pos, motor_pid_setpoint, motor_pid_output);	
 32e:	e0 91 c1 02 	lds	r30, 0x02C1
 332:	f0 91 c2 02 	lds	r31, 0x02C2
 336:	60 91 c9 02 	lds	r22, 0x02C9
 33a:	70 91 ca 02 	lds	r23, 0x02CA
 33e:	40 91 c7 02 	lds	r20, 0x02C7
 342:	50 91 c8 02 	lds	r21, 0x02C8
 346:	20 91 c5 02 	lds	r18, 0x02C5
 34a:	30 91 c6 02 	lds	r19, 0x02C6
 34e:	80 91 c3 02 	lds	r24, 0x02C3
 352:	90 91 c4 02 	lds	r25, 0x02C4
 356:	ff 93       	push	r31
 358:	ef 93       	push	r30
 35a:	7f 93       	push	r23
 35c:	6f 93       	push	r22
 35e:	5f 93       	push	r21
 360:	4f 93       	push	r20
 362:	3f 93       	push	r19
 364:	2f 93       	push	r18
 366:	9f 93       	push	r25
 368:	8f 93       	push	r24
 36a:	1f 93       	push	r17
 36c:	0f 93       	push	r16
 36e:	bc d2       	rcall	.+1400   	; 0x8e8 <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 370:	2f ef       	ldi	r18, 0xFF	; 255
 372:	89 ef       	ldi	r24, 0xF9	; 249
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	21 50       	subi	r18, 0x01	; 1
 378:	80 40       	sbci	r24, 0x00	; 0
 37a:	90 40       	sbci	r25, 0x00	; 0
 37c:	e1 f7       	brne	.-8      	; 0x376 <main+0xb0>
 37e:	00 c0       	rjmp	.+0      	; 0x380 <main+0xba>
 380:	00 00       	nop
 382:	0f b6       	in	r0, 0x3f	; 63
 384:	f8 94       	cli
 386:	de bf       	out	0x3e, r29	; 62
 388:	0f be       	out	0x3f, r0	; 63
 38a:	cd bf       	out	0x3d, r28	; 61
 38c:	bc cf       	rjmp	.-136    	; 0x306 <main+0x40>

0000038e <mcp2515_disable>:
	mcp2515_enable();
	spi_transmit(0xa0);
	data = spi_transmit(0);
	mcp2515_disable();
	return data;
}
 38e:	2f 9a       	sbi	0x05, 7	; 5
 390:	08 95       	ret

00000392 <mcp2515_enable>:
 392:	2f 98       	cbi	0x05, 7	; 5
 394:	08 95       	ret

00000396 <mcp2515_init>:
 396:	6f c1       	rjmp	.+734    	; 0x676 <spi_init>
 398:	08 95       	ret

0000039a <mcp2515_read>:
 39a:	cf 93       	push	r28
 39c:	c8 2f       	mov	r28, r24
 39e:	f9 df       	rcall	.-14     	; 0x392 <mcp2515_enable>
 3a0:	83 e0       	ldi	r24, 0x03	; 3
 3a2:	75 d1       	rcall	.+746    	; 0x68e <spi_transmit>
 3a4:	8c 2f       	mov	r24, r28
 3a6:	73 d1       	rcall	.+742    	; 0x68e <spi_transmit>
 3a8:	80 e0       	ldi	r24, 0x00	; 0
 3aa:	71 d1       	rcall	.+738    	; 0x68e <spi_transmit>
 3ac:	c8 2f       	mov	r28, r24
 3ae:	ef df       	rcall	.-34     	; 0x38e <mcp2515_disable>
 3b0:	8c 2f       	mov	r24, r28
 3b2:	cf 91       	pop	r28
 3b4:	08 95       	ret

000003b6 <mcp2515_write>:
 3b6:	cf 93       	push	r28
 3b8:	df 93       	push	r29
 3ba:	d8 2f       	mov	r29, r24
 3bc:	c6 2f       	mov	r28, r22
 3be:	e9 df       	rcall	.-46     	; 0x392 <mcp2515_enable>
 3c0:	82 e0       	ldi	r24, 0x02	; 2
 3c2:	65 d1       	rcall	.+714    	; 0x68e <spi_transmit>
 3c4:	8d 2f       	mov	r24, r29
 3c6:	63 d1       	rcall	.+710    	; 0x68e <spi_transmit>
 3c8:	8c 2f       	mov	r24, r28
 3ca:	61 d1       	rcall	.+706    	; 0x68e <spi_transmit>
 3cc:	e0 df       	rcall	.-64     	; 0x38e <mcp2515_disable>
 3ce:	df 91       	pop	r29
 3d0:	cf 91       	pop	r28
 3d2:	08 95       	ret

000003d4 <mcp2515_bit_modify>:

//Allows the user to set or clear individual bits in a particular
//register. Note: Not all registers can be bit-modified with this
//command.
void mcp2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data){
 3d4:	1f 93       	push	r17
 3d6:	cf 93       	push	r28
 3d8:	df 93       	push	r29
 3da:	18 2f       	mov	r17, r24
 3dc:	d6 2f       	mov	r29, r22
 3de:	c4 2f       	mov	r28, r20
	mcp2515_enable();
 3e0:	d8 df       	rcall	.-80     	; 0x392 <mcp2515_enable>
	spi_transmit(0x05);
 3e2:	85 e0       	ldi	r24, 0x05	; 5
 3e4:	54 d1       	rcall	.+680    	; 0x68e <spi_transmit>
	spi_transmit(address);
 3e6:	81 2f       	mov	r24, r17
 3e8:	52 d1       	rcall	.+676    	; 0x68e <spi_transmit>
	spi_transmit(mask);
 3ea:	8d 2f       	mov	r24, r29
 3ec:	50 d1       	rcall	.+672    	; 0x68e <spi_transmit>
	spi_transmit(data);
 3ee:	8c 2f       	mov	r24, r28
 3f0:	4e d1       	rcall	.+668    	; 0x68e <spi_transmit>
	mcp2515_disable();
 3f2:	cd df       	rcall	.-102    	; 0x38e <mcp2515_disable>
}
 3f4:	df 91       	pop	r29
 3f6:	cf 91       	pop	r28
 3f8:	1f 91       	pop	r17
 3fa:	08 95       	ret

000003fc <mcp2515_reset>:

//Resets internal registers to default state,
void mcp2515_reset(){
	mcp2515_enable();
 3fc:	ca df       	rcall	.-108    	; 0x392 <mcp2515_enable>
	spi_transmit(0xc0);
 3fe:	80 ec       	ldi	r24, 0xC0	; 192
 400:	46 d1       	rcall	.+652    	; 0x68e <spi_transmit>
	mcp2515_disable();
 402:	c5 cf       	rjmp	.-118    	; 0x38e <mcp2515_disable>
 404:	08 95       	ret

00000406 <motor_init>:

}

void motor_init(){
	//Set EN and DIR as outputs
	MOTOR_CONTROLL_DDR |= (1<<MOTOR_EN_PIN) | (1<<MOTOR_DIR_PIN) | (1<<MOTOR_OE_PIN) | (1<<MOTOR_SEL_PIN) | (1<<MOTOR_RST_PIN);
 406:	e1 e0       	ldi	r30, 0x01	; 1
 408:	f1 e0       	ldi	r31, 0x01	; 1
 40a:	80 81       	ld	r24, Z
 40c:	8a 67       	ori	r24, 0x7A	; 122
 40e:	80 83       	st	Z, r24
	
	//Set encoder port as input
	MOTOR_ENCODER_DDR = 0;
 410:	10 92 07 01 	sts	0x0107, r1
	
	//Set active low outputs high
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_OE_PIN);
 414:	e2 e0       	ldi	r30, 0x02	; 2
 416:	f1 e0       	ldi	r31, 0x01	; 1
 418:	80 81       	ld	r24, Z
 41a:	80 62       	ori	r24, 0x20	; 32
 41c:	80 83       	st	Z, r24
	
	//Set active high outputs low
	MOTOR_CONTROLL_PORT &= ~((1<<MOTOR_EN_PIN) | (1<<MOTOR_DIR_PIN) | (1<<MOTOR_RST_PIN));
 41e:	80 81       	ld	r24, Z
 420:	8d 7a       	andi	r24, 0xAD	; 173
 422:	80 83       	st	Z, r24
	
	dac_init();
 424:	3a df       	rcall	.-396    	; 0x29a <dac_init>
	
	//Use timer 1, same as for servo. It runs at 50 Hz. Enable interupt on timer TOP
	TIMSK1 |= (1<<TOIE1);
 426:	ef e6       	ldi	r30, 0x6F	; 111
 428:	f0 e0       	ldi	r31, 0x00	; 0
 42a:	80 81       	ld	r24, Z
 42c:	81 60       	ori	r24, 0x01	; 1
 42e:	80 83       	st	Z, r24
 430:	08 95       	ret

00000432 <motor_enable>:


}

void motor_enable(uint8_t enable){
		if(enable){
 432:	88 23       	and	r24, r24
 434:	31 f0       	breq	.+12     	; 0x442 <motor_enable+0x10>
			MOTOR_CONTROLL_PORT |= (1<<MOTOR_EN_PIN);
 436:	e2 e0       	ldi	r30, 0x02	; 2
 438:	f1 e0       	ldi	r31, 0x01	; 1
 43a:	80 81       	ld	r24, Z
 43c:	80 61       	ori	r24, 0x10	; 16
 43e:	80 83       	st	Z, r24
 440:	08 95       	ret
		}
		
		else {
			MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_EN_PIN);
 442:	e2 e0       	ldi	r30, 0x02	; 2
 444:	f1 e0       	ldi	r31, 0x01	; 1
 446:	80 81       	ld	r24, Z
 448:	8f 7e       	andi	r24, 0xEF	; 239
 44a:	80 83       	st	Z, r24
 44c:	08 95       	ret

0000044e <motor_set_speed>:
		}
}

void motor_set_speed(uint8_t speed){
	dac_write(0, speed);
 44e:	68 2f       	mov	r22, r24
 450:	80 e0       	ldi	r24, 0x00	; 0
 452:	25 cf       	rjmp	.-438    	; 0x29e <dac_write>
 454:	08 95       	ret

00000456 <motor_set_direction>:
}

void motor_set_direction(uint8_t direction){
	if(direction != 0){
 456:	88 23       	and	r24, r24
 458:	31 f0       	breq	.+12     	; 0x466 <motor_set_direction+0x10>
		MOTOR_CONTROLL_PORT |= (1<<MOTOR_DIR_PIN);
 45a:	e2 e0       	ldi	r30, 0x02	; 2
 45c:	f1 e0       	ldi	r31, 0x01	; 1
 45e:	80 81       	ld	r24, Z
 460:	82 60       	ori	r24, 0x02	; 2
 462:	80 83       	st	Z, r24
 464:	08 95       	ret
	}
	
	else {
		MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_DIR_PIN);
 466:	e2 e0       	ldi	r30, 0x02	; 2
 468:	f1 e0       	ldi	r31, 0x01	; 1
 46a:	80 81       	ld	r24, Z
 46c:	8d 7f       	andi	r24, 0xFD	; 253
 46e:	80 83       	st	Z, r24
 470:	08 95       	ret

00000472 <motor_get_encoder>:


int16_t motor_get_encoder(void){
	int16_t encoder = 0;
	//Enable output form motor box
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_OE_PIN);
 472:	e2 e0       	ldi	r30, 0x02	; 2
 474:	f1 e0       	ldi	r31, 0x01	; 1
 476:	80 81       	ld	r24, Z
 478:	8f 7d       	andi	r24, 0xDF	; 223
 47a:	80 83       	st	Z, r24
	
	
	//Read upper 8 bits
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_SEL_PIN);
 47c:	80 81       	ld	r24, Z
 47e:	87 7f       	andi	r24, 0xF7	; 247
 480:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 482:	2a e6       	ldi	r18, 0x6A	; 106
 484:	2a 95       	dec	r18
 486:	f1 f7       	brne	.-4      	; 0x484 <motor_get_encoder+0x12>
 488:	00 c0       	rjmp	.+0      	; 0x48a <motor_get_encoder+0x18>
	_delay_us(20);
	encoder = 0xFF00 & (MOTOR_ENCODER_PIN << 8);
 48a:	80 91 06 01 	lds	r24, 0x0106
 48e:	90 e0       	ldi	r25, 0x00	; 0
 490:	98 2f       	mov	r25, r24
 492:	88 27       	eor	r24, r24
	
	
	
	//Read lower 8 bits
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_SEL_PIN);
 494:	20 81       	ld	r18, Z
 496:	28 60       	ori	r18, 0x08	; 8
 498:	20 83       	st	Z, r18
 49a:	3a e6       	ldi	r19, 0x6A	; 106
 49c:	3a 95       	dec	r19
 49e:	f1 f7       	brne	.-4      	; 0x49c <motor_get_encoder+0x2a>
 4a0:	00 c0       	rjmp	.+0      	; 0x4a2 <motor_get_encoder+0x30>
	_delay_us(20);
	encoder |= 0x00FF & MOTOR_ENCODER_PIN;
 4a2:	20 91 06 01 	lds	r18, 0x0106
	
	//Reset encoder
	MOTOR_CONTROLL_PORT &= ~(1<<MOTOR_RST_PIN);
 4a6:	30 81       	ld	r19, Z
 4a8:	3f 7b       	andi	r19, 0xBF	; 191
 4aa:	30 83       	st	Z, r19
 4ac:	3a e6       	ldi	r19, 0x6A	; 106
 4ae:	3a 95       	dec	r19
 4b0:	f1 f7       	brne	.-4      	; 0x4ae <motor_get_encoder+0x3c>
 4b2:	00 c0       	rjmp	.+0      	; 0x4b4 <motor_get_encoder+0x42>
	_delay_us(20);
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_RST_PIN);
 4b4:	30 81       	ld	r19, Z
 4b6:	30 64       	ori	r19, 0x40	; 64
 4b8:	30 83       	st	Z, r19
	
	
	//Disable output from motor box
	MOTOR_CONTROLL_PORT |= (1<<MOTOR_OE_PIN);
 4ba:	30 81       	ld	r19, Z
 4bc:	30 62       	ori	r19, 0x20	; 32
 4be:	30 83       	st	Z, r19
	
	return encoder;
	
}
 4c0:	82 2b       	or	r24, r18
 4c2:	08 95       	ret

000004c4 <__vector_20>:



volatile int16_t motor_pid_output = 0;

ISR(TIMER1_OVF_vect){
 4c4:	1f 92       	push	r1
 4c6:	0f 92       	push	r0
 4c8:	0f b6       	in	r0, 0x3f	; 63
 4ca:	0f 92       	push	r0
 4cc:	11 24       	eor	r1, r1
 4ce:	0b b6       	in	r0, 0x3b	; 59
 4d0:	0f 92       	push	r0
 4d2:	2f 93       	push	r18
 4d4:	3f 93       	push	r19
 4d6:	4f 93       	push	r20
 4d8:	5f 93       	push	r21
 4da:	6f 93       	push	r22
 4dc:	7f 93       	push	r23
 4de:	8f 93       	push	r24
 4e0:	9f 93       	push	r25
 4e2:	af 93       	push	r26
 4e4:	bf 93       	push	r27
 4e6:	ef 93       	push	r30
 4e8:	ff 93       	push	r31
	motor_pid_curr_pos += motor_get_encoder();
 4ea:	c3 df       	rcall	.-122    	; 0x472 <motor_get_encoder>
 4ec:	20 91 c7 02 	lds	r18, 0x02C7
 4f0:	30 91 c8 02 	lds	r19, 0x02C8
 4f4:	82 0f       	add	r24, r18
 4f6:	93 1f       	adc	r25, r19
 4f8:	90 93 c8 02 	sts	0x02C8, r25
 4fc:	80 93 c7 02 	sts	0x02C7, r24
	motor_pid_error = motor_pid_setpoint - motor_pid_curr_pos;
 500:	80 91 c9 02 	lds	r24, 0x02C9
 504:	90 91 ca 02 	lds	r25, 0x02CA
 508:	20 91 c7 02 	lds	r18, 0x02C7
 50c:	30 91 c8 02 	lds	r19, 0x02C8
 510:	82 1b       	sub	r24, r18
 512:	93 0b       	sbc	r25, r19
 514:	90 93 c4 02 	sts	0x02C4, r25
 518:	80 93 c3 02 	sts	0x02C3, r24
	
	motor_pid_errorsum += motor_pid_error;
 51c:	20 91 c5 02 	lds	r18, 0x02C5
 520:	30 91 c6 02 	lds	r19, 0x02C6
 524:	80 91 c3 02 	lds	r24, 0x02C3
 528:	90 91 c4 02 	lds	r25, 0x02C4
 52c:	82 0f       	add	r24, r18
 52e:	93 1f       	adc	r25, r19
 530:	90 93 c6 02 	sts	0x02C6, r25
 534:	80 93 c5 02 	sts	0x02C5, r24
	
	motor_pid_output = (motor_pid_kp * motor_pid_error) + (motor_pid_ki * motor_pid_errorsum);
 538:	40 91 02 02 	lds	r20, 0x0202
 53c:	50 91 03 02 	lds	r21, 0x0203
 540:	60 91 c3 02 	lds	r22, 0x02C3
 544:	70 91 c4 02 	lds	r23, 0x02C4
 548:	80 91 00 02 	lds	r24, 0x0200
 54c:	90 91 01 02 	lds	r25, 0x0201
 550:	e0 91 c5 02 	lds	r30, 0x02C5
 554:	f0 91 c6 02 	lds	r31, 0x02C6
 558:	e8 9f       	mul	r30, r24
 55a:	90 01       	movw	r18, r0
 55c:	e9 9f       	mul	r30, r25
 55e:	30 0d       	add	r19, r0
 560:	f8 9f       	mul	r31, r24
 562:	30 0d       	add	r19, r0
 564:	11 24       	eor	r1, r1
 566:	64 9f       	mul	r22, r20
 568:	c0 01       	movw	r24, r0
 56a:	65 9f       	mul	r22, r21
 56c:	90 0d       	add	r25, r0
 56e:	74 9f       	mul	r23, r20
 570:	90 0d       	add	r25, r0
 572:	11 24       	eor	r1, r1
 574:	82 0f       	add	r24, r18
 576:	93 1f       	adc	r25, r19
 578:	90 93 c2 02 	sts	0x02C2, r25
 57c:	80 93 c1 02 	sts	0x02C1, r24
	
	motor_pid_output = motor_pid_output / 32;
 580:	80 91 c1 02 	lds	r24, 0x02C1
 584:	90 91 c2 02 	lds	r25, 0x02C2
 588:	99 23       	and	r25, r25
 58a:	0c f4       	brge	.+2      	; 0x58e <__vector_20+0xca>
 58c:	4f 96       	adiw	r24, 0x1f	; 31
 58e:	95 95       	asr	r25
 590:	87 95       	ror	r24
 592:	95 95       	asr	r25
 594:	87 95       	ror	r24
 596:	95 95       	asr	r25
 598:	87 95       	ror	r24
 59a:	95 95       	asr	r25
 59c:	87 95       	ror	r24
 59e:	95 95       	asr	r25
 5a0:	87 95       	ror	r24
 5a2:	90 93 c2 02 	sts	0x02C2, r25
 5a6:	80 93 c1 02 	sts	0x02C1, r24
	
	if(motor_pid_output < 0){
 5aa:	80 91 c1 02 	lds	r24, 0x02C1
 5ae:	90 91 c2 02 	lds	r25, 0x02C2
 5b2:	99 23       	and	r25, r25
 5b4:	4c f4       	brge	.+18     	; 0x5c8 <__vector_20+0x104>
 		motor_set_direction(0);
 5b6:	80 e0       	ldi	r24, 0x00	; 0
 5b8:	4e df       	rcall	.-356    	; 0x456 <motor_set_direction>
		motor_set_speed((uint8_t)(-motor_pid_output));
 5ba:	80 91 c1 02 	lds	r24, 0x02C1
 5be:	90 91 c2 02 	lds	r25, 0x02C2
 5c2:	81 95       	neg	r24
 5c4:	44 df       	rcall	.-376    	; 0x44e <motor_set_speed>
 5c6:	07 c0       	rjmp	.+14     	; 0x5d6 <__vector_20+0x112>
		
	}
	
	else {
		motor_set_direction(1);
 5c8:	81 e0       	ldi	r24, 0x01	; 1
 5ca:	45 df       	rcall	.-374    	; 0x456 <motor_set_direction>
		motor_set_speed((uint8_t)motor_pid_output);
 5cc:	80 91 c1 02 	lds	r24, 0x02C1
 5d0:	90 91 c2 02 	lds	r25, 0x02C2
 5d4:	3c df       	rcall	.-392    	; 0x44e <motor_set_speed>
	}

		

}
 5d6:	ff 91       	pop	r31
 5d8:	ef 91       	pop	r30
 5da:	bf 91       	pop	r27
 5dc:	af 91       	pop	r26
 5de:	9f 91       	pop	r25
 5e0:	8f 91       	pop	r24
 5e2:	7f 91       	pop	r23
 5e4:	6f 91       	pop	r22
 5e6:	5f 91       	pop	r21
 5e8:	4f 91       	pop	r20
 5ea:	3f 91       	pop	r19
 5ec:	2f 91       	pop	r18
 5ee:	0f 90       	pop	r0
 5f0:	0b be       	out	0x3b, r0	; 59
 5f2:	0f 90       	pop	r0
 5f4:	0f be       	out	0x3f, r0	; 63
 5f6:	0f 90       	pop	r0
 5f8:	1f 90       	pop	r1
 5fa:	18 95       	reti

000005fc <motor_set_pos>:
	return encoder;
	
}

void motor_set_pos(int8_t pos){
	motor_pid_setpoint = pos;
 5fc:	99 27       	eor	r25, r25
 5fe:	87 fd       	sbrc	r24, 7
 600:	90 95       	com	r25
 602:	90 93 ca 02 	sts	0x02CA, r25
 606:	80 93 c9 02 	sts	0x02C9, r24
 60a:	08 95       	ret

0000060c <servo_init>:


void servo_init(){
	//Use timer 1 and output OC1A PB5, pin 11 on arduino, for the pwm signal
	//Set pin as output
	DDRB |= (1<<PB5);
 60c:	25 9a       	sbi	0x04, 5	; 4
	
	//Enable output on OC1A, noninverted mode. Output is set at bottom, and cleared on timer reset
	TCCR1A |= (1<<COM1A1) ;	
 60e:	e0 e8       	ldi	r30, 0x80	; 128
 610:	f0 e0       	ldi	r31, 0x00	; 0
 612:	80 81       	ld	r24, Z
 614:	80 68       	ori	r24, 0x80	; 128
 616:	80 83       	st	Z, r24
	
	//Fast pwm mode
	//Set it to mode 14, table 17-2, counts to ICRn then resets to 0
	TCCR1A |= (1<<WGM11);
 618:	80 81       	ld	r24, Z
 61a:	82 60       	ori	r24, 0x02	; 2
 61c:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13) | (1<<WGM12);
 61e:	e1 e8       	ldi	r30, 0x81	; 129
 620:	f0 e0       	ldi	r31, 0x00	; 0
 622:	80 81       	ld	r24, Z
 624:	88 61       	ori	r24, 0x18	; 24
 626:	80 83       	st	Z, r24
	
	//Set counter frequency to 50Hz
	//Set top counter value
	ICR1 = SERVO_TIMER_TOP;
 628:	8f e3       	ldi	r24, 0x3F	; 63
 62a:	9c e9       	ldi	r25, 0x9C	; 156
 62c:	90 93 87 00 	sts	0x0087, r25
 630:	80 93 86 00 	sts	0x0086, r24
	//Set prescaler to 8 and start the timer
	TCCR1B |= (1<<CS11);
 634:	80 81       	ld	r24, Z
 636:	82 60       	ori	r24, 0x02	; 2
 638:	80 83       	st	Z, r24
 63a:	08 95       	ret

0000063c <servo_set_pos>:

}


void servo_set_pos(uint8_t pos){
	uint16_t val = pos * SERVO_8BIT_TO_TIMER + SERVO_TIMER_MIN;
 63c:	90 e0       	ldi	r25, 0x00	; 0
 63e:	9c 01       	movw	r18, r24
 640:	22 0f       	add	r18, r18
 642:	33 1f       	adc	r19, r19
 644:	22 0f       	add	r18, r18
 646:	33 1f       	adc	r19, r19
 648:	22 0f       	add	r18, r18
 64a:	33 1f       	adc	r19, r19
 64c:	82 0f       	add	r24, r18
 64e:	93 1f       	adc	r25, r19
 650:	89 5f       	subi	r24, 0xF9	; 249
 652:	98 4f       	sbci	r25, 0xF8	; 248
	
	if(val < SERVO_TIMER_MIN){
 654:	87 30       	cpi	r24, 0x07	; 7
 656:	27 e0       	ldi	r18, 0x07	; 7
 658:	92 07       	cpc	r25, r18
 65a:	10 f4       	brcc	.+4      	; 0x660 <servo_set_pos+0x24>
		val = SERVO_TIMER_MIN;
 65c:	87 e0       	ldi	r24, 0x07	; 7
 65e:	97 e0       	ldi	r25, 0x07	; 7
 660:	88 36       	cpi	r24, 0x68	; 104
 662:	20 e1       	ldi	r18, 0x10	; 16
 664:	92 07       	cpc	r25, r18
 666:	10 f0       	brcs	.+4      	; 0x66c <servo_set_pos+0x30>
 668:	87 e6       	ldi	r24, 0x67	; 103
 66a:	90 e1       	ldi	r25, 0x10	; 16
	
	if(val > SERVO_TIMER_MAX){
		val = SERVO_TIMER_MAX;
	}
	
	OCR1A = val;
 66c:	90 93 89 00 	sts	0x0089, r25
 670:	80 93 88 00 	sts	0x0088, r24
 674:	08 95       	ret

00000676 <spi_init>:

#include "spi.h"

void spi_init(void){
	/* Set MOSI and SCK output, all others input */
	DDRB |= (1<<PB1)|(1<<PB2);
 676:	84 b1       	in	r24, 0x04	; 4
 678:	86 60       	ori	r24, 0x06	; 6
 67a:	84 b9       	out	0x04, r24	; 4
	
	//Set SS as output
	DDRB |= (1<<PB7);
 67c:	27 9a       	sbi	0x04, 7	; 4
	
	//Set SS input as output, as it will set spi mode to slave if it is not done
	DDRB |= (1<<PB0);
 67e:	20 9a       	sbi	0x04, 0	; 4
	
	//Set MISO as input
	DDRB &= ~(1<<PB3);
 680:	23 98       	cbi	0x04, 3	; 4
	
	//Set spi clk to fosc/2
	SPSR |= (1<<SPI2X);
 682:	8d b5       	in	r24, 0x2d	; 45
 684:	81 60       	ori	r24, 0x01	; 1
 686:	8d bd       	out	0x2d, r24	; 45
	/* Enable SPI, Master */
	SPCR = (1<<SPE)|(1<<MSTR);
 688:	80 e5       	ldi	r24, 0x50	; 80
 68a:	8c bd       	out	0x2c, r24	; 44
 68c:	08 95       	ret

0000068e <spi_transmit>:
}

uint8_t spi_transmit(uint8_t data){
	/* Start transmission */
	SPDR = data;
 68e:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 690:	0d b4       	in	r0, 0x2d	; 45
 692:	07 fc       	sbrc	r0, 7
 694:	04 c0       	rjmp	.+8      	; 0x69e <spi_transmit+0x10>
	
	data = SPDR;
 696:	8e b5       	in	r24, 0x2e	; 46

uint8_t spi_transmit(uint8_t data){
	/* Start transmission */
	SPDR = data;
	/* Wait for transmission complete */
	while(!(SPSR & (1<<SPIF)))
 698:	0d b4       	in	r0, 0x2d	; 45
 69a:	07 fe       	sbrs	r0, 7
 69c:	fc cf       	rjmp	.-8      	; 0x696 <spi_transmit+0x8>
	
	data = SPDR;

	return data;
 69e:	08 95       	ret

000006a0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 6a0:	8c e0       	ldi	r24, 0x0C	; 12
 6a2:	80 93 b8 00 	sts	0x00B8, r24
 6a6:	8f ef       	ldi	r24, 0xFF	; 255
 6a8:	80 93 bb 00 	sts	0x00BB, r24
 6ac:	84 e0       	ldi	r24, 0x04	; 4
 6ae:	80 93 bc 00 	sts	0x00BC, r24
 6b2:	08 95       	ret

000006b4 <TWI_Start_Transceiver_With_Data>:
 6b4:	ec eb       	ldi	r30, 0xBC	; 188
 6b6:	f0 e0       	ldi	r31, 0x00	; 0
 6b8:	20 81       	ld	r18, Z
 6ba:	20 fd       	sbrc	r18, 0
 6bc:	fd cf       	rjmp	.-6      	; 0x6b8 <TWI_Start_Transceiver_With_Data+0x4>
 6be:	60 93 cd 02 	sts	0x02CD, r22
 6c2:	fc 01       	movw	r30, r24
 6c4:	20 81       	ld	r18, Z
 6c6:	20 93 ce 02 	sts	0x02CE, r18
 6ca:	20 fd       	sbrc	r18, 0
 6cc:	0c c0       	rjmp	.+24     	; 0x6e6 <TWI_Start_Transceiver_With_Data+0x32>
 6ce:	62 30       	cpi	r22, 0x02	; 2
 6d0:	50 f0       	brcs	.+20     	; 0x6e6 <TWI_Start_Transceiver_With_Data+0x32>
 6d2:	dc 01       	movw	r26, r24
 6d4:	11 96       	adiw	r26, 0x01	; 1
 6d6:	ef ec       	ldi	r30, 0xCF	; 207
 6d8:	f2 e0       	ldi	r31, 0x02	; 2
 6da:	81 e0       	ldi	r24, 0x01	; 1
 6dc:	9d 91       	ld	r25, X+
 6de:	91 93       	st	Z+, r25
 6e0:	8f 5f       	subi	r24, 0xFF	; 255
 6e2:	86 13       	cpse	r24, r22
 6e4:	fb cf       	rjmp	.-10     	; 0x6dc <TWI_Start_Transceiver_With_Data+0x28>
 6e6:	10 92 cc 02 	sts	0x02CC, r1
 6ea:	88 ef       	ldi	r24, 0xF8	; 248
 6ec:	80 93 04 02 	sts	0x0204, r24
 6f0:	85 ea       	ldi	r24, 0xA5	; 165
 6f2:	80 93 bc 00 	sts	0x00BC, r24
 6f6:	08 95       	ret

000006f8 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
 6f8:	1f 92       	push	r1
 6fa:	0f 92       	push	r0
 6fc:	0f b6       	in	r0, 0x3f	; 63
 6fe:	0f 92       	push	r0
 700:	11 24       	eor	r1, r1
 702:	0b b6       	in	r0, 0x3b	; 59
 704:	0f 92       	push	r0
 706:	2f 93       	push	r18
 708:	3f 93       	push	r19
 70a:	8f 93       	push	r24
 70c:	9f 93       	push	r25
 70e:	af 93       	push	r26
 710:	bf 93       	push	r27
 712:	ef 93       	push	r30
 714:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 716:	80 91 b9 00 	lds	r24, 0x00B9
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	fc 01       	movw	r30, r24
 71e:	38 97       	sbiw	r30, 0x08	; 8
 720:	e1 35       	cpi	r30, 0x51	; 81
 722:	f1 05       	cpc	r31, r1
 724:	08 f0       	brcs	.+2      	; 0x728 <__vector_39+0x30>
 726:	55 c0       	rjmp	.+170    	; 0x7d2 <__vector_39+0xda>
 728:	ee 58       	subi	r30, 0x8E	; 142
 72a:	ff 4f       	sbci	r31, 0xFF	; 255
 72c:	d7 c0       	rjmp	.+430    	; 0x8dc <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 72e:	10 92 cb 02 	sts	0x02CB, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 732:	e0 91 cb 02 	lds	r30, 0x02CB
 736:	80 91 cd 02 	lds	r24, 0x02CD
 73a:	e8 17       	cp	r30, r24
 73c:	70 f4       	brcc	.+28     	; 0x75a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 73e:	81 e0       	ldi	r24, 0x01	; 1
 740:	8e 0f       	add	r24, r30
 742:	80 93 cb 02 	sts	0x02CB, r24
 746:	f0 e0       	ldi	r31, 0x00	; 0
 748:	e2 53       	subi	r30, 0x32	; 50
 74a:	fd 4f       	sbci	r31, 0xFD	; 253
 74c:	80 81       	ld	r24, Z
 74e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 752:	85 e8       	ldi	r24, 0x85	; 133
 754:	80 93 bc 00 	sts	0x00BC, r24
 758:	43 c0       	rjmp	.+134    	; 0x7e0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 75a:	80 91 cc 02 	lds	r24, 0x02CC
 75e:	81 60       	ori	r24, 0x01	; 1
 760:	80 93 cc 02 	sts	0x02CC, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 764:	84 e9       	ldi	r24, 0x94	; 148
 766:	80 93 bc 00 	sts	0x00BC, r24
 76a:	3a c0       	rjmp	.+116    	; 0x7e0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 76c:	e0 91 cb 02 	lds	r30, 0x02CB
 770:	81 e0       	ldi	r24, 0x01	; 1
 772:	8e 0f       	add	r24, r30
 774:	80 93 cb 02 	sts	0x02CB, r24
 778:	80 91 bb 00 	lds	r24, 0x00BB
 77c:	f0 e0       	ldi	r31, 0x00	; 0
 77e:	e2 53       	subi	r30, 0x32	; 50
 780:	fd 4f       	sbci	r31, 0xFD	; 253
 782:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 784:	20 91 cb 02 	lds	r18, 0x02CB
 788:	30 e0       	ldi	r19, 0x00	; 0
 78a:	80 91 cd 02 	lds	r24, 0x02CD
 78e:	90 e0       	ldi	r25, 0x00	; 0
 790:	01 97       	sbiw	r24, 0x01	; 1
 792:	28 17       	cp	r18, r24
 794:	39 07       	cpc	r19, r25
 796:	24 f4       	brge	.+8      	; 0x7a0 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 798:	85 ec       	ldi	r24, 0xC5	; 197
 79a:	80 93 bc 00 	sts	0x00BC, r24
 79e:	20 c0       	rjmp	.+64     	; 0x7e0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7a0:	85 e8       	ldi	r24, 0x85	; 133
 7a2:	80 93 bc 00 	sts	0x00BC, r24
 7a6:	1c c0       	rjmp	.+56     	; 0x7e0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 7a8:	80 91 bb 00 	lds	r24, 0x00BB
 7ac:	e0 91 cb 02 	lds	r30, 0x02CB
 7b0:	f0 e0       	ldi	r31, 0x00	; 0
 7b2:	e2 53       	subi	r30, 0x32	; 50
 7b4:	fd 4f       	sbci	r31, 0xFD	; 253
 7b6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 7b8:	80 91 cc 02 	lds	r24, 0x02CC
 7bc:	81 60       	ori	r24, 0x01	; 1
 7be:	80 93 cc 02 	sts	0x02CC, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7c2:	84 e9       	ldi	r24, 0x94	; 148
 7c4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 7c8:	0b c0       	rjmp	.+22     	; 0x7e0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 7ca:	85 ea       	ldi	r24, 0xA5	; 165
 7cc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 7d0:	07 c0       	rjmp	.+14     	; 0x7e0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 7d2:	80 91 b9 00 	lds	r24, 0x00B9
 7d6:	80 93 04 02 	sts	0x0204, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 7da:	84 e0       	ldi	r24, 0x04	; 4
 7dc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 7e0:	ff 91       	pop	r31
 7e2:	ef 91       	pop	r30
 7e4:	bf 91       	pop	r27
 7e6:	af 91       	pop	r26
 7e8:	9f 91       	pop	r25
 7ea:	8f 91       	pop	r24
 7ec:	3f 91       	pop	r19
 7ee:	2f 91       	pop	r18
 7f0:	0f 90       	pop	r0
 7f2:	0b be       	out	0x3b, r0	; 59
 7f4:	0f 90       	pop	r0
 7f6:	0f be       	out	0x3f, r0	; 63
 7f8:	0f 90       	pop	r0
 7fa:	1f 90       	pop	r1
 7fc:	18 95       	reti

000007fe <uart_transmit>:
	
}

uint8_t uart_transmit(unsigned char data, FILE* stream){
	//Wait for buffer to not be full
	while (buffer_tail == ((buffer_head + 1) & UART_TX_BUFFER_MASK)){
 7fe:	40 91 d3 02 	lds	r20, 0x02D3
 802:	20 91 d2 02 	lds	r18, 0x02D2
 806:	50 e0       	ldi	r21, 0x00	; 0
 808:	30 e0       	ldi	r19, 0x00	; 0
 80a:	2f 5f       	subi	r18, 0xFF	; 255
 80c:	3f 4f       	sbci	r19, 0xFF	; 255
 80e:	2f 73       	andi	r18, 0x3F	; 63
 810:	33 27       	eor	r19, r19
 812:	42 17       	cp	r20, r18
 814:	53 07       	cpc	r21, r19
 816:	99 f3       	breq	.-26     	; 0x7fe <uart_transmit>
	}
	

	//Write data to head of buffer
	BUFFER[buffer_head] = data;
 818:	e0 91 d2 02 	lds	r30, 0x02D2
 81c:	f0 e0       	ldi	r31, 0x00	; 0
 81e:	eb 5f       	subi	r30, 0xFB	; 251
 820:	fd 4f       	sbci	r31, 0xFD	; 253
 822:	80 83       	st	Z, r24
	buffer_head = (buffer_head +1) & UART_TX_BUFFER_MASK;
 824:	80 91 d2 02 	lds	r24, 0x02D2
 828:	8f 5f       	subi	r24, 0xFF	; 255
 82a:	8f 73       	andi	r24, 0x3F	; 63
 82c:	80 93 d2 02 	sts	0x02D2, r24
	
	//Enable interrupt on empty uart buffer
	UCSR0B |= (1<<UDRIE0);
 830:	e1 ec       	ldi	r30, 0xC1	; 193
 832:	f0 e0       	ldi	r31, 0x00	; 0
 834:	80 81       	ld	r24, Z
 836:	80 62       	ori	r24, 0x20	; 32
 838:	80 83       	st	Z, r24

	return 0;
}
 83a:	80 e0       	ldi	r24, 0x00	; 0
 83c:	08 95       	ret

0000083e <uart_receive>:

//Function to receive data
unsigned char uart_receive(FILE* stream){
	while (!(UCSR0A & (1<<RXC0)));
 83e:	e0 ec       	ldi	r30, 0xC0	; 192
 840:	f0 e0       	ldi	r31, 0x00	; 0
 842:	80 81       	ld	r24, Z
 844:	88 23       	and	r24, r24
 846:	ec f7       	brge	.-6      	; 0x842 <uart_receive+0x4>
	return UDR0;
 848:	80 91 c6 00 	lds	r24, 0x00C6
}
 84c:	08 95       	ret

0000084e <__vector_26>:
volatile static char BUFFER[UART_TX_BUFFER_SIZE] = {'a'};
volatile static uint8_t buffer_tail = 0;
volatile static uint8_t buffer_head = 0;

//Runs when buffer is empty
ISR(USART0_UDRE_vect){
 84e:	1f 92       	push	r1
 850:	0f 92       	push	r0
 852:	0f b6       	in	r0, 0x3f	; 63
 854:	0f 92       	push	r0
 856:	11 24       	eor	r1, r1
 858:	0b b6       	in	r0, 0x3b	; 59
 85a:	0f 92       	push	r0
 85c:	8f 93       	push	r24
 85e:	9f 93       	push	r25
 860:	ef 93       	push	r30
 862:	ff 93       	push	r31

	
	//When head and tail are equal the buffer is empty
	if(buffer_head != buffer_tail){
 864:	90 91 d2 02 	lds	r25, 0x02D2
 868:	80 91 d3 02 	lds	r24, 0x02D3
 86c:	98 17       	cp	r25, r24
 86e:	79 f0       	breq	.+30     	; 0x88e <__vector_26+0x40>

		UDR0 = BUFFER[buffer_tail];
 870:	e0 91 d3 02 	lds	r30, 0x02D3
 874:	f0 e0       	ldi	r31, 0x00	; 0
 876:	eb 5f       	subi	r30, 0xFB	; 251
 878:	fd 4f       	sbci	r31, 0xFD	; 253
 87a:	80 81       	ld	r24, Z
 87c:	80 93 c6 00 	sts	0x00C6, r24

		buffer_tail = ((buffer_tail +1) & UART_TX_BUFFER_MASK);
 880:	80 91 d3 02 	lds	r24, 0x02D3
 884:	8f 5f       	subi	r24, 0xFF	; 255
 886:	8f 73       	andi	r24, 0x3F	; 63
 888:	80 93 d3 02 	sts	0x02D3, r24
 88c:	05 c0       	rjmp	.+10     	; 0x898 <__vector_26+0x4a>
	}
	
	else {
		//disable interrupt when buffer is empty
		UCSR0B &= ~(1<<UDRIE0);
 88e:	e1 ec       	ldi	r30, 0xC1	; 193
 890:	f0 e0       	ldi	r31, 0x00	; 0
 892:	80 81       	ld	r24, Z
 894:	8f 7d       	andi	r24, 0xDF	; 223
 896:	80 83       	st	Z, r24
	}
	
}
 898:	ff 91       	pop	r31
 89a:	ef 91       	pop	r30
 89c:	9f 91       	pop	r25
 89e:	8f 91       	pop	r24
 8a0:	0f 90       	pop	r0
 8a2:	0b be       	out	0x3b, r0	; 59
 8a4:	0f 90       	pop	r0
 8a6:	0f be       	out	0x3f, r0	; 63
 8a8:	0f 90       	pop	r0
 8aa:	1f 90       	pop	r1
 8ac:	18 95       	reti

000008ae <uart_init>:

void uart_init(){

	// Set baudrate to 9600

	UBRR0H |= (BAUD_PRESCALE >> 8);
 8ae:	e5 ec       	ldi	r30, 0xC5	; 197
 8b0:	f0 e0       	ldi	r31, 0x00	; 0
 8b2:	80 81       	ld	r24, Z
 8b4:	80 83       	st	Z, r24
	UBRR0L |= BAUD_PRESCALE;
 8b6:	e4 ec       	ldi	r30, 0xC4	; 196
 8b8:	f0 e0       	ldi	r31, 0x00	; 0
 8ba:	80 81       	ld	r24, Z
 8bc:	87 66       	ori	r24, 0x67	; 103
 8be:	80 83       	st	Z, r24
	// Enable TX rx
	UCSR0B = (1<<TXEN0)|(1<<RXEN0);
 8c0:	88 e1       	ldi	r24, 0x18	; 24
 8c2:	80 93 c1 00 	sts	0x00C1, r24
	

	
	//uart_str = fdevopen(uart_transmit, uart_receive);
	stdout = stdin = &uart_str;
 8c6:	85 e4       	ldi	r24, 0x45	; 69
 8c8:	92 e0       	ldi	r25, 0x02	; 2
 8ca:	90 93 d5 02 	sts	0x02D5, r25
 8ce:	80 93 d4 02 	sts	0x02D4, r24
 8d2:	90 93 d7 02 	sts	0x02D7, r25
 8d6:	80 93 d6 02 	sts	0x02D6, r24
 8da:	08 95       	ret

000008dc <__tablejump2__>:
 8dc:	ee 0f       	add	r30, r30
 8de:	ff 1f       	adc	r31, r31

000008e0 <__tablejump__>:
 8e0:	05 90       	lpm	r0, Z+
 8e2:	f4 91       	lpm	r31, Z
 8e4:	e0 2d       	mov	r30, r0
 8e6:	19 94       	eijmp

000008e8 <printf>:
 8e8:	cf 93       	push	r28
 8ea:	df 93       	push	r29
 8ec:	cd b7       	in	r28, 0x3d	; 61
 8ee:	de b7       	in	r29, 0x3e	; 62
 8f0:	fe 01       	movw	r30, r28
 8f2:	36 96       	adiw	r30, 0x06	; 6
 8f4:	61 91       	ld	r22, Z+
 8f6:	71 91       	ld	r23, Z+
 8f8:	af 01       	movw	r20, r30
 8fa:	80 91 d6 02 	lds	r24, 0x02D6
 8fe:	90 91 d7 02 	lds	r25, 0x02D7
 902:	30 d0       	rcall	.+96     	; 0x964 <vfprintf>
 904:	df 91       	pop	r29
 906:	cf 91       	pop	r28
 908:	08 95       	ret

0000090a <puts>:
 90a:	0f 93       	push	r16
 90c:	1f 93       	push	r17
 90e:	cf 93       	push	r28
 910:	df 93       	push	r29
 912:	e0 91 d6 02 	lds	r30, 0x02D6
 916:	f0 91 d7 02 	lds	r31, 0x02D7
 91a:	23 81       	ldd	r18, Z+3	; 0x03
 91c:	21 ff       	sbrs	r18, 1
 91e:	1b c0       	rjmp	.+54     	; 0x956 <puts+0x4c>
 920:	ec 01       	movw	r28, r24
 922:	00 e0       	ldi	r16, 0x00	; 0
 924:	10 e0       	ldi	r17, 0x00	; 0
 926:	89 91       	ld	r24, Y+
 928:	60 91 d6 02 	lds	r22, 0x02D6
 92c:	70 91 d7 02 	lds	r23, 0x02D7
 930:	db 01       	movw	r26, r22
 932:	18 96       	adiw	r26, 0x08	; 8
 934:	ed 91       	ld	r30, X+
 936:	fc 91       	ld	r31, X
 938:	19 97       	sbiw	r26, 0x09	; 9
 93a:	88 23       	and	r24, r24
 93c:	31 f0       	breq	.+12     	; 0x94a <puts+0x40>
 93e:	19 95       	eicall
 940:	89 2b       	or	r24, r25
 942:	89 f3       	breq	.-30     	; 0x926 <puts+0x1c>
 944:	0f ef       	ldi	r16, 0xFF	; 255
 946:	1f ef       	ldi	r17, 0xFF	; 255
 948:	ee cf       	rjmp	.-36     	; 0x926 <puts+0x1c>
 94a:	8a e0       	ldi	r24, 0x0A	; 10
 94c:	19 95       	eicall
 94e:	89 2b       	or	r24, r25
 950:	11 f4       	brne	.+4      	; 0x956 <puts+0x4c>
 952:	c8 01       	movw	r24, r16
 954:	02 c0       	rjmp	.+4      	; 0x95a <puts+0x50>
 956:	8f ef       	ldi	r24, 0xFF	; 255
 958:	9f ef       	ldi	r25, 0xFF	; 255
 95a:	df 91       	pop	r29
 95c:	cf 91       	pop	r28
 95e:	1f 91       	pop	r17
 960:	0f 91       	pop	r16
 962:	08 95       	ret

00000964 <vfprintf>:
 964:	2f 92       	push	r2
 966:	3f 92       	push	r3
 968:	4f 92       	push	r4
 96a:	5f 92       	push	r5
 96c:	6f 92       	push	r6
 96e:	7f 92       	push	r7
 970:	8f 92       	push	r8
 972:	9f 92       	push	r9
 974:	af 92       	push	r10
 976:	bf 92       	push	r11
 978:	cf 92       	push	r12
 97a:	df 92       	push	r13
 97c:	ef 92       	push	r14
 97e:	ff 92       	push	r15
 980:	0f 93       	push	r16
 982:	1f 93       	push	r17
 984:	cf 93       	push	r28
 986:	df 93       	push	r29
 988:	cd b7       	in	r28, 0x3d	; 61
 98a:	de b7       	in	r29, 0x3e	; 62
 98c:	2c 97       	sbiw	r28, 0x0c	; 12
 98e:	0f b6       	in	r0, 0x3f	; 63
 990:	f8 94       	cli
 992:	de bf       	out	0x3e, r29	; 62
 994:	0f be       	out	0x3f, r0	; 63
 996:	cd bf       	out	0x3d, r28	; 61
 998:	7c 01       	movw	r14, r24
 99a:	6b 01       	movw	r12, r22
 99c:	8a 01       	movw	r16, r20
 99e:	fc 01       	movw	r30, r24
 9a0:	17 82       	std	Z+7, r1	; 0x07
 9a2:	16 82       	std	Z+6, r1	; 0x06
 9a4:	83 81       	ldd	r24, Z+3	; 0x03
 9a6:	81 ff       	sbrs	r24, 1
 9a8:	b0 c1       	rjmp	.+864    	; 0xd0a <vfprintf+0x3a6>
 9aa:	ce 01       	movw	r24, r28
 9ac:	01 96       	adiw	r24, 0x01	; 1
 9ae:	4c 01       	movw	r8, r24
 9b0:	f7 01       	movw	r30, r14
 9b2:	93 81       	ldd	r25, Z+3	; 0x03
 9b4:	f6 01       	movw	r30, r12
 9b6:	93 fd       	sbrc	r25, 3
 9b8:	85 91       	lpm	r24, Z+
 9ba:	93 ff       	sbrs	r25, 3
 9bc:	81 91       	ld	r24, Z+
 9be:	6f 01       	movw	r12, r30
 9c0:	88 23       	and	r24, r24
 9c2:	09 f4       	brne	.+2      	; 0x9c6 <vfprintf+0x62>
 9c4:	9e c1       	rjmp	.+828    	; 0xd02 <vfprintf+0x39e>
 9c6:	85 32       	cpi	r24, 0x25	; 37
 9c8:	39 f4       	brne	.+14     	; 0x9d8 <vfprintf+0x74>
 9ca:	93 fd       	sbrc	r25, 3
 9cc:	85 91       	lpm	r24, Z+
 9ce:	93 ff       	sbrs	r25, 3
 9d0:	81 91       	ld	r24, Z+
 9d2:	6f 01       	movw	r12, r30
 9d4:	85 32       	cpi	r24, 0x25	; 37
 9d6:	21 f4       	brne	.+8      	; 0x9e0 <vfprintf+0x7c>
 9d8:	b7 01       	movw	r22, r14
 9da:	90 e0       	ldi	r25, 0x00	; 0
 9dc:	c7 d1       	rcall	.+910    	; 0xd6c <fputc>
 9de:	e8 cf       	rjmp	.-48     	; 0x9b0 <vfprintf+0x4c>
 9e0:	51 2c       	mov	r5, r1
 9e2:	31 2c       	mov	r3, r1
 9e4:	20 e0       	ldi	r18, 0x00	; 0
 9e6:	20 32       	cpi	r18, 0x20	; 32
 9e8:	a0 f4       	brcc	.+40     	; 0xa12 <vfprintf+0xae>
 9ea:	8b 32       	cpi	r24, 0x2B	; 43
 9ec:	69 f0       	breq	.+26     	; 0xa08 <vfprintf+0xa4>
 9ee:	30 f4       	brcc	.+12     	; 0x9fc <vfprintf+0x98>
 9f0:	80 32       	cpi	r24, 0x20	; 32
 9f2:	59 f0       	breq	.+22     	; 0xa0a <vfprintf+0xa6>
 9f4:	83 32       	cpi	r24, 0x23	; 35
 9f6:	69 f4       	brne	.+26     	; 0xa12 <vfprintf+0xae>
 9f8:	20 61       	ori	r18, 0x10	; 16
 9fa:	2c c0       	rjmp	.+88     	; 0xa54 <vfprintf+0xf0>
 9fc:	8d 32       	cpi	r24, 0x2D	; 45
 9fe:	39 f0       	breq	.+14     	; 0xa0e <vfprintf+0xaa>
 a00:	80 33       	cpi	r24, 0x30	; 48
 a02:	39 f4       	brne	.+14     	; 0xa12 <vfprintf+0xae>
 a04:	21 60       	ori	r18, 0x01	; 1
 a06:	26 c0       	rjmp	.+76     	; 0xa54 <vfprintf+0xf0>
 a08:	22 60       	ori	r18, 0x02	; 2
 a0a:	24 60       	ori	r18, 0x04	; 4
 a0c:	23 c0       	rjmp	.+70     	; 0xa54 <vfprintf+0xf0>
 a0e:	28 60       	ori	r18, 0x08	; 8
 a10:	21 c0       	rjmp	.+66     	; 0xa54 <vfprintf+0xf0>
 a12:	27 fd       	sbrc	r18, 7
 a14:	27 c0       	rjmp	.+78     	; 0xa64 <vfprintf+0x100>
 a16:	30 ed       	ldi	r19, 0xD0	; 208
 a18:	38 0f       	add	r19, r24
 a1a:	3a 30       	cpi	r19, 0x0A	; 10
 a1c:	78 f4       	brcc	.+30     	; 0xa3c <vfprintf+0xd8>
 a1e:	26 ff       	sbrs	r18, 6
 a20:	06 c0       	rjmp	.+12     	; 0xa2e <vfprintf+0xca>
 a22:	fa e0       	ldi	r31, 0x0A	; 10
 a24:	5f 9e       	mul	r5, r31
 a26:	30 0d       	add	r19, r0
 a28:	11 24       	eor	r1, r1
 a2a:	53 2e       	mov	r5, r19
 a2c:	13 c0       	rjmp	.+38     	; 0xa54 <vfprintf+0xf0>
 a2e:	8a e0       	ldi	r24, 0x0A	; 10
 a30:	38 9e       	mul	r3, r24
 a32:	30 0d       	add	r19, r0
 a34:	11 24       	eor	r1, r1
 a36:	33 2e       	mov	r3, r19
 a38:	20 62       	ori	r18, 0x20	; 32
 a3a:	0c c0       	rjmp	.+24     	; 0xa54 <vfprintf+0xf0>
 a3c:	8e 32       	cpi	r24, 0x2E	; 46
 a3e:	21 f4       	brne	.+8      	; 0xa48 <vfprintf+0xe4>
 a40:	26 fd       	sbrc	r18, 6
 a42:	5f c1       	rjmp	.+702    	; 0xd02 <vfprintf+0x39e>
 a44:	20 64       	ori	r18, 0x40	; 64
 a46:	06 c0       	rjmp	.+12     	; 0xa54 <vfprintf+0xf0>
 a48:	8c 36       	cpi	r24, 0x6C	; 108
 a4a:	11 f4       	brne	.+4      	; 0xa50 <vfprintf+0xec>
 a4c:	20 68       	ori	r18, 0x80	; 128
 a4e:	02 c0       	rjmp	.+4      	; 0xa54 <vfprintf+0xf0>
 a50:	88 36       	cpi	r24, 0x68	; 104
 a52:	41 f4       	brne	.+16     	; 0xa64 <vfprintf+0x100>
 a54:	f6 01       	movw	r30, r12
 a56:	93 fd       	sbrc	r25, 3
 a58:	85 91       	lpm	r24, Z+
 a5a:	93 ff       	sbrs	r25, 3
 a5c:	81 91       	ld	r24, Z+
 a5e:	6f 01       	movw	r12, r30
 a60:	81 11       	cpse	r24, r1
 a62:	c1 cf       	rjmp	.-126    	; 0x9e6 <vfprintf+0x82>
 a64:	98 2f       	mov	r25, r24
 a66:	9f 7d       	andi	r25, 0xDF	; 223
 a68:	95 54       	subi	r25, 0x45	; 69
 a6a:	93 30       	cpi	r25, 0x03	; 3
 a6c:	28 f4       	brcc	.+10     	; 0xa78 <vfprintf+0x114>
 a6e:	0c 5f       	subi	r16, 0xFC	; 252
 a70:	1f 4f       	sbci	r17, 0xFF	; 255
 a72:	ff e3       	ldi	r31, 0x3F	; 63
 a74:	f9 83       	std	Y+1, r31	; 0x01
 a76:	0d c0       	rjmp	.+26     	; 0xa92 <vfprintf+0x12e>
 a78:	83 36       	cpi	r24, 0x63	; 99
 a7a:	31 f0       	breq	.+12     	; 0xa88 <vfprintf+0x124>
 a7c:	83 37       	cpi	r24, 0x73	; 115
 a7e:	71 f0       	breq	.+28     	; 0xa9c <vfprintf+0x138>
 a80:	83 35       	cpi	r24, 0x53	; 83
 a82:	09 f0       	breq	.+2      	; 0xa86 <vfprintf+0x122>
 a84:	57 c0       	rjmp	.+174    	; 0xb34 <vfprintf+0x1d0>
 a86:	21 c0       	rjmp	.+66     	; 0xaca <vfprintf+0x166>
 a88:	f8 01       	movw	r30, r16
 a8a:	80 81       	ld	r24, Z
 a8c:	89 83       	std	Y+1, r24	; 0x01
 a8e:	0e 5f       	subi	r16, 0xFE	; 254
 a90:	1f 4f       	sbci	r17, 0xFF	; 255
 a92:	44 24       	eor	r4, r4
 a94:	43 94       	inc	r4
 a96:	51 2c       	mov	r5, r1
 a98:	54 01       	movw	r10, r8
 a9a:	14 c0       	rjmp	.+40     	; 0xac4 <vfprintf+0x160>
 a9c:	38 01       	movw	r6, r16
 a9e:	f2 e0       	ldi	r31, 0x02	; 2
 aa0:	6f 0e       	add	r6, r31
 aa2:	71 1c       	adc	r7, r1
 aa4:	f8 01       	movw	r30, r16
 aa6:	a0 80       	ld	r10, Z
 aa8:	b1 80       	ldd	r11, Z+1	; 0x01
 aaa:	26 ff       	sbrs	r18, 6
 aac:	03 c0       	rjmp	.+6      	; 0xab4 <vfprintf+0x150>
 aae:	65 2d       	mov	r22, r5
 ab0:	70 e0       	ldi	r23, 0x00	; 0
 ab2:	02 c0       	rjmp	.+4      	; 0xab8 <vfprintf+0x154>
 ab4:	6f ef       	ldi	r22, 0xFF	; 255
 ab6:	7f ef       	ldi	r23, 0xFF	; 255
 ab8:	c5 01       	movw	r24, r10
 aba:	2c 87       	std	Y+12, r18	; 0x0c
 abc:	4c d1       	rcall	.+664    	; 0xd56 <strnlen>
 abe:	2c 01       	movw	r4, r24
 ac0:	83 01       	movw	r16, r6
 ac2:	2c 85       	ldd	r18, Y+12	; 0x0c
 ac4:	2f 77       	andi	r18, 0x7F	; 127
 ac6:	22 2e       	mov	r2, r18
 ac8:	16 c0       	rjmp	.+44     	; 0xaf6 <vfprintf+0x192>
 aca:	38 01       	movw	r6, r16
 acc:	f2 e0       	ldi	r31, 0x02	; 2
 ace:	6f 0e       	add	r6, r31
 ad0:	71 1c       	adc	r7, r1
 ad2:	f8 01       	movw	r30, r16
 ad4:	a0 80       	ld	r10, Z
 ad6:	b1 80       	ldd	r11, Z+1	; 0x01
 ad8:	26 ff       	sbrs	r18, 6
 ada:	03 c0       	rjmp	.+6      	; 0xae2 <vfprintf+0x17e>
 adc:	65 2d       	mov	r22, r5
 ade:	70 e0       	ldi	r23, 0x00	; 0
 ae0:	02 c0       	rjmp	.+4      	; 0xae6 <vfprintf+0x182>
 ae2:	6f ef       	ldi	r22, 0xFF	; 255
 ae4:	7f ef       	ldi	r23, 0xFF	; 255
 ae6:	c5 01       	movw	r24, r10
 ae8:	2c 87       	std	Y+12, r18	; 0x0c
 aea:	2a d1       	rcall	.+596    	; 0xd40 <strnlen_P>
 aec:	2c 01       	movw	r4, r24
 aee:	2c 85       	ldd	r18, Y+12	; 0x0c
 af0:	20 68       	ori	r18, 0x80	; 128
 af2:	22 2e       	mov	r2, r18
 af4:	83 01       	movw	r16, r6
 af6:	23 fc       	sbrc	r2, 3
 af8:	19 c0       	rjmp	.+50     	; 0xb2c <vfprintf+0x1c8>
 afa:	83 2d       	mov	r24, r3
 afc:	90 e0       	ldi	r25, 0x00	; 0
 afe:	48 16       	cp	r4, r24
 b00:	59 06       	cpc	r5, r25
 b02:	a0 f4       	brcc	.+40     	; 0xb2c <vfprintf+0x1c8>
 b04:	b7 01       	movw	r22, r14
 b06:	80 e2       	ldi	r24, 0x20	; 32
 b08:	90 e0       	ldi	r25, 0x00	; 0
 b0a:	30 d1       	rcall	.+608    	; 0xd6c <fputc>
 b0c:	3a 94       	dec	r3
 b0e:	f5 cf       	rjmp	.-22     	; 0xafa <vfprintf+0x196>
 b10:	f5 01       	movw	r30, r10
 b12:	27 fc       	sbrc	r2, 7
 b14:	85 91       	lpm	r24, Z+
 b16:	27 fe       	sbrs	r2, 7
 b18:	81 91       	ld	r24, Z+
 b1a:	5f 01       	movw	r10, r30
 b1c:	b7 01       	movw	r22, r14
 b1e:	90 e0       	ldi	r25, 0x00	; 0
 b20:	25 d1       	rcall	.+586    	; 0xd6c <fputc>
 b22:	31 10       	cpse	r3, r1
 b24:	3a 94       	dec	r3
 b26:	f1 e0       	ldi	r31, 0x01	; 1
 b28:	4f 1a       	sub	r4, r31
 b2a:	51 08       	sbc	r5, r1
 b2c:	41 14       	cp	r4, r1
 b2e:	51 04       	cpc	r5, r1
 b30:	79 f7       	brne	.-34     	; 0xb10 <vfprintf+0x1ac>
 b32:	de c0       	rjmp	.+444    	; 0xcf0 <vfprintf+0x38c>
 b34:	84 36       	cpi	r24, 0x64	; 100
 b36:	11 f0       	breq	.+4      	; 0xb3c <vfprintf+0x1d8>
 b38:	89 36       	cpi	r24, 0x69	; 105
 b3a:	31 f5       	brne	.+76     	; 0xb88 <vfprintf+0x224>
 b3c:	f8 01       	movw	r30, r16
 b3e:	27 ff       	sbrs	r18, 7
 b40:	07 c0       	rjmp	.+14     	; 0xb50 <vfprintf+0x1ec>
 b42:	60 81       	ld	r22, Z
 b44:	71 81       	ldd	r23, Z+1	; 0x01
 b46:	82 81       	ldd	r24, Z+2	; 0x02
 b48:	93 81       	ldd	r25, Z+3	; 0x03
 b4a:	0c 5f       	subi	r16, 0xFC	; 252
 b4c:	1f 4f       	sbci	r17, 0xFF	; 255
 b4e:	08 c0       	rjmp	.+16     	; 0xb60 <vfprintf+0x1fc>
 b50:	60 81       	ld	r22, Z
 b52:	71 81       	ldd	r23, Z+1	; 0x01
 b54:	88 27       	eor	r24, r24
 b56:	77 fd       	sbrc	r23, 7
 b58:	80 95       	com	r24
 b5a:	98 2f       	mov	r25, r24
 b5c:	0e 5f       	subi	r16, 0xFE	; 254
 b5e:	1f 4f       	sbci	r17, 0xFF	; 255
 b60:	2f 76       	andi	r18, 0x6F	; 111
 b62:	b2 2e       	mov	r11, r18
 b64:	97 ff       	sbrs	r25, 7
 b66:	09 c0       	rjmp	.+18     	; 0xb7a <vfprintf+0x216>
 b68:	90 95       	com	r25
 b6a:	80 95       	com	r24
 b6c:	70 95       	com	r23
 b6e:	61 95       	neg	r22
 b70:	7f 4f       	sbci	r23, 0xFF	; 255
 b72:	8f 4f       	sbci	r24, 0xFF	; 255
 b74:	9f 4f       	sbci	r25, 0xFF	; 255
 b76:	20 68       	ori	r18, 0x80	; 128
 b78:	b2 2e       	mov	r11, r18
 b7a:	2a e0       	ldi	r18, 0x0A	; 10
 b7c:	30 e0       	ldi	r19, 0x00	; 0
 b7e:	a4 01       	movw	r20, r8
 b80:	27 d1       	rcall	.+590    	; 0xdd0 <__ultoa_invert>
 b82:	a8 2e       	mov	r10, r24
 b84:	a8 18       	sub	r10, r8
 b86:	43 c0       	rjmp	.+134    	; 0xc0e <vfprintf+0x2aa>
 b88:	85 37       	cpi	r24, 0x75	; 117
 b8a:	29 f4       	brne	.+10     	; 0xb96 <vfprintf+0x232>
 b8c:	2f 7e       	andi	r18, 0xEF	; 239
 b8e:	b2 2e       	mov	r11, r18
 b90:	2a e0       	ldi	r18, 0x0A	; 10
 b92:	30 e0       	ldi	r19, 0x00	; 0
 b94:	25 c0       	rjmp	.+74     	; 0xbe0 <vfprintf+0x27c>
 b96:	f2 2f       	mov	r31, r18
 b98:	f9 7f       	andi	r31, 0xF9	; 249
 b9a:	bf 2e       	mov	r11, r31
 b9c:	8f 36       	cpi	r24, 0x6F	; 111
 b9e:	c1 f0       	breq	.+48     	; 0xbd0 <vfprintf+0x26c>
 ba0:	18 f4       	brcc	.+6      	; 0xba8 <vfprintf+0x244>
 ba2:	88 35       	cpi	r24, 0x58	; 88
 ba4:	79 f0       	breq	.+30     	; 0xbc4 <vfprintf+0x260>
 ba6:	ad c0       	rjmp	.+346    	; 0xd02 <vfprintf+0x39e>
 ba8:	80 37       	cpi	r24, 0x70	; 112
 baa:	19 f0       	breq	.+6      	; 0xbb2 <vfprintf+0x24e>
 bac:	88 37       	cpi	r24, 0x78	; 120
 bae:	21 f0       	breq	.+8      	; 0xbb8 <vfprintf+0x254>
 bb0:	a8 c0       	rjmp	.+336    	; 0xd02 <vfprintf+0x39e>
 bb2:	2f 2f       	mov	r18, r31
 bb4:	20 61       	ori	r18, 0x10	; 16
 bb6:	b2 2e       	mov	r11, r18
 bb8:	b4 fe       	sbrs	r11, 4
 bba:	0d c0       	rjmp	.+26     	; 0xbd6 <vfprintf+0x272>
 bbc:	8b 2d       	mov	r24, r11
 bbe:	84 60       	ori	r24, 0x04	; 4
 bc0:	b8 2e       	mov	r11, r24
 bc2:	09 c0       	rjmp	.+18     	; 0xbd6 <vfprintf+0x272>
 bc4:	24 ff       	sbrs	r18, 4
 bc6:	0a c0       	rjmp	.+20     	; 0xbdc <vfprintf+0x278>
 bc8:	9f 2f       	mov	r25, r31
 bca:	96 60       	ori	r25, 0x06	; 6
 bcc:	b9 2e       	mov	r11, r25
 bce:	06 c0       	rjmp	.+12     	; 0xbdc <vfprintf+0x278>
 bd0:	28 e0       	ldi	r18, 0x08	; 8
 bd2:	30 e0       	ldi	r19, 0x00	; 0
 bd4:	05 c0       	rjmp	.+10     	; 0xbe0 <vfprintf+0x27c>
 bd6:	20 e1       	ldi	r18, 0x10	; 16
 bd8:	30 e0       	ldi	r19, 0x00	; 0
 bda:	02 c0       	rjmp	.+4      	; 0xbe0 <vfprintf+0x27c>
 bdc:	20 e1       	ldi	r18, 0x10	; 16
 bde:	32 e0       	ldi	r19, 0x02	; 2
 be0:	f8 01       	movw	r30, r16
 be2:	b7 fe       	sbrs	r11, 7
 be4:	07 c0       	rjmp	.+14     	; 0xbf4 <vfprintf+0x290>
 be6:	60 81       	ld	r22, Z
 be8:	71 81       	ldd	r23, Z+1	; 0x01
 bea:	82 81       	ldd	r24, Z+2	; 0x02
 bec:	93 81       	ldd	r25, Z+3	; 0x03
 bee:	0c 5f       	subi	r16, 0xFC	; 252
 bf0:	1f 4f       	sbci	r17, 0xFF	; 255
 bf2:	06 c0       	rjmp	.+12     	; 0xc00 <vfprintf+0x29c>
 bf4:	60 81       	ld	r22, Z
 bf6:	71 81       	ldd	r23, Z+1	; 0x01
 bf8:	80 e0       	ldi	r24, 0x00	; 0
 bfa:	90 e0       	ldi	r25, 0x00	; 0
 bfc:	0e 5f       	subi	r16, 0xFE	; 254
 bfe:	1f 4f       	sbci	r17, 0xFF	; 255
 c00:	a4 01       	movw	r20, r8
 c02:	e6 d0       	rcall	.+460    	; 0xdd0 <__ultoa_invert>
 c04:	a8 2e       	mov	r10, r24
 c06:	a8 18       	sub	r10, r8
 c08:	fb 2d       	mov	r31, r11
 c0a:	ff 77       	andi	r31, 0x7F	; 127
 c0c:	bf 2e       	mov	r11, r31
 c0e:	b6 fe       	sbrs	r11, 6
 c10:	0b c0       	rjmp	.+22     	; 0xc28 <vfprintf+0x2c4>
 c12:	2b 2d       	mov	r18, r11
 c14:	2e 7f       	andi	r18, 0xFE	; 254
 c16:	a5 14       	cp	r10, r5
 c18:	50 f4       	brcc	.+20     	; 0xc2e <vfprintf+0x2ca>
 c1a:	b4 fe       	sbrs	r11, 4
 c1c:	0a c0       	rjmp	.+20     	; 0xc32 <vfprintf+0x2ce>
 c1e:	b2 fc       	sbrc	r11, 2
 c20:	08 c0       	rjmp	.+16     	; 0xc32 <vfprintf+0x2ce>
 c22:	2b 2d       	mov	r18, r11
 c24:	2e 7e       	andi	r18, 0xEE	; 238
 c26:	05 c0       	rjmp	.+10     	; 0xc32 <vfprintf+0x2ce>
 c28:	7a 2c       	mov	r7, r10
 c2a:	2b 2d       	mov	r18, r11
 c2c:	03 c0       	rjmp	.+6      	; 0xc34 <vfprintf+0x2d0>
 c2e:	7a 2c       	mov	r7, r10
 c30:	01 c0       	rjmp	.+2      	; 0xc34 <vfprintf+0x2d0>
 c32:	75 2c       	mov	r7, r5
 c34:	24 ff       	sbrs	r18, 4
 c36:	0d c0       	rjmp	.+26     	; 0xc52 <vfprintf+0x2ee>
 c38:	fe 01       	movw	r30, r28
 c3a:	ea 0d       	add	r30, r10
 c3c:	f1 1d       	adc	r31, r1
 c3e:	80 81       	ld	r24, Z
 c40:	80 33       	cpi	r24, 0x30	; 48
 c42:	11 f4       	brne	.+4      	; 0xc48 <vfprintf+0x2e4>
 c44:	29 7e       	andi	r18, 0xE9	; 233
 c46:	09 c0       	rjmp	.+18     	; 0xc5a <vfprintf+0x2f6>
 c48:	22 ff       	sbrs	r18, 2
 c4a:	06 c0       	rjmp	.+12     	; 0xc58 <vfprintf+0x2f4>
 c4c:	73 94       	inc	r7
 c4e:	73 94       	inc	r7
 c50:	04 c0       	rjmp	.+8      	; 0xc5a <vfprintf+0x2f6>
 c52:	82 2f       	mov	r24, r18
 c54:	86 78       	andi	r24, 0x86	; 134
 c56:	09 f0       	breq	.+2      	; 0xc5a <vfprintf+0x2f6>
 c58:	73 94       	inc	r7
 c5a:	23 fd       	sbrc	r18, 3
 c5c:	12 c0       	rjmp	.+36     	; 0xc82 <vfprintf+0x31e>
 c5e:	20 ff       	sbrs	r18, 0
 c60:	06 c0       	rjmp	.+12     	; 0xc6e <vfprintf+0x30a>
 c62:	5a 2c       	mov	r5, r10
 c64:	73 14       	cp	r7, r3
 c66:	18 f4       	brcc	.+6      	; 0xc6e <vfprintf+0x30a>
 c68:	53 0c       	add	r5, r3
 c6a:	57 18       	sub	r5, r7
 c6c:	73 2c       	mov	r7, r3
 c6e:	73 14       	cp	r7, r3
 c70:	60 f4       	brcc	.+24     	; 0xc8a <vfprintf+0x326>
 c72:	b7 01       	movw	r22, r14
 c74:	80 e2       	ldi	r24, 0x20	; 32
 c76:	90 e0       	ldi	r25, 0x00	; 0
 c78:	2c 87       	std	Y+12, r18	; 0x0c
 c7a:	78 d0       	rcall	.+240    	; 0xd6c <fputc>
 c7c:	73 94       	inc	r7
 c7e:	2c 85       	ldd	r18, Y+12	; 0x0c
 c80:	f6 cf       	rjmp	.-20     	; 0xc6e <vfprintf+0x30a>
 c82:	73 14       	cp	r7, r3
 c84:	10 f4       	brcc	.+4      	; 0xc8a <vfprintf+0x326>
 c86:	37 18       	sub	r3, r7
 c88:	01 c0       	rjmp	.+2      	; 0xc8c <vfprintf+0x328>
 c8a:	31 2c       	mov	r3, r1
 c8c:	24 ff       	sbrs	r18, 4
 c8e:	11 c0       	rjmp	.+34     	; 0xcb2 <vfprintf+0x34e>
 c90:	b7 01       	movw	r22, r14
 c92:	80 e3       	ldi	r24, 0x30	; 48
 c94:	90 e0       	ldi	r25, 0x00	; 0
 c96:	2c 87       	std	Y+12, r18	; 0x0c
 c98:	69 d0       	rcall	.+210    	; 0xd6c <fputc>
 c9a:	2c 85       	ldd	r18, Y+12	; 0x0c
 c9c:	22 ff       	sbrs	r18, 2
 c9e:	16 c0       	rjmp	.+44     	; 0xccc <vfprintf+0x368>
 ca0:	21 ff       	sbrs	r18, 1
 ca2:	03 c0       	rjmp	.+6      	; 0xcaa <vfprintf+0x346>
 ca4:	88 e5       	ldi	r24, 0x58	; 88
 ca6:	90 e0       	ldi	r25, 0x00	; 0
 ca8:	02 c0       	rjmp	.+4      	; 0xcae <vfprintf+0x34a>
 caa:	88 e7       	ldi	r24, 0x78	; 120
 cac:	90 e0       	ldi	r25, 0x00	; 0
 cae:	b7 01       	movw	r22, r14
 cb0:	0c c0       	rjmp	.+24     	; 0xcca <vfprintf+0x366>
 cb2:	82 2f       	mov	r24, r18
 cb4:	86 78       	andi	r24, 0x86	; 134
 cb6:	51 f0       	breq	.+20     	; 0xccc <vfprintf+0x368>
 cb8:	21 fd       	sbrc	r18, 1
 cba:	02 c0       	rjmp	.+4      	; 0xcc0 <vfprintf+0x35c>
 cbc:	80 e2       	ldi	r24, 0x20	; 32
 cbe:	01 c0       	rjmp	.+2      	; 0xcc2 <vfprintf+0x35e>
 cc0:	8b e2       	ldi	r24, 0x2B	; 43
 cc2:	27 fd       	sbrc	r18, 7
 cc4:	8d e2       	ldi	r24, 0x2D	; 45
 cc6:	b7 01       	movw	r22, r14
 cc8:	90 e0       	ldi	r25, 0x00	; 0
 cca:	50 d0       	rcall	.+160    	; 0xd6c <fputc>
 ccc:	a5 14       	cp	r10, r5
 cce:	30 f4       	brcc	.+12     	; 0xcdc <vfprintf+0x378>
 cd0:	b7 01       	movw	r22, r14
 cd2:	80 e3       	ldi	r24, 0x30	; 48
 cd4:	90 e0       	ldi	r25, 0x00	; 0
 cd6:	4a d0       	rcall	.+148    	; 0xd6c <fputc>
 cd8:	5a 94       	dec	r5
 cda:	f8 cf       	rjmp	.-16     	; 0xccc <vfprintf+0x368>
 cdc:	aa 94       	dec	r10
 cde:	f4 01       	movw	r30, r8
 ce0:	ea 0d       	add	r30, r10
 ce2:	f1 1d       	adc	r31, r1
 ce4:	80 81       	ld	r24, Z
 ce6:	b7 01       	movw	r22, r14
 ce8:	90 e0       	ldi	r25, 0x00	; 0
 cea:	40 d0       	rcall	.+128    	; 0xd6c <fputc>
 cec:	a1 10       	cpse	r10, r1
 cee:	f6 cf       	rjmp	.-20     	; 0xcdc <vfprintf+0x378>
 cf0:	33 20       	and	r3, r3
 cf2:	09 f4       	brne	.+2      	; 0xcf6 <vfprintf+0x392>
 cf4:	5d ce       	rjmp	.-838    	; 0x9b0 <vfprintf+0x4c>
 cf6:	b7 01       	movw	r22, r14
 cf8:	80 e2       	ldi	r24, 0x20	; 32
 cfa:	90 e0       	ldi	r25, 0x00	; 0
 cfc:	37 d0       	rcall	.+110    	; 0xd6c <fputc>
 cfe:	3a 94       	dec	r3
 d00:	f7 cf       	rjmp	.-18     	; 0xcf0 <vfprintf+0x38c>
 d02:	f7 01       	movw	r30, r14
 d04:	86 81       	ldd	r24, Z+6	; 0x06
 d06:	97 81       	ldd	r25, Z+7	; 0x07
 d08:	02 c0       	rjmp	.+4      	; 0xd0e <vfprintf+0x3aa>
 d0a:	8f ef       	ldi	r24, 0xFF	; 255
 d0c:	9f ef       	ldi	r25, 0xFF	; 255
 d0e:	2c 96       	adiw	r28, 0x0c	; 12
 d10:	0f b6       	in	r0, 0x3f	; 63
 d12:	f8 94       	cli
 d14:	de bf       	out	0x3e, r29	; 62
 d16:	0f be       	out	0x3f, r0	; 63
 d18:	cd bf       	out	0x3d, r28	; 61
 d1a:	df 91       	pop	r29
 d1c:	cf 91       	pop	r28
 d1e:	1f 91       	pop	r17
 d20:	0f 91       	pop	r16
 d22:	ff 90       	pop	r15
 d24:	ef 90       	pop	r14
 d26:	df 90       	pop	r13
 d28:	cf 90       	pop	r12
 d2a:	bf 90       	pop	r11
 d2c:	af 90       	pop	r10
 d2e:	9f 90       	pop	r9
 d30:	8f 90       	pop	r8
 d32:	7f 90       	pop	r7
 d34:	6f 90       	pop	r6
 d36:	5f 90       	pop	r5
 d38:	4f 90       	pop	r4
 d3a:	3f 90       	pop	r3
 d3c:	2f 90       	pop	r2
 d3e:	08 95       	ret

00000d40 <strnlen_P>:
 d40:	fc 01       	movw	r30, r24
 d42:	05 90       	lpm	r0, Z+
 d44:	61 50       	subi	r22, 0x01	; 1
 d46:	70 40       	sbci	r23, 0x00	; 0
 d48:	01 10       	cpse	r0, r1
 d4a:	d8 f7       	brcc	.-10     	; 0xd42 <strnlen_P+0x2>
 d4c:	80 95       	com	r24
 d4e:	90 95       	com	r25
 d50:	8e 0f       	add	r24, r30
 d52:	9f 1f       	adc	r25, r31
 d54:	08 95       	ret

00000d56 <strnlen>:
 d56:	fc 01       	movw	r30, r24
 d58:	61 50       	subi	r22, 0x01	; 1
 d5a:	70 40       	sbci	r23, 0x00	; 0
 d5c:	01 90       	ld	r0, Z+
 d5e:	01 10       	cpse	r0, r1
 d60:	d8 f7       	brcc	.-10     	; 0xd58 <strnlen+0x2>
 d62:	80 95       	com	r24
 d64:	90 95       	com	r25
 d66:	8e 0f       	add	r24, r30
 d68:	9f 1f       	adc	r25, r31
 d6a:	08 95       	ret

00000d6c <fputc>:
 d6c:	0f 93       	push	r16
 d6e:	1f 93       	push	r17
 d70:	cf 93       	push	r28
 d72:	df 93       	push	r29
 d74:	18 2f       	mov	r17, r24
 d76:	09 2f       	mov	r16, r25
 d78:	eb 01       	movw	r28, r22
 d7a:	8b 81       	ldd	r24, Y+3	; 0x03
 d7c:	81 fd       	sbrc	r24, 1
 d7e:	03 c0       	rjmp	.+6      	; 0xd86 <fputc+0x1a>
 d80:	8f ef       	ldi	r24, 0xFF	; 255
 d82:	9f ef       	ldi	r25, 0xFF	; 255
 d84:	20 c0       	rjmp	.+64     	; 0xdc6 <fputc+0x5a>
 d86:	82 ff       	sbrs	r24, 2
 d88:	10 c0       	rjmp	.+32     	; 0xdaa <fputc+0x3e>
 d8a:	4e 81       	ldd	r20, Y+6	; 0x06
 d8c:	5f 81       	ldd	r21, Y+7	; 0x07
 d8e:	2c 81       	ldd	r18, Y+4	; 0x04
 d90:	3d 81       	ldd	r19, Y+5	; 0x05
 d92:	42 17       	cp	r20, r18
 d94:	53 07       	cpc	r21, r19
 d96:	7c f4       	brge	.+30     	; 0xdb6 <fputc+0x4a>
 d98:	e8 81       	ld	r30, Y
 d9a:	f9 81       	ldd	r31, Y+1	; 0x01
 d9c:	9f 01       	movw	r18, r30
 d9e:	2f 5f       	subi	r18, 0xFF	; 255
 da0:	3f 4f       	sbci	r19, 0xFF	; 255
 da2:	39 83       	std	Y+1, r19	; 0x01
 da4:	28 83       	st	Y, r18
 da6:	10 83       	st	Z, r17
 da8:	06 c0       	rjmp	.+12     	; 0xdb6 <fputc+0x4a>
 daa:	e8 85       	ldd	r30, Y+8	; 0x08
 dac:	f9 85       	ldd	r31, Y+9	; 0x09
 dae:	81 2f       	mov	r24, r17
 db0:	19 95       	eicall
 db2:	89 2b       	or	r24, r25
 db4:	29 f7       	brne	.-54     	; 0xd80 <fputc+0x14>
 db6:	2e 81       	ldd	r18, Y+6	; 0x06
 db8:	3f 81       	ldd	r19, Y+7	; 0x07
 dba:	2f 5f       	subi	r18, 0xFF	; 255
 dbc:	3f 4f       	sbci	r19, 0xFF	; 255
 dbe:	3f 83       	std	Y+7, r19	; 0x07
 dc0:	2e 83       	std	Y+6, r18	; 0x06
 dc2:	81 2f       	mov	r24, r17
 dc4:	90 2f       	mov	r25, r16
 dc6:	df 91       	pop	r29
 dc8:	cf 91       	pop	r28
 dca:	1f 91       	pop	r17
 dcc:	0f 91       	pop	r16
 dce:	08 95       	ret

00000dd0 <__ultoa_invert>:
 dd0:	fa 01       	movw	r30, r20
 dd2:	aa 27       	eor	r26, r26
 dd4:	28 30       	cpi	r18, 0x08	; 8
 dd6:	51 f1       	breq	.+84     	; 0xe2c <__ultoa_invert+0x5c>
 dd8:	20 31       	cpi	r18, 0x10	; 16
 dda:	81 f1       	breq	.+96     	; 0xe3c <__ultoa_invert+0x6c>
 ddc:	e8 94       	clt
 dde:	6f 93       	push	r22
 de0:	6e 7f       	andi	r22, 0xFE	; 254
 de2:	6e 5f       	subi	r22, 0xFE	; 254
 de4:	7f 4f       	sbci	r23, 0xFF	; 255
 de6:	8f 4f       	sbci	r24, 0xFF	; 255
 de8:	9f 4f       	sbci	r25, 0xFF	; 255
 dea:	af 4f       	sbci	r26, 0xFF	; 255
 dec:	b1 e0       	ldi	r27, 0x01	; 1
 dee:	3e d0       	rcall	.+124    	; 0xe6c <__ultoa_invert+0x9c>
 df0:	b4 e0       	ldi	r27, 0x04	; 4
 df2:	3c d0       	rcall	.+120    	; 0xe6c <__ultoa_invert+0x9c>
 df4:	67 0f       	add	r22, r23
 df6:	78 1f       	adc	r23, r24
 df8:	89 1f       	adc	r24, r25
 dfa:	9a 1f       	adc	r25, r26
 dfc:	a1 1d       	adc	r26, r1
 dfe:	68 0f       	add	r22, r24
 e00:	79 1f       	adc	r23, r25
 e02:	8a 1f       	adc	r24, r26
 e04:	91 1d       	adc	r25, r1
 e06:	a1 1d       	adc	r26, r1
 e08:	6a 0f       	add	r22, r26
 e0a:	71 1d       	adc	r23, r1
 e0c:	81 1d       	adc	r24, r1
 e0e:	91 1d       	adc	r25, r1
 e10:	a1 1d       	adc	r26, r1
 e12:	20 d0       	rcall	.+64     	; 0xe54 <__ultoa_invert+0x84>
 e14:	09 f4       	brne	.+2      	; 0xe18 <__ultoa_invert+0x48>
 e16:	68 94       	set
 e18:	3f 91       	pop	r19
 e1a:	2a e0       	ldi	r18, 0x0A	; 10
 e1c:	26 9f       	mul	r18, r22
 e1e:	11 24       	eor	r1, r1
 e20:	30 19       	sub	r19, r0
 e22:	30 5d       	subi	r19, 0xD0	; 208
 e24:	31 93       	st	Z+, r19
 e26:	de f6       	brtc	.-74     	; 0xdde <__ultoa_invert+0xe>
 e28:	cf 01       	movw	r24, r30
 e2a:	08 95       	ret
 e2c:	46 2f       	mov	r20, r22
 e2e:	47 70       	andi	r20, 0x07	; 7
 e30:	40 5d       	subi	r20, 0xD0	; 208
 e32:	41 93       	st	Z+, r20
 e34:	b3 e0       	ldi	r27, 0x03	; 3
 e36:	0f d0       	rcall	.+30     	; 0xe56 <__ultoa_invert+0x86>
 e38:	c9 f7       	brne	.-14     	; 0xe2c <__ultoa_invert+0x5c>
 e3a:	f6 cf       	rjmp	.-20     	; 0xe28 <__ultoa_invert+0x58>
 e3c:	46 2f       	mov	r20, r22
 e3e:	4f 70       	andi	r20, 0x0F	; 15
 e40:	40 5d       	subi	r20, 0xD0	; 208
 e42:	4a 33       	cpi	r20, 0x3A	; 58
 e44:	18 f0       	brcs	.+6      	; 0xe4c <__ultoa_invert+0x7c>
 e46:	49 5d       	subi	r20, 0xD9	; 217
 e48:	31 fd       	sbrc	r19, 1
 e4a:	40 52       	subi	r20, 0x20	; 32
 e4c:	41 93       	st	Z+, r20
 e4e:	02 d0       	rcall	.+4      	; 0xe54 <__ultoa_invert+0x84>
 e50:	a9 f7       	brne	.-22     	; 0xe3c <__ultoa_invert+0x6c>
 e52:	ea cf       	rjmp	.-44     	; 0xe28 <__ultoa_invert+0x58>
 e54:	b4 e0       	ldi	r27, 0x04	; 4
 e56:	a6 95       	lsr	r26
 e58:	97 95       	ror	r25
 e5a:	87 95       	ror	r24
 e5c:	77 95       	ror	r23
 e5e:	67 95       	ror	r22
 e60:	ba 95       	dec	r27
 e62:	c9 f7       	brne	.-14     	; 0xe56 <__ultoa_invert+0x86>
 e64:	00 97       	sbiw	r24, 0x00	; 0
 e66:	61 05       	cpc	r22, r1
 e68:	71 05       	cpc	r23, r1
 e6a:	08 95       	ret
 e6c:	9b 01       	movw	r18, r22
 e6e:	ac 01       	movw	r20, r24
 e70:	0a 2e       	mov	r0, r26
 e72:	06 94       	lsr	r0
 e74:	57 95       	ror	r21
 e76:	47 95       	ror	r20
 e78:	37 95       	ror	r19
 e7a:	27 95       	ror	r18
 e7c:	ba 95       	dec	r27
 e7e:	c9 f7       	brne	.-14     	; 0xe72 <__ultoa_invert+0xa2>
 e80:	62 0f       	add	r22, r18
 e82:	73 1f       	adc	r23, r19
 e84:	84 1f       	adc	r24, r20
 e86:	95 1f       	adc	r25, r21
 e88:	a0 1d       	adc	r26, r0
 e8a:	08 95       	ret

00000e8c <_exit>:
 e8c:	f8 94       	cli

00000e8e <__stop_program>:
 e8e:	ff cf       	rjmp	.-2      	; 0xe8e <__stop_program>
