v 20070818 1
C 40000 40000 0 0 0 title-B.sym
C 48500 48300 1 0 0 $partname
{
T 49300 48400 5 10 1 1 0 0 1
refdes=$test_refdes
}
C 47800 49300 1 0 0 resistor-1.sym
{
T 48100 49700 5 10 0 0 0 0 1
device=RESISTOR
T 48000 49600 5 10 1 1 0 0 1
refdes=R2
T 48100 49100 5 10 1 1 0 0 1
value=10k
}
C 51400 47400 1 0 0 vdc-1.sym
{
T 52100 48050 5 10 1 1 0 0 1
refdes=V2
T 52100 48250 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 52100 48450 5 10 0 0 0 0 1
footprint=none
T 52100 47850 5 10 1 1 0 0 1
value=DC 5V
}
C 45700 47300 1 0 0 vdc-1.sym
{
T 46400 47950 5 10 1 1 0 0 1
refdes=V1
T 46400 48150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 46400 48350 5 10 0 0 0 0 1
footprint=none
T 46400 47750 5 10 1 1 0 0 1
value=DC 1V
}
C 46400 48400 1 0 0 resistor-1.sym
{
T 46700 48800 5 10 0 0 0 0 1
device=RESISTOR
T 46600 48700 5 10 1 1 0 0 1
refdes=R1
T 46700 48200 5 10 1 1 0 0 1
value=10k
}
N 46400 48500 46000 48500 4
N 47300 48500 48500 48500 4
{
T 47500 48600 5 10 1 1 0 0 1
netname=in
}
C 47900 47400 1 90 0 resistor-1.sym
{
T 47500 47700 5 10 0 0 90 0 1
device=RESISTOR
T 48000 47900 5 10 1 1 0 0 1
refdes=R3
T 48000 47700 5 10 1 1 0 0 1
value=10k
}
C 50600 47400 1 90 0 resistor-1.sym
{
T 50200 47700 5 10 0 0 90 0 1
device=RESISTOR
T 50700 47900 5 10 1 1 0 0 1
refdes=R4
T 50700 47700 5 10 1 1 0 0 1
value=10k
}
N 51700 48600 51700 49900 4
N 51700 49900 49000 49900 4
N 49000 49900 49000 49100 4
N 47800 48300 47800 49400 4
N 48700 49400 49900 49400 4
N 49900 49400 49900 48700 4
N 49500 48700 50500 48700 4
{
T 50300 48800 5 10 1 1 0 0 1
netname=out
}
N 50500 48700 50500 48300 4
N 49000 47300 49000 48300 4
N 50500 47400 50500 47300 4
N 51700 47400 51700 47300 4
N 47800 47400 47800 47300 4
N 46000 47300 51700 47300 4
C 48600 47000 1 0 0 gnd-1.sym
N 48500 48900 47800 48900 4
