Samer Al-Kiswany , Abdullah Gharaibeh , Elizeu Santos-Neto , George Yuan , Matei Ripeanu, StoreGPU: exploiting graphics processing units to accelerate distributed storage systems, Proceedings of the 17th international symposium on High performance distributed computing, June 23-27, 2008, Boston, MA, USA[doi>10.1145/1383422.1383443]
AMD. 2012. AMD Graphics Core Next GCN Architecture White Paper. Sunnyvale, CA.
A. Bakhoda, G. L. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS).
Nicolas Brunie , Sylvain Collange , Gregory Diamos, Simultaneous branch and warp interweaving for sustained GPU performance, Proceedings of the 39th Annual International Symposium on Computer Architecture, June 09-13, 2012, Portland, Oregon
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
S. Collange. 2011. Identifying Scalar Behavior in CUDA Kernels. Technical Report hal-00555134. Université de Lyon, January 2011. https://hal.archives-ouvertes.fr/hal-00555134/file/collange_scalarizing_compiler_rr.pdf.
Bruno Coutinho , Diogo Sampaio , Fernando Magno Quintao Pereira , Wagner Meira Jr., Divergence Analysis and Optimizations, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.320-329, October 10-14, 2011[doi>10.1109/PACT.2011.63]
Jeffrey R. Diamond , Donald S. Fussell , Stephen W. Keckler, Arbitrary Modulus Indexing, Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, December 13-17, 2014, Cambridge, United Kingdom[doi>10.1109/MICRO.2014.13]
Gregory Frederick Diamos , Andrew Robert Kerr , Sudhakar Yalamanchili , Nathan Clark, Ocelot: a dynamic optimization framework for bulk-synchronous applications in heterogeneous systems, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854318]
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.407-420, December 01-05, 2007[doi>10.1109/MICRO.2007.12]
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic warp formation: Efficient MIMD control flow on SIMD graphics hardware, ACM Transactions on Architecture and Code Optimization (TACO), v.6 n.2, p.1-37, June 2009[doi>10.1145/1543753.1543756]
Mark Gebhart , Stephen W. Keckler , Brucek Khailany , Ronny Krashinsky , William J. Dally, Unifying Primary Cache, Scratch, and Register File Memories in a Throughput Processor, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture, p.96-106, December 01-05, 2012, Vancouver, B.C., CANADA[doi>10.1109/MICRO.2012.18]
Sungpack Hong , Sang Kyun Kim , Tayo Oguntebi , Kunle Olukotun, Accelerating CUDA graph algorithms at maximum warp, ACM SIGPLAN Notices, v.46 n.8, August 2011[doi>10.1145/2038037.1941590]
Nuwan Jayasena , Mattan Erez , Jung Ho Ahn , William J. Dally, Stream Register Files with Indexed Access, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.60, February 14-18, 2004[doi>10.1109/HPCA.2004.10007]
Stephen W. Keckler , William J. Dally , Brucek Khailany , Michael Garland , David Glasco, GPUs and the Future of Parallel Computing, IEEE Micro, v.31 n.5, p.7-17, September 2011[doi>10.1109/MM.2011.89]
Ji Kim , Christopher Torng , Shreesha Srinath , Derek Lockhart , Christopher Batten, Microarchitectural mechanisms to exploit value structure in SIMT architectures, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485934]
R. M. Krashinsky. 2011. Temporal SIMT Execution Optimization. (Aug. 2011). Patent No. US 2013/0042090 A1. Filed August 12, 2011, Issued February 14, 2013.
Yunsup Lee , Rimas Avizienis , Alex Bishara , Richard Xia , Derek Lockhart , Christopher Batten , Krste Asanović, Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000080]
Krste Asanovic , Stephen W. Keckler , Yunsup Lee , Ronny Krashinsky , Vinod Grover, Convergence and scalarization for data-parallel architectures, Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO), p.1-11, February 23-27, 2013[doi>10.1109/CGO.2013.6494995]
Erik Lindholm , John Nickolls , Stuart Oberman , John Montrym, NVIDIA Tesla: A Unified Graphics and Computing Architecture, IEEE Micro, v.28 n.2, p.39-55, March 2008[doi>10.1109/MM.2008.31]
J. E. Lindholm, M. Y. Siu, S. S. Moy, S. Liu, and J. R. Nickolls. 2008b. Simulating Multiported Memories using Lower Port Count Memories. Patent No. US 7339592 B2, Filed July 2004, Issued March 2008.
A. Lumsdaine and D. Gregor. 2004. Boost Graph Library: Sequential Vertex Coloring. http://www.boost.org/doc/libs/1_57_0/libs/graph/doc/sequential_vertex_coloring.html.
Steven S. Muchnick, Advanced compiler design and implementation, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998
Veynu Narasiman , Michael Shebanow , Chang Joo Lee , Rustam Miftakhutdinov , Onur Mutlu , Yale N. Patt, Improving GPU performance via large warps and two-level warp scheduling, Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture, December 03-07, 2011, Porto Alegre, Brazil[doi>10.1145/2155620.2155656]
NVIDIA. 2011. NVidia GPU Computing SDK 3.1.
J. E. Smith , Greg Faanes , Rabin Sugumar, Vector instruction set support for conditional operations, Proceedings of the 27th annual international symposium on Computer architecture, p.260-269, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339693]
Aniruddha S. Vaidya , Anahita Shayesteh , Dong Hyuk Woo , Roy Saharoy , Mani Azimi, SIMD divergence optimization through intra-warp compaction, Proceedings of the 40th Annual International Symposium on Computer Architecture, June 23-27, 2013, Tel-Aviv, Israel[doi>10.1145/2485922.2485954]
Biao Wang , Mauricio Alvarez-Mesa , Chi Ching Chi , Ben Juurlink, An optimized parallel IDCT on graphics processing units, Proceedings of the 18th international conference on Parallel processing workshops, August 27-31, 2012, Rhodes Island, Greece[doi>10.1007/978-3-642-36949-0_18]
B. Wang, M. Alvarez-Mesa, C. C. Chi, and B. Juurlink. 2015. Parallel H.264/AVC motion compensation for GPUs using OpenCL. IEEE Transactions on Circuits and Systems for Video Technology, 25, 3, 525--531.
H. Wong, M.-M. Papadopoulou, M. Sadooghi-Alvandi, and A. Moshovos. 2010. Demystifying GPU microarchitecture through microbenchmarking. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems Software (ISPASS).
Ping Xiang , Yi Yang , Mike Mantor , Norm Rubin , Lisa R. Hsu , Huiyang Zhou, Exploiting uniform vector instructions for GPGPU performance, energy efficiency, and opportunistic reliability enhancement, Proceedings of the 27th international ACM conference on International conference on supercomputing, June 10-14, 2013, Eugene, Oregon, USA[doi>10.1145/2464996.2465022]
P. Xiang, Y. Yang, and H. Zhou. 2014. Warp-level divergence in GPUs: Characterization, impact, and mitigation. In Proceedings of the 20th International Symposium on High Performance Computer Architecture (HPCA).
G. Ziegler. 2011. Analysis-Driven Optimization. Retrieved August 17, 2015 from http://www.nvidia.de/content/PDF/isc-2011/Ziegler.pdf.
