
stm32world_bitband.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002348  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080024d8  080024d8  000034d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800255c  0800255c  00004068  2**0
                  CONTENTS
  4 .ARM          00000008  0800255c  0800255c  0000355c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002564  08002564  00004068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002564  08002564  00003564  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002568  08002568  00003568  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  0800256c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00004068  2**0
                  CONTENTS
 10 .bss          000001bc  20000068  20000068  00004068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000224  20000224  00004068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00004068  2**0
                  CONTENTS, READONLY
 13 .debug_info   000091a8  00000000  00000000  00004098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000172b  00000000  00000000  0000d240  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 00003ab1  00000000  00000000  0000e96b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000006c0  00000000  00000000  00012420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000050e  00000000  00000000  00012ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0001efee  00000000  00000000  00012fee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000a72e  00000000  00000000  00031fdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000b98e9  00000000  00000000  0003c70a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  000f5ff3  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000017fc  00000000  00000000  000f6038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000058  00000000  00000000  000f7834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080024c0 	.word	0x080024c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080024c0 	.word	0x080024c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000560:	b530      	push	{r4, r5, lr}
 8000562:	b08b      	sub	sp, #44	@ 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000564:	2400      	movs	r4, #0
 8000566:	9405      	str	r4, [sp, #20]
 8000568:	9406      	str	r4, [sp, #24]
 800056a:	9407      	str	r4, [sp, #28]
 800056c:	9408      	str	r4, [sp, #32]
 800056e:	9409      	str	r4, [sp, #36]	@ 0x24
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000570:	9401      	str	r4, [sp, #4]
 8000572:	4b1e      	ldr	r3, [pc, #120]	@ (80005ec <MX_GPIO_Init+0x8c>)
 8000574:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000576:	f042 0204 	orr.w	r2, r2, #4
 800057a:	631a      	str	r2, [r3, #48]	@ 0x30
 800057c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800057e:	f002 0204 	and.w	r2, r2, #4
 8000582:	9201      	str	r2, [sp, #4]
 8000584:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000586:	9402      	str	r4, [sp, #8]
 8000588:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800058a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800058e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000592:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000596:	9202      	str	r2, [sp, #8]
 8000598:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800059a:	9403      	str	r4, [sp, #12]
 800059c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800059e:	f042 0201 	orr.w	r2, r2, #1
 80005a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80005a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005a6:	f002 0201 	and.w	r2, r2, #1
 80005aa:	9203      	str	r2, [sp, #12]
 80005ac:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ae:	9404      	str	r4, [sp, #16]
 80005b0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80005b2:	f042 0202 	orr.w	r2, r2, #2
 80005b6:	631a      	str	r2, [r3, #48]	@ 0x30
 80005b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ba:	f003 0302 	and.w	r3, r3, #2
 80005be:	9304      	str	r3, [sp, #16]
 80005c0:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 80005c2:	4d0b      	ldr	r5, [pc, #44]	@ (80005f0 <MX_GPIO_Init+0x90>)
 80005c4:	2201      	movs	r2, #1
 80005c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ca:	4628      	mov	r0, r5
 80005cc:	f000 fb78 	bl	8000cc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80005d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005d4:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80005d6:	2311      	movs	r3, #17
 80005d8:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005da:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005dc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80005de:	a905      	add	r1, sp, #20
 80005e0:	4628      	mov	r0, r5
 80005e2:	f000 fa77 	bl	8000ad4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80005e6:	b00b      	add	sp, #44	@ 0x2c
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	bf00      	nop
 80005ec:	40023800 	.word	0x40023800
 80005f0:	40020800 	.word	0x40020800

080005f4 <_write>:
    if (fd == 1 || fd == 2) {
 80005f4:	3801      	subs	r0, #1
 80005f6:	2801      	cmp	r0, #1
 80005f8:	d80a      	bhi.n	8000610 <_write+0x1c>
int _write(int fd, char *ptr, int len) {
 80005fa:	b510      	push	{r4, lr}
 80005fc:	4614      	mov	r4, r2
        hstatus = HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 80005fe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000602:	b292      	uxth	r2, r2
 8000604:	4805      	ldr	r0, [pc, #20]	@ (800061c <_write+0x28>)
 8000606:	f000 ffc4 	bl	8001592 <HAL_UART_Transmit>
        if (hstatus == HAL_OK)
 800060a:	b920      	cbnz	r0, 8000616 <_write+0x22>
            return len;
 800060c:	4620      	mov	r0, r4
}
 800060e:	bd10      	pop	{r4, pc}
    return -1;
 8000610:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
}
 8000614:	4770      	bx	lr
            return -1;
 8000616:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800061a:	e7f8      	b.n	800060e <_write+0x1a>
 800061c:	20000088 	.word	0x20000088

08000620 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000620:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8000622:	e7fe      	b.n	8000622 <Error_Handler+0x2>

08000624 <MX_USART1_UART_Init>:
{
 8000624:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000626:	480a      	ldr	r0, [pc, #40]	@ (8000650 <MX_USART1_UART_Init+0x2c>)
 8000628:	4b0a      	ldr	r3, [pc, #40]	@ (8000654 <MX_USART1_UART_Init+0x30>)
 800062a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 921600;
 800062c:	f44f 2361 	mov.w	r3, #921600	@ 0xe1000
 8000630:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000632:	2300      	movs	r3, #0
 8000634:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000636:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000638:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800063a:	220c      	movs	r2, #12
 800063c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800063e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000640:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000642:	f000 ff76 	bl	8001532 <HAL_UART_Init>
 8000646:	b900      	cbnz	r0, 800064a <MX_USART1_UART_Init+0x26>
}
 8000648:	bd08      	pop	{r3, pc}
    Error_Handler();
 800064a:	f7ff ffe9 	bl	8000620 <Error_Handler>
 800064e:	bf00      	nop
 8000650:	20000088 	.word	0x20000088
 8000654:	40011000 	.word	0x40011000

08000658 <SystemClock_Config>:
{
 8000658:	b500      	push	{lr}
 800065a:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065c:	2230      	movs	r2, #48	@ 0x30
 800065e:	2100      	movs	r1, #0
 8000660:	a808      	add	r0, sp, #32
 8000662:	f001 f914 	bl	800188e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000666:	2300      	movs	r3, #0
 8000668:	9303      	str	r3, [sp, #12]
 800066a:	9304      	str	r3, [sp, #16]
 800066c:	9305      	str	r3, [sp, #20]
 800066e:	9306      	str	r3, [sp, #24]
 8000670:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000672:	9301      	str	r3, [sp, #4]
 8000674:	4a20      	ldr	r2, [pc, #128]	@ (80006f8 <SystemClock_Config+0xa0>)
 8000676:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8000678:	f041 5180 	orr.w	r1, r1, #268435456	@ 0x10000000
 800067c:	6411      	str	r1, [r2, #64]	@ 0x40
 800067e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000680:	f002 5280 	and.w	r2, r2, #268435456	@ 0x10000000
 8000684:	9201      	str	r2, [sp, #4]
 8000686:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	4b1c      	ldr	r3, [pc, #112]	@ (80006fc <SystemClock_Config+0xa4>)
 800068c:	681a      	ldr	r2, [r3, #0]
 800068e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800069a:	9302      	str	r3, [sp, #8]
 800069c:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800069e:	2301      	movs	r3, #1
 80006a0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006a2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006a6:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a8:	2302      	movs	r3, #2
 80006aa:	930e      	str	r3, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006ac:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80006b0:	920f      	str	r2, [sp, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b2:	2208      	movs	r2, #8
 80006b4:	9210      	str	r2, [sp, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006b6:	22a8      	movs	r2, #168	@ 0xa8
 80006b8:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ba:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006bc:	2304      	movs	r3, #4
 80006be:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c0:	a808      	add	r0, sp, #32
 80006c2:	f000 fb03 	bl	8000ccc <HAL_RCC_OscConfig>
 80006c6:	b998      	cbnz	r0, 80006f0 <SystemClock_Config+0x98>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c8:	230f      	movs	r3, #15
 80006ca:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006cc:	2302      	movs	r3, #2
 80006ce:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006d4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006d8:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006da:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006de:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006e0:	2105      	movs	r1, #5
 80006e2:	a803      	add	r0, sp, #12
 80006e4:	f000 fd56 	bl	8001194 <HAL_RCC_ClockConfig>
 80006e8:	b920      	cbnz	r0, 80006f4 <SystemClock_Config+0x9c>
}
 80006ea:	b015      	add	sp, #84	@ 0x54
 80006ec:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80006f0:	f7ff ff96 	bl	8000620 <Error_Handler>
    Error_Handler();
 80006f4:	f7ff ff94 	bl	8000620 <Error_Handler>
 80006f8:	40023800 	.word	0x40023800
 80006fc:	40007000 	.word	0x40007000

08000700 <main>:
{
 8000700:	b530      	push	{r4, r5, lr}
 8000702:	b083      	sub	sp, #12
  HAL_Init();
 8000704:	f000 f950 	bl	80009a8 <HAL_Init>
  SystemClock_Config();
 8000708:	f7ff ffa6 	bl	8000658 <SystemClock_Config>
  MX_GPIO_Init();
 800070c:	f7ff ff28 	bl	8000560 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000710:	f7ff ff88 	bl	8000624 <MX_USART1_UART_Init>
  uint32_t now = 0, next_tick = 1000;
 8000714:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
    uint8_t v_counter = 0;
 8000718:	2500      	movs	r5, #0
 800071a:	e001      	b.n	8000720 <main+0x20>
            next_tick = now + 1000;
 800071c:	f504 727a 	add.w	r2, r4, #1000	@ 0x3e8
        now = uwTick;
 8000720:	4b1d      	ldr	r3, [pc, #116]	@ (8000798 <main+0x98>)
 8000722:	681c      	ldr	r4, [r3, #0]
        if (now >= next_tick) {
 8000724:	42a2      	cmp	r2, r4
 8000726:	d8fb      	bhi.n	8000720 <main+0x20>
            *((uint8_t *)m_BITBAND_SRAM(&v, 7)) = (v_values[v_counter] & 0b10000000) >> 7;
 8000728:	4b1c      	ldr	r3, [pc, #112]	@ (800079c <main+0x9c>)
 800072a:	5d5b      	ldrb	r3, [r3, r5]
 800072c:	481c      	ldr	r0, [pc, #112]	@ (80007a0 <main+0xa0>)
 800072e:	f100 4261 	add.w	r2, r0, #3774873600	@ 0xe1000000
 8000732:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 8000736:	0152      	lsls	r2, r2, #5
 8000738:	09d9      	lsrs	r1, r3, #7
 800073a:	7711      	strb	r1, [r2, #28]
            *((uint8_t *)m_BITBAND_SRAM(&v, 6)) = (v_values[v_counter] & 0b01000000) >> 6;
 800073c:	f3c3 1180 	ubfx	r1, r3, #6, #1
 8000740:	7611      	strb	r1, [r2, #24]
            *((uint8_t *)m_BITBAND_SRAM(&v, 5)) = (v_values[v_counter] & 0b00100000) >> 5;
 8000742:	f3c3 1140 	ubfx	r1, r3, #5, #1
 8000746:	7511      	strb	r1, [r2, #20]
            *((uint8_t *)m_BITBAND_SRAM(&v, 4)) = (v_values[v_counter] & 0b00010000) >> 4;
 8000748:	f3c3 1100 	ubfx	r1, r3, #4, #1
 800074c:	7411      	strb	r1, [r2, #16]
            *((uint8_t *)m_BITBAND_SRAM(&v, 3)) = (v_values[v_counter] & 0b00001000) >> 3;
 800074e:	f3c3 01c0 	ubfx	r1, r3, #3, #1
 8000752:	7311      	strb	r1, [r2, #12]
            *((uint8_t *)m_BITBAND_SRAM(&v, 2)) = (v_values[v_counter] & 0b00000100) >> 2;
 8000754:	f3c3 0180 	ubfx	r1, r3, #2, #1
 8000758:	7211      	strb	r1, [r2, #8]
            *((uint8_t *)m_BITBAND_SRAM(&v, 1)) = (v_values[v_counter] & 0b00000010) >> 1;
 800075a:	f3c3 0140 	ubfx	r1, r3, #1, #1
 800075e:	7111      	strb	r1, [r2, #4]
            *((uint8_t *)m_BITBAND_SRAM(&v, 0)) = (v_values[v_counter] & 0b00000001);
 8000760:	f003 0101 	and.w	r1, r3, #1
 8000764:	7011      	strb	r1, [r2, #0]
            printf("Tick %lu count = %d bits = 0x%02x v = 0x%02x\n", now / 1000, v_counter, v_values[v_counter], v);
 8000766:	490f      	ldr	r1, [pc, #60]	@ (80007a4 <main+0xa4>)
 8000768:	fba1 2104 	umull	r2, r1, r1, r4
 800076c:	7802      	ldrb	r2, [r0, #0]
 800076e:	9200      	str	r2, [sp, #0]
 8000770:	462a      	mov	r2, r5
 8000772:	0989      	lsrs	r1, r1, #6
 8000774:	480c      	ldr	r0, [pc, #48]	@ (80007a8 <main+0xa8>)
 8000776:	f001 f835 	bl	80017e4 <iprintf>
            *led_pin = !*led_pin;
 800077a:	4a0c      	ldr	r2, [pc, #48]	@ (80007ac <main+0xac>)
 800077c:	f892 30b4 	ldrb.w	r3, [r2, #180]	@ 0xb4
 8000780:	fab3 f383 	clz	r3, r3
 8000784:	095b      	lsrs	r3, r3, #5
 8000786:	f882 30b4 	strb.w	r3, [r2, #180]	@ 0xb4
            ++v_counter;
 800078a:	3501      	adds	r5, #1
 800078c:	b2ed      	uxtb	r5, r5
            if (v_counter >= sizeof(v_values) / sizeof(v_values[0])) v_counter = 0;
 800078e:	2d07      	cmp	r5, #7
 8000790:	d9c4      	bls.n	800071c <main+0x1c>
 8000792:	2500      	movs	r5, #0
 8000794:	e7c2      	b.n	800071c <main+0x1c>
 8000796:	bf00      	nop
 8000798:	200000d4 	.word	0x200000d4
 800079c:	08002508 	.word	0x08002508
 80007a0:	20000084 	.word	0x20000084
 80007a4:	10624dd3 	.word	0x10624dd3
 80007a8:	080024d8 	.word	0x080024d8
 80007ac:	42410200 	.word	0x42410200

080007b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007b0:	b082      	sub	sp, #8

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007b2:	2100      	movs	r1, #0
 80007b4:	9100      	str	r1, [sp, #0]
 80007b6:	4b0b      	ldr	r3, [pc, #44]	@ (80007e4 <HAL_MspInit+0x34>)
 80007b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007ba:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80007be:	645a      	str	r2, [r3, #68]	@ 0x44
 80007c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80007c2:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80007c6:	9200      	str	r2, [sp, #0]
 80007c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	9101      	str	r1, [sp, #4]
 80007cc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80007ce:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80007d2:	641a      	str	r2, [r3, #64]	@ 0x40
 80007d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007da:	9301      	str	r3, [sp, #4]
 80007dc:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007de:	b002      	add	sp, #8
 80007e0:	4770      	bx	lr
 80007e2:	bf00      	nop
 80007e4:	40023800 	.word	0x40023800

080007e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007e8:	b500      	push	{lr}
 80007ea:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ec:	2300      	movs	r3, #0
 80007ee:	9303      	str	r3, [sp, #12]
 80007f0:	9304      	str	r3, [sp, #16]
 80007f2:	9305      	str	r3, [sp, #20]
 80007f4:	9306      	str	r3, [sp, #24]
 80007f6:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 80007f8:	6802      	ldr	r2, [r0, #0]
 80007fa:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80007fe:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 8000802:	429a      	cmp	r2, r3
 8000804:	d002      	beq.n	800080c <HAL_UART_MspInit+0x24>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000806:	b009      	add	sp, #36	@ 0x24
 8000808:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 800080c:	2100      	movs	r1, #0
 800080e:	9101      	str	r1, [sp, #4]
 8000810:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 8000814:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8000816:	f042 0210 	orr.w	r2, r2, #16
 800081a:	645a      	str	r2, [r3, #68]	@ 0x44
 800081c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800081e:	f002 0210 	and.w	r2, r2, #16
 8000822:	9201      	str	r2, [sp, #4]
 8000824:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000826:	9102      	str	r1, [sp, #8]
 8000828:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800082a:	f042 0201 	orr.w	r2, r2, #1
 800082e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	9302      	str	r3, [sp, #8]
 8000838:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800083a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800083e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000840:	2302      	movs	r3, #2
 8000842:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000844:	2303      	movs	r3, #3
 8000846:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000848:	2307      	movs	r3, #7
 800084a:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800084c:	a903      	add	r1, sp, #12
 800084e:	4802      	ldr	r0, [pc, #8]	@ (8000858 <HAL_UART_MspInit+0x70>)
 8000850:	f000 f940 	bl	8000ad4 <HAL_GPIO_Init>
}
 8000854:	e7d7      	b.n	8000806 <HAL_UART_MspInit+0x1e>
 8000856:	bf00      	nop
 8000858:	40020000 	.word	0x40020000

0800085c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800085c:	e7fe      	b.n	800085c <NMI_Handler>

0800085e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085e:	e7fe      	b.n	800085e <HardFault_Handler>

08000860 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000860:	e7fe      	b.n	8000860 <MemManage_Handler>

08000862 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000862:	e7fe      	b.n	8000862 <BusFault_Handler>

08000864 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000864:	e7fe      	b.n	8000864 <UsageFault_Handler>

08000866 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000866:	4770      	bx	lr

08000868 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000868:	4770      	bx	lr

0800086a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800086a:	4770      	bx	lr

0800086c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800086c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800086e:	f000 f8b5 	bl	80009dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000872:	bd08      	pop	{r3, pc}

08000874 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	460c      	mov	r4, r1
 8000878:	4616      	mov	r6, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800087a:	2500      	movs	r5, #0
 800087c:	e006      	b.n	800088c <_read+0x18>
  {
    *ptr++ = __io_getchar();
 800087e:	f3af 8000 	nop.w
 8000882:	4621      	mov	r1, r4
 8000884:	f801 0b01 	strb.w	r0, [r1], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000888:	3501      	adds	r5, #1
    *ptr++ = __io_getchar();
 800088a:	460c      	mov	r4, r1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800088c:	42b5      	cmp	r5, r6
 800088e:	dbf6      	blt.n	800087e <_read+0xa>
  }

  return len;
}
 8000890:	4630      	mov	r0, r6
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8000894:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000898:	4770      	bx	lr

0800089a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800089a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800089e:	604b      	str	r3, [r1, #4]
  return 0;
}
 80008a0:	2000      	movs	r0, #0
 80008a2:	4770      	bx	lr

080008a4 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80008a4:	2001      	movs	r0, #1
 80008a6:	4770      	bx	lr

080008a8 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 80008a8:	2000      	movs	r0, #0
 80008aa:	4770      	bx	lr

080008ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008ac:	b510      	push	{r4, lr}
 80008ae:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008b0:	4a0c      	ldr	r2, [pc, #48]	@ (80008e4 <_sbrk+0x38>)
 80008b2:	490d      	ldr	r1, [pc, #52]	@ (80008e8 <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b4:	480d      	ldr	r0, [pc, #52]	@ (80008ec <_sbrk+0x40>)
 80008b6:	6800      	ldr	r0, [r0, #0]
 80008b8:	b140      	cbz	r0, 80008cc <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008ba:	480c      	ldr	r0, [pc, #48]	@ (80008ec <_sbrk+0x40>)
 80008bc:	6800      	ldr	r0, [r0, #0]
 80008be:	4403      	add	r3, r0
 80008c0:	1a52      	subs	r2, r2, r1
 80008c2:	4293      	cmp	r3, r2
 80008c4:	d806      	bhi.n	80008d4 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 80008c6:	4a09      	ldr	r2, [pc, #36]	@ (80008ec <_sbrk+0x40>)
 80008c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 80008ca:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 80008cc:	4807      	ldr	r0, [pc, #28]	@ (80008ec <_sbrk+0x40>)
 80008ce:	4c08      	ldr	r4, [pc, #32]	@ (80008f0 <_sbrk+0x44>)
 80008d0:	6004      	str	r4, [r0, #0]
 80008d2:	e7f2      	b.n	80008ba <_sbrk+0xe>
    errno = ENOMEM;
 80008d4:	f001 f82a 	bl	800192c <__errno>
 80008d8:	230c      	movs	r3, #12
 80008da:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80008dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80008e0:	e7f3      	b.n	80008ca <_sbrk+0x1e>
 80008e2:	bf00      	nop
 80008e4:	20020000 	.word	0x20020000
 80008e8:	00000400 	.word	0x00000400
 80008ec:	200000d0 	.word	0x200000d0
 80008f0:	20000228 	.word	0x20000228

080008f4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008f4:	4a03      	ldr	r2, [pc, #12]	@ (8000904 <SystemInit+0x10>)
 80008f6:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80008fa:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008fe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000902:	4770      	bx	lr
 8000904:	e000ed00 	.word	0xe000ed00

08000908 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000908:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000940 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800090c:	f7ff fff2 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000910:	480c      	ldr	r0, [pc, #48]	@ (8000944 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000912:	490d      	ldr	r1, [pc, #52]	@ (8000948 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000914:	4a0d      	ldr	r2, [pc, #52]	@ (800094c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000916:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000918:	e002      	b.n	8000920 <LoopCopyDataInit>

0800091a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800091a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800091c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800091e:	3304      	adds	r3, #4

08000920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000924:	d3f9      	bcc.n	800091a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000926:	4a0a      	ldr	r2, [pc, #40]	@ (8000950 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000928:	4c0a      	ldr	r4, [pc, #40]	@ (8000954 <LoopFillZerobss+0x22>)
  movs r3, #0
 800092a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800092c:	e001      	b.n	8000932 <LoopFillZerobss>

0800092e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800092e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000930:	3204      	adds	r2, #4

08000932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000934:	d3fb      	bcc.n	800092e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000936:	f000 ffff 	bl	8001938 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800093a:	f7ff fee1 	bl	8000700 <main>
  bx  lr    
 800093e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000940:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000944:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000948:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800094c:	0800256c 	.word	0x0800256c
  ldr r2, =_sbss
 8000950:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000954:	20000224 	.word	0x20000224

08000958 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000958:	e7fe      	b.n	8000958 <ADC_IRQHandler>
	...

0800095c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800095c:	b510      	push	{r4, lr}
 800095e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000960:	4b0e      	ldr	r3, [pc, #56]	@ (800099c <HAL_InitTick+0x40>)
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000968:	fbb3 f3f2 	udiv	r3, r3, r2
 800096c:	4a0c      	ldr	r2, [pc, #48]	@ (80009a0 <HAL_InitTick+0x44>)
 800096e:	6810      	ldr	r0, [r2, #0]
 8000970:	fbb0 f0f3 	udiv	r0, r0, r3
 8000974:	f000 f89a 	bl	8000aac <HAL_SYSTICK_Config>
 8000978:	b968      	cbnz	r0, 8000996 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800097a:	2c0f      	cmp	r4, #15
 800097c:	d901      	bls.n	8000982 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800097e:	2001      	movs	r0, #1
 8000980:	e00a      	b.n	8000998 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000982:	2200      	movs	r2, #0
 8000984:	4621      	mov	r1, r4
 8000986:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800098a:	f000 f87f 	bl	8000a8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800098e:	4b05      	ldr	r3, [pc, #20]	@ (80009a4 <HAL_InitTick+0x48>)
 8000990:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000992:	2000      	movs	r0, #0
 8000994:	e000      	b.n	8000998 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8000996:	2001      	movs	r0, #1
}
 8000998:	bd10      	pop	{r4, pc}
 800099a:	bf00      	nop
 800099c:	20000004 	.word	0x20000004
 80009a0:	20000000 	.word	0x20000000
 80009a4:	20000008 	.word	0x20000008

080009a8 <HAL_Init>:
{
 80009a8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80009aa:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <HAL_Init+0x30>)
 80009ac:	681a      	ldr	r2, [r3, #0]
 80009ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80009b2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80009b4:	681a      	ldr	r2, [r3, #0]
 80009b6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80009ba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80009bc:	681a      	ldr	r2, [r3, #0]
 80009be:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80009c2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80009c4:	2003      	movs	r0, #3
 80009c6:	f000 f84f 	bl	8000a68 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80009ca:	200f      	movs	r0, #15
 80009cc:	f7ff ffc6 	bl	800095c <HAL_InitTick>
  HAL_MspInit();
 80009d0:	f7ff feee 	bl	80007b0 <HAL_MspInit>
}
 80009d4:	2000      	movs	r0, #0
 80009d6:	bd08      	pop	{r3, pc}
 80009d8:	40023c00 	.word	0x40023c00

080009dc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80009dc:	4a03      	ldr	r2, [pc, #12]	@ (80009ec <HAL_IncTick+0x10>)
 80009de:	6811      	ldr	r1, [r2, #0]
 80009e0:	4b03      	ldr	r3, [pc, #12]	@ (80009f0 <HAL_IncTick+0x14>)
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	440b      	add	r3, r1
 80009e6:	6013      	str	r3, [r2, #0]
}
 80009e8:	4770      	bx	lr
 80009ea:	bf00      	nop
 80009ec:	200000d4 	.word	0x200000d4
 80009f0:	20000004 	.word	0x20000004

080009f4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80009f4:	4b01      	ldr	r3, [pc, #4]	@ (80009fc <HAL_GetTick+0x8>)
 80009f6:	6818      	ldr	r0, [r3, #0]
}
 80009f8:	4770      	bx	lr
 80009fa:	bf00      	nop
 80009fc:	200000d4 	.word	0x200000d4

08000a00 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8000a00:	2800      	cmp	r0, #0
 8000a02:	db08      	blt.n	8000a16 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a04:	0109      	lsls	r1, r1, #4
 8000a06:	b2c9      	uxtb	r1, r1
 8000a08:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8000a0c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8000a10:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8000a14:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a16:	f000 000f 	and.w	r0, r0, #15
 8000a1a:	0109      	lsls	r1, r1, #4
 8000a1c:	b2c9      	uxtb	r1, r1
 8000a1e:	4b01      	ldr	r3, [pc, #4]	@ (8000a24 <__NVIC_SetPriority+0x24>)
 8000a20:	5419      	strb	r1, [r3, r0]
  }
}
 8000a22:	4770      	bx	lr
 8000a24:	e000ed14 	.word	0xe000ed14

08000a28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a28:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a2a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a2e:	f1c0 0c07 	rsb	ip, r0, #7
 8000a32:	f1bc 0f04 	cmp.w	ip, #4
 8000a36:	bf28      	it	cs
 8000a38:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a3c:	1d03      	adds	r3, r0, #4
 8000a3e:	2b06      	cmp	r3, #6
 8000a40:	d90f      	bls.n	8000a62 <NVIC_EncodePriority+0x3a>
 8000a42:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a44:	f04f 3eff 	mov.w	lr, #4294967295	@ 0xffffffff
 8000a48:	fa0e f00c 	lsl.w	r0, lr, ip
 8000a4c:	ea21 0100 	bic.w	r1, r1, r0
 8000a50:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a52:	fa0e fe03 	lsl.w	lr, lr, r3
 8000a56:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8000a5a:	ea41 0002 	orr.w	r0, r1, r2
 8000a5e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a62:	2300      	movs	r3, #0
 8000a64:	e7ee      	b.n	8000a44 <NVIC_EncodePriority+0x1c>
	...

08000a68 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a68:	4a07      	ldr	r2, [pc, #28]	@ (8000a88 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000a6a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8000a70:	041b      	lsls	r3, r3, #16
 8000a72:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a74:	0200      	lsls	r0, r0, #8
 8000a76:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a7a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8000a7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000a84:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000a86:	4770      	bx	lr
 8000a88:	e000ed00 	.word	0xe000ed00

08000a8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a8c:	b510      	push	{r4, lr}
 8000a8e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a90:	4b05      	ldr	r3, [pc, #20]	@ (8000aa8 <HAL_NVIC_SetPriority+0x1c>)
 8000a92:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a94:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8000a98:	f7ff ffc6 	bl	8000a28 <NVIC_EncodePriority>
 8000a9c:	4601      	mov	r1, r0
 8000a9e:	4620      	mov	r0, r4
 8000aa0:	f7ff ffae 	bl	8000a00 <__NVIC_SetPriority>
}
 8000aa4:	bd10      	pop	{r4, pc}
 8000aa6:	bf00      	nop
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000aac:	3801      	subs	r0, #1
 8000aae:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ab2:	d20b      	bcs.n	8000acc <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ab4:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000ab8:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aba:	4a05      	ldr	r2, [pc, #20]	@ (8000ad0 <HAL_SYSTICK_Config+0x24>)
 8000abc:	21f0      	movs	r1, #240	@ 0xf0
 8000abe:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ac2:	2000      	movs	r0, #0
 8000ac4:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ac6:	2207      	movs	r2, #7
 8000ac8:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000aca:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000acc:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ace:	4770      	bx	lr
 8000ad0:	e000ed00 	.word	0xe000ed00

08000ad4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	2b0f      	cmp	r3, #15
 8000ad8:	f200 80e9 	bhi.w	8000cae <HAL_GPIO_Init+0x1da>
{
 8000adc:	b570      	push	{r4, r5, r6, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	e065      	b.n	8000bae <HAL_GPIO_Init+0xda>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ae2:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ae4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000ae8:	2403      	movs	r4, #3
 8000aea:	fa04 f40e 	lsl.w	r4, r4, lr
 8000aee:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000af2:	68cc      	ldr	r4, [r1, #12]
 8000af4:	fa04 f40e 	lsl.w	r4, r4, lr
 8000af8:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 8000afa:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000afc:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000afe:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b02:	684a      	ldr	r2, [r1, #4]
 8000b04:	f3c2 1200 	ubfx	r2, r2, #4, #1
 8000b08:	409a      	lsls	r2, r3
 8000b0a:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 8000b0c:	6042      	str	r2, [r0, #4]
 8000b0e:	e05c      	b.n	8000bca <HAL_GPIO_Init+0xf6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000b10:	08dc      	lsrs	r4, r3, #3
 8000b12:	3408      	adds	r4, #8
 8000b14:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000b18:	f003 0507 	and.w	r5, r3, #7
 8000b1c:	00ad      	lsls	r5, r5, #2
 8000b1e:	f04f 0e0f 	mov.w	lr, #15
 8000b22:	fa0e fe05 	lsl.w	lr, lr, r5
 8000b26:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000b2a:	690a      	ldr	r2, [r1, #16]
 8000b2c:	40aa      	lsls	r2, r5
 8000b2e:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8000b32:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8000b36:	e05c      	b.n	8000bf2 <HAL_GPIO_Init+0x11e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b38:	2207      	movs	r2, #7
 8000b3a:	e000      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	fa02 f20e 	lsl.w	r2, r2, lr
 8000b42:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000b44:	3402      	adds	r4, #2
 8000b46:	4d5a      	ldr	r5, [pc, #360]	@ (8000cb0 <HAL_GPIO_Init+0x1dc>)
 8000b48:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b4c:	4a59      	ldr	r2, [pc, #356]	@ (8000cb4 <HAL_GPIO_Init+0x1e0>)
 8000b4e:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8000b50:	ea6f 020c 	mvn.w	r2, ip
 8000b54:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000b58:	684e      	ldr	r6, [r1, #4]
 8000b5a:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 8000b5e:	d001      	beq.n	8000b64 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8000b60:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8000b64:	4c53      	ldr	r4, [pc, #332]	@ (8000cb4 <HAL_GPIO_Init+0x1e0>)
 8000b66:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8000b68:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8000b6a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000b6e:	684e      	ldr	r6, [r1, #4]
 8000b70:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8000b74:	d001      	beq.n	8000b7a <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8000b76:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 8000b7a:	4c4e      	ldr	r4, [pc, #312]	@ (8000cb4 <HAL_GPIO_Init+0x1e0>)
 8000b7c:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 8000b7e:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8000b80:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000b84:	684e      	ldr	r6, [r1, #4]
 8000b86:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 8000b8a:	d001      	beq.n	8000b90 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 8000b8c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8000b90:	4c48      	ldr	r4, [pc, #288]	@ (8000cb4 <HAL_GPIO_Init+0x1e0>)
 8000b92:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b94:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8000b96:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000b98:	684d      	ldr	r5, [r1, #4]
 8000b9a:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 8000b9e:	d001      	beq.n	8000ba4 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8000ba0:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8000ba4:	4c43      	ldr	r4, [pc, #268]	@ (8000cb4 <HAL_GPIO_Init+0x1e0>)
 8000ba6:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ba8:	3301      	adds	r3, #1
 8000baa:	2b0f      	cmp	r3, #15
 8000bac:	d87d      	bhi.n	8000caa <HAL_GPIO_Init+0x1d6>
    ioposition = 0x01U << position;
 8000bae:	2201      	movs	r2, #1
 8000bb0:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000bb2:	680c      	ldr	r4, [r1, #0]
 8000bb4:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 8000bb8:	ea32 0404 	bics.w	r4, r2, r4
 8000bbc:	d1f4      	bne.n	8000ba8 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000bbe:	684c      	ldr	r4, [r1, #4]
 8000bc0:	f004 0403 	and.w	r4, r4, #3
 8000bc4:	3c01      	subs	r4, #1
 8000bc6:	2c01      	cmp	r4, #1
 8000bc8:	d98b      	bls.n	8000ae2 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000bca:	684a      	ldr	r2, [r1, #4]
 8000bcc:	f002 0203 	and.w	r2, r2, #3
 8000bd0:	2a03      	cmp	r2, #3
 8000bd2:	d009      	beq.n	8000be8 <HAL_GPIO_Init+0x114>
        temp = GPIOx->PUPDR;
 8000bd4:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000bd6:	005d      	lsls	r5, r3, #1
 8000bd8:	2203      	movs	r2, #3
 8000bda:	40aa      	lsls	r2, r5
 8000bdc:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000be0:	688a      	ldr	r2, [r1, #8]
 8000be2:	40aa      	lsls	r2, r5
 8000be4:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8000be6:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000be8:	684a      	ldr	r2, [r1, #4]
 8000bea:	f002 0203 	and.w	r2, r2, #3
 8000bee:	2a02      	cmp	r2, #2
 8000bf0:	d08e      	beq.n	8000b10 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 8000bf2:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000bf4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 8000bf8:	2203      	movs	r2, #3
 8000bfa:	fa02 f20e 	lsl.w	r2, r2, lr
 8000bfe:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c02:	684a      	ldr	r2, [r1, #4]
 8000c04:	f002 0203 	and.w	r2, r2, #3
 8000c08:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c0c:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8000c0e:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c10:	684a      	ldr	r2, [r1, #4]
 8000c12:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8000c16:	d0c7      	beq.n	8000ba8 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c18:	2200      	movs	r2, #0
 8000c1a:	9201      	str	r2, [sp, #4]
 8000c1c:	4a26      	ldr	r2, [pc, #152]	@ (8000cb8 <HAL_GPIO_Init+0x1e4>)
 8000c1e:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8000c20:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8000c24:	6454      	str	r4, [r2, #68]	@ 0x44
 8000c26:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000c28:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8000c2c:	9201      	str	r2, [sp, #4]
 8000c2e:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8000c30:	089c      	lsrs	r4, r3, #2
 8000c32:	1ca5      	adds	r5, r4, #2
 8000c34:	4a1e      	ldr	r2, [pc, #120]	@ (8000cb0 <HAL_GPIO_Init+0x1dc>)
 8000c36:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000c3a:	f003 0e03 	and.w	lr, r3, #3
 8000c3e:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8000c42:	220f      	movs	r2, #15
 8000c44:	fa02 f20e 	lsl.w	r2, r2, lr
 8000c48:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000c4c:	4a1b      	ldr	r2, [pc, #108]	@ (8000cbc <HAL_GPIO_Init+0x1e8>)
 8000c4e:	4290      	cmp	r0, r2
 8000c50:	f43f af74 	beq.w	8000b3c <HAL_GPIO_Init+0x68>
 8000c54:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c58:	4290      	cmp	r0, r2
 8000c5a:	d01a      	beq.n	8000c92 <HAL_GPIO_Init+0x1be>
 8000c5c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d018      	beq.n	8000c96 <HAL_GPIO_Init+0x1c2>
 8000c64:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c68:	4290      	cmp	r0, r2
 8000c6a:	d016      	beq.n	8000c9a <HAL_GPIO_Init+0x1c6>
 8000c6c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c70:	4290      	cmp	r0, r2
 8000c72:	d014      	beq.n	8000c9e <HAL_GPIO_Init+0x1ca>
 8000c74:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c78:	4290      	cmp	r0, r2
 8000c7a:	d012      	beq.n	8000ca2 <HAL_GPIO_Init+0x1ce>
 8000c7c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c80:	4290      	cmp	r0, r2
 8000c82:	d010      	beq.n	8000ca6 <HAL_GPIO_Init+0x1d2>
 8000c84:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000c88:	4290      	cmp	r0, r2
 8000c8a:	f43f af55 	beq.w	8000b38 <HAL_GPIO_Init+0x64>
 8000c8e:	2208      	movs	r2, #8
 8000c90:	e755      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000c92:	2201      	movs	r2, #1
 8000c94:	e753      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000c96:	2202      	movs	r2, #2
 8000c98:	e751      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000c9a:	2203      	movs	r2, #3
 8000c9c:	e74f      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000c9e:	2204      	movs	r2, #4
 8000ca0:	e74d      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000ca2:	2205      	movs	r2, #5
 8000ca4:	e74b      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
 8000ca6:	2206      	movs	r2, #6
 8000ca8:	e749      	b.n	8000b3e <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 8000caa:	b002      	add	sp, #8
 8000cac:	bd70      	pop	{r4, r5, r6, pc}
 8000cae:	4770      	bx	lr
 8000cb0:	40013800 	.word	0x40013800
 8000cb4:	40013c00 	.word	0x40013c00
 8000cb8:	40023800 	.word	0x40023800
 8000cbc:	40020000 	.word	0x40020000

08000cc0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cc0:	b10a      	cbz	r2, 8000cc6 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cc2:	6181      	str	r1, [r0, #24]
 8000cc4:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000cc6:	0409      	lsls	r1, r1, #16
 8000cc8:	6181      	str	r1, [r0, #24]
  }
}
 8000cca:	4770      	bx	lr

08000ccc <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000ccc:	2800      	cmp	r0, #0
 8000cce:	f000 81e0 	beq.w	8001092 <HAL_RCC_OscConfig+0x3c6>
{
 8000cd2:	b570      	push	{r4, r5, r6, lr}
 8000cd4:	b082      	sub	sp, #8
 8000cd6:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000cd8:	6803      	ldr	r3, [r0, #0]
 8000cda:	f013 0f01 	tst.w	r3, #1
 8000cde:	d03b      	beq.n	8000d58 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000ce0:	4b9f      	ldr	r3, [pc, #636]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000ce2:	689b      	ldr	r3, [r3, #8]
 8000ce4:	f003 030c 	and.w	r3, r3, #12
 8000ce8:	2b04      	cmp	r3, #4
 8000cea:	d02c      	beq.n	8000d46 <HAL_RCC_OscConfig+0x7a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000cec:	4b9c      	ldr	r3, [pc, #624]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000cee:	689b      	ldr	r3, [r3, #8]
 8000cf0:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8000cf4:	2b08      	cmp	r3, #8
 8000cf6:	d021      	beq.n	8000d3c <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000cf8:	6863      	ldr	r3, [r4, #4]
 8000cfa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000cfe:	d04f      	beq.n	8000da0 <HAL_RCC_OscConfig+0xd4>
 8000d00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d04:	d052      	beq.n	8000dac <HAL_RCC_OscConfig+0xe0>
 8000d06:	4b96      	ldr	r3, [pc, #600]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	681a      	ldr	r2, [r3, #0]
 8000d12:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000d16:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000d18:	6863      	ldr	r3, [r4, #4]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d050      	beq.n	8000dc0 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d1e:	f7ff fe69 	bl	80009f4 <HAL_GetTick>
 8000d22:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000d24:	4b8e      	ldr	r3, [pc, #568]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d2c:	d114      	bne.n	8000d58 <HAL_RCC_OscConfig+0x8c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d2e:	f7ff fe61 	bl	80009f4 <HAL_GetTick>
 8000d32:	1b40      	subs	r0, r0, r5
 8000d34:	2864      	cmp	r0, #100	@ 0x64
 8000d36:	d9f5      	bls.n	8000d24 <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 8000d38:	2003      	movs	r0, #3
 8000d3a:	e1b1      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000d3c:	4b88      	ldr	r3, [pc, #544]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000d44:	d0d8      	beq.n	8000cf8 <HAL_RCC_OscConfig+0x2c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d46:	4b86      	ldr	r3, [pc, #536]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000d4e:	d003      	beq.n	8000d58 <HAL_RCC_OscConfig+0x8c>
 8000d50:	6863      	ldr	r3, [r4, #4]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	f000 819f 	beq.w	8001096 <HAL_RCC_OscConfig+0x3ca>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d58:	6823      	ldr	r3, [r4, #0]
 8000d5a:	f013 0f02 	tst.w	r3, #2
 8000d5e:	d054      	beq.n	8000e0a <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d60:	4b7f      	ldr	r3, [pc, #508]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	f013 0f0c 	tst.w	r3, #12
 8000d68:	d03e      	beq.n	8000de8 <HAL_RCC_OscConfig+0x11c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000d6a:	4b7d      	ldr	r3, [pc, #500]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d6c:	689b      	ldr	r3, [r3, #8]
 8000d6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8000d72:	2b08      	cmp	r3, #8
 8000d74:	d033      	beq.n	8000dde <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8000d76:	68e3      	ldr	r3, [r4, #12]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d068      	beq.n	8000e4e <HAL_RCC_OscConfig+0x182>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d7c:	4b79      	ldr	r3, [pc, #484]	@ (8000f64 <HAL_RCC_OscConfig+0x298>)
 8000d7e:	2201      	movs	r2, #1
 8000d80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d82:	f7ff fe37 	bl	80009f4 <HAL_GetTick>
 8000d86:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d88:	4b75      	ldr	r3, [pc, #468]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f013 0f02 	tst.w	r3, #2
 8000d90:	d154      	bne.n	8000e3c <HAL_RCC_OscConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d92:	f7ff fe2f 	bl	80009f4 <HAL_GetTick>
 8000d96:	1b40      	subs	r0, r0, r5
 8000d98:	2802      	cmp	r0, #2
 8000d9a:	d9f5      	bls.n	8000d88 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8000d9c:	2003      	movs	r0, #3
 8000d9e:	e17f      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000da0:	4a6f      	ldr	r2, [pc, #444]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000da2:	6813      	ldr	r3, [r2, #0]
 8000da4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	e7b5      	b.n	8000d18 <HAL_RCC_OscConfig+0x4c>
 8000dac:	4b6c      	ldr	r3, [pc, #432]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	681a      	ldr	r2, [r3, #0]
 8000db8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8000dbc:	601a      	str	r2, [r3, #0]
 8000dbe:	e7ab      	b.n	8000d18 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8000dc0:	f7ff fe18 	bl	80009f4 <HAL_GetTick>
 8000dc4:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000dc6:	4b66      	ldr	r3, [pc, #408]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000dce:	d0c3      	beq.n	8000d58 <HAL_RCC_OscConfig+0x8c>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000dd0:	f7ff fe10 	bl	80009f4 <HAL_GetTick>
 8000dd4:	1b40      	subs	r0, r0, r5
 8000dd6:	2864      	cmp	r0, #100	@ 0x64
 8000dd8:	d9f5      	bls.n	8000dc6 <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8000dda:	2003      	movs	r0, #3
 8000ddc:	e160      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000dde:	4b60      	ldr	r3, [pc, #384]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 8000de6:	d1c6      	bne.n	8000d76 <HAL_RCC_OscConfig+0xaa>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000de8:	4b5d      	ldr	r3, [pc, #372]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f013 0f02 	tst.w	r3, #2
 8000df0:	d003      	beq.n	8000dfa <HAL_RCC_OscConfig+0x12e>
 8000df2:	68e3      	ldr	r3, [r4, #12]
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	f040 8150 	bne.w	800109a <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dfa:	4a59      	ldr	r2, [pc, #356]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000dfc:	6813      	ldr	r3, [r2, #0]
 8000dfe:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e02:	6921      	ldr	r1, [r4, #16]
 8000e04:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e08:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e0a:	6823      	ldr	r3, [r4, #0]
 8000e0c:	f013 0f08 	tst.w	r3, #8
 8000e10:	d042      	beq.n	8000e98 <HAL_RCC_OscConfig+0x1cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8000e12:	6963      	ldr	r3, [r4, #20]
 8000e14:	b36b      	cbz	r3, 8000e72 <HAL_RCC_OscConfig+0x1a6>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e16:	4b53      	ldr	r3, [pc, #332]	@ (8000f64 <HAL_RCC_OscConfig+0x298>)
 8000e18:	2201      	movs	r2, #1
 8000e1a:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e1e:	f7ff fde9 	bl	80009f4 <HAL_GetTick>
 8000e22:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e24:	4b4e      	ldr	r3, [pc, #312]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000e26:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e28:	f013 0f02 	tst.w	r3, #2
 8000e2c:	d134      	bne.n	8000e98 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e2e:	f7ff fde1 	bl	80009f4 <HAL_GetTick>
 8000e32:	1b40      	subs	r0, r0, r5
 8000e34:	2802      	cmp	r0, #2
 8000e36:	d9f5      	bls.n	8000e24 <HAL_RCC_OscConfig+0x158>
        {
          return HAL_TIMEOUT;
 8000e38:	2003      	movs	r0, #3
 8000e3a:	e131      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e3c:	4a48      	ldr	r2, [pc, #288]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000e3e:	6813      	ldr	r3, [r2, #0]
 8000e40:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000e44:	6921      	ldr	r1, [r4, #16]
 8000e46:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000e4a:	6013      	str	r3, [r2, #0]
 8000e4c:	e7dd      	b.n	8000e0a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 8000e4e:	4b45      	ldr	r3, [pc, #276]	@ (8000f64 <HAL_RCC_OscConfig+0x298>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000e54:	f7ff fdce 	bl	80009f4 <HAL_GetTick>
 8000e58:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000e5a:	4b41      	ldr	r3, [pc, #260]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f013 0f02 	tst.w	r3, #2
 8000e62:	d0d2      	beq.n	8000e0a <HAL_RCC_OscConfig+0x13e>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e64:	f7ff fdc6 	bl	80009f4 <HAL_GetTick>
 8000e68:	1b40      	subs	r0, r0, r5
 8000e6a:	2802      	cmp	r0, #2
 8000e6c:	d9f5      	bls.n	8000e5a <HAL_RCC_OscConfig+0x18e>
            return HAL_TIMEOUT;
 8000e6e:	2003      	movs	r0, #3
 8000e70:	e116      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e72:	4b3c      	ldr	r3, [pc, #240]	@ (8000f64 <HAL_RCC_OscConfig+0x298>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	f8c3 2e80 	str.w	r2, [r3, #3712]	@ 0xe80

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e7a:	f7ff fdbb 	bl	80009f4 <HAL_GetTick>
 8000e7e:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e80:	4b37      	ldr	r3, [pc, #220]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000e82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000e84:	f013 0f02 	tst.w	r3, #2
 8000e88:	d006      	beq.n	8000e98 <HAL_RCC_OscConfig+0x1cc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e8a:	f7ff fdb3 	bl	80009f4 <HAL_GetTick>
 8000e8e:	1b40      	subs	r0, r0, r5
 8000e90:	2802      	cmp	r0, #2
 8000e92:	d9f5      	bls.n	8000e80 <HAL_RCC_OscConfig+0x1b4>
        {
          return HAL_TIMEOUT;
 8000e94:	2003      	movs	r0, #3
 8000e96:	e103      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e98:	6823      	ldr	r3, [r4, #0]
 8000e9a:	f013 0f04 	tst.w	r3, #4
 8000e9e:	d077      	beq.n	8000f90 <HAL_RCC_OscConfig+0x2c4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000ea0:	4b2f      	ldr	r3, [pc, #188]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea4:	f013 5f80 	tst.w	r3, #268435456	@ 0x10000000
 8000ea8:	d133      	bne.n	8000f12 <HAL_RCC_OscConfig+0x246>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	9301      	str	r3, [sp, #4]
 8000eae:	4b2c      	ldr	r3, [pc, #176]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000eb0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000eb2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000eb6:	641a      	str	r2, [r3, #64]	@ 0x40
 8000eb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ebe:	9301      	str	r3, [sp, #4]
 8000ec0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000ec2:	2501      	movs	r5, #1
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec4:	4b28      	ldr	r3, [pc, #160]	@ (8000f68 <HAL_RCC_OscConfig+0x29c>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000ecc:	d023      	beq.n	8000f16 <HAL_RCC_OscConfig+0x24a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ece:	68a3      	ldr	r3, [r4, #8]
 8000ed0:	2b01      	cmp	r3, #1
 8000ed2:	d034      	beq.n	8000f3e <HAL_RCC_OscConfig+0x272>
 8000ed4:	2b05      	cmp	r3, #5
 8000ed6:	d038      	beq.n	8000f4a <HAL_RCC_OscConfig+0x27e>
 8000ed8:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000eda:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000edc:	f022 0201 	bic.w	r2, r2, #1
 8000ee0:	671a      	str	r2, [r3, #112]	@ 0x70
 8000ee2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000ee4:	f022 0204 	bic.w	r2, r2, #4
 8000ee8:	671a      	str	r2, [r3, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000eea:	68a3      	ldr	r3, [r4, #8]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d03d      	beq.n	8000f6c <HAL_RCC_OscConfig+0x2a0>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000ef0:	f7ff fd80 	bl	80009f4 <HAL_GetTick>
 8000ef4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ef6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000efa:	f013 0f02 	tst.w	r3, #2
 8000efe:	d146      	bne.n	8000f8e <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f00:	f7ff fd78 	bl	80009f4 <HAL_GetTick>
 8000f04:	1b80      	subs	r0, r0, r6
 8000f06:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000f0a:	4298      	cmp	r0, r3
 8000f0c:	d9f3      	bls.n	8000ef6 <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 8000f0e:	2003      	movs	r0, #3
 8000f10:	e0c6      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
    FlagStatus       pwrclkchanged = RESET;
 8000f12:	2500      	movs	r5, #0
 8000f14:	e7d6      	b.n	8000ec4 <HAL_RCC_OscConfig+0x1f8>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000f16:	4a14      	ldr	r2, [pc, #80]	@ (8000f68 <HAL_RCC_OscConfig+0x29c>)
 8000f18:	6813      	ldr	r3, [r2, #0]
 8000f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8000f20:	f7ff fd68 	bl	80009f4 <HAL_GetTick>
 8000f24:	4606      	mov	r6, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <HAL_RCC_OscConfig+0x29c>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	f413 7f80 	tst.w	r3, #256	@ 0x100
 8000f2e:	d1ce      	bne.n	8000ece <HAL_RCC_OscConfig+0x202>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000f30:	f7ff fd60 	bl	80009f4 <HAL_GetTick>
 8000f34:	1b80      	subs	r0, r0, r6
 8000f36:	2802      	cmp	r0, #2
 8000f38:	d9f5      	bls.n	8000f26 <HAL_RCC_OscConfig+0x25a>
          return HAL_TIMEOUT;
 8000f3a:	2003      	movs	r0, #3
 8000f3c:	e0b0      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f3e:	4a08      	ldr	r2, [pc, #32]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000f40:	6f13      	ldr	r3, [r2, #112]	@ 0x70
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	6713      	str	r3, [r2, #112]	@ 0x70
 8000f48:	e7cf      	b.n	8000eea <HAL_RCC_OscConfig+0x21e>
 8000f4a:	4b05      	ldr	r3, [pc, #20]	@ (8000f60 <HAL_RCC_OscConfig+0x294>)
 8000f4c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f4e:	f042 0204 	orr.w	r2, r2, #4
 8000f52:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f54:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8000f56:	f042 0201 	orr.w	r2, r2, #1
 8000f5a:	671a      	str	r2, [r3, #112]	@ 0x70
 8000f5c:	e7c5      	b.n	8000eea <HAL_RCC_OscConfig+0x21e>
 8000f5e:	bf00      	nop
 8000f60:	40023800 	.word	0x40023800
 8000f64:	42470000 	.word	0x42470000
 8000f68:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f6c:	f7ff fd42 	bl	80009f4 <HAL_GetTick>
 8000f70:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f72:	4b52      	ldr	r3, [pc, #328]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 8000f74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000f76:	f013 0f02 	tst.w	r3, #2
 8000f7a:	d008      	beq.n	8000f8e <HAL_RCC_OscConfig+0x2c2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f7c:	f7ff fd3a 	bl	80009f4 <HAL_GetTick>
 8000f80:	1b80      	subs	r0, r0, r6
 8000f82:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000f86:	4298      	cmp	r0, r3
 8000f88:	d9f3      	bls.n	8000f72 <HAL_RCC_OscConfig+0x2a6>
        {
          return HAL_TIMEOUT;
 8000f8a:	2003      	movs	r0, #3
 8000f8c:	e088      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8000f8e:	b9ed      	cbnz	r5, 8000fcc <HAL_RCC_OscConfig+0x300>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f90:	69a3      	ldr	r3, [r4, #24]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	f000 8083 	beq.w	800109e <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000f98:	4a48      	ldr	r2, [pc, #288]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 8000f9a:	6892      	ldr	r2, [r2, #8]
 8000f9c:	f002 020c 	and.w	r2, r2, #12
 8000fa0:	2a08      	cmp	r2, #8
 8000fa2:	d051      	beq.n	8001048 <HAL_RCC_OscConfig+0x37c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d017      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x30c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fa8:	4b45      	ldr	r3, [pc, #276]	@ (80010c0 <HAL_RCC_OscConfig+0x3f4>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fae:	f7ff fd21 	bl	80009f4 <HAL_GetTick>
 8000fb2:	4604      	mov	r4, r0

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fb4:	4b41      	ldr	r3, [pc, #260]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000fbc:	d042      	beq.n	8001044 <HAL_RCC_OscConfig+0x378>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fbe:	f7ff fd19 	bl	80009f4 <HAL_GetTick>
 8000fc2:	1b00      	subs	r0, r0, r4
 8000fc4:	2802      	cmp	r0, #2
 8000fc6:	d9f5      	bls.n	8000fb4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8000fc8:	2003      	movs	r0, #3
 8000fca:	e069      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fcc:	4a3b      	ldr	r2, [pc, #236]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 8000fce:	6c13      	ldr	r3, [r2, #64]	@ 0x40
 8000fd0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000fd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fd6:	e7db      	b.n	8000f90 <HAL_RCC_OscConfig+0x2c4>
        __HAL_RCC_PLL_DISABLE();
 8000fd8:	4b39      	ldr	r3, [pc, #228]	@ (80010c0 <HAL_RCC_OscConfig+0x3f4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8000fde:	f7ff fd09 	bl	80009f4 <HAL_GetTick>
 8000fe2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000fe4:	4b35      	ldr	r3, [pc, #212]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8000fec:	d006      	beq.n	8000ffc <HAL_RCC_OscConfig+0x330>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fee:	f7ff fd01 	bl	80009f4 <HAL_GetTick>
 8000ff2:	1b40      	subs	r0, r0, r5
 8000ff4:	2802      	cmp	r0, #2
 8000ff6:	d9f5      	bls.n	8000fe4 <HAL_RCC_OscConfig+0x318>
            return HAL_TIMEOUT;
 8000ff8:	2003      	movs	r0, #3
 8000ffa:	e051      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000ffc:	69e3      	ldr	r3, [r4, #28]
 8000ffe:	6a22      	ldr	r2, [r4, #32]
 8001000:	4313      	orrs	r3, r2
 8001002:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001004:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001008:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800100a:	0852      	lsrs	r2, r2, #1
 800100c:	3a01      	subs	r2, #1
 800100e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001012:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
 8001014:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001018:	4a28      	ldr	r2, [pc, #160]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 800101a:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 800101c:	4b28      	ldr	r3, [pc, #160]	@ (80010c0 <HAL_RCC_OscConfig+0x3f4>)
 800101e:	2201      	movs	r2, #1
 8001020:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8001022:	f7ff fce7 	bl	80009f4 <HAL_GetTick>
 8001026:	4604      	mov	r4, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001028:	4b24      	ldr	r3, [pc, #144]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 8001030:	d106      	bne.n	8001040 <HAL_RCC_OscConfig+0x374>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001032:	f7ff fcdf 	bl	80009f4 <HAL_GetTick>
 8001036:	1b00      	subs	r0, r0, r4
 8001038:	2802      	cmp	r0, #2
 800103a:	d9f5      	bls.n	8001028 <HAL_RCC_OscConfig+0x35c>
            return HAL_TIMEOUT;
 800103c:	2003      	movs	r0, #3
 800103e:	e02f      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 8001040:	2000      	movs	r0, #0
 8001042:	e02d      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
 8001044:	2000      	movs	r0, #0
 8001046:	e02b      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001048:	2b01      	cmp	r3, #1
 800104a:	d02b      	beq.n	80010a4 <HAL_RCC_OscConfig+0x3d8>
        pll_config = RCC->PLLCFGR;
 800104c:	4b1b      	ldr	r3, [pc, #108]	@ (80010bc <HAL_RCC_OscConfig+0x3f0>)
 800104e:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001050:	f403 0180 	and.w	r1, r3, #4194304	@ 0x400000
 8001054:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001056:	4291      	cmp	r1, r2
 8001058:	d126      	bne.n	80010a8 <HAL_RCC_OscConfig+0x3dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800105a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800105e:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001060:	428a      	cmp	r2, r1
 8001062:	d123      	bne.n	80010ac <HAL_RCC_OscConfig+0x3e0>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001064:	6a61      	ldr	r1, [r4, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001066:	f647 72c0 	movw	r2, #32704	@ 0x7fc0
 800106a:	401a      	ands	r2, r3
 800106c:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8001070:	d11e      	bne.n	80010b0 <HAL_RCC_OscConfig+0x3e4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001072:	f403 3140 	and.w	r1, r3, #196608	@ 0x30000
 8001076:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8001078:	0852      	lsrs	r2, r2, #1
 800107a:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800107c:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8001080:	d118      	bne.n	80010b4 <HAL_RCC_OscConfig+0x3e8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001082:	f003 6370 	and.w	r3, r3, #251658240	@ 0xf000000
 8001086:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001088:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800108c:	d114      	bne.n	80010b8 <HAL_RCC_OscConfig+0x3ec>
  return HAL_OK;
 800108e:	2000      	movs	r0, #0
 8001090:	e006      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
    return HAL_ERROR;
 8001092:	2001      	movs	r0, #1
}
 8001094:	4770      	bx	lr
        return HAL_ERROR;
 8001096:	2001      	movs	r0, #1
 8001098:	e002      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
        return HAL_ERROR;
 800109a:	2001      	movs	r0, #1
 800109c:	e000      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
  return HAL_OK;
 800109e:	2000      	movs	r0, #0
}
 80010a0:	b002      	add	sp, #8
 80010a2:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 80010a4:	2001      	movs	r0, #1
 80010a6:	e7fb      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
          return HAL_ERROR;
 80010a8:	2001      	movs	r0, #1
 80010aa:	e7f9      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
 80010ac:	2001      	movs	r0, #1
 80010ae:	e7f7      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
 80010b0:	2001      	movs	r0, #1
 80010b2:	e7f5      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
 80010b4:	2001      	movs	r0, #1
 80010b6:	e7f3      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
 80010b8:	2001      	movs	r0, #1
 80010ba:	e7f1      	b.n	80010a0 <HAL_RCC_OscConfig+0x3d4>
 80010bc:	40023800 	.word	0x40023800
 80010c0:	42470000 	.word	0x42470000

080010c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80010c4:	b508      	push	{r3, lr}
  uint32_t pllvco = 0U;
  uint32_t pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80010c6:	4b31      	ldr	r3, [pc, #196]	@ (800118c <HAL_RCC_GetSysClockFreq+0xc8>)
 80010c8:	689b      	ldr	r3, [r3, #8]
 80010ca:	f003 030c 	and.w	r3, r3, #12
 80010ce:	2b08      	cmp	r3, #8
 80010d0:	d001      	beq.n	80010d6 <HAL_RCC_GetSysClockFreq+0x12>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80010d2:	482f      	ldr	r0, [pc, #188]	@ (8001190 <HAL_RCC_GetSysClockFreq+0xcc>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80010d4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80010d6:	4b2d      	ldr	r3, [pc, #180]	@ (800118c <HAL_RCC_GetSysClockFreq+0xc8>)
 80010d8:	685a      	ldr	r2, [r3, #4]
 80010da:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f413 0f80 	tst.w	r3, #4194304	@ 0x400000
 80010e4:	d02c      	beq.n	8001140 <HAL_RCC_GetSysClockFreq+0x7c>
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010e6:	4b29      	ldr	r3, [pc, #164]	@ (800118c <HAL_RCC_GetSysClockFreq+0xc8>)
 80010e8:	6858      	ldr	r0, [r3, #4]
 80010ea:	f3c0 1088 	ubfx	r0, r0, #6, #9
 80010ee:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 80010f2:	ebbc 0c00 	subs.w	ip, ip, r0
 80010f6:	eb6e 0e0e 	sbc.w	lr, lr, lr
 80010fa:	ea4f 138e 	mov.w	r3, lr, lsl #6
 80010fe:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 8001102:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001106:	ebb1 010c 	subs.w	r1, r1, ip
 800110a:	eb63 030e 	sbc.w	r3, r3, lr
 800110e:	00db      	lsls	r3, r3, #3
 8001110:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001114:	00c9      	lsls	r1, r1, #3
 8001116:	eb11 0c00 	adds.w	ip, r1, r0
 800111a:	f143 0300 	adc.w	r3, r3, #0
 800111e:	0299      	lsls	r1, r3, #10
 8001120:	2300      	movs	r3, #0
 8001122:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001126:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 800112a:	f7ff f8a1 	bl	8000270 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800112e:	4b17      	ldr	r3, [pc, #92]	@ (800118c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001130:	685b      	ldr	r3, [r3, #4]
 8001132:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001136:	3301      	adds	r3, #1
 8001138:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco / pllp;
 800113a:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 800113e:	e7c9      	b.n	80010d4 <HAL_RCC_GetSysClockFreq+0x10>
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001140:	4b12      	ldr	r3, [pc, #72]	@ (800118c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001142:	6858      	ldr	r0, [r3, #4]
 8001144:	f3c0 1088 	ubfx	r0, r0, #6, #9
 8001148:	ea4f 1c40 	mov.w	ip, r0, lsl #5
 800114c:	ebbc 0c00 	subs.w	ip, ip, r0
 8001150:	eb6e 0e0e 	sbc.w	lr, lr, lr
 8001154:	ea4f 138e 	mov.w	r3, lr, lsl #6
 8001158:	ea43 639c 	orr.w	r3, r3, ip, lsr #26
 800115c:	ea4f 118c 	mov.w	r1, ip, lsl #6
 8001160:	ebb1 010c 	subs.w	r1, r1, ip
 8001164:	eb63 030e 	sbc.w	r3, r3, lr
 8001168:	00db      	lsls	r3, r3, #3
 800116a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800116e:	00c9      	lsls	r1, r1, #3
 8001170:	eb11 0c00 	adds.w	ip, r1, r0
 8001174:	f143 0300 	adc.w	r3, r3, #0
 8001178:	0299      	lsls	r1, r3, #10
 800117a:	2300      	movs	r3, #0
 800117c:	ea4f 208c 	mov.w	r0, ip, lsl #10
 8001180:	ea41 519c 	orr.w	r1, r1, ip, lsr #22
 8001184:	f7ff f874 	bl	8000270 <__aeabi_uldivmod>
 8001188:	e7d1      	b.n	800112e <HAL_RCC_GetSysClockFreq+0x6a>
 800118a:	bf00      	nop
 800118c:	40023800 	.word	0x40023800
 8001190:	00f42400 	.word	0x00f42400

08001194 <HAL_RCC_ClockConfig>:
  if (RCC_ClkInitStruct == NULL)
 8001194:	2800      	cmp	r0, #0
 8001196:	f000 809b 	beq.w	80012d0 <HAL_RCC_ClockConfig+0x13c>
{
 800119a:	b570      	push	{r4, r5, r6, lr}
 800119c:	460d      	mov	r5, r1
 800119e:	4604      	mov	r4, r0
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80011a0:	4b4f      	ldr	r3, [pc, #316]	@ (80012e0 <HAL_RCC_ClockConfig+0x14c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	f003 0307 	and.w	r3, r3, #7
 80011a8:	428b      	cmp	r3, r1
 80011aa:	d208      	bcs.n	80011be <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011ac:	b2cb      	uxtb	r3, r1
 80011ae:	4a4c      	ldr	r2, [pc, #304]	@ (80012e0 <HAL_RCC_ClockConfig+0x14c>)
 80011b0:	7013      	strb	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80011b2:	6813      	ldr	r3, [r2, #0]
 80011b4:	f003 0307 	and.w	r3, r3, #7
 80011b8:	428b      	cmp	r3, r1
 80011ba:	f040 808b 	bne.w	80012d4 <HAL_RCC_ClockConfig+0x140>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80011be:	6823      	ldr	r3, [r4, #0]
 80011c0:	f013 0f02 	tst.w	r3, #2
 80011c4:	d017      	beq.n	80011f6 <HAL_RCC_ClockConfig+0x62>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011c6:	f013 0f04 	tst.w	r3, #4
 80011ca:	d004      	beq.n	80011d6 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80011cc:	4a45      	ldr	r2, [pc, #276]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 80011ce:	6893      	ldr	r3, [r2, #8]
 80011d0:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80011d4:	6093      	str	r3, [r2, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80011d6:	6823      	ldr	r3, [r4, #0]
 80011d8:	f013 0f08 	tst.w	r3, #8
 80011dc:	d004      	beq.n	80011e8 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80011de:	4a41      	ldr	r2, [pc, #260]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 80011e0:	6893      	ldr	r3, [r2, #8]
 80011e2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80011e6:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80011e8:	4a3e      	ldr	r2, [pc, #248]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 80011ea:	6893      	ldr	r3, [r2, #8]
 80011ec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80011f0:	68a1      	ldr	r1, [r4, #8]
 80011f2:	430b      	orrs	r3, r1
 80011f4:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	f013 0f01 	tst.w	r3, #1
 80011fc:	d032      	beq.n	8001264 <HAL_RCC_ClockConfig+0xd0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011fe:	6863      	ldr	r3, [r4, #4]
 8001200:	2b01      	cmp	r3, #1
 8001202:	d021      	beq.n	8001248 <HAL_RCC_ClockConfig+0xb4>
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001204:	1e9a      	subs	r2, r3, #2
 8001206:	2a01      	cmp	r2, #1
 8001208:	d925      	bls.n	8001256 <HAL_RCC_ClockConfig+0xc2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800120a:	4a36      	ldr	r2, [pc, #216]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 800120c:	6812      	ldr	r2, [r2, #0]
 800120e:	f012 0f02 	tst.w	r2, #2
 8001212:	d061      	beq.n	80012d8 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001214:	4933      	ldr	r1, [pc, #204]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 8001216:	688a      	ldr	r2, [r1, #8]
 8001218:	f022 0203 	bic.w	r2, r2, #3
 800121c:	4313      	orrs	r3, r2
 800121e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8001220:	f7ff fbe8 	bl	80009f4 <HAL_GetTick>
 8001224:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001226:	4b2f      	ldr	r3, [pc, #188]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	f003 030c 	and.w	r3, r3, #12
 800122e:	6862      	ldr	r2, [r4, #4]
 8001230:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001234:	d016      	beq.n	8001264 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001236:	f7ff fbdd 	bl	80009f4 <HAL_GetTick>
 800123a:	1b80      	subs	r0, r0, r6
 800123c:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001240:	4298      	cmp	r0, r3
 8001242:	d9f0      	bls.n	8001226 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 8001244:	2003      	movs	r0, #3
 8001246:	e042      	b.n	80012ce <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001248:	4a26      	ldr	r2, [pc, #152]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 800124a:	6812      	ldr	r2, [r2, #0]
 800124c:	f412 3f00 	tst.w	r2, #131072	@ 0x20000
 8001250:	d1e0      	bne.n	8001214 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001252:	2001      	movs	r0, #1
 8001254:	e03b      	b.n	80012ce <HAL_RCC_ClockConfig+0x13a>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001256:	4a23      	ldr	r2, [pc, #140]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 8001258:	6812      	ldr	r2, [r2, #0]
 800125a:	f012 7f00 	tst.w	r2, #33554432	@ 0x2000000
 800125e:	d1d9      	bne.n	8001214 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 8001260:	2001      	movs	r0, #1
 8001262:	e034      	b.n	80012ce <HAL_RCC_ClockConfig+0x13a>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001264:	4b1e      	ldr	r3, [pc, #120]	@ (80012e0 <HAL_RCC_ClockConfig+0x14c>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	42ab      	cmp	r3, r5
 800126e:	d907      	bls.n	8001280 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001270:	b2ea      	uxtb	r2, r5
 8001272:	4b1b      	ldr	r3, [pc, #108]	@ (80012e0 <HAL_RCC_ClockConfig+0x14c>)
 8001274:	701a      	strb	r2, [r3, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	f003 0307 	and.w	r3, r3, #7
 800127c:	42ab      	cmp	r3, r5
 800127e:	d12d      	bne.n	80012dc <HAL_RCC_ClockConfig+0x148>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001280:	6823      	ldr	r3, [r4, #0]
 8001282:	f013 0f04 	tst.w	r3, #4
 8001286:	d006      	beq.n	8001296 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001288:	4a16      	ldr	r2, [pc, #88]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 800128a:	6893      	ldr	r3, [r2, #8]
 800128c:	f423 53e0 	bic.w	r3, r3, #7168	@ 0x1c00
 8001290:	68e1      	ldr	r1, [r4, #12]
 8001292:	430b      	orrs	r3, r1
 8001294:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001296:	6823      	ldr	r3, [r4, #0]
 8001298:	f013 0f08 	tst.w	r3, #8
 800129c:	d007      	beq.n	80012ae <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800129e:	4a11      	ldr	r2, [pc, #68]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 80012a0:	6893      	ldr	r3, [r2, #8]
 80012a2:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 80012a6:	6921      	ldr	r1, [r4, #16]
 80012a8:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80012ac:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80012ae:	f7ff ff09 	bl	80010c4 <HAL_RCC_GetSysClockFreq>
 80012b2:	4b0c      	ldr	r3, [pc, #48]	@ (80012e4 <HAL_RCC_ClockConfig+0x150>)
 80012b4:	689b      	ldr	r3, [r3, #8]
 80012b6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80012ba:	4a0b      	ldr	r2, [pc, #44]	@ (80012e8 <HAL_RCC_ClockConfig+0x154>)
 80012bc:	5cd3      	ldrb	r3, [r2, r3]
 80012be:	40d8      	lsrs	r0, r3
 80012c0:	4b0a      	ldr	r3, [pc, #40]	@ (80012ec <HAL_RCC_ClockConfig+0x158>)
 80012c2:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80012c4:	4b0a      	ldr	r3, [pc, #40]	@ (80012f0 <HAL_RCC_ClockConfig+0x15c>)
 80012c6:	6818      	ldr	r0, [r3, #0]
 80012c8:	f7ff fb48 	bl	800095c <HAL_InitTick>
  return HAL_OK;
 80012cc:	2000      	movs	r0, #0
}
 80012ce:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 80012d0:	2001      	movs	r0, #1
}
 80012d2:	4770      	bx	lr
      return HAL_ERROR;
 80012d4:	2001      	movs	r0, #1
 80012d6:	e7fa      	b.n	80012ce <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 80012d8:	2001      	movs	r0, #1
 80012da:	e7f8      	b.n	80012ce <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 80012dc:	2001      	movs	r0, #1
 80012de:	e7f6      	b.n	80012ce <HAL_RCC_ClockConfig+0x13a>
 80012e0:	40023c00 	.word	0x40023c00
 80012e4:	40023800 	.word	0x40023800
 80012e8:	08002518 	.word	0x08002518
 80012ec:	20000000 	.word	0x20000000
 80012f0:	20000008 	.word	0x20000008

080012f4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 80012f4:	4b01      	ldr	r3, [pc, #4]	@ (80012fc <HAL_RCC_GetHCLKFreq+0x8>)
 80012f6:	6818      	ldr	r0, [r3, #0]
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000000 	.word	0x20000000

08001300 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001300:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001302:	f7ff fff7 	bl	80012f4 <HAL_RCC_GetHCLKFreq>
 8001306:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001308:	689b      	ldr	r3, [r3, #8]
 800130a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800130e:	4a03      	ldr	r2, [pc, #12]	@ (800131c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001310:	5cd3      	ldrb	r3, [r2, r3]
}
 8001312:	40d8      	lsrs	r0, r3
 8001314:	bd08      	pop	{r3, pc}
 8001316:	bf00      	nop
 8001318:	40023800 	.word	0x40023800
 800131c:	08002510 	.word	0x08002510

08001320 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001320:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001322:	f7ff ffe7 	bl	80012f4 <HAL_RCC_GetHCLKFreq>
 8001326:	4b04      	ldr	r3, [pc, #16]	@ (8001338 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800132e:	4a03      	ldr	r2, [pc, #12]	@ (800133c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001330:	5cd3      	ldrb	r3, [r2, r3]
}
 8001332:	40d8      	lsrs	r0, r3
 8001334:	bd08      	pop	{r3, pc}
 8001336:	bf00      	nop
 8001338:	40023800 	.word	0x40023800
 800133c:	08002510 	.word	0x08002510

08001340 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001340:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001342:	f102 030c 	add.w	r3, r2, #12
 8001346:	e853 3f00 	ldrex	r3, [r3]
 800134a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800134e:	320c      	adds	r2, #12
 8001350:	e842 3100 	strex	r1, r3, [r2]
 8001354:	2900      	cmp	r1, #0
 8001356:	d1f3      	bne.n	8001340 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001358:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800135a:	f102 0314 	add.w	r3, r2, #20
 800135e:	e853 3f00 	ldrex	r3, [r3]
 8001362:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001366:	3214      	adds	r2, #20
 8001368:	e842 3100 	strex	r1, r3, [r2]
 800136c:	2900      	cmp	r1, #0
 800136e:	d1f3      	bne.n	8001358 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001370:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001372:	2b01      	cmp	r3, #1
 8001374:	d005      	beq.n	8001382 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001376:	2320      	movs	r3, #32
 8001378:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800137c:	2300      	movs	r3, #0
 800137e:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001380:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001382:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001384:	f102 030c 	add.w	r3, r2, #12
 8001388:	e853 3f00 	ldrex	r3, [r3]
 800138c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001390:	320c      	adds	r2, #12
 8001392:	e842 3100 	strex	r1, r3, [r2]
 8001396:	2900      	cmp	r1, #0
 8001398:	d1f3      	bne.n	8001382 <UART_EndRxTransfer+0x42>
 800139a:	e7ec      	b.n	8001376 <UART_EndRxTransfer+0x36>

0800139c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800139c:	b510      	push	{r4, lr}
 800139e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80013a0:	6802      	ldr	r2, [r0, #0]
 80013a2:	6913      	ldr	r3, [r2, #16]
 80013a4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013a8:	68c1      	ldr	r1, [r0, #12]
 80013aa:	430b      	orrs	r3, r1
 80013ac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80013ae:	6883      	ldr	r3, [r0, #8]
 80013b0:	6902      	ldr	r2, [r0, #16]
 80013b2:	431a      	orrs	r2, r3
 80013b4:	6943      	ldr	r3, [r0, #20]
 80013b6:	431a      	orrs	r2, r3
 80013b8:	69c3      	ldr	r3, [r0, #28]
 80013ba:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80013bc:	6801      	ldr	r1, [r0, #0]
 80013be:	68cb      	ldr	r3, [r1, #12]
 80013c0:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80013c4:	f023 030c 	bic.w	r3, r3, #12
 80013c8:	4313      	orrs	r3, r2
 80013ca:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80013cc:	6802      	ldr	r2, [r0, #0]
 80013ce:	6953      	ldr	r3, [r2, #20]
 80013d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80013d4:	6981      	ldr	r1, [r0, #24]
 80013d6:	430b      	orrs	r3, r1
 80013d8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80013da:	6803      	ldr	r3, [r0, #0]
 80013dc:	4a31      	ldr	r2, [pc, #196]	@ (80014a4 <UART_SetConfig+0x108>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d006      	beq.n	80013f0 <UART_SetConfig+0x54>
 80013e2:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80013e6:	4293      	cmp	r3, r2
 80013e8:	d002      	beq.n	80013f0 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80013ea:	f7ff ff89 	bl	8001300 <HAL_RCC_GetPCLK1Freq>
 80013ee:	e001      	b.n	80013f4 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 80013f0:	f7ff ff96 	bl	8001320 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80013f4:	69e3      	ldr	r3, [r4, #28]
 80013f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80013fa:	d029      	beq.n	8001450 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80013fc:	2100      	movs	r1, #0
 80013fe:	1803      	adds	r3, r0, r0
 8001400:	4149      	adcs	r1, r1
 8001402:	181b      	adds	r3, r3, r0
 8001404:	f141 0100 	adc.w	r1, r1, #0
 8001408:	00c9      	lsls	r1, r1, #3
 800140a:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	1818      	adds	r0, r3, r0
 8001412:	6863      	ldr	r3, [r4, #4]
 8001414:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8001418:	ea4f 7393 	mov.w	r3, r3, lsr #30
 800141c:	f141 0100 	adc.w	r1, r1, #0
 8001420:	f7fe ff26 	bl	8000270 <__aeabi_uldivmod>
 8001424:	4a20      	ldr	r2, [pc, #128]	@ (80014a8 <UART_SetConfig+0x10c>)
 8001426:	fba2 3100 	umull	r3, r1, r2, r0
 800142a:	0949      	lsrs	r1, r1, #5
 800142c:	2364      	movs	r3, #100	@ 0x64
 800142e:	fb03 0311 	mls	r3, r3, r1, r0
 8001432:	011b      	lsls	r3, r3, #4
 8001434:	3332      	adds	r3, #50	@ 0x32
 8001436:	fba2 2303 	umull	r2, r3, r2, r3
 800143a:	095b      	lsrs	r3, r3, #5
 800143c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001440:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001444:	f003 030f 	and.w	r3, r3, #15
 8001448:	6821      	ldr	r1, [r4, #0]
 800144a:	4413      	add	r3, r2
 800144c:	608b      	str	r3, [r1, #8]
  }
}
 800144e:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001450:	2300      	movs	r3, #0
 8001452:	1802      	adds	r2, r0, r0
 8001454:	eb43 0103 	adc.w	r1, r3, r3
 8001458:	1812      	adds	r2, r2, r0
 800145a:	f141 0100 	adc.w	r1, r1, #0
 800145e:	00c9      	lsls	r1, r1, #3
 8001460:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001464:	00d2      	lsls	r2, r2, #3
 8001466:	1810      	adds	r0, r2, r0
 8001468:	f141 0100 	adc.w	r1, r1, #0
 800146c:	6862      	ldr	r2, [r4, #4]
 800146e:	1892      	adds	r2, r2, r2
 8001470:	415b      	adcs	r3, r3
 8001472:	f7fe fefd 	bl	8000270 <__aeabi_uldivmod>
 8001476:	4a0c      	ldr	r2, [pc, #48]	@ (80014a8 <UART_SetConfig+0x10c>)
 8001478:	fba2 3100 	umull	r3, r1, r2, r0
 800147c:	0949      	lsrs	r1, r1, #5
 800147e:	2364      	movs	r3, #100	@ 0x64
 8001480:	fb03 0311 	mls	r3, r3, r1, r0
 8001484:	00db      	lsls	r3, r3, #3
 8001486:	3332      	adds	r3, #50	@ 0x32
 8001488:	fba2 2303 	umull	r2, r3, r2, r3
 800148c:	095b      	lsrs	r3, r3, #5
 800148e:	005a      	lsls	r2, r3, #1
 8001490:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8001494:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8001498:	f003 0307 	and.w	r3, r3, #7
 800149c:	6821      	ldr	r1, [r4, #0]
 800149e:	4413      	add	r3, r2
 80014a0:	608b      	str	r3, [r1, #8]
 80014a2:	e7d4      	b.n	800144e <UART_SetConfig+0xb2>
 80014a4:	40011000 	.word	0x40011000
 80014a8:	51eb851f 	.word	0x51eb851f

080014ac <UART_WaitOnFlagUntilTimeout>:
{
 80014ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80014b0:	b083      	sub	sp, #12
 80014b2:	4605      	mov	r5, r0
 80014b4:	460e      	mov	r6, r1
 80014b6:	4617      	mov	r7, r2
 80014b8:	4699      	mov	r9, r3
 80014ba:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80014be:	682b      	ldr	r3, [r5, #0]
 80014c0:	681c      	ldr	r4, [r3, #0]
 80014c2:	ea36 0404 	bics.w	r4, r6, r4
 80014c6:	bf0c      	ite	eq
 80014c8:	2401      	moveq	r4, #1
 80014ca:	2400      	movne	r4, #0
 80014cc:	42bc      	cmp	r4, r7
 80014ce:	d128      	bne.n	8001522 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 80014d0:	f1b8 3fff 	cmp.w	r8, #4294967295	@ 0xffffffff
 80014d4:	d0f3      	beq.n	80014be <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80014d6:	f7ff fa8d 	bl	80009f4 <HAL_GetTick>
 80014da:	eba0 0009 	sub.w	r0, r0, r9
 80014de:	4540      	cmp	r0, r8
 80014e0:	d823      	bhi.n	800152a <UART_WaitOnFlagUntilTimeout+0x7e>
 80014e2:	f1b8 0f00 	cmp.w	r8, #0
 80014e6:	d022      	beq.n	800152e <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80014e8:	682b      	ldr	r3, [r5, #0]
 80014ea:	68da      	ldr	r2, [r3, #12]
 80014ec:	f012 0f04 	tst.w	r2, #4
 80014f0:	d0e5      	beq.n	80014be <UART_WaitOnFlagUntilTimeout+0x12>
 80014f2:	2e80      	cmp	r6, #128	@ 0x80
 80014f4:	d0e3      	beq.n	80014be <UART_WaitOnFlagUntilTimeout+0x12>
 80014f6:	2e40      	cmp	r6, #64	@ 0x40
 80014f8:	d0e1      	beq.n	80014be <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	f012 0f08 	tst.w	r2, #8
 8001500:	d0dd      	beq.n	80014be <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001502:	2400      	movs	r4, #0
 8001504:	9401      	str	r4, [sp, #4]
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	9201      	str	r2, [sp, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	9301      	str	r3, [sp, #4]
 800150e:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 8001510:	4628      	mov	r0, r5
 8001512:	f7ff ff15 	bl	8001340 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001516:	2308      	movs	r3, #8
 8001518:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 800151a:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 800151e:	2001      	movs	r0, #1
 8001520:	e000      	b.n	8001524 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8001522:	2000      	movs	r0, #0
}
 8001524:	b003      	add	sp, #12
 8001526:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800152a:	2003      	movs	r0, #3
 800152c:	e7fa      	b.n	8001524 <UART_WaitOnFlagUntilTimeout+0x78>
 800152e:	2003      	movs	r0, #3
 8001530:	e7f8      	b.n	8001524 <UART_WaitOnFlagUntilTimeout+0x78>

08001532 <HAL_UART_Init>:
  if (huart == NULL)
 8001532:	b360      	cbz	r0, 800158e <HAL_UART_Init+0x5c>
{
 8001534:	b510      	push	{r4, lr}
 8001536:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8001538:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800153c:	b313      	cbz	r3, 8001584 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 800153e:	2324      	movs	r3, #36	@ 0x24
 8001540:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8001544:	6822      	ldr	r2, [r4, #0]
 8001546:	68d3      	ldr	r3, [r2, #12]
 8001548:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800154c:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800154e:	4620      	mov	r0, r4
 8001550:	f7ff ff24 	bl	800139c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001554:	6822      	ldr	r2, [r4, #0]
 8001556:	6913      	ldr	r3, [r2, #16]
 8001558:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 800155c:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800155e:	6822      	ldr	r2, [r4, #0]
 8001560:	6953      	ldr	r3, [r2, #20]
 8001562:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 8001566:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8001568:	6822      	ldr	r2, [r4, #0]
 800156a:	68d3      	ldr	r3, [r2, #12]
 800156c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001570:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001572:	2000      	movs	r0, #0
 8001574:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001576:	2320      	movs	r3, #32
 8001578:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800157c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001580:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001582:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8001584:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001588:	f7ff f92e 	bl	80007e8 <HAL_UART_MspInit>
 800158c:	e7d7      	b.n	800153e <HAL_UART_Init+0xc>
    return HAL_ERROR;
 800158e:	2001      	movs	r0, #1
}
 8001590:	4770      	bx	lr

08001592 <HAL_UART_Transmit>:
{
 8001592:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001596:	b082      	sub	sp, #8
 8001598:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800159a:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	2b20      	cmp	r3, #32
 80015a2:	d156      	bne.n	8001652 <HAL_UART_Transmit+0xc0>
 80015a4:	4604      	mov	r4, r0
 80015a6:	460d      	mov	r5, r1
 80015a8:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 80015aa:	2900      	cmp	r1, #0
 80015ac:	d055      	beq.n	800165a <HAL_UART_Transmit+0xc8>
 80015ae:	b90a      	cbnz	r2, 80015b4 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 80015b0:	2001      	movs	r0, #1
 80015b2:	e04f      	b.n	8001654 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80015b4:	2300      	movs	r3, #0
 80015b6:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80015b8:	2321      	movs	r3, #33	@ 0x21
 80015ba:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 80015be:	f7ff fa19 	bl	80009f4 <HAL_GetTick>
 80015c2:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80015c4:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 80015c8:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015cc:	68a3      	ldr	r3, [r4, #8]
 80015ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80015d2:	d002      	beq.n	80015da <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 80015d4:	f04f 0800 	mov.w	r8, #0
 80015d8:	e014      	b.n	8001604 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80015da:	6923      	ldr	r3, [r4, #16]
 80015dc:	b32b      	cbz	r3, 800162a <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 80015de:	f04f 0800 	mov.w	r8, #0
 80015e2:	e00f      	b.n	8001604 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 80015e4:	2320      	movs	r3, #32
 80015e6:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80015ea:	2003      	movs	r0, #3
 80015ec:	e032      	b.n	8001654 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80015ee:	f838 3b02 	ldrh.w	r3, [r8], #2
 80015f2:	6822      	ldr	r2, [r4, #0]
 80015f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015f8:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80015fa:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80015fc:	b292      	uxth	r2, r2
 80015fe:	3a01      	subs	r2, #1
 8001600:	b292      	uxth	r2, r2
 8001602:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001604:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 8001606:	b29b      	uxth	r3, r3
 8001608:	b193      	cbz	r3, 8001630 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800160a:	9600      	str	r6, [sp, #0]
 800160c:	463b      	mov	r3, r7
 800160e:	2200      	movs	r2, #0
 8001610:	2180      	movs	r1, #128	@ 0x80
 8001612:	4620      	mov	r0, r4
 8001614:	f7ff ff4a 	bl	80014ac <UART_WaitOnFlagUntilTimeout>
 8001618:	2800      	cmp	r0, #0
 800161a:	d1e3      	bne.n	80015e4 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 800161c:	2d00      	cmp	r5, #0
 800161e:	d0e6      	beq.n	80015ee <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001620:	f815 2b01 	ldrb.w	r2, [r5], #1
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001628:	e7e7      	b.n	80015fa <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800162a:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 800162c:	2500      	movs	r5, #0
 800162e:	e7e9      	b.n	8001604 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001630:	9600      	str	r6, [sp, #0]
 8001632:	463b      	mov	r3, r7
 8001634:	2200      	movs	r2, #0
 8001636:	2140      	movs	r1, #64	@ 0x40
 8001638:	4620      	mov	r0, r4
 800163a:	f7ff ff37 	bl	80014ac <UART_WaitOnFlagUntilTimeout>
 800163e:	b918      	cbnz	r0, 8001648 <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8001640:	2320      	movs	r3, #32
 8001642:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 8001646:	e005      	b.n	8001654 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 8001648:	2320      	movs	r3, #32
 800164a:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 800164e:	2003      	movs	r0, #3
 8001650:	e000      	b.n	8001654 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8001652:	2002      	movs	r0, #2
}
 8001654:	b002      	add	sp, #8
 8001656:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800165a:	2001      	movs	r0, #1
 800165c:	e7fa      	b.n	8001654 <HAL_UART_Transmit+0xc2>
	...

08001660 <std>:
 8001660:	2300      	movs	r3, #0
 8001662:	b510      	push	{r4, lr}
 8001664:	4604      	mov	r4, r0
 8001666:	e9c0 3300 	strd	r3, r3, [r0]
 800166a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800166e:	6083      	str	r3, [r0, #8]
 8001670:	8181      	strh	r1, [r0, #12]
 8001672:	6643      	str	r3, [r0, #100]	@ 0x64
 8001674:	81c2      	strh	r2, [r0, #14]
 8001676:	6183      	str	r3, [r0, #24]
 8001678:	4619      	mov	r1, r3
 800167a:	2208      	movs	r2, #8
 800167c:	305c      	adds	r0, #92	@ 0x5c
 800167e:	f000 f906 	bl	800188e <memset>
 8001682:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <std+0x58>)
 8001684:	6263      	str	r3, [r4, #36]	@ 0x24
 8001686:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <std+0x5c>)
 8001688:	62a3      	str	r3, [r4, #40]	@ 0x28
 800168a:	4b0d      	ldr	r3, [pc, #52]	@ (80016c0 <std+0x60>)
 800168c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800168e:	4b0d      	ldr	r3, [pc, #52]	@ (80016c4 <std+0x64>)
 8001690:	6323      	str	r3, [r4, #48]	@ 0x30
 8001692:	4b0d      	ldr	r3, [pc, #52]	@ (80016c8 <std+0x68>)
 8001694:	6224      	str	r4, [r4, #32]
 8001696:	429c      	cmp	r4, r3
 8001698:	d006      	beq.n	80016a8 <std+0x48>
 800169a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800169e:	4294      	cmp	r4, r2
 80016a0:	d002      	beq.n	80016a8 <std+0x48>
 80016a2:	33d0      	adds	r3, #208	@ 0xd0
 80016a4:	429c      	cmp	r4, r3
 80016a6:	d105      	bne.n	80016b4 <std+0x54>
 80016a8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80016ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80016b0:	f000 b966 	b.w	8001980 <__retarget_lock_init_recursive>
 80016b4:	bd10      	pop	{r4, pc}
 80016b6:	bf00      	nop
 80016b8:	08001809 	.word	0x08001809
 80016bc:	0800182b 	.word	0x0800182b
 80016c0:	08001863 	.word	0x08001863
 80016c4:	08001887 	.word	0x08001887
 80016c8:	200000d8 	.word	0x200000d8

080016cc <stdio_exit_handler>:
 80016cc:	4a02      	ldr	r2, [pc, #8]	@ (80016d8 <stdio_exit_handler+0xc>)
 80016ce:	4903      	ldr	r1, [pc, #12]	@ (80016dc <stdio_exit_handler+0x10>)
 80016d0:	4803      	ldr	r0, [pc, #12]	@ (80016e0 <stdio_exit_handler+0x14>)
 80016d2:	f000 b869 	b.w	80017a8 <_fwalk_sglue>
 80016d6:	bf00      	nop
 80016d8:	2000000c 	.word	0x2000000c
 80016dc:	08002221 	.word	0x08002221
 80016e0:	2000001c 	.word	0x2000001c

080016e4 <cleanup_stdio>:
 80016e4:	6841      	ldr	r1, [r0, #4]
 80016e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001718 <cleanup_stdio+0x34>)
 80016e8:	4299      	cmp	r1, r3
 80016ea:	b510      	push	{r4, lr}
 80016ec:	4604      	mov	r4, r0
 80016ee:	d001      	beq.n	80016f4 <cleanup_stdio+0x10>
 80016f0:	f000 fd96 	bl	8002220 <_fflush_r>
 80016f4:	68a1      	ldr	r1, [r4, #8]
 80016f6:	4b09      	ldr	r3, [pc, #36]	@ (800171c <cleanup_stdio+0x38>)
 80016f8:	4299      	cmp	r1, r3
 80016fa:	d002      	beq.n	8001702 <cleanup_stdio+0x1e>
 80016fc:	4620      	mov	r0, r4
 80016fe:	f000 fd8f 	bl	8002220 <_fflush_r>
 8001702:	68e1      	ldr	r1, [r4, #12]
 8001704:	4b06      	ldr	r3, [pc, #24]	@ (8001720 <cleanup_stdio+0x3c>)
 8001706:	4299      	cmp	r1, r3
 8001708:	d004      	beq.n	8001714 <cleanup_stdio+0x30>
 800170a:	4620      	mov	r0, r4
 800170c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001710:	f000 bd86 	b.w	8002220 <_fflush_r>
 8001714:	bd10      	pop	{r4, pc}
 8001716:	bf00      	nop
 8001718:	200000d8 	.word	0x200000d8
 800171c:	20000140 	.word	0x20000140
 8001720:	200001a8 	.word	0x200001a8

08001724 <global_stdio_init.part.0>:
 8001724:	b510      	push	{r4, lr}
 8001726:	4b0b      	ldr	r3, [pc, #44]	@ (8001754 <global_stdio_init.part.0+0x30>)
 8001728:	4c0b      	ldr	r4, [pc, #44]	@ (8001758 <global_stdio_init.part.0+0x34>)
 800172a:	4a0c      	ldr	r2, [pc, #48]	@ (800175c <global_stdio_init.part.0+0x38>)
 800172c:	601a      	str	r2, [r3, #0]
 800172e:	4620      	mov	r0, r4
 8001730:	2200      	movs	r2, #0
 8001732:	2104      	movs	r1, #4
 8001734:	f7ff ff94 	bl	8001660 <std>
 8001738:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800173c:	2201      	movs	r2, #1
 800173e:	2109      	movs	r1, #9
 8001740:	f7ff ff8e 	bl	8001660 <std>
 8001744:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001748:	2202      	movs	r2, #2
 800174a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800174e:	2112      	movs	r1, #18
 8001750:	f7ff bf86 	b.w	8001660 <std>
 8001754:	20000210 	.word	0x20000210
 8001758:	200000d8 	.word	0x200000d8
 800175c:	080016cd 	.word	0x080016cd

08001760 <__sfp_lock_acquire>:
 8001760:	4801      	ldr	r0, [pc, #4]	@ (8001768 <__sfp_lock_acquire+0x8>)
 8001762:	f000 b90e 	b.w	8001982 <__retarget_lock_acquire_recursive>
 8001766:	bf00      	nop
 8001768:	20000219 	.word	0x20000219

0800176c <__sfp_lock_release>:
 800176c:	4801      	ldr	r0, [pc, #4]	@ (8001774 <__sfp_lock_release+0x8>)
 800176e:	f000 b909 	b.w	8001984 <__retarget_lock_release_recursive>
 8001772:	bf00      	nop
 8001774:	20000219 	.word	0x20000219

08001778 <__sinit>:
 8001778:	b510      	push	{r4, lr}
 800177a:	4604      	mov	r4, r0
 800177c:	f7ff fff0 	bl	8001760 <__sfp_lock_acquire>
 8001780:	6a23      	ldr	r3, [r4, #32]
 8001782:	b11b      	cbz	r3, 800178c <__sinit+0x14>
 8001784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001788:	f7ff bff0 	b.w	800176c <__sfp_lock_release>
 800178c:	4b04      	ldr	r3, [pc, #16]	@ (80017a0 <__sinit+0x28>)
 800178e:	6223      	str	r3, [r4, #32]
 8001790:	4b04      	ldr	r3, [pc, #16]	@ (80017a4 <__sinit+0x2c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1f5      	bne.n	8001784 <__sinit+0xc>
 8001798:	f7ff ffc4 	bl	8001724 <global_stdio_init.part.0>
 800179c:	e7f2      	b.n	8001784 <__sinit+0xc>
 800179e:	bf00      	nop
 80017a0:	080016e5 	.word	0x080016e5
 80017a4:	20000210 	.word	0x20000210

080017a8 <_fwalk_sglue>:
 80017a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017ac:	4607      	mov	r7, r0
 80017ae:	4688      	mov	r8, r1
 80017b0:	4614      	mov	r4, r2
 80017b2:	2600      	movs	r6, #0
 80017b4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80017b8:	f1b9 0901 	subs.w	r9, r9, #1
 80017bc:	d505      	bpl.n	80017ca <_fwalk_sglue+0x22>
 80017be:	6824      	ldr	r4, [r4, #0]
 80017c0:	2c00      	cmp	r4, #0
 80017c2:	d1f7      	bne.n	80017b4 <_fwalk_sglue+0xc>
 80017c4:	4630      	mov	r0, r6
 80017c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80017ca:	89ab      	ldrh	r3, [r5, #12]
 80017cc:	2b01      	cmp	r3, #1
 80017ce:	d907      	bls.n	80017e0 <_fwalk_sglue+0x38>
 80017d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80017d4:	3301      	adds	r3, #1
 80017d6:	d003      	beq.n	80017e0 <_fwalk_sglue+0x38>
 80017d8:	4629      	mov	r1, r5
 80017da:	4638      	mov	r0, r7
 80017dc:	47c0      	blx	r8
 80017de:	4306      	orrs	r6, r0
 80017e0:	3568      	adds	r5, #104	@ 0x68
 80017e2:	e7e9      	b.n	80017b8 <_fwalk_sglue+0x10>

080017e4 <iprintf>:
 80017e4:	b40f      	push	{r0, r1, r2, r3}
 80017e6:	b507      	push	{r0, r1, r2, lr}
 80017e8:	4906      	ldr	r1, [pc, #24]	@ (8001804 <iprintf+0x20>)
 80017ea:	ab04      	add	r3, sp, #16
 80017ec:	6808      	ldr	r0, [r1, #0]
 80017ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80017f2:	6881      	ldr	r1, [r0, #8]
 80017f4:	9301      	str	r3, [sp, #4]
 80017f6:	f000 f9e9 	bl	8001bcc <_vfiprintf_r>
 80017fa:	b003      	add	sp, #12
 80017fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8001800:	b004      	add	sp, #16
 8001802:	4770      	bx	lr
 8001804:	20000018 	.word	0x20000018

08001808 <__sread>:
 8001808:	b510      	push	{r4, lr}
 800180a:	460c      	mov	r4, r1
 800180c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001810:	f000 f868 	bl	80018e4 <_read_r>
 8001814:	2800      	cmp	r0, #0
 8001816:	bfab      	itete	ge
 8001818:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800181a:	89a3      	ldrhlt	r3, [r4, #12]
 800181c:	181b      	addge	r3, r3, r0
 800181e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001822:	bfac      	ite	ge
 8001824:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001826:	81a3      	strhlt	r3, [r4, #12]
 8001828:	bd10      	pop	{r4, pc}

0800182a <__swrite>:
 800182a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800182e:	461f      	mov	r7, r3
 8001830:	898b      	ldrh	r3, [r1, #12]
 8001832:	05db      	lsls	r3, r3, #23
 8001834:	4605      	mov	r5, r0
 8001836:	460c      	mov	r4, r1
 8001838:	4616      	mov	r6, r2
 800183a:	d505      	bpl.n	8001848 <__swrite+0x1e>
 800183c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001840:	2302      	movs	r3, #2
 8001842:	2200      	movs	r2, #0
 8001844:	f000 f83c 	bl	80018c0 <_lseek_r>
 8001848:	89a3      	ldrh	r3, [r4, #12]
 800184a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800184e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001852:	81a3      	strh	r3, [r4, #12]
 8001854:	4632      	mov	r2, r6
 8001856:	463b      	mov	r3, r7
 8001858:	4628      	mov	r0, r5
 800185a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800185e:	f000 b853 	b.w	8001908 <_write_r>

08001862 <__sseek>:
 8001862:	b510      	push	{r4, lr}
 8001864:	460c      	mov	r4, r1
 8001866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800186a:	f000 f829 	bl	80018c0 <_lseek_r>
 800186e:	1c43      	adds	r3, r0, #1
 8001870:	89a3      	ldrh	r3, [r4, #12]
 8001872:	bf15      	itete	ne
 8001874:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001876:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800187a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800187e:	81a3      	strheq	r3, [r4, #12]
 8001880:	bf18      	it	ne
 8001882:	81a3      	strhne	r3, [r4, #12]
 8001884:	bd10      	pop	{r4, pc}

08001886 <__sclose>:
 8001886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800188a:	f000 b809 	b.w	80018a0 <_close_r>

0800188e <memset>:
 800188e:	4402      	add	r2, r0
 8001890:	4603      	mov	r3, r0
 8001892:	4293      	cmp	r3, r2
 8001894:	d100      	bne.n	8001898 <memset+0xa>
 8001896:	4770      	bx	lr
 8001898:	f803 1b01 	strb.w	r1, [r3], #1
 800189c:	e7f9      	b.n	8001892 <memset+0x4>
	...

080018a0 <_close_r>:
 80018a0:	b538      	push	{r3, r4, r5, lr}
 80018a2:	4d06      	ldr	r5, [pc, #24]	@ (80018bc <_close_r+0x1c>)
 80018a4:	2300      	movs	r3, #0
 80018a6:	4604      	mov	r4, r0
 80018a8:	4608      	mov	r0, r1
 80018aa:	602b      	str	r3, [r5, #0]
 80018ac:	f7fe fff2 	bl	8000894 <_close>
 80018b0:	1c43      	adds	r3, r0, #1
 80018b2:	d102      	bne.n	80018ba <_close_r+0x1a>
 80018b4:	682b      	ldr	r3, [r5, #0]
 80018b6:	b103      	cbz	r3, 80018ba <_close_r+0x1a>
 80018b8:	6023      	str	r3, [r4, #0]
 80018ba:	bd38      	pop	{r3, r4, r5, pc}
 80018bc:	20000214 	.word	0x20000214

080018c0 <_lseek_r>:
 80018c0:	b538      	push	{r3, r4, r5, lr}
 80018c2:	4d07      	ldr	r5, [pc, #28]	@ (80018e0 <_lseek_r+0x20>)
 80018c4:	4604      	mov	r4, r0
 80018c6:	4608      	mov	r0, r1
 80018c8:	4611      	mov	r1, r2
 80018ca:	2200      	movs	r2, #0
 80018cc:	602a      	str	r2, [r5, #0]
 80018ce:	461a      	mov	r2, r3
 80018d0:	f7fe ffea 	bl	80008a8 <_lseek>
 80018d4:	1c43      	adds	r3, r0, #1
 80018d6:	d102      	bne.n	80018de <_lseek_r+0x1e>
 80018d8:	682b      	ldr	r3, [r5, #0]
 80018da:	b103      	cbz	r3, 80018de <_lseek_r+0x1e>
 80018dc:	6023      	str	r3, [r4, #0]
 80018de:	bd38      	pop	{r3, r4, r5, pc}
 80018e0:	20000214 	.word	0x20000214

080018e4 <_read_r>:
 80018e4:	b538      	push	{r3, r4, r5, lr}
 80018e6:	4d07      	ldr	r5, [pc, #28]	@ (8001904 <_read_r+0x20>)
 80018e8:	4604      	mov	r4, r0
 80018ea:	4608      	mov	r0, r1
 80018ec:	4611      	mov	r1, r2
 80018ee:	2200      	movs	r2, #0
 80018f0:	602a      	str	r2, [r5, #0]
 80018f2:	461a      	mov	r2, r3
 80018f4:	f7fe ffbe 	bl	8000874 <_read>
 80018f8:	1c43      	adds	r3, r0, #1
 80018fa:	d102      	bne.n	8001902 <_read_r+0x1e>
 80018fc:	682b      	ldr	r3, [r5, #0]
 80018fe:	b103      	cbz	r3, 8001902 <_read_r+0x1e>
 8001900:	6023      	str	r3, [r4, #0]
 8001902:	bd38      	pop	{r3, r4, r5, pc}
 8001904:	20000214 	.word	0x20000214

08001908 <_write_r>:
 8001908:	b538      	push	{r3, r4, r5, lr}
 800190a:	4d07      	ldr	r5, [pc, #28]	@ (8001928 <_write_r+0x20>)
 800190c:	4604      	mov	r4, r0
 800190e:	4608      	mov	r0, r1
 8001910:	4611      	mov	r1, r2
 8001912:	2200      	movs	r2, #0
 8001914:	602a      	str	r2, [r5, #0]
 8001916:	461a      	mov	r2, r3
 8001918:	f7fe fe6c 	bl	80005f4 <_write>
 800191c:	1c43      	adds	r3, r0, #1
 800191e:	d102      	bne.n	8001926 <_write_r+0x1e>
 8001920:	682b      	ldr	r3, [r5, #0]
 8001922:	b103      	cbz	r3, 8001926 <_write_r+0x1e>
 8001924:	6023      	str	r3, [r4, #0]
 8001926:	bd38      	pop	{r3, r4, r5, pc}
 8001928:	20000214 	.word	0x20000214

0800192c <__errno>:
 800192c:	4b01      	ldr	r3, [pc, #4]	@ (8001934 <__errno+0x8>)
 800192e:	6818      	ldr	r0, [r3, #0]
 8001930:	4770      	bx	lr
 8001932:	bf00      	nop
 8001934:	20000018 	.word	0x20000018

08001938 <__libc_init_array>:
 8001938:	b570      	push	{r4, r5, r6, lr}
 800193a:	4d0d      	ldr	r5, [pc, #52]	@ (8001970 <__libc_init_array+0x38>)
 800193c:	4c0d      	ldr	r4, [pc, #52]	@ (8001974 <__libc_init_array+0x3c>)
 800193e:	1b64      	subs	r4, r4, r5
 8001940:	10a4      	asrs	r4, r4, #2
 8001942:	2600      	movs	r6, #0
 8001944:	42a6      	cmp	r6, r4
 8001946:	d109      	bne.n	800195c <__libc_init_array+0x24>
 8001948:	4d0b      	ldr	r5, [pc, #44]	@ (8001978 <__libc_init_array+0x40>)
 800194a:	4c0c      	ldr	r4, [pc, #48]	@ (800197c <__libc_init_array+0x44>)
 800194c:	f000 fdb8 	bl	80024c0 <_init>
 8001950:	1b64      	subs	r4, r4, r5
 8001952:	10a4      	asrs	r4, r4, #2
 8001954:	2600      	movs	r6, #0
 8001956:	42a6      	cmp	r6, r4
 8001958:	d105      	bne.n	8001966 <__libc_init_array+0x2e>
 800195a:	bd70      	pop	{r4, r5, r6, pc}
 800195c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001960:	4798      	blx	r3
 8001962:	3601      	adds	r6, #1
 8001964:	e7ee      	b.n	8001944 <__libc_init_array+0xc>
 8001966:	f855 3b04 	ldr.w	r3, [r5], #4
 800196a:	4798      	blx	r3
 800196c:	3601      	adds	r6, #1
 800196e:	e7f2      	b.n	8001956 <__libc_init_array+0x1e>
 8001970:	08002564 	.word	0x08002564
 8001974:	08002564 	.word	0x08002564
 8001978:	08002564 	.word	0x08002564
 800197c:	08002568 	.word	0x08002568

08001980 <__retarget_lock_init_recursive>:
 8001980:	4770      	bx	lr

08001982 <__retarget_lock_acquire_recursive>:
 8001982:	4770      	bx	lr

08001984 <__retarget_lock_release_recursive>:
 8001984:	4770      	bx	lr
	...

08001988 <_free_r>:
 8001988:	b538      	push	{r3, r4, r5, lr}
 800198a:	4605      	mov	r5, r0
 800198c:	2900      	cmp	r1, #0
 800198e:	d041      	beq.n	8001a14 <_free_r+0x8c>
 8001990:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001994:	1f0c      	subs	r4, r1, #4
 8001996:	2b00      	cmp	r3, #0
 8001998:	bfb8      	it	lt
 800199a:	18e4      	addlt	r4, r4, r3
 800199c:	f000 f8e0 	bl	8001b60 <__malloc_lock>
 80019a0:	4a1d      	ldr	r2, [pc, #116]	@ (8001a18 <_free_r+0x90>)
 80019a2:	6813      	ldr	r3, [r2, #0]
 80019a4:	b933      	cbnz	r3, 80019b4 <_free_r+0x2c>
 80019a6:	6063      	str	r3, [r4, #4]
 80019a8:	6014      	str	r4, [r2, #0]
 80019aa:	4628      	mov	r0, r5
 80019ac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80019b0:	f000 b8dc 	b.w	8001b6c <__malloc_unlock>
 80019b4:	42a3      	cmp	r3, r4
 80019b6:	d908      	bls.n	80019ca <_free_r+0x42>
 80019b8:	6820      	ldr	r0, [r4, #0]
 80019ba:	1821      	adds	r1, r4, r0
 80019bc:	428b      	cmp	r3, r1
 80019be:	bf01      	itttt	eq
 80019c0:	6819      	ldreq	r1, [r3, #0]
 80019c2:	685b      	ldreq	r3, [r3, #4]
 80019c4:	1809      	addeq	r1, r1, r0
 80019c6:	6021      	streq	r1, [r4, #0]
 80019c8:	e7ed      	b.n	80019a6 <_free_r+0x1e>
 80019ca:	461a      	mov	r2, r3
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	b10b      	cbz	r3, 80019d4 <_free_r+0x4c>
 80019d0:	42a3      	cmp	r3, r4
 80019d2:	d9fa      	bls.n	80019ca <_free_r+0x42>
 80019d4:	6811      	ldr	r1, [r2, #0]
 80019d6:	1850      	adds	r0, r2, r1
 80019d8:	42a0      	cmp	r0, r4
 80019da:	d10b      	bne.n	80019f4 <_free_r+0x6c>
 80019dc:	6820      	ldr	r0, [r4, #0]
 80019de:	4401      	add	r1, r0
 80019e0:	1850      	adds	r0, r2, r1
 80019e2:	4283      	cmp	r3, r0
 80019e4:	6011      	str	r1, [r2, #0]
 80019e6:	d1e0      	bne.n	80019aa <_free_r+0x22>
 80019e8:	6818      	ldr	r0, [r3, #0]
 80019ea:	685b      	ldr	r3, [r3, #4]
 80019ec:	6053      	str	r3, [r2, #4]
 80019ee:	4408      	add	r0, r1
 80019f0:	6010      	str	r0, [r2, #0]
 80019f2:	e7da      	b.n	80019aa <_free_r+0x22>
 80019f4:	d902      	bls.n	80019fc <_free_r+0x74>
 80019f6:	230c      	movs	r3, #12
 80019f8:	602b      	str	r3, [r5, #0]
 80019fa:	e7d6      	b.n	80019aa <_free_r+0x22>
 80019fc:	6820      	ldr	r0, [r4, #0]
 80019fe:	1821      	adds	r1, r4, r0
 8001a00:	428b      	cmp	r3, r1
 8001a02:	bf04      	itt	eq
 8001a04:	6819      	ldreq	r1, [r3, #0]
 8001a06:	685b      	ldreq	r3, [r3, #4]
 8001a08:	6063      	str	r3, [r4, #4]
 8001a0a:	bf04      	itt	eq
 8001a0c:	1809      	addeq	r1, r1, r0
 8001a0e:	6021      	streq	r1, [r4, #0]
 8001a10:	6054      	str	r4, [r2, #4]
 8001a12:	e7ca      	b.n	80019aa <_free_r+0x22>
 8001a14:	bd38      	pop	{r3, r4, r5, pc}
 8001a16:	bf00      	nop
 8001a18:	20000220 	.word	0x20000220

08001a1c <sbrk_aligned>:
 8001a1c:	b570      	push	{r4, r5, r6, lr}
 8001a1e:	4e0f      	ldr	r6, [pc, #60]	@ (8001a5c <sbrk_aligned+0x40>)
 8001a20:	460c      	mov	r4, r1
 8001a22:	6831      	ldr	r1, [r6, #0]
 8001a24:	4605      	mov	r5, r0
 8001a26:	b911      	cbnz	r1, 8001a2e <sbrk_aligned+0x12>
 8001a28:	f000 fcb6 	bl	8002398 <_sbrk_r>
 8001a2c:	6030      	str	r0, [r6, #0]
 8001a2e:	4621      	mov	r1, r4
 8001a30:	4628      	mov	r0, r5
 8001a32:	f000 fcb1 	bl	8002398 <_sbrk_r>
 8001a36:	1c43      	adds	r3, r0, #1
 8001a38:	d103      	bne.n	8001a42 <sbrk_aligned+0x26>
 8001a3a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8001a3e:	4620      	mov	r0, r4
 8001a40:	bd70      	pop	{r4, r5, r6, pc}
 8001a42:	1cc4      	adds	r4, r0, #3
 8001a44:	f024 0403 	bic.w	r4, r4, #3
 8001a48:	42a0      	cmp	r0, r4
 8001a4a:	d0f8      	beq.n	8001a3e <sbrk_aligned+0x22>
 8001a4c:	1a21      	subs	r1, r4, r0
 8001a4e:	4628      	mov	r0, r5
 8001a50:	f000 fca2 	bl	8002398 <_sbrk_r>
 8001a54:	3001      	adds	r0, #1
 8001a56:	d1f2      	bne.n	8001a3e <sbrk_aligned+0x22>
 8001a58:	e7ef      	b.n	8001a3a <sbrk_aligned+0x1e>
 8001a5a:	bf00      	nop
 8001a5c:	2000021c 	.word	0x2000021c

08001a60 <_malloc_r>:
 8001a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001a64:	1ccd      	adds	r5, r1, #3
 8001a66:	f025 0503 	bic.w	r5, r5, #3
 8001a6a:	3508      	adds	r5, #8
 8001a6c:	2d0c      	cmp	r5, #12
 8001a6e:	bf38      	it	cc
 8001a70:	250c      	movcc	r5, #12
 8001a72:	2d00      	cmp	r5, #0
 8001a74:	4606      	mov	r6, r0
 8001a76:	db01      	blt.n	8001a7c <_malloc_r+0x1c>
 8001a78:	42a9      	cmp	r1, r5
 8001a7a:	d904      	bls.n	8001a86 <_malloc_r+0x26>
 8001a7c:	230c      	movs	r3, #12
 8001a7e:	6033      	str	r3, [r6, #0]
 8001a80:	2000      	movs	r0, #0
 8001a82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001a86:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001b5c <_malloc_r+0xfc>
 8001a8a:	f000 f869 	bl	8001b60 <__malloc_lock>
 8001a8e:	f8d8 3000 	ldr.w	r3, [r8]
 8001a92:	461c      	mov	r4, r3
 8001a94:	bb44      	cbnz	r4, 8001ae8 <_malloc_r+0x88>
 8001a96:	4629      	mov	r1, r5
 8001a98:	4630      	mov	r0, r6
 8001a9a:	f7ff ffbf 	bl	8001a1c <sbrk_aligned>
 8001a9e:	1c43      	adds	r3, r0, #1
 8001aa0:	4604      	mov	r4, r0
 8001aa2:	d158      	bne.n	8001b56 <_malloc_r+0xf6>
 8001aa4:	f8d8 4000 	ldr.w	r4, [r8]
 8001aa8:	4627      	mov	r7, r4
 8001aaa:	2f00      	cmp	r7, #0
 8001aac:	d143      	bne.n	8001b36 <_malloc_r+0xd6>
 8001aae:	2c00      	cmp	r4, #0
 8001ab0:	d04b      	beq.n	8001b4a <_malloc_r+0xea>
 8001ab2:	6823      	ldr	r3, [r4, #0]
 8001ab4:	4639      	mov	r1, r7
 8001ab6:	4630      	mov	r0, r6
 8001ab8:	eb04 0903 	add.w	r9, r4, r3
 8001abc:	f000 fc6c 	bl	8002398 <_sbrk_r>
 8001ac0:	4581      	cmp	r9, r0
 8001ac2:	d142      	bne.n	8001b4a <_malloc_r+0xea>
 8001ac4:	6821      	ldr	r1, [r4, #0]
 8001ac6:	1a6d      	subs	r5, r5, r1
 8001ac8:	4629      	mov	r1, r5
 8001aca:	4630      	mov	r0, r6
 8001acc:	f7ff ffa6 	bl	8001a1c <sbrk_aligned>
 8001ad0:	3001      	adds	r0, #1
 8001ad2:	d03a      	beq.n	8001b4a <_malloc_r+0xea>
 8001ad4:	6823      	ldr	r3, [r4, #0]
 8001ad6:	442b      	add	r3, r5
 8001ad8:	6023      	str	r3, [r4, #0]
 8001ada:	f8d8 3000 	ldr.w	r3, [r8]
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	bb62      	cbnz	r2, 8001b3c <_malloc_r+0xdc>
 8001ae2:	f8c8 7000 	str.w	r7, [r8]
 8001ae6:	e00f      	b.n	8001b08 <_malloc_r+0xa8>
 8001ae8:	6822      	ldr	r2, [r4, #0]
 8001aea:	1b52      	subs	r2, r2, r5
 8001aec:	d420      	bmi.n	8001b30 <_malloc_r+0xd0>
 8001aee:	2a0b      	cmp	r2, #11
 8001af0:	d917      	bls.n	8001b22 <_malloc_r+0xc2>
 8001af2:	1961      	adds	r1, r4, r5
 8001af4:	42a3      	cmp	r3, r4
 8001af6:	6025      	str	r5, [r4, #0]
 8001af8:	bf18      	it	ne
 8001afa:	6059      	strne	r1, [r3, #4]
 8001afc:	6863      	ldr	r3, [r4, #4]
 8001afe:	bf08      	it	eq
 8001b00:	f8c8 1000 	streq.w	r1, [r8]
 8001b04:	5162      	str	r2, [r4, r5]
 8001b06:	604b      	str	r3, [r1, #4]
 8001b08:	4630      	mov	r0, r6
 8001b0a:	f000 f82f 	bl	8001b6c <__malloc_unlock>
 8001b0e:	f104 000b 	add.w	r0, r4, #11
 8001b12:	1d23      	adds	r3, r4, #4
 8001b14:	f020 0007 	bic.w	r0, r0, #7
 8001b18:	1ac2      	subs	r2, r0, r3
 8001b1a:	bf1c      	itt	ne
 8001b1c:	1a1b      	subne	r3, r3, r0
 8001b1e:	50a3      	strne	r3, [r4, r2]
 8001b20:	e7af      	b.n	8001a82 <_malloc_r+0x22>
 8001b22:	6862      	ldr	r2, [r4, #4]
 8001b24:	42a3      	cmp	r3, r4
 8001b26:	bf0c      	ite	eq
 8001b28:	f8c8 2000 	streq.w	r2, [r8]
 8001b2c:	605a      	strne	r2, [r3, #4]
 8001b2e:	e7eb      	b.n	8001b08 <_malloc_r+0xa8>
 8001b30:	4623      	mov	r3, r4
 8001b32:	6864      	ldr	r4, [r4, #4]
 8001b34:	e7ae      	b.n	8001a94 <_malloc_r+0x34>
 8001b36:	463c      	mov	r4, r7
 8001b38:	687f      	ldr	r7, [r7, #4]
 8001b3a:	e7b6      	b.n	8001aaa <_malloc_r+0x4a>
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	42a3      	cmp	r3, r4
 8001b42:	d1fb      	bne.n	8001b3c <_malloc_r+0xdc>
 8001b44:	2300      	movs	r3, #0
 8001b46:	6053      	str	r3, [r2, #4]
 8001b48:	e7de      	b.n	8001b08 <_malloc_r+0xa8>
 8001b4a:	230c      	movs	r3, #12
 8001b4c:	6033      	str	r3, [r6, #0]
 8001b4e:	4630      	mov	r0, r6
 8001b50:	f000 f80c 	bl	8001b6c <__malloc_unlock>
 8001b54:	e794      	b.n	8001a80 <_malloc_r+0x20>
 8001b56:	6005      	str	r5, [r0, #0]
 8001b58:	e7d6      	b.n	8001b08 <_malloc_r+0xa8>
 8001b5a:	bf00      	nop
 8001b5c:	20000220 	.word	0x20000220

08001b60 <__malloc_lock>:
 8001b60:	4801      	ldr	r0, [pc, #4]	@ (8001b68 <__malloc_lock+0x8>)
 8001b62:	f7ff bf0e 	b.w	8001982 <__retarget_lock_acquire_recursive>
 8001b66:	bf00      	nop
 8001b68:	20000218 	.word	0x20000218

08001b6c <__malloc_unlock>:
 8001b6c:	4801      	ldr	r0, [pc, #4]	@ (8001b74 <__malloc_unlock+0x8>)
 8001b6e:	f7ff bf09 	b.w	8001984 <__retarget_lock_release_recursive>
 8001b72:	bf00      	nop
 8001b74:	20000218 	.word	0x20000218

08001b78 <__sfputc_r>:
 8001b78:	6893      	ldr	r3, [r2, #8]
 8001b7a:	3b01      	subs	r3, #1
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	b410      	push	{r4}
 8001b80:	6093      	str	r3, [r2, #8]
 8001b82:	da08      	bge.n	8001b96 <__sfputc_r+0x1e>
 8001b84:	6994      	ldr	r4, [r2, #24]
 8001b86:	42a3      	cmp	r3, r4
 8001b88:	db01      	blt.n	8001b8e <__sfputc_r+0x16>
 8001b8a:	290a      	cmp	r1, #10
 8001b8c:	d103      	bne.n	8001b96 <__sfputc_r+0x1e>
 8001b8e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001b92:	f000 bb6d 	b.w	8002270 <__swbuf_r>
 8001b96:	6813      	ldr	r3, [r2, #0]
 8001b98:	1c58      	adds	r0, r3, #1
 8001b9a:	6010      	str	r0, [r2, #0]
 8001b9c:	7019      	strb	r1, [r3, #0]
 8001b9e:	4608      	mov	r0, r1
 8001ba0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001ba4:	4770      	bx	lr

08001ba6 <__sfputs_r>:
 8001ba6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ba8:	4606      	mov	r6, r0
 8001baa:	460f      	mov	r7, r1
 8001bac:	4614      	mov	r4, r2
 8001bae:	18d5      	adds	r5, r2, r3
 8001bb0:	42ac      	cmp	r4, r5
 8001bb2:	d101      	bne.n	8001bb8 <__sfputs_r+0x12>
 8001bb4:	2000      	movs	r0, #0
 8001bb6:	e007      	b.n	8001bc8 <__sfputs_r+0x22>
 8001bb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bbc:	463a      	mov	r2, r7
 8001bbe:	4630      	mov	r0, r6
 8001bc0:	f7ff ffda 	bl	8001b78 <__sfputc_r>
 8001bc4:	1c43      	adds	r3, r0, #1
 8001bc6:	d1f3      	bne.n	8001bb0 <__sfputs_r+0xa>
 8001bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001bcc <_vfiprintf_r>:
 8001bcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bd0:	460d      	mov	r5, r1
 8001bd2:	b09d      	sub	sp, #116	@ 0x74
 8001bd4:	4614      	mov	r4, r2
 8001bd6:	4698      	mov	r8, r3
 8001bd8:	4606      	mov	r6, r0
 8001bda:	b118      	cbz	r0, 8001be4 <_vfiprintf_r+0x18>
 8001bdc:	6a03      	ldr	r3, [r0, #32]
 8001bde:	b90b      	cbnz	r3, 8001be4 <_vfiprintf_r+0x18>
 8001be0:	f7ff fdca 	bl	8001778 <__sinit>
 8001be4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001be6:	07d9      	lsls	r1, r3, #31
 8001be8:	d405      	bmi.n	8001bf6 <_vfiprintf_r+0x2a>
 8001bea:	89ab      	ldrh	r3, [r5, #12]
 8001bec:	059a      	lsls	r2, r3, #22
 8001bee:	d402      	bmi.n	8001bf6 <_vfiprintf_r+0x2a>
 8001bf0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001bf2:	f7ff fec6 	bl	8001982 <__retarget_lock_acquire_recursive>
 8001bf6:	89ab      	ldrh	r3, [r5, #12]
 8001bf8:	071b      	lsls	r3, r3, #28
 8001bfa:	d501      	bpl.n	8001c00 <_vfiprintf_r+0x34>
 8001bfc:	692b      	ldr	r3, [r5, #16]
 8001bfe:	b99b      	cbnz	r3, 8001c28 <_vfiprintf_r+0x5c>
 8001c00:	4629      	mov	r1, r5
 8001c02:	4630      	mov	r0, r6
 8001c04:	f000 fb72 	bl	80022ec <__swsetup_r>
 8001c08:	b170      	cbz	r0, 8001c28 <_vfiprintf_r+0x5c>
 8001c0a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001c0c:	07dc      	lsls	r4, r3, #31
 8001c0e:	d504      	bpl.n	8001c1a <_vfiprintf_r+0x4e>
 8001c10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001c14:	b01d      	add	sp, #116	@ 0x74
 8001c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c1a:	89ab      	ldrh	r3, [r5, #12]
 8001c1c:	0598      	lsls	r0, r3, #22
 8001c1e:	d4f7      	bmi.n	8001c10 <_vfiprintf_r+0x44>
 8001c20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001c22:	f7ff feaf 	bl	8001984 <__retarget_lock_release_recursive>
 8001c26:	e7f3      	b.n	8001c10 <_vfiprintf_r+0x44>
 8001c28:	2300      	movs	r3, #0
 8001c2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8001c2c:	2320      	movs	r3, #32
 8001c2e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001c32:	f8cd 800c 	str.w	r8, [sp, #12]
 8001c36:	2330      	movs	r3, #48	@ 0x30
 8001c38:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001de8 <_vfiprintf_r+0x21c>
 8001c3c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001c40:	f04f 0901 	mov.w	r9, #1
 8001c44:	4623      	mov	r3, r4
 8001c46:	469a      	mov	sl, r3
 8001c48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001c4c:	b10a      	cbz	r2, 8001c52 <_vfiprintf_r+0x86>
 8001c4e:	2a25      	cmp	r2, #37	@ 0x25
 8001c50:	d1f9      	bne.n	8001c46 <_vfiprintf_r+0x7a>
 8001c52:	ebba 0b04 	subs.w	fp, sl, r4
 8001c56:	d00b      	beq.n	8001c70 <_vfiprintf_r+0xa4>
 8001c58:	465b      	mov	r3, fp
 8001c5a:	4622      	mov	r2, r4
 8001c5c:	4629      	mov	r1, r5
 8001c5e:	4630      	mov	r0, r6
 8001c60:	f7ff ffa1 	bl	8001ba6 <__sfputs_r>
 8001c64:	3001      	adds	r0, #1
 8001c66:	f000 80a7 	beq.w	8001db8 <_vfiprintf_r+0x1ec>
 8001c6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001c6c:	445a      	add	r2, fp
 8001c6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8001c70:	f89a 3000 	ldrb.w	r3, [sl]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	f000 809f 	beq.w	8001db8 <_vfiprintf_r+0x1ec>
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001c84:	f10a 0a01 	add.w	sl, sl, #1
 8001c88:	9304      	str	r3, [sp, #16]
 8001c8a:	9307      	str	r3, [sp, #28]
 8001c8c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001c90:	931a      	str	r3, [sp, #104]	@ 0x68
 8001c92:	4654      	mov	r4, sl
 8001c94:	2205      	movs	r2, #5
 8001c96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001c9a:	4853      	ldr	r0, [pc, #332]	@ (8001de8 <_vfiprintf_r+0x21c>)
 8001c9c:	f7fe fa98 	bl	80001d0 <memchr>
 8001ca0:	9a04      	ldr	r2, [sp, #16]
 8001ca2:	b9d8      	cbnz	r0, 8001cdc <_vfiprintf_r+0x110>
 8001ca4:	06d1      	lsls	r1, r2, #27
 8001ca6:	bf44      	itt	mi
 8001ca8:	2320      	movmi	r3, #32
 8001caa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001cae:	0713      	lsls	r3, r2, #28
 8001cb0:	bf44      	itt	mi
 8001cb2:	232b      	movmi	r3, #43	@ 0x2b
 8001cb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001cb8:	f89a 3000 	ldrb.w	r3, [sl]
 8001cbc:	2b2a      	cmp	r3, #42	@ 0x2a
 8001cbe:	d015      	beq.n	8001cec <_vfiprintf_r+0x120>
 8001cc0:	9a07      	ldr	r2, [sp, #28]
 8001cc2:	4654      	mov	r4, sl
 8001cc4:	2000      	movs	r0, #0
 8001cc6:	f04f 0c0a 	mov.w	ip, #10
 8001cca:	4621      	mov	r1, r4
 8001ccc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001cd0:	3b30      	subs	r3, #48	@ 0x30
 8001cd2:	2b09      	cmp	r3, #9
 8001cd4:	d94b      	bls.n	8001d6e <_vfiprintf_r+0x1a2>
 8001cd6:	b1b0      	cbz	r0, 8001d06 <_vfiprintf_r+0x13a>
 8001cd8:	9207      	str	r2, [sp, #28]
 8001cda:	e014      	b.n	8001d06 <_vfiprintf_r+0x13a>
 8001cdc:	eba0 0308 	sub.w	r3, r0, r8
 8001ce0:	fa09 f303 	lsl.w	r3, r9, r3
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	9304      	str	r3, [sp, #16]
 8001ce8:	46a2      	mov	sl, r4
 8001cea:	e7d2      	b.n	8001c92 <_vfiprintf_r+0xc6>
 8001cec:	9b03      	ldr	r3, [sp, #12]
 8001cee:	1d19      	adds	r1, r3, #4
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	9103      	str	r1, [sp, #12]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	bfbb      	ittet	lt
 8001cf8:	425b      	neglt	r3, r3
 8001cfa:	f042 0202 	orrlt.w	r2, r2, #2
 8001cfe:	9307      	strge	r3, [sp, #28]
 8001d00:	9307      	strlt	r3, [sp, #28]
 8001d02:	bfb8      	it	lt
 8001d04:	9204      	strlt	r2, [sp, #16]
 8001d06:	7823      	ldrb	r3, [r4, #0]
 8001d08:	2b2e      	cmp	r3, #46	@ 0x2e
 8001d0a:	d10a      	bne.n	8001d22 <_vfiprintf_r+0x156>
 8001d0c:	7863      	ldrb	r3, [r4, #1]
 8001d0e:	2b2a      	cmp	r3, #42	@ 0x2a
 8001d10:	d132      	bne.n	8001d78 <_vfiprintf_r+0x1ac>
 8001d12:	9b03      	ldr	r3, [sp, #12]
 8001d14:	1d1a      	adds	r2, r3, #4
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	9203      	str	r2, [sp, #12]
 8001d1a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001d1e:	3402      	adds	r4, #2
 8001d20:	9305      	str	r3, [sp, #20]
 8001d22:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001df8 <_vfiprintf_r+0x22c>
 8001d26:	7821      	ldrb	r1, [r4, #0]
 8001d28:	2203      	movs	r2, #3
 8001d2a:	4650      	mov	r0, sl
 8001d2c:	f7fe fa50 	bl	80001d0 <memchr>
 8001d30:	b138      	cbz	r0, 8001d42 <_vfiprintf_r+0x176>
 8001d32:	9b04      	ldr	r3, [sp, #16]
 8001d34:	eba0 000a 	sub.w	r0, r0, sl
 8001d38:	2240      	movs	r2, #64	@ 0x40
 8001d3a:	4082      	lsls	r2, r0
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	3401      	adds	r4, #1
 8001d40:	9304      	str	r3, [sp, #16]
 8001d42:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001d46:	4829      	ldr	r0, [pc, #164]	@ (8001dec <_vfiprintf_r+0x220>)
 8001d48:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001d4c:	2206      	movs	r2, #6
 8001d4e:	f7fe fa3f 	bl	80001d0 <memchr>
 8001d52:	2800      	cmp	r0, #0
 8001d54:	d03f      	beq.n	8001dd6 <_vfiprintf_r+0x20a>
 8001d56:	4b26      	ldr	r3, [pc, #152]	@ (8001df0 <_vfiprintf_r+0x224>)
 8001d58:	bb1b      	cbnz	r3, 8001da2 <_vfiprintf_r+0x1d6>
 8001d5a:	9b03      	ldr	r3, [sp, #12]
 8001d5c:	3307      	adds	r3, #7
 8001d5e:	f023 0307 	bic.w	r3, r3, #7
 8001d62:	3308      	adds	r3, #8
 8001d64:	9303      	str	r3, [sp, #12]
 8001d66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001d68:	443b      	add	r3, r7
 8001d6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8001d6c:	e76a      	b.n	8001c44 <_vfiprintf_r+0x78>
 8001d6e:	fb0c 3202 	mla	r2, ip, r2, r3
 8001d72:	460c      	mov	r4, r1
 8001d74:	2001      	movs	r0, #1
 8001d76:	e7a8      	b.n	8001cca <_vfiprintf_r+0xfe>
 8001d78:	2300      	movs	r3, #0
 8001d7a:	3401      	adds	r4, #1
 8001d7c:	9305      	str	r3, [sp, #20]
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f04f 0c0a 	mov.w	ip, #10
 8001d84:	4620      	mov	r0, r4
 8001d86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001d8a:	3a30      	subs	r2, #48	@ 0x30
 8001d8c:	2a09      	cmp	r2, #9
 8001d8e:	d903      	bls.n	8001d98 <_vfiprintf_r+0x1cc>
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d0c6      	beq.n	8001d22 <_vfiprintf_r+0x156>
 8001d94:	9105      	str	r1, [sp, #20]
 8001d96:	e7c4      	b.n	8001d22 <_vfiprintf_r+0x156>
 8001d98:	fb0c 2101 	mla	r1, ip, r1, r2
 8001d9c:	4604      	mov	r4, r0
 8001d9e:	2301      	movs	r3, #1
 8001da0:	e7f0      	b.n	8001d84 <_vfiprintf_r+0x1b8>
 8001da2:	ab03      	add	r3, sp, #12
 8001da4:	9300      	str	r3, [sp, #0]
 8001da6:	462a      	mov	r2, r5
 8001da8:	4b12      	ldr	r3, [pc, #72]	@ (8001df4 <_vfiprintf_r+0x228>)
 8001daa:	a904      	add	r1, sp, #16
 8001dac:	4630      	mov	r0, r6
 8001dae:	f3af 8000 	nop.w
 8001db2:	4607      	mov	r7, r0
 8001db4:	1c78      	adds	r0, r7, #1
 8001db6:	d1d6      	bne.n	8001d66 <_vfiprintf_r+0x19a>
 8001db8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001dba:	07d9      	lsls	r1, r3, #31
 8001dbc:	d405      	bmi.n	8001dca <_vfiprintf_r+0x1fe>
 8001dbe:	89ab      	ldrh	r3, [r5, #12]
 8001dc0:	059a      	lsls	r2, r3, #22
 8001dc2:	d402      	bmi.n	8001dca <_vfiprintf_r+0x1fe>
 8001dc4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001dc6:	f7ff fddd 	bl	8001984 <__retarget_lock_release_recursive>
 8001dca:	89ab      	ldrh	r3, [r5, #12]
 8001dcc:	065b      	lsls	r3, r3, #25
 8001dce:	f53f af1f 	bmi.w	8001c10 <_vfiprintf_r+0x44>
 8001dd2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001dd4:	e71e      	b.n	8001c14 <_vfiprintf_r+0x48>
 8001dd6:	ab03      	add	r3, sp, #12
 8001dd8:	9300      	str	r3, [sp, #0]
 8001dda:	462a      	mov	r2, r5
 8001ddc:	4b05      	ldr	r3, [pc, #20]	@ (8001df4 <_vfiprintf_r+0x228>)
 8001dde:	a904      	add	r1, sp, #16
 8001de0:	4630      	mov	r0, r6
 8001de2:	f000 f879 	bl	8001ed8 <_printf_i>
 8001de6:	e7e4      	b.n	8001db2 <_vfiprintf_r+0x1e6>
 8001de8:	08002528 	.word	0x08002528
 8001dec:	08002532 	.word	0x08002532
 8001df0:	00000000 	.word	0x00000000
 8001df4:	08001ba7 	.word	0x08001ba7
 8001df8:	0800252e 	.word	0x0800252e

08001dfc <_printf_common>:
 8001dfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e00:	4616      	mov	r6, r2
 8001e02:	4698      	mov	r8, r3
 8001e04:	688a      	ldr	r2, [r1, #8]
 8001e06:	690b      	ldr	r3, [r1, #16]
 8001e08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	bfb8      	it	lt
 8001e10:	4613      	movlt	r3, r2
 8001e12:	6033      	str	r3, [r6, #0]
 8001e14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001e18:	4607      	mov	r7, r0
 8001e1a:	460c      	mov	r4, r1
 8001e1c:	b10a      	cbz	r2, 8001e22 <_printf_common+0x26>
 8001e1e:	3301      	adds	r3, #1
 8001e20:	6033      	str	r3, [r6, #0]
 8001e22:	6823      	ldr	r3, [r4, #0]
 8001e24:	0699      	lsls	r1, r3, #26
 8001e26:	bf42      	ittt	mi
 8001e28:	6833      	ldrmi	r3, [r6, #0]
 8001e2a:	3302      	addmi	r3, #2
 8001e2c:	6033      	strmi	r3, [r6, #0]
 8001e2e:	6825      	ldr	r5, [r4, #0]
 8001e30:	f015 0506 	ands.w	r5, r5, #6
 8001e34:	d106      	bne.n	8001e44 <_printf_common+0x48>
 8001e36:	f104 0a19 	add.w	sl, r4, #25
 8001e3a:	68e3      	ldr	r3, [r4, #12]
 8001e3c:	6832      	ldr	r2, [r6, #0]
 8001e3e:	1a9b      	subs	r3, r3, r2
 8001e40:	42ab      	cmp	r3, r5
 8001e42:	dc26      	bgt.n	8001e92 <_printf_common+0x96>
 8001e44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001e48:	6822      	ldr	r2, [r4, #0]
 8001e4a:	3b00      	subs	r3, #0
 8001e4c:	bf18      	it	ne
 8001e4e:	2301      	movne	r3, #1
 8001e50:	0692      	lsls	r2, r2, #26
 8001e52:	d42b      	bmi.n	8001eac <_printf_common+0xb0>
 8001e54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001e58:	4641      	mov	r1, r8
 8001e5a:	4638      	mov	r0, r7
 8001e5c:	47c8      	blx	r9
 8001e5e:	3001      	adds	r0, #1
 8001e60:	d01e      	beq.n	8001ea0 <_printf_common+0xa4>
 8001e62:	6823      	ldr	r3, [r4, #0]
 8001e64:	6922      	ldr	r2, [r4, #16]
 8001e66:	f003 0306 	and.w	r3, r3, #6
 8001e6a:	2b04      	cmp	r3, #4
 8001e6c:	bf02      	ittt	eq
 8001e6e:	68e5      	ldreq	r5, [r4, #12]
 8001e70:	6833      	ldreq	r3, [r6, #0]
 8001e72:	1aed      	subeq	r5, r5, r3
 8001e74:	68a3      	ldr	r3, [r4, #8]
 8001e76:	bf0c      	ite	eq
 8001e78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001e7c:	2500      	movne	r5, #0
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	bfc4      	itt	gt
 8001e82:	1a9b      	subgt	r3, r3, r2
 8001e84:	18ed      	addgt	r5, r5, r3
 8001e86:	2600      	movs	r6, #0
 8001e88:	341a      	adds	r4, #26
 8001e8a:	42b5      	cmp	r5, r6
 8001e8c:	d11a      	bne.n	8001ec4 <_printf_common+0xc8>
 8001e8e:	2000      	movs	r0, #0
 8001e90:	e008      	b.n	8001ea4 <_printf_common+0xa8>
 8001e92:	2301      	movs	r3, #1
 8001e94:	4652      	mov	r2, sl
 8001e96:	4641      	mov	r1, r8
 8001e98:	4638      	mov	r0, r7
 8001e9a:	47c8      	blx	r9
 8001e9c:	3001      	adds	r0, #1
 8001e9e:	d103      	bne.n	8001ea8 <_printf_common+0xac>
 8001ea0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ea4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ea8:	3501      	adds	r5, #1
 8001eaa:	e7c6      	b.n	8001e3a <_printf_common+0x3e>
 8001eac:	18e1      	adds	r1, r4, r3
 8001eae:	1c5a      	adds	r2, r3, #1
 8001eb0:	2030      	movs	r0, #48	@ 0x30
 8001eb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001eb6:	4422      	add	r2, r4
 8001eb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001ebc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001ec0:	3302      	adds	r3, #2
 8001ec2:	e7c7      	b.n	8001e54 <_printf_common+0x58>
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	4622      	mov	r2, r4
 8001ec8:	4641      	mov	r1, r8
 8001eca:	4638      	mov	r0, r7
 8001ecc:	47c8      	blx	r9
 8001ece:	3001      	adds	r0, #1
 8001ed0:	d0e6      	beq.n	8001ea0 <_printf_common+0xa4>
 8001ed2:	3601      	adds	r6, #1
 8001ed4:	e7d9      	b.n	8001e8a <_printf_common+0x8e>
	...

08001ed8 <_printf_i>:
 8001ed8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001edc:	7e0f      	ldrb	r7, [r1, #24]
 8001ede:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001ee0:	2f78      	cmp	r7, #120	@ 0x78
 8001ee2:	4691      	mov	r9, r2
 8001ee4:	4680      	mov	r8, r0
 8001ee6:	460c      	mov	r4, r1
 8001ee8:	469a      	mov	sl, r3
 8001eea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001eee:	d807      	bhi.n	8001f00 <_printf_i+0x28>
 8001ef0:	2f62      	cmp	r7, #98	@ 0x62
 8001ef2:	d80a      	bhi.n	8001f0a <_printf_i+0x32>
 8001ef4:	2f00      	cmp	r7, #0
 8001ef6:	f000 80d2 	beq.w	800209e <_printf_i+0x1c6>
 8001efa:	2f58      	cmp	r7, #88	@ 0x58
 8001efc:	f000 80b9 	beq.w	8002072 <_printf_i+0x19a>
 8001f00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001f08:	e03a      	b.n	8001f80 <_printf_i+0xa8>
 8001f0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001f0e:	2b15      	cmp	r3, #21
 8001f10:	d8f6      	bhi.n	8001f00 <_printf_i+0x28>
 8001f12:	a101      	add	r1, pc, #4	@ (adr r1, 8001f18 <_printf_i+0x40>)
 8001f14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001f18:	08001f71 	.word	0x08001f71
 8001f1c:	08001f85 	.word	0x08001f85
 8001f20:	08001f01 	.word	0x08001f01
 8001f24:	08001f01 	.word	0x08001f01
 8001f28:	08001f01 	.word	0x08001f01
 8001f2c:	08001f01 	.word	0x08001f01
 8001f30:	08001f85 	.word	0x08001f85
 8001f34:	08001f01 	.word	0x08001f01
 8001f38:	08001f01 	.word	0x08001f01
 8001f3c:	08001f01 	.word	0x08001f01
 8001f40:	08001f01 	.word	0x08001f01
 8001f44:	08002085 	.word	0x08002085
 8001f48:	08001faf 	.word	0x08001faf
 8001f4c:	0800203f 	.word	0x0800203f
 8001f50:	08001f01 	.word	0x08001f01
 8001f54:	08001f01 	.word	0x08001f01
 8001f58:	080020a7 	.word	0x080020a7
 8001f5c:	08001f01 	.word	0x08001f01
 8001f60:	08001faf 	.word	0x08001faf
 8001f64:	08001f01 	.word	0x08001f01
 8001f68:	08001f01 	.word	0x08001f01
 8001f6c:	08002047 	.word	0x08002047
 8001f70:	6833      	ldr	r3, [r6, #0]
 8001f72:	1d1a      	adds	r2, r3, #4
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	6032      	str	r2, [r6, #0]
 8001f78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001f7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001f80:	2301      	movs	r3, #1
 8001f82:	e09d      	b.n	80020c0 <_printf_i+0x1e8>
 8001f84:	6833      	ldr	r3, [r6, #0]
 8001f86:	6820      	ldr	r0, [r4, #0]
 8001f88:	1d19      	adds	r1, r3, #4
 8001f8a:	6031      	str	r1, [r6, #0]
 8001f8c:	0606      	lsls	r6, r0, #24
 8001f8e:	d501      	bpl.n	8001f94 <_printf_i+0xbc>
 8001f90:	681d      	ldr	r5, [r3, #0]
 8001f92:	e003      	b.n	8001f9c <_printf_i+0xc4>
 8001f94:	0645      	lsls	r5, r0, #25
 8001f96:	d5fb      	bpl.n	8001f90 <_printf_i+0xb8>
 8001f98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001f9c:	2d00      	cmp	r5, #0
 8001f9e:	da03      	bge.n	8001fa8 <_printf_i+0xd0>
 8001fa0:	232d      	movs	r3, #45	@ 0x2d
 8001fa2:	426d      	negs	r5, r5
 8001fa4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001fa8:	4859      	ldr	r0, [pc, #356]	@ (8002110 <_printf_i+0x238>)
 8001faa:	230a      	movs	r3, #10
 8001fac:	e011      	b.n	8001fd2 <_printf_i+0xfa>
 8001fae:	6821      	ldr	r1, [r4, #0]
 8001fb0:	6833      	ldr	r3, [r6, #0]
 8001fb2:	0608      	lsls	r0, r1, #24
 8001fb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8001fb8:	d402      	bmi.n	8001fc0 <_printf_i+0xe8>
 8001fba:	0649      	lsls	r1, r1, #25
 8001fbc:	bf48      	it	mi
 8001fbe:	b2ad      	uxthmi	r5, r5
 8001fc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8001fc2:	4853      	ldr	r0, [pc, #332]	@ (8002110 <_printf_i+0x238>)
 8001fc4:	6033      	str	r3, [r6, #0]
 8001fc6:	bf14      	ite	ne
 8001fc8:	230a      	movne	r3, #10
 8001fca:	2308      	moveq	r3, #8
 8001fcc:	2100      	movs	r1, #0
 8001fce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001fd2:	6866      	ldr	r6, [r4, #4]
 8001fd4:	60a6      	str	r6, [r4, #8]
 8001fd6:	2e00      	cmp	r6, #0
 8001fd8:	bfa2      	ittt	ge
 8001fda:	6821      	ldrge	r1, [r4, #0]
 8001fdc:	f021 0104 	bicge.w	r1, r1, #4
 8001fe0:	6021      	strge	r1, [r4, #0]
 8001fe2:	b90d      	cbnz	r5, 8001fe8 <_printf_i+0x110>
 8001fe4:	2e00      	cmp	r6, #0
 8001fe6:	d04b      	beq.n	8002080 <_printf_i+0x1a8>
 8001fe8:	4616      	mov	r6, r2
 8001fea:	fbb5 f1f3 	udiv	r1, r5, r3
 8001fee:	fb03 5711 	mls	r7, r3, r1, r5
 8001ff2:	5dc7      	ldrb	r7, [r0, r7]
 8001ff4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001ff8:	462f      	mov	r7, r5
 8001ffa:	42bb      	cmp	r3, r7
 8001ffc:	460d      	mov	r5, r1
 8001ffe:	d9f4      	bls.n	8001fea <_printf_i+0x112>
 8002000:	2b08      	cmp	r3, #8
 8002002:	d10b      	bne.n	800201c <_printf_i+0x144>
 8002004:	6823      	ldr	r3, [r4, #0]
 8002006:	07df      	lsls	r7, r3, #31
 8002008:	d508      	bpl.n	800201c <_printf_i+0x144>
 800200a:	6923      	ldr	r3, [r4, #16]
 800200c:	6861      	ldr	r1, [r4, #4]
 800200e:	4299      	cmp	r1, r3
 8002010:	bfde      	ittt	le
 8002012:	2330      	movle	r3, #48	@ 0x30
 8002014:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002018:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800201c:	1b92      	subs	r2, r2, r6
 800201e:	6122      	str	r2, [r4, #16]
 8002020:	f8cd a000 	str.w	sl, [sp]
 8002024:	464b      	mov	r3, r9
 8002026:	aa03      	add	r2, sp, #12
 8002028:	4621      	mov	r1, r4
 800202a:	4640      	mov	r0, r8
 800202c:	f7ff fee6 	bl	8001dfc <_printf_common>
 8002030:	3001      	adds	r0, #1
 8002032:	d14a      	bne.n	80020ca <_printf_i+0x1f2>
 8002034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002038:	b004      	add	sp, #16
 800203a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800203e:	6823      	ldr	r3, [r4, #0]
 8002040:	f043 0320 	orr.w	r3, r3, #32
 8002044:	6023      	str	r3, [r4, #0]
 8002046:	4833      	ldr	r0, [pc, #204]	@ (8002114 <_printf_i+0x23c>)
 8002048:	2778      	movs	r7, #120	@ 0x78
 800204a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800204e:	6823      	ldr	r3, [r4, #0]
 8002050:	6831      	ldr	r1, [r6, #0]
 8002052:	061f      	lsls	r7, r3, #24
 8002054:	f851 5b04 	ldr.w	r5, [r1], #4
 8002058:	d402      	bmi.n	8002060 <_printf_i+0x188>
 800205a:	065f      	lsls	r7, r3, #25
 800205c:	bf48      	it	mi
 800205e:	b2ad      	uxthmi	r5, r5
 8002060:	6031      	str	r1, [r6, #0]
 8002062:	07d9      	lsls	r1, r3, #31
 8002064:	bf44      	itt	mi
 8002066:	f043 0320 	orrmi.w	r3, r3, #32
 800206a:	6023      	strmi	r3, [r4, #0]
 800206c:	b11d      	cbz	r5, 8002076 <_printf_i+0x19e>
 800206e:	2310      	movs	r3, #16
 8002070:	e7ac      	b.n	8001fcc <_printf_i+0xf4>
 8002072:	4827      	ldr	r0, [pc, #156]	@ (8002110 <_printf_i+0x238>)
 8002074:	e7e9      	b.n	800204a <_printf_i+0x172>
 8002076:	6823      	ldr	r3, [r4, #0]
 8002078:	f023 0320 	bic.w	r3, r3, #32
 800207c:	6023      	str	r3, [r4, #0]
 800207e:	e7f6      	b.n	800206e <_printf_i+0x196>
 8002080:	4616      	mov	r6, r2
 8002082:	e7bd      	b.n	8002000 <_printf_i+0x128>
 8002084:	6833      	ldr	r3, [r6, #0]
 8002086:	6825      	ldr	r5, [r4, #0]
 8002088:	6961      	ldr	r1, [r4, #20]
 800208a:	1d18      	adds	r0, r3, #4
 800208c:	6030      	str	r0, [r6, #0]
 800208e:	062e      	lsls	r6, r5, #24
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	d501      	bpl.n	8002098 <_printf_i+0x1c0>
 8002094:	6019      	str	r1, [r3, #0]
 8002096:	e002      	b.n	800209e <_printf_i+0x1c6>
 8002098:	0668      	lsls	r0, r5, #25
 800209a:	d5fb      	bpl.n	8002094 <_printf_i+0x1bc>
 800209c:	8019      	strh	r1, [r3, #0]
 800209e:	2300      	movs	r3, #0
 80020a0:	6123      	str	r3, [r4, #16]
 80020a2:	4616      	mov	r6, r2
 80020a4:	e7bc      	b.n	8002020 <_printf_i+0x148>
 80020a6:	6833      	ldr	r3, [r6, #0]
 80020a8:	1d1a      	adds	r2, r3, #4
 80020aa:	6032      	str	r2, [r6, #0]
 80020ac:	681e      	ldr	r6, [r3, #0]
 80020ae:	6862      	ldr	r2, [r4, #4]
 80020b0:	2100      	movs	r1, #0
 80020b2:	4630      	mov	r0, r6
 80020b4:	f7fe f88c 	bl	80001d0 <memchr>
 80020b8:	b108      	cbz	r0, 80020be <_printf_i+0x1e6>
 80020ba:	1b80      	subs	r0, r0, r6
 80020bc:	6060      	str	r0, [r4, #4]
 80020be:	6863      	ldr	r3, [r4, #4]
 80020c0:	6123      	str	r3, [r4, #16]
 80020c2:	2300      	movs	r3, #0
 80020c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80020c8:	e7aa      	b.n	8002020 <_printf_i+0x148>
 80020ca:	6923      	ldr	r3, [r4, #16]
 80020cc:	4632      	mov	r2, r6
 80020ce:	4649      	mov	r1, r9
 80020d0:	4640      	mov	r0, r8
 80020d2:	47d0      	blx	sl
 80020d4:	3001      	adds	r0, #1
 80020d6:	d0ad      	beq.n	8002034 <_printf_i+0x15c>
 80020d8:	6823      	ldr	r3, [r4, #0]
 80020da:	079b      	lsls	r3, r3, #30
 80020dc:	d413      	bmi.n	8002106 <_printf_i+0x22e>
 80020de:	68e0      	ldr	r0, [r4, #12]
 80020e0:	9b03      	ldr	r3, [sp, #12]
 80020e2:	4298      	cmp	r0, r3
 80020e4:	bfb8      	it	lt
 80020e6:	4618      	movlt	r0, r3
 80020e8:	e7a6      	b.n	8002038 <_printf_i+0x160>
 80020ea:	2301      	movs	r3, #1
 80020ec:	4632      	mov	r2, r6
 80020ee:	4649      	mov	r1, r9
 80020f0:	4640      	mov	r0, r8
 80020f2:	47d0      	blx	sl
 80020f4:	3001      	adds	r0, #1
 80020f6:	d09d      	beq.n	8002034 <_printf_i+0x15c>
 80020f8:	3501      	adds	r5, #1
 80020fa:	68e3      	ldr	r3, [r4, #12]
 80020fc:	9903      	ldr	r1, [sp, #12]
 80020fe:	1a5b      	subs	r3, r3, r1
 8002100:	42ab      	cmp	r3, r5
 8002102:	dcf2      	bgt.n	80020ea <_printf_i+0x212>
 8002104:	e7eb      	b.n	80020de <_printf_i+0x206>
 8002106:	2500      	movs	r5, #0
 8002108:	f104 0619 	add.w	r6, r4, #25
 800210c:	e7f5      	b.n	80020fa <_printf_i+0x222>
 800210e:	bf00      	nop
 8002110:	08002539 	.word	0x08002539
 8002114:	0800254a 	.word	0x0800254a

08002118 <__sflush_r>:
 8002118:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800211c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002120:	0716      	lsls	r6, r2, #28
 8002122:	4605      	mov	r5, r0
 8002124:	460c      	mov	r4, r1
 8002126:	d454      	bmi.n	80021d2 <__sflush_r+0xba>
 8002128:	684b      	ldr	r3, [r1, #4]
 800212a:	2b00      	cmp	r3, #0
 800212c:	dc02      	bgt.n	8002134 <__sflush_r+0x1c>
 800212e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002130:	2b00      	cmp	r3, #0
 8002132:	dd48      	ble.n	80021c6 <__sflush_r+0xae>
 8002134:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002136:	2e00      	cmp	r6, #0
 8002138:	d045      	beq.n	80021c6 <__sflush_r+0xae>
 800213a:	2300      	movs	r3, #0
 800213c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002140:	682f      	ldr	r7, [r5, #0]
 8002142:	6a21      	ldr	r1, [r4, #32]
 8002144:	602b      	str	r3, [r5, #0]
 8002146:	d030      	beq.n	80021aa <__sflush_r+0x92>
 8002148:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800214a:	89a3      	ldrh	r3, [r4, #12]
 800214c:	0759      	lsls	r1, r3, #29
 800214e:	d505      	bpl.n	800215c <__sflush_r+0x44>
 8002150:	6863      	ldr	r3, [r4, #4]
 8002152:	1ad2      	subs	r2, r2, r3
 8002154:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002156:	b10b      	cbz	r3, 800215c <__sflush_r+0x44>
 8002158:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800215a:	1ad2      	subs	r2, r2, r3
 800215c:	2300      	movs	r3, #0
 800215e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002160:	6a21      	ldr	r1, [r4, #32]
 8002162:	4628      	mov	r0, r5
 8002164:	47b0      	blx	r6
 8002166:	1c43      	adds	r3, r0, #1
 8002168:	89a3      	ldrh	r3, [r4, #12]
 800216a:	d106      	bne.n	800217a <__sflush_r+0x62>
 800216c:	6829      	ldr	r1, [r5, #0]
 800216e:	291d      	cmp	r1, #29
 8002170:	d82b      	bhi.n	80021ca <__sflush_r+0xb2>
 8002172:	4a2a      	ldr	r2, [pc, #168]	@ (800221c <__sflush_r+0x104>)
 8002174:	410a      	asrs	r2, r1
 8002176:	07d6      	lsls	r6, r2, #31
 8002178:	d427      	bmi.n	80021ca <__sflush_r+0xb2>
 800217a:	2200      	movs	r2, #0
 800217c:	6062      	str	r2, [r4, #4]
 800217e:	04d9      	lsls	r1, r3, #19
 8002180:	6922      	ldr	r2, [r4, #16]
 8002182:	6022      	str	r2, [r4, #0]
 8002184:	d504      	bpl.n	8002190 <__sflush_r+0x78>
 8002186:	1c42      	adds	r2, r0, #1
 8002188:	d101      	bne.n	800218e <__sflush_r+0x76>
 800218a:	682b      	ldr	r3, [r5, #0]
 800218c:	b903      	cbnz	r3, 8002190 <__sflush_r+0x78>
 800218e:	6560      	str	r0, [r4, #84]	@ 0x54
 8002190:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002192:	602f      	str	r7, [r5, #0]
 8002194:	b1b9      	cbz	r1, 80021c6 <__sflush_r+0xae>
 8002196:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800219a:	4299      	cmp	r1, r3
 800219c:	d002      	beq.n	80021a4 <__sflush_r+0x8c>
 800219e:	4628      	mov	r0, r5
 80021a0:	f7ff fbf2 	bl	8001988 <_free_r>
 80021a4:	2300      	movs	r3, #0
 80021a6:	6363      	str	r3, [r4, #52]	@ 0x34
 80021a8:	e00d      	b.n	80021c6 <__sflush_r+0xae>
 80021aa:	2301      	movs	r3, #1
 80021ac:	4628      	mov	r0, r5
 80021ae:	47b0      	blx	r6
 80021b0:	4602      	mov	r2, r0
 80021b2:	1c50      	adds	r0, r2, #1
 80021b4:	d1c9      	bne.n	800214a <__sflush_r+0x32>
 80021b6:	682b      	ldr	r3, [r5, #0]
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d0c6      	beq.n	800214a <__sflush_r+0x32>
 80021bc:	2b1d      	cmp	r3, #29
 80021be:	d001      	beq.n	80021c4 <__sflush_r+0xac>
 80021c0:	2b16      	cmp	r3, #22
 80021c2:	d11e      	bne.n	8002202 <__sflush_r+0xea>
 80021c4:	602f      	str	r7, [r5, #0]
 80021c6:	2000      	movs	r0, #0
 80021c8:	e022      	b.n	8002210 <__sflush_r+0xf8>
 80021ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80021ce:	b21b      	sxth	r3, r3
 80021d0:	e01b      	b.n	800220a <__sflush_r+0xf2>
 80021d2:	690f      	ldr	r7, [r1, #16]
 80021d4:	2f00      	cmp	r7, #0
 80021d6:	d0f6      	beq.n	80021c6 <__sflush_r+0xae>
 80021d8:	0793      	lsls	r3, r2, #30
 80021da:	680e      	ldr	r6, [r1, #0]
 80021dc:	bf08      	it	eq
 80021de:	694b      	ldreq	r3, [r1, #20]
 80021e0:	600f      	str	r7, [r1, #0]
 80021e2:	bf18      	it	ne
 80021e4:	2300      	movne	r3, #0
 80021e6:	eba6 0807 	sub.w	r8, r6, r7
 80021ea:	608b      	str	r3, [r1, #8]
 80021ec:	f1b8 0f00 	cmp.w	r8, #0
 80021f0:	dde9      	ble.n	80021c6 <__sflush_r+0xae>
 80021f2:	6a21      	ldr	r1, [r4, #32]
 80021f4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80021f6:	4643      	mov	r3, r8
 80021f8:	463a      	mov	r2, r7
 80021fa:	4628      	mov	r0, r5
 80021fc:	47b0      	blx	r6
 80021fe:	2800      	cmp	r0, #0
 8002200:	dc08      	bgt.n	8002214 <__sflush_r+0xfc>
 8002202:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800220a:	81a3      	strh	r3, [r4, #12]
 800220c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002214:	4407      	add	r7, r0
 8002216:	eba8 0800 	sub.w	r8, r8, r0
 800221a:	e7e7      	b.n	80021ec <__sflush_r+0xd4>
 800221c:	dfbffffe 	.word	0xdfbffffe

08002220 <_fflush_r>:
 8002220:	b538      	push	{r3, r4, r5, lr}
 8002222:	690b      	ldr	r3, [r1, #16]
 8002224:	4605      	mov	r5, r0
 8002226:	460c      	mov	r4, r1
 8002228:	b913      	cbnz	r3, 8002230 <_fflush_r+0x10>
 800222a:	2500      	movs	r5, #0
 800222c:	4628      	mov	r0, r5
 800222e:	bd38      	pop	{r3, r4, r5, pc}
 8002230:	b118      	cbz	r0, 800223a <_fflush_r+0x1a>
 8002232:	6a03      	ldr	r3, [r0, #32]
 8002234:	b90b      	cbnz	r3, 800223a <_fflush_r+0x1a>
 8002236:	f7ff fa9f 	bl	8001778 <__sinit>
 800223a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d0f3      	beq.n	800222a <_fflush_r+0xa>
 8002242:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002244:	07d0      	lsls	r0, r2, #31
 8002246:	d404      	bmi.n	8002252 <_fflush_r+0x32>
 8002248:	0599      	lsls	r1, r3, #22
 800224a:	d402      	bmi.n	8002252 <_fflush_r+0x32>
 800224c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800224e:	f7ff fb98 	bl	8001982 <__retarget_lock_acquire_recursive>
 8002252:	4628      	mov	r0, r5
 8002254:	4621      	mov	r1, r4
 8002256:	f7ff ff5f 	bl	8002118 <__sflush_r>
 800225a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800225c:	07da      	lsls	r2, r3, #31
 800225e:	4605      	mov	r5, r0
 8002260:	d4e4      	bmi.n	800222c <_fflush_r+0xc>
 8002262:	89a3      	ldrh	r3, [r4, #12]
 8002264:	059b      	lsls	r3, r3, #22
 8002266:	d4e1      	bmi.n	800222c <_fflush_r+0xc>
 8002268:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800226a:	f7ff fb8b 	bl	8001984 <__retarget_lock_release_recursive>
 800226e:	e7dd      	b.n	800222c <_fflush_r+0xc>

08002270 <__swbuf_r>:
 8002270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002272:	460e      	mov	r6, r1
 8002274:	4614      	mov	r4, r2
 8002276:	4605      	mov	r5, r0
 8002278:	b118      	cbz	r0, 8002282 <__swbuf_r+0x12>
 800227a:	6a03      	ldr	r3, [r0, #32]
 800227c:	b90b      	cbnz	r3, 8002282 <__swbuf_r+0x12>
 800227e:	f7ff fa7b 	bl	8001778 <__sinit>
 8002282:	69a3      	ldr	r3, [r4, #24]
 8002284:	60a3      	str	r3, [r4, #8]
 8002286:	89a3      	ldrh	r3, [r4, #12]
 8002288:	071a      	lsls	r2, r3, #28
 800228a:	d501      	bpl.n	8002290 <__swbuf_r+0x20>
 800228c:	6923      	ldr	r3, [r4, #16]
 800228e:	b943      	cbnz	r3, 80022a2 <__swbuf_r+0x32>
 8002290:	4621      	mov	r1, r4
 8002292:	4628      	mov	r0, r5
 8002294:	f000 f82a 	bl	80022ec <__swsetup_r>
 8002298:	b118      	cbz	r0, 80022a2 <__swbuf_r+0x32>
 800229a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800229e:	4638      	mov	r0, r7
 80022a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022a2:	6823      	ldr	r3, [r4, #0]
 80022a4:	6922      	ldr	r2, [r4, #16]
 80022a6:	1a98      	subs	r0, r3, r2
 80022a8:	6963      	ldr	r3, [r4, #20]
 80022aa:	b2f6      	uxtb	r6, r6
 80022ac:	4283      	cmp	r3, r0
 80022ae:	4637      	mov	r7, r6
 80022b0:	dc05      	bgt.n	80022be <__swbuf_r+0x4e>
 80022b2:	4621      	mov	r1, r4
 80022b4:	4628      	mov	r0, r5
 80022b6:	f7ff ffb3 	bl	8002220 <_fflush_r>
 80022ba:	2800      	cmp	r0, #0
 80022bc:	d1ed      	bne.n	800229a <__swbuf_r+0x2a>
 80022be:	68a3      	ldr	r3, [r4, #8]
 80022c0:	3b01      	subs	r3, #1
 80022c2:	60a3      	str	r3, [r4, #8]
 80022c4:	6823      	ldr	r3, [r4, #0]
 80022c6:	1c5a      	adds	r2, r3, #1
 80022c8:	6022      	str	r2, [r4, #0]
 80022ca:	701e      	strb	r6, [r3, #0]
 80022cc:	6962      	ldr	r2, [r4, #20]
 80022ce:	1c43      	adds	r3, r0, #1
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d004      	beq.n	80022de <__swbuf_r+0x6e>
 80022d4:	89a3      	ldrh	r3, [r4, #12]
 80022d6:	07db      	lsls	r3, r3, #31
 80022d8:	d5e1      	bpl.n	800229e <__swbuf_r+0x2e>
 80022da:	2e0a      	cmp	r6, #10
 80022dc:	d1df      	bne.n	800229e <__swbuf_r+0x2e>
 80022de:	4621      	mov	r1, r4
 80022e0:	4628      	mov	r0, r5
 80022e2:	f7ff ff9d 	bl	8002220 <_fflush_r>
 80022e6:	2800      	cmp	r0, #0
 80022e8:	d0d9      	beq.n	800229e <__swbuf_r+0x2e>
 80022ea:	e7d6      	b.n	800229a <__swbuf_r+0x2a>

080022ec <__swsetup_r>:
 80022ec:	b538      	push	{r3, r4, r5, lr}
 80022ee:	4b29      	ldr	r3, [pc, #164]	@ (8002394 <__swsetup_r+0xa8>)
 80022f0:	4605      	mov	r5, r0
 80022f2:	6818      	ldr	r0, [r3, #0]
 80022f4:	460c      	mov	r4, r1
 80022f6:	b118      	cbz	r0, 8002300 <__swsetup_r+0x14>
 80022f8:	6a03      	ldr	r3, [r0, #32]
 80022fa:	b90b      	cbnz	r3, 8002300 <__swsetup_r+0x14>
 80022fc:	f7ff fa3c 	bl	8001778 <__sinit>
 8002300:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002304:	0719      	lsls	r1, r3, #28
 8002306:	d422      	bmi.n	800234e <__swsetup_r+0x62>
 8002308:	06da      	lsls	r2, r3, #27
 800230a:	d407      	bmi.n	800231c <__swsetup_r+0x30>
 800230c:	2209      	movs	r2, #9
 800230e:	602a      	str	r2, [r5, #0]
 8002310:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002314:	81a3      	strh	r3, [r4, #12]
 8002316:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800231a:	e033      	b.n	8002384 <__swsetup_r+0x98>
 800231c:	0758      	lsls	r0, r3, #29
 800231e:	d512      	bpl.n	8002346 <__swsetup_r+0x5a>
 8002320:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002322:	b141      	cbz	r1, 8002336 <__swsetup_r+0x4a>
 8002324:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002328:	4299      	cmp	r1, r3
 800232a:	d002      	beq.n	8002332 <__swsetup_r+0x46>
 800232c:	4628      	mov	r0, r5
 800232e:	f7ff fb2b 	bl	8001988 <_free_r>
 8002332:	2300      	movs	r3, #0
 8002334:	6363      	str	r3, [r4, #52]	@ 0x34
 8002336:	89a3      	ldrh	r3, [r4, #12]
 8002338:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800233c:	81a3      	strh	r3, [r4, #12]
 800233e:	2300      	movs	r3, #0
 8002340:	6063      	str	r3, [r4, #4]
 8002342:	6923      	ldr	r3, [r4, #16]
 8002344:	6023      	str	r3, [r4, #0]
 8002346:	89a3      	ldrh	r3, [r4, #12]
 8002348:	f043 0308 	orr.w	r3, r3, #8
 800234c:	81a3      	strh	r3, [r4, #12]
 800234e:	6923      	ldr	r3, [r4, #16]
 8002350:	b94b      	cbnz	r3, 8002366 <__swsetup_r+0x7a>
 8002352:	89a3      	ldrh	r3, [r4, #12]
 8002354:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002358:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800235c:	d003      	beq.n	8002366 <__swsetup_r+0x7a>
 800235e:	4621      	mov	r1, r4
 8002360:	4628      	mov	r0, r5
 8002362:	f000 f84f 	bl	8002404 <__smakebuf_r>
 8002366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800236a:	f013 0201 	ands.w	r2, r3, #1
 800236e:	d00a      	beq.n	8002386 <__swsetup_r+0x9a>
 8002370:	2200      	movs	r2, #0
 8002372:	60a2      	str	r2, [r4, #8]
 8002374:	6962      	ldr	r2, [r4, #20]
 8002376:	4252      	negs	r2, r2
 8002378:	61a2      	str	r2, [r4, #24]
 800237a:	6922      	ldr	r2, [r4, #16]
 800237c:	b942      	cbnz	r2, 8002390 <__swsetup_r+0xa4>
 800237e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002382:	d1c5      	bne.n	8002310 <__swsetup_r+0x24>
 8002384:	bd38      	pop	{r3, r4, r5, pc}
 8002386:	0799      	lsls	r1, r3, #30
 8002388:	bf58      	it	pl
 800238a:	6962      	ldrpl	r2, [r4, #20]
 800238c:	60a2      	str	r2, [r4, #8]
 800238e:	e7f4      	b.n	800237a <__swsetup_r+0x8e>
 8002390:	2000      	movs	r0, #0
 8002392:	e7f7      	b.n	8002384 <__swsetup_r+0x98>
 8002394:	20000018 	.word	0x20000018

08002398 <_sbrk_r>:
 8002398:	b538      	push	{r3, r4, r5, lr}
 800239a:	4d06      	ldr	r5, [pc, #24]	@ (80023b4 <_sbrk_r+0x1c>)
 800239c:	2300      	movs	r3, #0
 800239e:	4604      	mov	r4, r0
 80023a0:	4608      	mov	r0, r1
 80023a2:	602b      	str	r3, [r5, #0]
 80023a4:	f7fe fa82 	bl	80008ac <_sbrk>
 80023a8:	1c43      	adds	r3, r0, #1
 80023aa:	d102      	bne.n	80023b2 <_sbrk_r+0x1a>
 80023ac:	682b      	ldr	r3, [r5, #0]
 80023ae:	b103      	cbz	r3, 80023b2 <_sbrk_r+0x1a>
 80023b0:	6023      	str	r3, [r4, #0]
 80023b2:	bd38      	pop	{r3, r4, r5, pc}
 80023b4:	20000214 	.word	0x20000214

080023b8 <__swhatbuf_r>:
 80023b8:	b570      	push	{r4, r5, r6, lr}
 80023ba:	460c      	mov	r4, r1
 80023bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80023c0:	2900      	cmp	r1, #0
 80023c2:	b096      	sub	sp, #88	@ 0x58
 80023c4:	4615      	mov	r5, r2
 80023c6:	461e      	mov	r6, r3
 80023c8:	da0d      	bge.n	80023e6 <__swhatbuf_r+0x2e>
 80023ca:	89a3      	ldrh	r3, [r4, #12]
 80023cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80023d0:	f04f 0100 	mov.w	r1, #0
 80023d4:	bf14      	ite	ne
 80023d6:	2340      	movne	r3, #64	@ 0x40
 80023d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80023dc:	2000      	movs	r0, #0
 80023de:	6031      	str	r1, [r6, #0]
 80023e0:	602b      	str	r3, [r5, #0]
 80023e2:	b016      	add	sp, #88	@ 0x58
 80023e4:	bd70      	pop	{r4, r5, r6, pc}
 80023e6:	466a      	mov	r2, sp
 80023e8:	f000 f848 	bl	800247c <_fstat_r>
 80023ec:	2800      	cmp	r0, #0
 80023ee:	dbec      	blt.n	80023ca <__swhatbuf_r+0x12>
 80023f0:	9901      	ldr	r1, [sp, #4]
 80023f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80023f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80023fa:	4259      	negs	r1, r3
 80023fc:	4159      	adcs	r1, r3
 80023fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002402:	e7eb      	b.n	80023dc <__swhatbuf_r+0x24>

08002404 <__smakebuf_r>:
 8002404:	898b      	ldrh	r3, [r1, #12]
 8002406:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002408:	079d      	lsls	r5, r3, #30
 800240a:	4606      	mov	r6, r0
 800240c:	460c      	mov	r4, r1
 800240e:	d507      	bpl.n	8002420 <__smakebuf_r+0x1c>
 8002410:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002414:	6023      	str	r3, [r4, #0]
 8002416:	6123      	str	r3, [r4, #16]
 8002418:	2301      	movs	r3, #1
 800241a:	6163      	str	r3, [r4, #20]
 800241c:	b003      	add	sp, #12
 800241e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002420:	ab01      	add	r3, sp, #4
 8002422:	466a      	mov	r2, sp
 8002424:	f7ff ffc8 	bl	80023b8 <__swhatbuf_r>
 8002428:	9f00      	ldr	r7, [sp, #0]
 800242a:	4605      	mov	r5, r0
 800242c:	4639      	mov	r1, r7
 800242e:	4630      	mov	r0, r6
 8002430:	f7ff fb16 	bl	8001a60 <_malloc_r>
 8002434:	b948      	cbnz	r0, 800244a <__smakebuf_r+0x46>
 8002436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800243a:	059a      	lsls	r2, r3, #22
 800243c:	d4ee      	bmi.n	800241c <__smakebuf_r+0x18>
 800243e:	f023 0303 	bic.w	r3, r3, #3
 8002442:	f043 0302 	orr.w	r3, r3, #2
 8002446:	81a3      	strh	r3, [r4, #12]
 8002448:	e7e2      	b.n	8002410 <__smakebuf_r+0xc>
 800244a:	89a3      	ldrh	r3, [r4, #12]
 800244c:	6020      	str	r0, [r4, #0]
 800244e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002452:	81a3      	strh	r3, [r4, #12]
 8002454:	9b01      	ldr	r3, [sp, #4]
 8002456:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800245a:	b15b      	cbz	r3, 8002474 <__smakebuf_r+0x70>
 800245c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002460:	4630      	mov	r0, r6
 8002462:	f000 f81d 	bl	80024a0 <_isatty_r>
 8002466:	b128      	cbz	r0, 8002474 <__smakebuf_r+0x70>
 8002468:	89a3      	ldrh	r3, [r4, #12]
 800246a:	f023 0303 	bic.w	r3, r3, #3
 800246e:	f043 0301 	orr.w	r3, r3, #1
 8002472:	81a3      	strh	r3, [r4, #12]
 8002474:	89a3      	ldrh	r3, [r4, #12]
 8002476:	431d      	orrs	r5, r3
 8002478:	81a5      	strh	r5, [r4, #12]
 800247a:	e7cf      	b.n	800241c <__smakebuf_r+0x18>

0800247c <_fstat_r>:
 800247c:	b538      	push	{r3, r4, r5, lr}
 800247e:	4d07      	ldr	r5, [pc, #28]	@ (800249c <_fstat_r+0x20>)
 8002480:	2300      	movs	r3, #0
 8002482:	4604      	mov	r4, r0
 8002484:	4608      	mov	r0, r1
 8002486:	4611      	mov	r1, r2
 8002488:	602b      	str	r3, [r5, #0]
 800248a:	f7fe fa06 	bl	800089a <_fstat>
 800248e:	1c43      	adds	r3, r0, #1
 8002490:	d102      	bne.n	8002498 <_fstat_r+0x1c>
 8002492:	682b      	ldr	r3, [r5, #0]
 8002494:	b103      	cbz	r3, 8002498 <_fstat_r+0x1c>
 8002496:	6023      	str	r3, [r4, #0]
 8002498:	bd38      	pop	{r3, r4, r5, pc}
 800249a:	bf00      	nop
 800249c:	20000214 	.word	0x20000214

080024a0 <_isatty_r>:
 80024a0:	b538      	push	{r3, r4, r5, lr}
 80024a2:	4d06      	ldr	r5, [pc, #24]	@ (80024bc <_isatty_r+0x1c>)
 80024a4:	2300      	movs	r3, #0
 80024a6:	4604      	mov	r4, r0
 80024a8:	4608      	mov	r0, r1
 80024aa:	602b      	str	r3, [r5, #0]
 80024ac:	f7fe f9fa 	bl	80008a4 <_isatty>
 80024b0:	1c43      	adds	r3, r0, #1
 80024b2:	d102      	bne.n	80024ba <_isatty_r+0x1a>
 80024b4:	682b      	ldr	r3, [r5, #0]
 80024b6:	b103      	cbz	r3, 80024ba <_isatty_r+0x1a>
 80024b8:	6023      	str	r3, [r4, #0]
 80024ba:	bd38      	pop	{r3, r4, r5, pc}
 80024bc:	20000214 	.word	0x20000214

080024c0 <_init>:
 80024c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024c2:	bf00      	nop
 80024c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024c6:	bc08      	pop	{r3}
 80024c8:	469e      	mov	lr, r3
 80024ca:	4770      	bx	lr

080024cc <_fini>:
 80024cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024ce:	bf00      	nop
 80024d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80024d2:	bc08      	pop	{r3}
 80024d4:	469e      	mov	lr, r3
 80024d6:	4770      	bx	lr
