
*** Running vivado
    with args -log design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1172.355 ; gain = 236.980 ; free physical = 7210 ; free virtual = 28101
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'design_1_blk_mem_gen_0_0' (11#1) [/home/tansei/Desktop/cpu/2017/1stcore/cpu1/cpu2.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/synth/design_1_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1373.031 ; gain = 437.656 ; free physical = 6198 ; free virtual = 27089
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 1373.031 ; gain = 437.656 ; free physical = 6198 ; free virtual = 27089
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1649.480 ; gain = 0.004 ; free physical = 5956 ; free virtual = 26857
Finished Constraint Validation : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1649.480 ; gain = 714.105 ; free physical = 7099 ; free virtual = 28003
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1649.480 ; gain = 714.105 ; free physical = 7099 ; free virtual = 28003
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1649.480 ; gain = 714.105 ; free physical = 7099 ; free virtual = 28003
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1649.480 ; gain = 714.105 ; free physical = 7097 ; free virtual = 28002
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1649.480 ; gain = 714.105 ; free physical = 7095 ; free virtual = 28000
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1863.672 ; gain = 928.297 ; free physical = 6874 ; free virtual = 27779
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1864.672 ; gain = 929.297 ; free physical = 6873 ; free virtual = 27778
Finished Technology Mapping : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1874.695 ; gain = 939.320 ; free physical = 6863 ; free virtual = 27769
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6863 ; free virtual = 27769
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6863 ; free virtual = 27769
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6863 ; free virtual = 27769
Finished Renaming Generated Ports : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6863 ; free virtual = 27769
Finished Handling Custom Attributes : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6862 ; free virtual = 27768
Finished Renaming Generated Nets : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6862 ; free virtual = 27768

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |LUT1       |     1|
|2     |LUT3       |    26|
|3     |RAMB18E2   |     1|
|4     |RAMB36E2   |     1|
|5     |RAMB36E2_1 |     1|
|6     |RAMB36E2_2 |     1|
|7     |RAMB36E2_3 |     1|
|8     |RAMB36E2_4 |     1|
|9     |RAMB36E2_5 |     1|
|10    |RAMB36E2_6 |     1|
|11    |FDRE       |     1|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 1874.699 ; gain = 939.324 ; free physical = 6862 ; free virtual = 27768
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:02 . Memory (MB): peak = 1913.762 ; gain = 860.875 ; free physical = 6824 ; free virtual = 27730
