

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Tue Feb  9 11:27:43 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        009_cosimulation_vivado
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.956 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     16|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|     16|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |and_ln8_fu_69_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln9_1_fu_95_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln9_2_fu_101_p2  |    and   |      0|  0|   2|           1|           1|
    |and_ln9_fu_89_p2     |    and   |      0|  0|   2|           1|           1|
    |or_ln9_fu_107_p2     |    or    |      0|  0|   2|           1|           1|
    |xor_ln8_1_fu_63_p2   |    xor   |      0|  0|   2|           1|           2|
    |xor_ln8_fu_57_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln9_fu_83_p2     |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  16|           8|          11|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_start      |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done       | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |      top     | return value |
|sw_V          |  in |    4|   ap_none  |     sw_V     |    scalar    |
|led_V         | out |    3|   ap_vld   |     led_V    |    pointer   |
|led_V_ap_vld  | out |    1|   ap_vld   |     led_V    |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

