
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2021.03L-SP1-1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: L-EQSS42R

Implementation : ae53

# Written on Sun Feb 27 17:28:24 2022

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                   Requested     Requested     Clock        Clock                   Clock
Level     Clock                                   Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------
0 -       System                                  280.0 MHz     3.571         system       system_clkgroup         0    
                                                                                                                        
0 -       x_pcie_phy|PCLK_by_2_inferred_clock     280.0 MHz     3.571         inferred     Inferred_clkgroup_0     1212 
                                                                                                                        
0 -       x_cref|refclko_inferred_clock           280.0 MHz     3.571         inferred     Inferred_clkgroup_2     179  
                                                                                                                        
0 -       x_pcie_phy|PCLK_inferred_clock          280.0 MHz     3.571         inferred     Inferred_clkgroup_1     108  
                                                                                                                        
0 -       x_pcie_pcs|rx_pclk_inferred_clock       280.0 MHz     3.571         inferred     Inferred_clkgroup_4     84   
                                                                                                                        
0 -       x_pcie_pcs|tx_pclk_inferred_clock       280.0 MHz     3.571         inferred     Inferred_clkgroup_3     52   
========================================================================================================================


Clock Load Summary
******************

                                        Clock     Source                                                                                                                    Clock Pin                                                                                                       Non-clock Pin     Non-clock Pin                                                                                          
Clock                                   Load      Pin                                                                                                                       Seq Example                                                                                                     Seq Example       Comb Example                                                                                           
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                  0         -                                                                                                                         -                                                                                                               -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_phy|PCLK_by_2_inferred_clock     1212      U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_clkdiv.CDIVX(PCSCLKDIV)                  U1_CORE.U5_MEM.U1_MCTL.s_wb_cyc.C                                                                               -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_cref|refclko_inferred_clock           179       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_cref_inst.EXTREF0_inst.REFCLKO(EXTREFB)                            U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.rx_rsl_inst.lsm_s.C      -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_phy|PCLK_inferred_clock          108       U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_clkdiv.CDIV1(PCSCLKDIV)                  U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.detect_req_del.C                   -                 -                                                                                                      
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_pcs|rx_pclk_inferred_clock       84        U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst.CH0_FF_RX_PCLK(DCUA)     U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pipe_top_0.pcs_wait_done_chx.C     -                 U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.ff_rx_fclk_0.I[0](keepbuf)
                                                                                                                                                                                                                                                                                                                                                                                                                     
x_pcie_pcs|tx_pclk_inferred_clock       52        U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.DCU0_inst.CH0_FF_TX_PCLK(DCUA)     U1_CORE.U1_PCIE.U2_PCIE_IP.U1_ECP5\.U1_GEN1\.U1_PCIE.x_pcie_inst.u1_pcs_pipe.pcs_top_0.sll_inst.ppul_sync.C     -                 -                                                                                                      
=====================================================================================================================================================================================================================================================================================================================================================================================================================
