Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Sep 22 15:53:22 2020
| Host         : Diego running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Temporizador_placa_timing_summary_routed.rpt -pb Temporizador_placa_timing_summary_routed.pb -rpx Temporizador_placa_timing_summary_routed.rpx -warn_on_violation
| Design       : Temporizador_placa
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 7 register/latch pins with no clock driven by root clock pin: inst_divider_100/clkout_aux_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: inst_divider_1000/clkout_aux_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.848        0.000                      0                   39        0.232        0.000                      0                   39        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.848        0.000                      0                   39        0.232        0.000                      0                   39        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.848ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/tc_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.063ns  (logic 0.999ns (32.612%)  route 2.064ns (67.388%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.518     5.832 f  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/Q
                         net (fo=13, routed)          1.006     6.837    inst_temporizador_8_bits/inst_contador_descendente/Q[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.154     6.991 f  inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4/O
                         net (fo=4, routed)           0.454     7.445    inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4_n_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I3_O)        0.327     7.772 r  inst_temporizador_8_bits/inst_contador_descendente/tc_i_1/O
                         net (fo=1, routed)           0.605     8.377    inst_temporizador_8_bits/inst_contador_descendente/tc_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  inst_temporizador_8_bits/inst_contador_descendente/tc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  inst_temporizador_8_bits/inst_contador_descendente/tc_reg/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y80          FDRE (Setup_fdre_C_D)       -0.031    15.225    inst_temporizador_8_bits/inst_contador_descendente/tc_reg
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             7.108ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.080%)  route 1.829ns (75.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.708     5.311    inst_temporizador_8_bits/inst_registro_control/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/Q
                         net (fo=1, routed)           0.640     6.406    inst_temporizador_8_bits/inst_registro_control/modo_funcionamiento[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.530 r  inst_temporizador_8_bits/inst_registro_control/t_q[7]_i_1/O
                         net (fo=8, routed)           1.189     7.719    inst_temporizador_8_bits/inst_contador_descendente/SS[0]
    SLICE_X0Y80          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X0Y80          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDSE (Setup_fdse_C_S)       -0.429    14.827    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.719    
  -------------------------------------------------------------------
                         slack                                  7.108    

Slack (MET) :             7.125ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.849ns  (logic 0.999ns (35.069%)  route 1.850ns (64.931%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.518     5.832 r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/Q
                         net (fo=13, routed)          1.006     6.837    inst_temporizador_8_bits/inst_contador_descendente/Q[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.154     6.991 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4/O
                         net (fo=4, routed)           0.844     7.835    inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4_n_0
    SLICE_X1Y79          LUT6 (Prop_lut6_I2_O)        0.327     8.162 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_3/O
                         net (fo=1, routed)           0.000     8.162    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[7]
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.031    15.287    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -8.162    
  -------------------------------------------------------------------
                         slack                                  7.125    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.546%)  route 1.690ns (74.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.708     5.311    inst_temporizador_8_bits/inst_registro_control/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/Q
                         net (fo=1, routed)           0.640     6.406    inst_temporizador_8_bits/inst_registro_control/modo_funcionamiento[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.530 r  inst_temporizador_8_bits/inst_registro_control/t_q[7]_i_1/O
                         net (fo=8, routed)           1.051     7.581    inst_temporizador_8_bits/inst_contador_descendente/SS[0]
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDSE (Setup_fdse_C_S)       -0.429    14.827    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.246ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.546%)  route 1.690ns (74.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.708     5.311    inst_temporizador_8_bits/inst_registro_control/clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/Q
                         net (fo=1, routed)           0.640     6.406    inst_temporizador_8_bits/inst_registro_control/modo_funcionamiento[3]
    SLICE_X0Y77          LUT2 (Prop_lut2_I1_O)        0.124     6.530 r  inst_temporizador_8_bits/inst_registro_control/t_q[7]_i_1/O
                         net (fo=8, routed)           1.051     7.581    inst_temporizador_8_bits/inst_contador_descendente/SS[0]
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDSE (Setup_fdse_C_S)       -0.429    14.827    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -7.581    
  -------------------------------------------------------------------
                         slack                                  7.246    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/tc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.766ns (30.138%)  route 1.776ns (69.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.713     5.316    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  inst_temporizador_8_bits/inst_contador_descendente/tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  inst_temporizador_8_bits/inst_contador_descendente/tc_reg/Q
                         net (fo=1, routed)           0.960     6.794    inst_temporizador_8_bits/inst_registro_control/t_q_reg[0]_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  inst_temporizador_8_bits/inst_registro_control/t_q[7]_i_5/O
                         net (fo=8, routed)           0.815     7.733    inst_temporizador_8_bits/inst_contador_descendente/load_timer_aux__1
    SLICE_X0Y80          LUT4 (Prop_lut4_I2_O)        0.124     7.857 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[4]_i_1/O
                         net (fo=1, routed)           0.000     7.857    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[4]
    SLICE_X0Y80          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X0Y80          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X0Y80          FDSE (Setup_fdse_C_D)        0.029    15.285    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.857    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 0.999ns (39.698%)  route 1.518ns (60.302%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.518     5.832 r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/Q
                         net (fo=13, routed)          1.006     6.837    inst_temporizador_8_bits/inst_contador_descendente/Q[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.154     6.991 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4/O
                         net (fo=4, routed)           0.512     7.503    inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4_n_0
    SLICE_X1Y78          LUT4 (Prop_lut4_I1_O)        0.327     7.830 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[5]_i_1/O
                         net (fo=1, routed)           0.000     7.830    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[5]
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDSE (Setup_fdse_C_D)        0.029    15.284    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.284    
                         arrival time                          -7.830    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.468ns  (required time - arrival time)
  Source:                 inst_divider_1000/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_divider_1000/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.504ns  (logic 1.078ns (43.050%)  route 1.426ns (56.950%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  inst_divider_1000/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.419     5.733 f  inst_divider_1000/count_reg[0]/Q
                         net (fo=9, routed)           0.744     6.476    inst_divider_1000/count[0]
    SLICE_X4Y79          LUT4 (Prop_lut4_I1_O)        0.327     6.803 r  inst_divider_1000/count[6]_i_2/O
                         net (fo=1, routed)           0.682     7.486    inst_divider_1000/count[6]_i_2_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I5_O)        0.332     7.818 r  inst_divider_1000/count[6]_i_1/O
                         net (fo=1, routed)           0.000     7.818    inst_divider_1000/count_0[6]
    SLICE_X4Y79          FDCE                                         r  inst_divider_1000/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.592    15.015    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  inst_divider_1000/count_reg[6]/C
                         clock pessimism              0.277    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X4Y79          FDCE (Setup_fdce_C_D)        0.029    15.285    inst_divider_1000/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                  7.468    

Slack (MET) :             7.510ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/tc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.460ns  (logic 0.766ns (31.134%)  route 1.694ns (68.866%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.713     5.316    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  inst_temporizador_8_bits/inst_contador_descendente/tc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 r  inst_temporizador_8_bits/inst_contador_descendente/tc_reg/Q
                         net (fo=1, routed)           0.960     6.794    inst_temporizador_8_bits/inst_registro_control/t_q_reg[0]_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.124     6.918 r  inst_temporizador_8_bits/inst_registro_control/t_q[7]_i_5/O
                         net (fo=8, routed)           0.734     7.652    inst_temporizador_8_bits/inst_contador_descendente/load_timer_aux__1
    SLICE_X1Y78          LUT4 (Prop_lut4_I2_O)        0.124     7.776 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.776    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[1]
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.593    15.016    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X1Y78          FDSE (Setup_fdse_C_D)        0.031    15.286    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -7.776    
  -------------------------------------------------------------------
                         slack                                  7.510    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.448ns  (logic 0.999ns (40.815%)  route 1.449ns (59.185%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.711     5.314    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.518     5.832 r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/Q
                         net (fo=13, routed)          1.006     6.837    inst_temporizador_8_bits/inst_contador_descendente/Q[0]
    SLICE_X0Y78          LUT5 (Prop_lut5_I1_O)        0.154     6.991 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4/O
                         net (fo=4, routed)           0.443     7.434    inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_4_n_0
    SLICE_X1Y79          LUT5 (Prop_lut5_I1_O)        0.327     7.761 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[6]_i_1/O
                         net (fo=1, routed)           0.000     7.761    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[6]
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.594    15.017    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X1Y79          FDSE (Setup_fdse_C_D)        0.031    15.287    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                          -7.761    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.226ns (66.702%)  route 0.113ns (33.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_temporizador_8_bits/inst_registro_recarga/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.128     1.641 r  inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[7]/Q
                         net (fo=1, routed)           0.113     1.754    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]_0[6]
    SLICE_X1Y79          LUT6 (Prop_lut6_I5_O)        0.098     1.852 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[7]_i_3/O
                         net (fo=1, routed)           0.000     1.852    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[7]
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y79          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]/C
                         clock pessimism             -0.502     1.528    
    SLICE_X1Y79          FDSE (Hold_fdse_C_D)         0.092     1.620    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.203%)  route 0.151ns (44.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.597     1.516    inst_temporizador_8_bits/inst_registro_recarga/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[4]/Q
                         net (fo=1, routed)           0.151     1.808    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]_0[3]
    SLICE_X0Y80          LUT4 (Prop_lut4_I3_O)        0.045     1.853 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.853    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[4]
    SLICE_X0Y80          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X0Y80          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X0Y80          FDSE (Hold_fdse_C_D)         0.091     1.620    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.519%)  route 0.136ns (39.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.164     1.677 r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/Q
                         net (fo=13, routed)          0.136     1.814    inst_temporizador_8_bits/inst_contador_descendente/Q[0]
    SLICE_X1Y78          LUT5 (Prop_lut5_I1_O)        0.045     1.859 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[2]
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[2]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDSE (Hold_fdse_C_D)         0.092     1.619    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 inst_divider_1000/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_divider_1000/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.167%)  route 0.185ns (49.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  inst_divider_1000/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 r  inst_divider_1000/count_reg[3]/Q
                         net (fo=9, routed)           0.185     1.839    inst_divider_1000/count[3]
    SLICE_X3Y79          LUT6 (Prop_lut6_I2_O)        0.045     1.884 r  inst_divider_1000/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.884    inst_divider_1000/count_0[2]
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/count_reg[2]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.643    inst_divider_1000/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (59.998%)  route 0.139ns (40.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X2Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDSE (Prop_fdse_C_Q)         0.164     1.677 r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[0]/Q
                         net (fo=13, routed)          0.139     1.817    inst_temporizador_8_bits/inst_contador_descendente/Q[0]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.045     1.862 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.862    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[3]
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDSE (Hold_fdse_C_D)         0.092     1.619    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 inst_divider_1000/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_divider_1000/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.147%)  route 0.150ns (39.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X5Y79          FDCE                                         r  inst_divider_1000/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDCE (Prop_fdce_C_Q)         0.128     1.641 r  inst_divider_1000/count_reg[0]/Q
                         net (fo=9, routed)           0.150     1.792    inst_divider_1000/count[0]
    SLICE_X3Y79          LUT6 (Prop_lut6_I5_O)        0.099     1.891 r  inst_divider_1000/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    inst_divider_1000/count_0[1]
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/count_reg[1]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.092     1.643    inst_divider_1000/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_divider_1000/clkout_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_divider_1000/clkout_aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.595     1.514    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/clkout_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.655 r  inst_divider_1000/clkout_aux_reg/Q
                         net (fo=8, routed)           0.168     1.824    inst_divider_1000/clkout_aux_reg_0
    SLICE_X3Y79          LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  inst_divider_1000/clkout_aux_i_1/O
                         net (fo=1, routed)           0.000     1.869    inst_divider_1000/clkout_aux_i_1_n_0
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/clkout_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.866     2.031    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  inst_divider_1000/clkout_aux_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X3Y79          FDCE (Hold_fdce_C_D)         0.091     1.605    inst_divider_1000/clkout_aux_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_temporizador_8_bits/inst_detector_flancos/entrada_s_aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_detector_flancos/entrada_t_1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.281%)  route 0.192ns (57.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.596     1.515    inst_temporizador_8_bits/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  inst_temporizador_8_bits/inst_detector_flancos/entrada_s_aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.656 r  inst_temporizador_8_bits/inst_detector_flancos/entrada_s_aux_reg/Q
                         net (fo=3, routed)           0.192     1.849    inst_temporizador_8_bits/inst_detector_flancos/entrada_s_aux
    SLICE_X3Y80          FDCE                                         r  inst_temporizador_8_bits/inst_detector_flancos/entrada_t_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.867     2.032    inst_temporizador_8_bits/inst_detector_flancos/clk_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  inst_temporizador_8_bits/inst_detector_flancos/entrada_t_1_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X3Y80          FDCE (Hold_fdce_C_D)         0.066     1.581    inst_temporizador_8_bits/inst_detector_flancos/entrada_t_1_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_temporizador_8_bits/inst_registro_recarga/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[1]/Q
                         net (fo=1, routed)           0.191     1.846    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[7]_0[0]
    SLICE_X1Y78          LUT4 (Prop_lut4_I3_O)        0.045     1.891 r  inst_temporizador_8_bits/inst_contador_descendente/t_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.891    inst_temporizador_8_bits/inst_contador_descendente/p_1_in[1]
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.865     2.030    inst_temporizador_8_bits/inst_contador_descendente/clk_IBUF_BUFG
    SLICE_X1Y78          FDSE                                         r  inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X1Y78          FDSE (Hold_fdse_C_D)         0.092     1.619    inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 inst_divider_1000/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_divider_1000/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.960%)  route 0.179ns (49.040%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.594     1.513    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  inst_divider_1000/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y79          FDCE (Prop_fdce_C_Q)         0.141     1.654 f  inst_divider_1000/count_reg[7]/Q
                         net (fo=3, routed)           0.179     1.833    inst_divider_1000/count[7]
    SLICE_X4Y79          LUT6 (Prop_lut6_I0_O)        0.045     1.878 r  inst_divider_1000/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.878    inst_divider_1000/count_0[6]
    SLICE_X4Y79          FDCE                                         r  inst_divider_1000/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.863     2.028    inst_divider_1000/clk_IBUF_BUFG
    SLICE_X4Y79          FDCE                                         r  inst_divider_1000/count_reg[6]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X4Y79          FDCE (Hold_fdce_C_D)         0.091     1.604    inst_divider_1000/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     inst_divider_1000/clkout_aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     inst_divider_1000/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     inst_divider_1000/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y79     inst_divider_1000/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     inst_divider_1000/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     inst_divider_1000/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y79     inst_divider_1000/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     inst_divider_1000/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y79     inst_divider_1000/count_reg[7]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     inst_temporizador_8_bits/inst_contador_descendente/t_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y80     inst_temporizador_8_bits/inst_contador_descendente/tc_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     inst_temporizador_8_bits/inst_detector_flancos/entrada_s_aux_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     inst_temporizador_8_bits/inst_detector_flancos/entrada_t_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     inst_temporizador_8_bits/inst_registro_control/t_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     inst_temporizador_8_bits/inst_registro_control/t_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y80     inst_temporizador_8_bits/inst_registro_control/t_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     inst_temporizador_8_bits/inst_registro_control/t_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     inst_temporizador_8_bits/inst_registro_recarga/t_q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     inst_divider_1000/clkout_aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     inst_divider_1000/clkout_aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     inst_divider_1000/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     inst_divider_1000/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     inst_divider_1000/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     inst_divider_1000/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     inst_divider_1000/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y79     inst_divider_1000/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     inst_divider_1000/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y79     inst_divider_1000/count_reg[3]/C



