

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">lm3s_nvic.h File Reference</div>  </div>
</div>
<div class="contents">

<p>LM3S1968 NVIC hardware.  
<a href="#details">More...</a></p>

<p><a href="lm3s__nvic_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3ceca6a96b1398f5e8ce2bb75d32789d">NVIC_INT_TYPE</a>&#160;&#160;&#160;0xE000E004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the NVIC register addresses.  <a href="#a3ceca6a96b1398f5e8ce2bb75d32789d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a767bbd2f329184ac62b26b3882a4590b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CTRL" ref="a767bbd2f329184ac62b26b3882a4590b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a767bbd2f329184ac62b26b3882a4590b">NVIC_ST_CTRL</a>&#160;&#160;&#160;0xE000E010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Control and Status Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2f5cafa69f951520d4fd44dd4e924b4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_RELOAD" ref="ac2f5cafa69f951520d4fd44dd4e924b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac2f5cafa69f951520d4fd44dd4e924b4">NVIC_ST_RELOAD</a>&#160;&#160;&#160;0xE000E014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Reload Value Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f17a366e81b0725e62a3090b6ed4d41"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CURRENT" ref="a0f17a366e81b0725e62a3090b6ed4d41" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0f17a366e81b0725e62a3090b6ed4d41">NVIC_ST_CURRENT</a>&#160;&#160;&#160;0xE000E018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Current Value Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f9d680ba44c92832dcd2eb242718b5a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CAL" ref="a1f9d680ba44c92832dcd2eb242718b5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1f9d680ba44c92832dcd2eb242718b5a">NVIC_ST_CAL</a>&#160;&#160;&#160;0xE000E01C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SysTick Calibration Value Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0daccf03d4cbd559a3018bbb9cd96ad3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0" ref="a0daccf03d4cbd559a3018bbb9cd96ad3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0daccf03d4cbd559a3018bbb9cd96ad3">NVIC_EN0</a>&#160;&#160;&#160;0xE000E100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 0 to 31 Set Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9829912cd8ad095150c59f0007a70db5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1" ref="a9829912cd8ad095150c59f0007a70db5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9829912cd8ad095150c59f0007a70db5">NVIC_EN1</a>&#160;&#160;&#160;0xE000E104</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 32 to 63 Set Enable Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9888a13dfbc4e6f087ffb299b784cd3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0" ref="ac9888a13dfbc4e6f087ffb299b784cd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac9888a13dfbc4e6f087ffb299b784cd3">NVIC_DIS0</a>&#160;&#160;&#160;0xE000E180</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 0 to 31 Clear Enable Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8f5c06e619e8230d854fe86cd6f1ca"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1" ref="a9f8f5c06e619e8230d854fe86cd6f1ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9f8f5c06e619e8230d854fe86cd6f1ca">NVIC_DIS1</a>&#160;&#160;&#160;0xE000E184</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 32 to 63 Clear Enable Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c227f4e486e43e89889548daf74a8bf"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0" ref="a1c227f4e486e43e89889548daf74a8bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1c227f4e486e43e89889548daf74a8bf">NVIC_PEND0</a>&#160;&#160;&#160;0xE000E200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 0 to 31 Set Pending Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab97ab845d8d2750beede3fa0b49d1064"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1" ref="ab97ab845d8d2750beede3fa0b49d1064" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab97ab845d8d2750beede3fa0b49d1064">NVIC_PEND1</a>&#160;&#160;&#160;0xE000E204</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 32 to 63 Set Pending Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f10bf99e21c6b76d3431a518071fd71"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0" ref="a5f10bf99e21c6b76d3431a518071fd71" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5f10bf99e21c6b76d3431a518071fd71">NVIC_UNPEND0</a>&#160;&#160;&#160;0xE000E280</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 0 to 31 Clear Pending Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17db90deb5ddafd6aa4b4f1f3568fc43"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1" ref="a17db90deb5ddafd6aa4b4f1f3568fc43" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a17db90deb5ddafd6aa4b4f1f3568fc43">NVIC_UNPEND1</a>&#160;&#160;&#160;0xE000E284</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 32 to 63 Clear Pending Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac000f145a5bace31e22573a57248c781"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0" ref="ac000f145a5bace31e22573a57248c781" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac000f145a5bace31e22573a57248c781">NVIC_ACTIVE0</a>&#160;&#160;&#160;0xE000E300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 0 to 31 Active Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab477cde51d26aecc301161b117b7bb56"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1" ref="ab477cde51d26aecc301161b117b7bb56" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab477cde51d26aecc301161b117b7bb56">NVIC_ACTIVE1</a>&#160;&#160;&#160;0xE000E304</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 32 to 63 Active Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18cea92c71bd04c864eb6d2ed7438885"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0" ref="a18cea92c71bd04c864eb6d2ed7438885" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a18cea92c71bd04c864eb6d2ed7438885">NVIC_PRI0</a>&#160;&#160;&#160;0xE000E400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 0 to 3 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a9e2a8df93a2504c1a55aa95962a73a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1" ref="a1a9e2a8df93a2504c1a55aa95962a73a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1a9e2a8df93a2504c1a55aa95962a73a">NVIC_PRI1</a>&#160;&#160;&#160;0xE000E404</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 4 to 7 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c7e668b3262773a397fc25c4d0cdbcb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2" ref="a8c7e668b3262773a397fc25c4d0cdbcb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8c7e668b3262773a397fc25c4d0cdbcb">NVIC_PRI2</a>&#160;&#160;&#160;0xE000E408</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 8 to 11 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94acb841e721388468ac76b29f44ab06"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3" ref="a94acb841e721388468ac76b29f44ab06" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a94acb841e721388468ac76b29f44ab06">NVIC_PRI3</a>&#160;&#160;&#160;0xE000E40C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 12 to 15 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af966c67de90708e2137c37fba54e91bc"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4" ref="af966c67de90708e2137c37fba54e91bc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af966c67de90708e2137c37fba54e91bc">NVIC_PRI4</a>&#160;&#160;&#160;0xE000E410</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 16 to 19 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d0ccbe9b6733e7f3003a356b9ec998c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5" ref="a3d0ccbe9b6733e7f3003a356b9ec998c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3d0ccbe9b6733e7f3003a356b9ec998c">NVIC_PRI5</a>&#160;&#160;&#160;0xE000E414</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 20 to 23 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a517055d422a98ee117e548da8bab6cd2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6" ref="a517055d422a98ee117e548da8bab6cd2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a517055d422a98ee117e548da8bab6cd2">NVIC_PRI6</a>&#160;&#160;&#160;0xE000E418</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 24 to 27 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb5880381bb3ccc41a43769cbb7d0380"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7" ref="acb5880381bb3ccc41a43769cbb7d0380" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acb5880381bb3ccc41a43769cbb7d0380">NVIC_PRI7</a>&#160;&#160;&#160;0xE000E41C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 28 to 31 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a4b85819dabf11849c195cd486e9998"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8" ref="a3a4b85819dabf11849c195cd486e9998" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3a4b85819dabf11849c195cd486e9998">NVIC_PRI8</a>&#160;&#160;&#160;0xE000E420</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 32 to 35 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8078d70d80da47831a9747b799dd9edb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9" ref="a8078d70d80da47831a9747b799dd9edb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8078d70d80da47831a9747b799dd9edb">NVIC_PRI9</a>&#160;&#160;&#160;0xE000E424</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 36 to 39 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11d56252a7d015637eba9501f52633b6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10" ref="a11d56252a7d015637eba9501f52633b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a11d56252a7d015637eba9501f52633b6">NVIC_PRI10</a>&#160;&#160;&#160;0xE000E428</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 40 to 43 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c59a490d0dd67147dcae93b45c0f109"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI11" ref="a0c59a490d0dd67147dcae93b45c0f109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0c59a490d0dd67147dcae93b45c0f109">NVIC_PRI11</a>&#160;&#160;&#160;0xE000E42C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 44 to 47 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a155fb32059321478ae7fbad99d384f2f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI12" ref="a155fb32059321478ae7fbad99d384f2f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a155fb32059321478ae7fbad99d384f2f">NVIC_PRI12</a>&#160;&#160;&#160;0xE000E430</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 48 to 51 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1d93011f649138c55405a816a6d9800"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI13" ref="ad1d93011f649138c55405a816a6d9800" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad1d93011f649138c55405a816a6d9800">NVIC_PRI13</a>&#160;&#160;&#160;0xE000E434</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ 52 to 55 Priority Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0b341e1cdaa51a86b0cf9cf56988695"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CPUID" ref="ac0b341e1cdaa51a86b0cf9cf56988695" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac0b341e1cdaa51a86b0cf9cf56988695">NVIC_CPUID</a>&#160;&#160;&#160;0xE000ED00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">CPUID Base Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa1ca44ad548bf5bfa2f19d7438c722a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL" ref="afa1ca44ad548bf5bfa2f19d7438c722a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afa1ca44ad548bf5bfa2f19d7438c722a">NVIC_INT_CTRL</a>&#160;&#160;&#160;0xE000ED04</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Control State Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8028743cd542dca6de67524512f015b0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_VTABLE" ref="a8028743cd542dca6de67524512f015b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8028743cd542dca6de67524512f015b0">NVIC_VTABLE</a>&#160;&#160;&#160;0xE000ED08</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Table Offset Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4b8063473ed37bbc7f9a41da65b9c2ad"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT" ref="a4b8063473ed37bbc7f9a41da65b9c2ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4b8063473ed37bbc7f9a41da65b9c2ad">NVIC_APINT</a>&#160;&#160;&#160;0xE000ED0C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">App. Int &amp; Reset Control Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15f41c2b54e21dc9abb03e5d0a7c719d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_CTRL" ref="a15f41c2b54e21dc9abb03e5d0a7c719d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a15f41c2b54e21dc9abb03e5d0a7c719d">NVIC_SYS_CTRL</a>&#160;&#160;&#160;0xE000ED10</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51ae1d31f483a442ba3b67c605419f03"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL" ref="a51ae1d31f483a442ba3b67c605419f03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a51ae1d31f483a442ba3b67c605419f03">NVIC_CFG_CTRL</a>&#160;&#160;&#160;0xE000ED14</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaca44d8032156f85991ffc303f1baddf"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1" ref="aaca44d8032156f85991ffc303f1baddf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aaca44d8032156f85991ffc303f1baddf">NVIC_SYS_PRI1</a>&#160;&#160;&#160;0xE000ED18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sys. Handlers 4 to 7 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a618b94c9eb37d0fa3ce8a015000af87e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI2" ref="a618b94c9eb37d0fa3ce8a015000af87e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a618b94c9eb37d0fa3ce8a015000af87e">NVIC_SYS_PRI2</a>&#160;&#160;&#160;0xE000ED1C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sys. Handlers 8 to 11 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11a289b2016fdb8e0f1d9bd27dc355ed"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3" ref="a11a289b2016fdb8e0f1d9bd27dc355ed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a11a289b2016fdb8e0f1d9bd27dc355ed">NVIC_SYS_PRI3</a>&#160;&#160;&#160;0xE000ED20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sys. Handlers 12 to 15 Priority. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a529f8f0eef63e12214fdd2c723a3d155"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL" ref="a529f8f0eef63e12214fdd2c723a3d155" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a529f8f0eef63e12214fdd2c723a3d155">NVIC_SYS_HND_CTRL</a>&#160;&#160;&#160;0xE000ED24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System Handler Control and State. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7ee8c85a3eedaf44f73ed49c20a44af"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT" ref="af7ee8c85a3eedaf44f73ed49c20a44af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af7ee8c85a3eedaf44f73ed49c20a44af">NVIC_FAULT_STAT</a>&#160;&#160;&#160;0xE000ED28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable Fault Status Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa94249a2a6bd06073cc33b064ef2bc9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_HFAULT_STAT" ref="aaa94249a2a6bd06073cc33b064ef2bc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aaa94249a2a6bd06073cc33b064ef2bc9">NVIC_HFAULT_STAT</a>&#160;&#160;&#160;0xE000ED2C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Hard Fault Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5d71ec1866230429979a72b36d96b8d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DEBUG_STAT" ref="ab5d71ec1866230429979a72b36d96b8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab5d71ec1866230429979a72b36d96b8d">NVIC_DEBUG_STAT</a>&#160;&#160;&#160;0xE000ED30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Status Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0b49e0585292833147af2d025c0843c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MM_ADDR" ref="ae0b49e0585292833147af2d025c0843c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae0b49e0585292833147af2d025c0843c">NVIC_MM_ADDR</a>&#160;&#160;&#160;0xE000ED34</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mem Manage Address Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d1260111b683a702662798be078f899"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_ADDR" ref="a8d1260111b683a702662798be078f899" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8d1260111b683a702662798be078f899">NVIC_FAULT_ADDR</a>&#160;&#160;&#160;0xE000ED38</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus Fault Address Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7be75ffdc159ad15d871dc79b12a6675"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_TYPE" ref="a7be75ffdc159ad15d871dc79b12a6675" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7be75ffdc159ad15d871dc79b12a6675">NVIC_MPU_TYPE</a>&#160;&#160;&#160;0xE000ED90</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU Type Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ddc77a4059aa9dcb20fbd9f543363a0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_CTRL" ref="a3ddc77a4059aa9dcb20fbd9f543363a0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3ddc77a4059aa9dcb20fbd9f543363a0">NVIC_MPU_CTRL</a>&#160;&#160;&#160;0xE000ED94</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU Control Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade051e0e6b4c898e3488eb39bfaae129"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_NUMBER" ref="ade051e0e6b4c898e3488eb39bfaae129" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ade051e0e6b4c898e3488eb39bfaae129">NVIC_MPU_NUMBER</a>&#160;&#160;&#160;0xE000ED98</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU Region Number Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89eef9b61007afd7b03f5384a4eed0f4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_BASE" ref="a89eef9b61007afd7b03f5384a4eed0f4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a89eef9b61007afd7b03f5384a4eed0f4">NVIC_MPU_BASE</a>&#160;&#160;&#160;0xE000ED9C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU Region Base Address Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27fcd26de5ff56333143e9d4e48c2198"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR" ref="a27fcd26de5ff56333143e9d4e48c2198" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a27fcd26de5ff56333143e9d4e48c2198">NVIC_MPU_ATTR</a>&#160;&#160;&#160;0xE000EDA0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU Region Attribute &amp; Size Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f4c68985928d88474bbb2000912f9ad"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL" ref="a1f4c68985928d88474bbb2000912f9ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1f4c68985928d88474bbb2000912f9ad">NVIC_DBG_CTRL</a>&#160;&#160;&#160;0xE000EDF0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Control and Status Reg. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ecf7e4a6729766387f4742939183be9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER" ref="a1ecf7e4a6729766387f4742939183be9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1ecf7e4a6729766387f4742939183be9">NVIC_DBG_XFER</a>&#160;&#160;&#160;0xE000EDF4</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Core Reg. Transfer Select. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb1e0fc271cbed105133b2efe0d75b9c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_DATA" ref="adb1e0fc271cbed105133b2efe0d75b9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adb1e0fc271cbed105133b2efe0d75b9c">NVIC_DBG_DATA</a>&#160;&#160;&#160;0xE000EDF8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Core Register Data. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a088d9b67bd0c0b785e2821b502f5990f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT" ref="a088d9b67bd0c0b785e2821b502f5990f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a088d9b67bd0c0b785e2821b502f5990f">NVIC_DBG_INT</a>&#160;&#160;&#160;0xE000EDFC</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug Reset Interrupt Control. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff93a807f44930ad5cc13c5d9cf58b82"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SW_TRIG" ref="aff93a807f44930ad5cc13c5d9cf58b82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aff93a807f44930ad5cc13c5d9cf58b82">NVIC_SW_TRIG</a>&#160;&#160;&#160;0xE000EF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Software Trigger Interrupt Reg. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0d11842a20c7ea883fbdae0f1010bd8b">NVIC_INT_TYPE_LINES_M</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_TYPE register.  <a href="#a0d11842a20c7ea883fbdae0f1010bd8b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a199868ec52f5d31e4f67a22ba5e349d3">NVIC_INT_TYPE_LINES_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_TYPE register.  <a href="#a199868ec52f5d31e4f67a22ba5e349d3"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">NVIC_ST_CTRL_COUNT</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CTRL register.  <a href="#a3046d95603d6bf78a76ebae31b9dc2d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a6d19d13e11441d5e62ce699749eea7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CTRL_CLK_SRC" ref="a5a6d19d13e11441d5e62ce699749eea7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5a6d19d13e11441d5e62ce699749eea7">NVIC_ST_CTRL_CLK_SRC</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Source. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff514c40eb9dcd7438077ec36b184b32"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CTRL_INTEN" ref="aff514c40eb9dcd7438077ec36b184b32" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aff514c40eb9dcd7438077ec36b184b32">NVIC_ST_CTRL_INTEN</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10796236e9ce72fc8b59a0ac57ccc3c4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CTRL_ENABLE" ref="a10796236e9ce72fc8b59a0ac57ccc3c4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">NVIC_ST_CTRL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Counter mode. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa4be427c338d1f3929a136a2774c4d7e">NVIC_ST_RELOAD_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_RELOAD register.  <a href="#aa4be427c338d1f3929a136a2774c4d7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">NVIC_ST_RELOAD_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_RELOAD register.  <a href="#aa38c0fe2abc113dcbc042dfa5bdffd8a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">NVIC_ST_CURRENT_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CURRENT register.  <a href="#acfa787fd3be98c2f2142bfd58fc32e20"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae84004a0580f5e245034804b9fc28795">NVIC_ST_CURRENT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CURRENT register.  <a href="#ae84004a0580f5e245034804b9fc28795"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac26764c333259ec44475d0252d231e85">NVIC_ST_CAL_NOREF</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CAL register.  <a href="#ac26764c333259ec44475d0252d231e85"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68b74528e936ba0b42c758077b86cdec"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CAL_SKEW" ref="a68b74528e936ba0b42c758077b86cdec" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a68b74528e936ba0b42c758077b86cdec">NVIC_ST_CAL_SKEW</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock skew. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14012cbdf400e1a602865b034033f155"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CAL_ONEMS_M" ref="a14012cbdf400e1a602865b034033f155" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a14012cbdf400e1a602865b034033f155">NVIC_ST_CAL_ONEMS_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">1ms reference value <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ade3e95cc6cdcfebce18bc1d7814971a8">NVIC_ST_CAL_ONEMS_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ST_CAL register.  <a href="#ade3e95cc6cdcfebce18bc1d7814971a8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3701d7d2844c65e46db1de64bbfb4630">NVIC_EN0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_EN0 register.  <a href="#a3701d7d2844c65e46db1de64bbfb4630"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ac167930cb833e65b40952ff27b6dfb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT30" ref="a3ac167930cb833e65b40952ff27b6dfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3ac167930cb833e65b40952ff27b6dfb">NVIC_EN0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adcbe7e2a4812f74900273472fe40b0f7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT29" ref="adcbe7e2a4812f74900273472fe40b0f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adcbe7e2a4812f74900273472fe40b0f7">NVIC_EN0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e74f8e5561670e98a9275c13ae2d3c2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT28" ref="a1e74f8e5561670e98a9275c13ae2d3c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1e74f8e5561670e98a9275c13ae2d3c2">NVIC_EN0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa52c527ca04c214c466e154d0c7abb12"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT27" ref="aa52c527ca04c214c466e154d0c7abb12" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa52c527ca04c214c466e154d0c7abb12">NVIC_EN0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a493494173579df2fd6179eb6465e8509"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT26" ref="a493494173579df2fd6179eb6465e8509" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a493494173579df2fd6179eb6465e8509">NVIC_EN0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2a87070962305fba59398d9874fe192"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT25" ref="ad2a87070962305fba59398d9874fe192" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad2a87070962305fba59398d9874fe192">NVIC_EN0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69bc5ed9ab67413d330b2ed1914bb807"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT24" ref="a69bc5ed9ab67413d330b2ed1914bb807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a69bc5ed9ab67413d330b2ed1914bb807">NVIC_EN0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56c47c671cde851b706b87c4e88528bb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT23" ref="a56c47c671cde851b706b87c4e88528bb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a56c47c671cde851b706b87c4e88528bb">NVIC_EN0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a32611cb28e9008187abe5eb7de2b704c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT22" ref="a32611cb28e9008187abe5eb7de2b704c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a32611cb28e9008187abe5eb7de2b704c">NVIC_EN0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98bfa7086d520dcb9e31bfbe90db712d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT21" ref="a98bfa7086d520dcb9e31bfbe90db712d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a98bfa7086d520dcb9e31bfbe90db712d">NVIC_EN0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bcafaa9008067c4d82edf302c9930b2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT20" ref="a8bcafaa9008067c4d82edf302c9930b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8bcafaa9008067c4d82edf302c9930b2">NVIC_EN0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12a7a725a54391cadde6e48ef6870b50"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT19" ref="a12a7a725a54391cadde6e48ef6870b50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a12a7a725a54391cadde6e48ef6870b50">NVIC_EN0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c44f4362868d69febb714c98950c47d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT18" ref="a5c44f4362868d69febb714c98950c47d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5c44f4362868d69febb714c98950c47d">NVIC_EN0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2629072d7e1688ac0dab86a17962b510"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT17" ref="a2629072d7e1688ac0dab86a17962b510" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2629072d7e1688ac0dab86a17962b510">NVIC_EN0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b0769d6b42b4042519a286ee8e6961d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT16" ref="a3b0769d6b42b4042519a286ee8e6961d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3b0769d6b42b4042519a286ee8e6961d">NVIC_EN0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5d81e31c06922d4c87b6a59a6f5246a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT15" ref="aa5d81e31c06922d4c87b6a59a6f5246a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa5d81e31c06922d4c87b6a59a6f5246a">NVIC_EN0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8139da20a8231a1c67220d52e9614ea"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT14" ref="aa8139da20a8231a1c67220d52e9614ea" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa8139da20a8231a1c67220d52e9614ea">NVIC_EN0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4202388c51aca02c9b9e9aeea49280b9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT13" ref="a4202388c51aca02c9b9e9aeea49280b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4202388c51aca02c9b9e9aeea49280b9">NVIC_EN0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9491508ff43e7f9a09a8ae9f60df856e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT12" ref="a9491508ff43e7f9a09a8ae9f60df856e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9491508ff43e7f9a09a8ae9f60df856e">NVIC_EN0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eb4405cf71c5d291673a42cb73fca8f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT11" ref="a4eb4405cf71c5d291673a42cb73fca8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4eb4405cf71c5d291673a42cb73fca8f">NVIC_EN0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6135d4ad9b0f649b175db2eb6d34c112"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT10" ref="a6135d4ad9b0f649b175db2eb6d34c112" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6135d4ad9b0f649b175db2eb6d34c112">NVIC_EN0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54ef44b505e072d655550d9608f2c957"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT9" ref="a54ef44b505e072d655550d9608f2c957" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a54ef44b505e072d655550d9608f2c957">NVIC_EN0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b149a72f7542fe9693ff8aeb2054d5e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT8" ref="a0b149a72f7542fe9693ff8aeb2054d5e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0b149a72f7542fe9693ff8aeb2054d5e">NVIC_EN0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5d7065478cc994da0651bd48736dc1c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT7" ref="ac5d7065478cc994da0651bd48736dc1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac5d7065478cc994da0651bd48736dc1c">NVIC_EN0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a513eab8e0fc568d45a35653bedb5a9ac"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT6" ref="a513eab8e0fc568d45a35653bedb5a9ac" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a513eab8e0fc568d45a35653bedb5a9ac">NVIC_EN0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fcb7289bfdc9c7b5822da314fbb7dd3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT5" ref="a6fcb7289bfdc9c7b5822da314fbb7dd3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6fcb7289bfdc9c7b5822da314fbb7dd3">NVIC_EN0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbf3c230547272756404e6cead952fb9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT4" ref="abbf3c230547272756404e6cead952fb9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abbf3c230547272756404e6cead952fb9">NVIC_EN0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ab5e2c605345a08dc91a8f93baf9b96"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT3" ref="a6ab5e2c605345a08dc91a8f93baf9b96" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6ab5e2c605345a08dc91a8f93baf9b96">NVIC_EN0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51bb99438d2c40c37c3e84c3b4f33021"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT2" ref="a51bb99438d2c40c37c3e84c3b4f33021" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a51bb99438d2c40c37c3e84c3b4f33021">NVIC_EN0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1879338b31199cc2993bb210864c5bae"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT1" ref="a1879338b31199cc2993bb210864c5bae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1879338b31199cc2993bb210864c5bae">NVIC_EN0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aafdb0103b8e68c49a75531f610866a8a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT0" ref="aafdb0103b8e68c49a75531f610866a8a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aafdb0103b8e68c49a75531f610866a8a">NVIC_EN0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a376ac6429b28667a29438e73beed9606">NVIC_EN1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_EN1 register.  <a href="#a376ac6429b28667a29438e73beed9606"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac20f95b3eb454fe66427041fe4af01c1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT58" ref="ac20f95b3eb454fe66427041fe4af01c1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac20f95b3eb454fe66427041fe4af01c1">NVIC_EN1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0054d61fa90e21c35bea9ad43b8815f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT57" ref="af0054d61fa90e21c35bea9ad43b8815f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af0054d61fa90e21c35bea9ad43b8815f">NVIC_EN1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16ae667234def46be3ed5f672cfe2942"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT56" ref="a16ae667234def46be3ed5f672cfe2942" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a16ae667234def46be3ed5f672cfe2942">NVIC_EN1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d40894ebe0ff37fad2cd13d4bd8836c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT55" ref="a8d40894ebe0ff37fad2cd13d4bd8836c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8d40894ebe0ff37fad2cd13d4bd8836c">NVIC_EN1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a979431e2509cc410901a6bea320af4f9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT54" ref="a979431e2509cc410901a6bea320af4f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a979431e2509cc410901a6bea320af4f9">NVIC_EN1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca2aeed95546c1ab67029213bfe81632"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT53" ref="aca2aeed95546c1ab67029213bfe81632" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aca2aeed95546c1ab67029213bfe81632">NVIC_EN1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af48e165abf9fbf667d82404477ae8e64"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT52" ref="af48e165abf9fbf667d82404477ae8e64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af48e165abf9fbf667d82404477ae8e64">NVIC_EN1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe87a2602504a69f8443d6f1c932a349"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT51" ref="abe87a2602504a69f8443d6f1c932a349" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abe87a2602504a69f8443d6f1c932a349">NVIC_EN1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f3087a55bfb04f5193bfb0b2d514589"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT50" ref="a2f3087a55bfb04f5193bfb0b2d514589" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2f3087a55bfb04f5193bfb0b2d514589">NVIC_EN1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92d922b4234e322a058b0bc766e2086f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT49" ref="a92d922b4234e322a058b0bc766e2086f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a92d922b4234e322a058b0bc766e2086f">NVIC_EN1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14f2ba247604b98bdd612f2b015cdc24"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT48" ref="a14f2ba247604b98bdd612f2b015cdc24" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a14f2ba247604b98bdd612f2b015cdc24">NVIC_EN1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91a3d29520cd6491bcfcbab32edfd5d1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT47" ref="a91a3d29520cd6491bcfcbab32edfd5d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a91a3d29520cd6491bcfcbab32edfd5d1">NVIC_EN1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b2952ca7505c3582bd070f632c5ee66"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT46" ref="a6b2952ca7505c3582bd070f632c5ee66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6b2952ca7505c3582bd070f632c5ee66">NVIC_EN1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50b14f21773b9580fecf7f74199e74b6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT45" ref="a50b14f21773b9580fecf7f74199e74b6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a50b14f21773b9580fecf7f74199e74b6">NVIC_EN1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7c5b9778b42fe907d943173714a41f8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT44" ref="ac7c5b9778b42fe907d943173714a41f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac7c5b9778b42fe907d943173714a41f8">NVIC_EN1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4082069f15f4cb203cbe03713493448"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT43" ref="ac4082069f15f4cb203cbe03713493448" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac4082069f15f4cb203cbe03713493448">NVIC_EN1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af172050be7e4c043068f3ff5e2ecc709"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT42" ref="af172050be7e4c043068f3ff5e2ecc709" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af172050be7e4c043068f3ff5e2ecc709">NVIC_EN1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT41" ref="ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab4cc0d5f8c6aa9f8ddd0c5ef4dbb9ff2">NVIC_EN1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea535a97b7344da9d753b8e04958df3b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT40" ref="aea535a97b7344da9d753b8e04958df3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aea535a97b7344da9d753b8e04958df3b">NVIC_EN1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad503af87e62170301914164ecda010d3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT39" ref="ad503af87e62170301914164ecda010d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad503af87e62170301914164ecda010d3">NVIC_EN1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a904088740e68d0ce6d0f12de4c2c44f3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT38" ref="a904088740e68d0ce6d0f12de4c2c44f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a904088740e68d0ce6d0f12de4c2c44f3">NVIC_EN1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a789c83d2aac3eb20620c42e8f4027a9e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT37" ref="a789c83d2aac3eb20620c42e8f4027a9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a789c83d2aac3eb20620c42e8f4027a9e">NVIC_EN1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a4d5dd64399ea1c70248391649bc677"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT36" ref="a6a4d5dd64399ea1c70248391649bc677" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6a4d5dd64399ea1c70248391649bc677">NVIC_EN1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad31fe4ca3f92102ad73f35a2760148b3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT35" ref="ad31fe4ca3f92102ad73f35a2760148b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad31fe4ca3f92102ad73f35a2760148b3">NVIC_EN1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44a9f7a279caf25cc8d07f2f64cb37e9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT34" ref="a44a9f7a279caf25cc8d07f2f64cb37e9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a44a9f7a279caf25cc8d07f2f64cb37e9">NVIC_EN1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f95d7c07a07d2083822cfca6fba8703"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT33" ref="a4f95d7c07a07d2083822cfca6fba8703" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4f95d7c07a07d2083822cfca6fba8703">NVIC_EN1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36d1617eb96013f628dc30f288db0b22"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT32" ref="a36d1617eb96013f628dc30f288db0b22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a36d1617eb96013f628dc30f288db0b22">NVIC_EN1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa223791eb605c77e64bee563f619ed08">NVIC_DIS0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DIS0 register.  <a href="#aa223791eb605c77e64bee563f619ed08"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4509201eea8bcd2b2ed2edf40d5a91e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT30" ref="ab4509201eea8bcd2b2ed2edf40d5a91e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab4509201eea8bcd2b2ed2edf40d5a91e">NVIC_DIS0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c3a4c61f91dbea4c74a5be661ef7e22"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT29" ref="a1c3a4c61f91dbea4c74a5be661ef7e22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1c3a4c61f91dbea4c74a5be661ef7e22">NVIC_DIS0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c8409e82ad27e3d769fa578dce19337"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT28" ref="a3c8409e82ad27e3d769fa578dce19337" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3c8409e82ad27e3d769fa578dce19337">NVIC_DIS0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24707a1c2e702968a407d698262cbf7f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT27" ref="a24707a1c2e702968a407d698262cbf7f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a24707a1c2e702968a407d698262cbf7f">NVIC_DIS0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe10bad68290069214f96f87e9f14ee0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT26" ref="abe10bad68290069214f96f87e9f14ee0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abe10bad68290069214f96f87e9f14ee0">NVIC_DIS0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acec9c98212087024bcba44d165690a17"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT25" ref="acec9c98212087024bcba44d165690a17" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acec9c98212087024bcba44d165690a17">NVIC_DIS0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab678fdb66b87f0c13ef755bab5df3dc8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT24" ref="ab678fdb66b87f0c13ef755bab5df3dc8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab678fdb66b87f0c13ef755bab5df3dc8">NVIC_DIS0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75af6f8e98e0c256f5b33a0abb368569"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT23" ref="a75af6f8e98e0c256f5b33a0abb368569" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a75af6f8e98e0c256f5b33a0abb368569">NVIC_DIS0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7167aed5aee50055df2ba6762f3fd83"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT22" ref="ab7167aed5aee50055df2ba6762f3fd83" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab7167aed5aee50055df2ba6762f3fd83">NVIC_DIS0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aec88448e0f84d8923809e28d0e5ebcb1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT21" ref="aec88448e0f84d8923809e28d0e5ebcb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aec88448e0f84d8923809e28d0e5ebcb1">NVIC_DIS0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22325556e971372eee0b8e019242b9d8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT20" ref="a22325556e971372eee0b8e019242b9d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a22325556e971372eee0b8e019242b9d8">NVIC_DIS0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf07c5517e32d97be11ee28bff0387fe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT19" ref="abf07c5517e32d97be11ee28bff0387fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abf07c5517e32d97be11ee28bff0387fe">NVIC_DIS0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48748b1dfe63a4914a4efa14988cd466"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT18" ref="a48748b1dfe63a4914a4efa14988cd466" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a48748b1dfe63a4914a4efa14988cd466">NVIC_DIS0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c4dd16d7f59d5cbc98e4d3881208cf2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT17" ref="a7c4dd16d7f59d5cbc98e4d3881208cf2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7c4dd16d7f59d5cbc98e4d3881208cf2">NVIC_DIS0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae20b9dad2c2fa07fb21fa1070bdb084f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT16" ref="ae20b9dad2c2fa07fb21fa1070bdb084f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae20b9dad2c2fa07fb21fa1070bdb084f">NVIC_DIS0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6b5b6f5dac98ff109b8ce5187132f16"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT15" ref="af6b5b6f5dac98ff109b8ce5187132f16" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af6b5b6f5dac98ff109b8ce5187132f16">NVIC_DIS0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95b1cd4d6eac13c4869fb67dcd30e662"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT14" ref="a95b1cd4d6eac13c4869fb67dcd30e662" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a95b1cd4d6eac13c4869fb67dcd30e662">NVIC_DIS0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8659077f6dc401d8f938bf60d159febe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT13" ref="a8659077f6dc401d8f938bf60d159febe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8659077f6dc401d8f938bf60d159febe">NVIC_DIS0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02ac2f3450ab5be673d02fa67f4f3627"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT12" ref="a02ac2f3450ab5be673d02fa67f4f3627" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a02ac2f3450ab5be673d02fa67f4f3627">NVIC_DIS0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd1e43ae73d1fcefd64c446651ddab7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT11" ref="a8dd1e43ae73d1fcefd64c446651ddab7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8dd1e43ae73d1fcefd64c446651ddab7">NVIC_DIS0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6abdb4edda4925da6640b4b8e0d6c1f2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT10" ref="a6abdb4edda4925da6640b4b8e0d6c1f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6abdb4edda4925da6640b4b8e0d6c1f2">NVIC_DIS0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a75c9d3d488b985ee80467cee518a237b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT9" ref="a75c9d3d488b985ee80467cee518a237b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a75c9d3d488b985ee80467cee518a237b">NVIC_DIS0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4494a199bba2e1d3c86642c20cab6166"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT8" ref="a4494a199bba2e1d3c86642c20cab6166" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4494a199bba2e1d3c86642c20cab6166">NVIC_DIS0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42106dbc0e1b4f16a3ac16e072df8462"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT7" ref="a42106dbc0e1b4f16a3ac16e072df8462" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a42106dbc0e1b4f16a3ac16e072df8462">NVIC_DIS0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3135d8a1c14ab38a5f2efa48b0f6e0d9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT6" ref="a3135d8a1c14ab38a5f2efa48b0f6e0d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3135d8a1c14ab38a5f2efa48b0f6e0d9">NVIC_DIS0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69183dcad0263c69972d078d4b167f3a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT5" ref="a69183dcad0263c69972d078d4b167f3a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a69183dcad0263c69972d078d4b167f3a">NVIC_DIS0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28a56354f99b1b4e2c3b21398d1c9766"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT4" ref="a28a56354f99b1b4e2c3b21398d1c9766" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a28a56354f99b1b4e2c3b21398d1c9766">NVIC_DIS0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc907476367c539e2d25a9023376fea0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT3" ref="acc907476367c539e2d25a9023376fea0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acc907476367c539e2d25a9023376fea0">NVIC_DIS0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad348845b9c96d03924aa08338580fa11"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT2" ref="ad348845b9c96d03924aa08338580fa11" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad348845b9c96d03924aa08338580fa11">NVIC_DIS0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95f411d5569094304d5a91ee1aed254a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT1" ref="a95f411d5569094304d5a91ee1aed254a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a95f411d5569094304d5a91ee1aed254a">NVIC_DIS0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a243950b469c2ab40fa33d7cd7bfb8457"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT0" ref="a243950b469c2ab40fa33d7cd7bfb8457" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a243950b469c2ab40fa33d7cd7bfb8457">NVIC_DIS0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a23f44682afd695756a4d39d68b9b5fa9">NVIC_DIS1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DIS1 register.  <a href="#a23f44682afd695756a4d39d68b9b5fa9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7b78ce416b1a1cee1c16bd23c9b85d3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT58" ref="af7b78ce416b1a1cee1c16bd23c9b85d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af7b78ce416b1a1cee1c16bd23c9b85d3">NVIC_DIS1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d1c0edc216c3fbf67672c708bdcd1fe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT57" ref="a2d1c0edc216c3fbf67672c708bdcd1fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2d1c0edc216c3fbf67672c708bdcd1fe">NVIC_DIS1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d45c5ffecb6f1508c6316861ce8a701"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT56" ref="a8d45c5ffecb6f1508c6316861ce8a701" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8d45c5ffecb6f1508c6316861ce8a701">NVIC_DIS1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91b2e5355ee9384151de1ea93d11b290"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT55" ref="a91b2e5355ee9384151de1ea93d11b290" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a91b2e5355ee9384151de1ea93d11b290">NVIC_DIS1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bbd10cb990a806cf1fb8533df0e86d2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT54" ref="a9bbd10cb990a806cf1fb8533df0e86d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9bbd10cb990a806cf1fb8533df0e86d2">NVIC_DIS1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63f9abf202e82eb00b0b3b6f5fcedf8d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT53" ref="a63f9abf202e82eb00b0b3b6f5fcedf8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a63f9abf202e82eb00b0b3b6f5fcedf8d">NVIC_DIS1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dfb702a950ad07758698bba75279ed6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT52" ref="a7dfb702a950ad07758698bba75279ed6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7dfb702a950ad07758698bba75279ed6">NVIC_DIS1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7e115a33ed1f007c00c9709ca984d39"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT51" ref="ac7e115a33ed1f007c00c9709ca984d39" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac7e115a33ed1f007c00c9709ca984d39">NVIC_DIS1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6cb41ff31014ddb301b8a27726934e9e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT50" ref="a6cb41ff31014ddb301b8a27726934e9e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6cb41ff31014ddb301b8a27726934e9e">NVIC_DIS1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a886979445dfd37a5c64c87df48d87e54"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT49" ref="a886979445dfd37a5c64c87df48d87e54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a886979445dfd37a5c64c87df48d87e54">NVIC_DIS1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cc80d39dd7433c796b8f2cf662c5167"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT48" ref="a3cc80d39dd7433c796b8f2cf662c5167" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3cc80d39dd7433c796b8f2cf662c5167">NVIC_DIS1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59eea49a7913429652cc89142764a0e8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT47" ref="a59eea49a7913429652cc89142764a0e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a59eea49a7913429652cc89142764a0e8">NVIC_DIS1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a710e8b54d80edd68c8ac453d88bda12b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT46" ref="a710e8b54d80edd68c8ac453d88bda12b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a710e8b54d80edd68c8ac453d88bda12b">NVIC_DIS1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a180f093547dc72f90e9c526db7aec862"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT45" ref="a180f093547dc72f90e9c526db7aec862" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a180f093547dc72f90e9c526db7aec862">NVIC_DIS1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2468f444ac3af8ec34f429b8fc8b01e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT44" ref="aa2468f444ac3af8ec34f429b8fc8b01e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa2468f444ac3af8ec34f429b8fc8b01e">NVIC_DIS1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a784c7fbe24ff91bae22e20c2e8edec5f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT43" ref="a784c7fbe24ff91bae22e20c2e8edec5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a784c7fbe24ff91bae22e20c2e8edec5f">NVIC_DIS1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27e6e7be28e6927156552d86bc0ff887"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT42" ref="a27e6e7be28e6927156552d86bc0ff887" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a27e6e7be28e6927156552d86bc0ff887">NVIC_DIS1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19e626ea1b1df2a6174e77c3c0ed9f36"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT41" ref="a19e626ea1b1df2a6174e77c3c0ed9f36" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a19e626ea1b1df2a6174e77c3c0ed9f36">NVIC_DIS1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cda628851bd1752a8e446acb32f5407"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT40" ref="a7cda628851bd1752a8e446acb32f5407" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7cda628851bd1752a8e446acb32f5407">NVIC_DIS1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3c6d21eb1c774c619f45aa3378ec251"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT39" ref="ab3c6d21eb1c774c619f45aa3378ec251" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab3c6d21eb1c774c619f45aa3378ec251">NVIC_DIS1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ab308efd8c58bd94f9c4d1fd6a065e3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT38" ref="a7ab308efd8c58bd94f9c4d1fd6a065e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7ab308efd8c58bd94f9c4d1fd6a065e3">NVIC_DIS1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acaf90d2716f7f20a15fbb7f5f0336666"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT37" ref="acaf90d2716f7f20a15fbb7f5f0336666" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acaf90d2716f7f20a15fbb7f5f0336666">NVIC_DIS1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac67fa836f6816b2fe06c20a7c2c96247"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT36" ref="ac67fa836f6816b2fe06c20a7c2c96247" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac67fa836f6816b2fe06c20a7c2c96247">NVIC_DIS1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa274dc861ca4d0de86529b58106c09a7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT35" ref="aa274dc861ca4d0de86529b58106c09a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa274dc861ca4d0de86529b58106c09a7">NVIC_DIS1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2aef072574d83ab17d6ea9f2769c48dc"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT34" ref="a2aef072574d83ab17d6ea9f2769c48dc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2aef072574d83ab17d6ea9f2769c48dc">NVIC_DIS1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a389c43cdff5a7d3718b5a3df9230e688"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT33" ref="a389c43cdff5a7d3718b5a3df9230e688" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a389c43cdff5a7d3718b5a3df9230e688">NVIC_DIS1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a197b1840959c0afc25ff8603ed2acc"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT32" ref="a1a197b1840959c0afc25ff8603ed2acc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1a197b1840959c0afc25ff8603ed2acc">NVIC_DIS1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 disable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a94a0630a823b1b1dc10debe9f0fe7f06">NVIC_PEND0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PEND0 register.  <a href="#a94a0630a823b1b1dc10debe9f0fe7f06"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f1113a6587f9183ab60804faafe2276"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT30" ref="a7f1113a6587f9183ab60804faafe2276" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7f1113a6587f9183ab60804faafe2276">NVIC_PEND0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e5abd6b55575baa5daebd45c16182b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT29" ref="a66e5abd6b55575baa5daebd45c16182b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a66e5abd6b55575baa5daebd45c16182b">NVIC_PEND0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5304e639ec61bf63e3448f11563b3c2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT28" ref="ae5304e639ec61bf63e3448f11563b3c2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae5304e639ec61bf63e3448f11563b3c2">NVIC_PEND0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b14c5177265a0639bc87cb8a9a715bd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT27" ref="a6b14c5177265a0639bc87cb8a9a715bd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6b14c5177265a0639bc87cb8a9a715bd">NVIC_PEND0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a572f3c1cc98be56b3795a518a5c5023a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT26" ref="a572f3c1cc98be56b3795a518a5c5023a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a572f3c1cc98be56b3795a518a5c5023a">NVIC_PEND0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba3a76becbf5ca65bb941d754dbcec58"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT25" ref="aba3a76becbf5ca65bb941d754dbcec58" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aba3a76becbf5ca65bb941d754dbcec58">NVIC_PEND0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09f38f09fe668b0a259071d6b4c9ac03"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT24" ref="a09f38f09fe668b0a259071d6b4c9ac03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a09f38f09fe668b0a259071d6b4c9ac03">NVIC_PEND0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0270a73ae506ca29b5d92b468a3424a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT23" ref="ad0270a73ae506ca29b5d92b468a3424a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad0270a73ae506ca29b5d92b468a3424a">NVIC_PEND0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19bf10943634a92a4fec9e551e870622"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT22" ref="a19bf10943634a92a4fec9e551e870622" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a19bf10943634a92a4fec9e551e870622">NVIC_PEND0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d3c3744ef87947d9122e3a4986e81d0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT21" ref="a8d3c3744ef87947d9122e3a4986e81d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8d3c3744ef87947d9122e3a4986e81d0">NVIC_PEND0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48206921d4ecb8e9219c5263e295e61c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT20" ref="a48206921d4ecb8e9219c5263e295e61c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a48206921d4ecb8e9219c5263e295e61c">NVIC_PEND0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abfa306be6d3c9801d83dca5ca82df1e8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT19" ref="abfa306be6d3c9801d83dca5ca82df1e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abfa306be6d3c9801d83dca5ca82df1e8">NVIC_PEND0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04cd05e9db7c25e07263239c87c6b3d1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT18" ref="a04cd05e9db7c25e07263239c87c6b3d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a04cd05e9db7c25e07263239c87c6b3d1">NVIC_PEND0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7145d356232d414eb06a17645c526e3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT17" ref="af7145d356232d414eb06a17645c526e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af7145d356232d414eb06a17645c526e3">NVIC_PEND0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94bae16dd6d24186edf6b450ded92ffc"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT16" ref="a94bae16dd6d24186edf6b450ded92ffc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a94bae16dd6d24186edf6b450ded92ffc">NVIC_PEND0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c3f2c9442b448500bb8e9a1ae73ff5c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT15" ref="a8c3f2c9442b448500bb8e9a1ae73ff5c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8c3f2c9442b448500bb8e9a1ae73ff5c">NVIC_PEND0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57e92b2047efd7eb94d5a586804a7333"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT14" ref="a57e92b2047efd7eb94d5a586804a7333" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a57e92b2047efd7eb94d5a586804a7333">NVIC_PEND0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40663dcfb634f508a85aa2ecf1f66eb1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT13" ref="a40663dcfb634f508a85aa2ecf1f66eb1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a40663dcfb634f508a85aa2ecf1f66eb1">NVIC_PEND0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace606a4e3dfb6aae1014d19a71fb5a59"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT12" ref="ace606a4e3dfb6aae1014d19a71fb5a59" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ace606a4e3dfb6aae1014d19a71fb5a59">NVIC_PEND0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9d53be296b419a9c7b7a5f377664356"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT11" ref="ab9d53be296b419a9c7b7a5f377664356" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab9d53be296b419a9c7b7a5f377664356">NVIC_PEND0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3223750081f0a2043814f6ac45d8fa77"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT10" ref="a3223750081f0a2043814f6ac45d8fa77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3223750081f0a2043814f6ac45d8fa77">NVIC_PEND0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc5d675ee16a75a4cfd25d53c0501b53"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT9" ref="acc5d675ee16a75a4cfd25d53c0501b53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acc5d675ee16a75a4cfd25d53c0501b53">NVIC_PEND0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a395ff92fd889255b3e5ed4254801f325"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT8" ref="a395ff92fd889255b3e5ed4254801f325" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a395ff92fd889255b3e5ed4254801f325">NVIC_PEND0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90adbf19895e0ed86cf485d6d086fbd6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT7" ref="a90adbf19895e0ed86cf485d6d086fbd6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a90adbf19895e0ed86cf485d6d086fbd6">NVIC_PEND0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6404a1053ebec2e9f1057b0cc0277f1f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT6" ref="a6404a1053ebec2e9f1057b0cc0277f1f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6404a1053ebec2e9f1057b0cc0277f1f">NVIC_PEND0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5bfa50407dbf29ef7b4296f42ee3759"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT5" ref="ae5bfa50407dbf29ef7b4296f42ee3759" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae5bfa50407dbf29ef7b4296f42ee3759">NVIC_PEND0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbeaeb3d9b06240adf5e3acd97dca74f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT4" ref="adbeaeb3d9b06240adf5e3acd97dca74f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adbeaeb3d9b06240adf5e3acd97dca74f">NVIC_PEND0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abba6fe6f13c783af61db77f14af51ca0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT3" ref="abba6fe6f13c783af61db77f14af51ca0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abba6fe6f13c783af61db77f14af51ca0">NVIC_PEND0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81c4618d93dd51bbb5b6b5c9969aeb99"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT2" ref="a81c4618d93dd51bbb5b6b5c9969aeb99" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a81c4618d93dd51bbb5b6b5c9969aeb99">NVIC_PEND0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38ae78979baee493e31fc1ed0224a51e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT1" ref="a38ae78979baee493e31fc1ed0224a51e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a38ae78979baee493e31fc1ed0224a51e">NVIC_PEND0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72aeac18b405b407f50740aa80634539"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT0" ref="a72aeac18b405b407f50740aa80634539" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a72aeac18b405b407f50740aa80634539">NVIC_PEND0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 pend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a089a1c009147478d35b21480413402b7">NVIC_PEND1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PEND1 register.  <a href="#a089a1c009147478d35b21480413402b7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb7e743322356304b2bd5e671ecf54fb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT58" ref="afb7e743322356304b2bd5e671ecf54fb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afb7e743322356304b2bd5e671ecf54fb">NVIC_PEND1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2751839e41919c99eeac7839ae7b295"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT57" ref="af2751839e41919c99eeac7839ae7b295" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af2751839e41919c99eeac7839ae7b295">NVIC_PEND1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76252156c73d2db9311fc71f582170bf"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT56" ref="a76252156c73d2db9311fc71f582170bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a76252156c73d2db9311fc71f582170bf">NVIC_PEND1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a58a69ce70c6ae4cd685a36ce00f58e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT55" ref="a4a58a69ce70c6ae4cd685a36ce00f58e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4a58a69ce70c6ae4cd685a36ce00f58e">NVIC_PEND1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2516fd40effe574f0650b20484defa5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT54" ref="ac2516fd40effe574f0650b20484defa5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac2516fd40effe574f0650b20484defa5">NVIC_PEND1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11878cb3b4a16f655a5979e318dda012"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT53" ref="a11878cb3b4a16f655a5979e318dda012" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a11878cb3b4a16f655a5979e318dda012">NVIC_PEND1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab888de4e7f497f61e3644fd29e44951e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT52" ref="ab888de4e7f497f61e3644fd29e44951e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab888de4e7f497f61e3644fd29e44951e">NVIC_PEND1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd854523a585aa1fc4ef1a09317163e3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT51" ref="afd854523a585aa1fc4ef1a09317163e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afd854523a585aa1fc4ef1a09317163e3">NVIC_PEND1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a200c9b345d97fca311b86ebe6cf5e585"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT50" ref="a200c9b345d97fca311b86ebe6cf5e585" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a200c9b345d97fca311b86ebe6cf5e585">NVIC_PEND1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b82298b17529e0c60026a242da43238"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT49" ref="a0b82298b17529e0c60026a242da43238" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0b82298b17529e0c60026a242da43238">NVIC_PEND1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace11e946c5cdf8b8778234b4114dd423"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT48" ref="ace11e946c5cdf8b8778234b4114dd423" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ace11e946c5cdf8b8778234b4114dd423">NVIC_PEND1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a342c98988b19b3be996f05bb6bfa9503"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT47" ref="a342c98988b19b3be996f05bb6bfa9503" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a342c98988b19b3be996f05bb6bfa9503">NVIC_PEND1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4a5bf455b2bdf3122dd5592d4c5a437"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT46" ref="aa4a5bf455b2bdf3122dd5592d4c5a437" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa4a5bf455b2bdf3122dd5592d4c5a437">NVIC_PEND1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae231e5ac446c1deaa9d7d89fc7c08797"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT45" ref="ae231e5ac446c1deaa9d7d89fc7c08797" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae231e5ac446c1deaa9d7d89fc7c08797">NVIC_PEND1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad00c5fce9a39146e1e8adaf10646d082"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT44" ref="ad00c5fce9a39146e1e8adaf10646d082" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad00c5fce9a39146e1e8adaf10646d082">NVIC_PEND1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72e98ebb5043862ac55e614da523f196"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT43" ref="a72e98ebb5043862ac55e614da523f196" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a72e98ebb5043862ac55e614da523f196">NVIC_PEND1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1663684e2082354c136a9a43b04e6838"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT42" ref="a1663684e2082354c136a9a43b04e6838" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1663684e2082354c136a9a43b04e6838">NVIC_PEND1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba030d74e093d251904a1cc45a0c3ee"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT41" ref="a1ba030d74e093d251904a1cc45a0c3ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1ba030d74e093d251904a1cc45a0c3ee">NVIC_PEND1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6499d4bf484ada40545d6c8acb6795c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT40" ref="af6499d4bf484ada40545d6c8acb6795c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af6499d4bf484ada40545d6c8acb6795c">NVIC_PEND1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8e05e5c65aac47a9d6aaede4e9e9635"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT39" ref="ab8e05e5c65aac47a9d6aaede4e9e9635" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab8e05e5c65aac47a9d6aaede4e9e9635">NVIC_PEND1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67efff088023f4d3789557484569c447"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT38" ref="a67efff088023f4d3789557484569c447" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a67efff088023f4d3789557484569c447">NVIC_PEND1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5003500eda8bc5c5d256a5ed61d7ccc"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT37" ref="ac5003500eda8bc5c5d256a5ed61d7ccc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac5003500eda8bc5c5d256a5ed61d7ccc">NVIC_PEND1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42499e92d5db3d783d7616a811ad193c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT36" ref="a42499e92d5db3d783d7616a811ad193c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a42499e92d5db3d783d7616a811ad193c">NVIC_PEND1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a56469d75c646fa96559382027af417"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT35" ref="a3a56469d75c646fa96559382027af417" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3a56469d75c646fa96559382027af417">NVIC_PEND1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a617e6e5fae13fe78c34234e4dc702c2c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT34" ref="a617e6e5fae13fe78c34234e4dc702c2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a617e6e5fae13fe78c34234e4dc702c2c">NVIC_PEND1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3df43fe0e32947d49d6e7aa5c2906872"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT33" ref="a3df43fe0e32947d49d6e7aa5c2906872" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3df43fe0e32947d49d6e7aa5c2906872">NVIC_PEND1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 pend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afadb314d081507d99db0ad8a67e4f080"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT32" ref="afadb314d081507d99db0ad8a67e4f080" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afadb314d081507d99db0ad8a67e4f080">NVIC_PEND1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 pend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0f550d84b8ac905d4537e18117ed1f23">NVIC_UNPEND0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_UNPEND0 register.  <a href="#a0f550d84b8ac905d4537e18117ed1f23"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afafa8c369db9060742255bd34ae9bae9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT30" ref="afafa8c369db9060742255bd34ae9bae9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afafa8c369db9060742255bd34ae9bae9">NVIC_UNPEND0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0a5fc3bbfe1a2b02690396f7dc46de6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT29" ref="ae0a5fc3bbfe1a2b02690396f7dc46de6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae0a5fc3bbfe1a2b02690396f7dc46de6">NVIC_UNPEND0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7df6a6f064584b56a57bd184b34a9b0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT28" ref="ae7df6a6f064584b56a57bd184b34a9b0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae7df6a6f064584b56a57bd184b34a9b0">NVIC_UNPEND0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73e9d25dfce51d6bb6b436d21abbde45"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT27" ref="a73e9d25dfce51d6bb6b436d21abbde45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a73e9d25dfce51d6bb6b436d21abbde45">NVIC_UNPEND0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f712e396aa8fda4ebeb6d1051a8f496"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT26" ref="a4f712e396aa8fda4ebeb6d1051a8f496" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4f712e396aa8fda4ebeb6d1051a8f496">NVIC_UNPEND0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad02e9a3608571da246de400fd5a3c3f9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT25" ref="ad02e9a3608571da246de400fd5a3c3f9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad02e9a3608571da246de400fd5a3c3f9">NVIC_UNPEND0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41d8d3658a1bc0251952f3e529414580"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT24" ref="a41d8d3658a1bc0251952f3e529414580" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a41d8d3658a1bc0251952f3e529414580">NVIC_UNPEND0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a01cbd2f8da42dac913ce5d3714ab0f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT23" ref="a8a01cbd2f8da42dac913ce5d3714ab0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8a01cbd2f8da42dac913ce5d3714ab0f">NVIC_UNPEND0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a8b0b287d618d924042138c177871fd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT22" ref="a4a8b0b287d618d924042138c177871fd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4a8b0b287d618d924042138c177871fd">NVIC_UNPEND0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adac9befe96d2c117ae4942ec826df705"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT21" ref="adac9befe96d2c117ae4942ec826df705" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adac9befe96d2c117ae4942ec826df705">NVIC_UNPEND0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab70a2f083f458b6e23481a0e282ff617"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT20" ref="ab70a2f083f458b6e23481a0e282ff617" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab70a2f083f458b6e23481a0e282ff617">NVIC_UNPEND0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23239ec41ef2655a3c645f8981be4a70"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT19" ref="a23239ec41ef2655a3c645f8981be4a70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a23239ec41ef2655a3c645f8981be4a70">NVIC_UNPEND0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3066276873bd7244b3422b7a0357ecf5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT18" ref="a3066276873bd7244b3422b7a0357ecf5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3066276873bd7244b3422b7a0357ecf5">NVIC_UNPEND0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef914fed28c1b9258aebd2211cafc484"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT17" ref="aef914fed28c1b9258aebd2211cafc484" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aef914fed28c1b9258aebd2211cafc484">NVIC_UNPEND0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0ca3c002b591951185f62b13a79247c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT16" ref="ad0ca3c002b591951185f62b13a79247c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad0ca3c002b591951185f62b13a79247c">NVIC_UNPEND0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4314d44c363ce9305d4908d6d320baa2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT15" ref="a4314d44c363ce9305d4908d6d320baa2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4314d44c363ce9305d4908d6d320baa2">NVIC_UNPEND0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae4d891b2c51041ceaf7817d8f86501d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT14" ref="aae4d891b2c51041ceaf7817d8f86501d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aae4d891b2c51041ceaf7817d8f86501d">NVIC_UNPEND0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a836a5c3b3ecb4928f3d796ef7ff219fe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT13" ref="a836a5c3b3ecb4928f3d796ef7ff219fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a836a5c3b3ecb4928f3d796ef7ff219fe">NVIC_UNPEND0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7b00d06867827cf0d801c64989b856f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT12" ref="aa7b00d06867827cf0d801c64989b856f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa7b00d06867827cf0d801c64989b856f">NVIC_UNPEND0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1758222ba930c67a1fe1b4a00380fce"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT11" ref="ac1758222ba930c67a1fe1b4a00380fce" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac1758222ba930c67a1fe1b4a00380fce">NVIC_UNPEND0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0877399edaf07d64945a4773bcd2d290"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT10" ref="a0877399edaf07d64945a4773bcd2d290" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0877399edaf07d64945a4773bcd2d290">NVIC_UNPEND0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a565d4051475f17f4a6576240ce974176"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT9" ref="a565d4051475f17f4a6576240ce974176" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a565d4051475f17f4a6576240ce974176">NVIC_UNPEND0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2475ac1477293e18eb3aba0ad8badf8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT8" ref="ad2475ac1477293e18eb3aba0ad8badf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad2475ac1477293e18eb3aba0ad8badf8">NVIC_UNPEND0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aadaa31c9243d6e3c82a0c796d853b59f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT7" ref="aadaa31c9243d6e3c82a0c796d853b59f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aadaa31c9243d6e3c82a0c796d853b59f">NVIC_UNPEND0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0d8f124de0d0fdffecfea4a1944bd4b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT6" ref="ac0d8f124de0d0fdffecfea4a1944bd4b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac0d8f124de0d0fdffecfea4a1944bd4b">NVIC_UNPEND0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69c5e875aecf3ec3dd0b08cc6d8f0df9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT5" ref="a69c5e875aecf3ec3dd0b08cc6d8f0df9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a69c5e875aecf3ec3dd0b08cc6d8f0df9">NVIC_UNPEND0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62e0ea70598b717449abf7fb75bf0cc7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT4" ref="a62e0ea70598b717449abf7fb75bf0cc7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a62e0ea70598b717449abf7fb75bf0cc7">NVIC_UNPEND0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a709b4c302c429e114d3e7220d912ad8d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT3" ref="a709b4c302c429e114d3e7220d912ad8d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a709b4c302c429e114d3e7220d912ad8d">NVIC_UNPEND0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9bde6c944e10b36f97ea42431fda031"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT2" ref="ae9bde6c944e10b36f97ea42431fda031" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae9bde6c944e10b36f97ea42431fda031">NVIC_UNPEND0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d95487d148086df73921e3e04b2468c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT1" ref="a5d95487d148086df73921e3e04b2468c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5d95487d148086df73921e3e04b2468c">NVIC_UNPEND0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a904221fa41d30fed59ffcc772a16dbb2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT0" ref="a904221fa41d30fed59ffcc772a16dbb2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a904221fa41d30fed59ffcc772a16dbb2">NVIC_UNPEND0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 unpend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a054104294fb57ef55eb0e3660326d8fa">NVIC_UNPEND1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_UNPEND1 register.  <a href="#a054104294fb57ef55eb0e3660326d8fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a568533bf2909accdfb90e4fe9fd50ff0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT58" ref="a568533bf2909accdfb90e4fe9fd50ff0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a568533bf2909accdfb90e4fe9fd50ff0">NVIC_UNPEND1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae87ad5f4a67dd54e7cee385f5e71b6d4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT57" ref="ae87ad5f4a67dd54e7cee385f5e71b6d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae87ad5f4a67dd54e7cee385f5e71b6d4">NVIC_UNPEND1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55a8e9ef7ffd885579bf9b9730f84f05"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT56" ref="a55a8e9ef7ffd885579bf9b9730f84f05" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a55a8e9ef7ffd885579bf9b9730f84f05">NVIC_UNPEND1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f705af13e5ce856a0d198e778d1a157"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT55" ref="a2f705af13e5ce856a0d198e778d1a157" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2f705af13e5ce856a0d198e778d1a157">NVIC_UNPEND1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65767bd2db08a66b013a9fd296c647a9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT54" ref="a65767bd2db08a66b013a9fd296c647a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a65767bd2db08a66b013a9fd296c647a9">NVIC_UNPEND1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a969b008d4476e4591419e934a6c59740"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT53" ref="a969b008d4476e4591419e934a6c59740" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a969b008d4476e4591419e934a6c59740">NVIC_UNPEND1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a390418326ea06fc68ea203801aa817df"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT52" ref="a390418326ea06fc68ea203801aa817df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a390418326ea06fc68ea203801aa817df">NVIC_UNPEND1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a896aa569aa818a5047090d055fe2872c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT51" ref="a896aa569aa818a5047090d055fe2872c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a896aa569aa818a5047090d055fe2872c">NVIC_UNPEND1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa71384b39e3139b46c50c33cf6d84418"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT50" ref="aa71384b39e3139b46c50c33cf6d84418" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa71384b39e3139b46c50c33cf6d84418">NVIC_UNPEND1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afef8d2411a5e4ee71bced5697a8ac654"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT49" ref="afef8d2411a5e4ee71bced5697a8ac654" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afef8d2411a5e4ee71bced5697a8ac654">NVIC_UNPEND1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf9b261c7056b8026fecdef130aeb5b8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT48" ref="acf9b261c7056b8026fecdef130aeb5b8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acf9b261c7056b8026fecdef130aeb5b8">NVIC_UNPEND1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af16f50fa36792e2599c241b9480c851a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT47" ref="af16f50fa36792e2599c241b9480c851a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af16f50fa36792e2599c241b9480c851a">NVIC_UNPEND1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a318423af1ccdfbb14d6bc89ed71b9290"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT46" ref="a318423af1ccdfbb14d6bc89ed71b9290" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a318423af1ccdfbb14d6bc89ed71b9290">NVIC_UNPEND1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b65920a6e2e7e8bec822ac38d03839f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT45" ref="a6b65920a6e2e7e8bec822ac38d03839f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6b65920a6e2e7e8bec822ac38d03839f">NVIC_UNPEND1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9bba2c6a831d091bb7ec5c42d63ea50e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT44" ref="a9bba2c6a831d091bb7ec5c42d63ea50e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9bba2c6a831d091bb7ec5c42d63ea50e">NVIC_UNPEND1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c76b61bbebe6d2af16999c416a29fad"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT43" ref="a1c76b61bbebe6d2af16999c416a29fad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1c76b61bbebe6d2af16999c416a29fad">NVIC_UNPEND1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fec9ed6969ac8563000c17920b52b62"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT42" ref="a6fec9ed6969ac8563000c17920b52b62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6fec9ed6969ac8563000c17920b52b62">NVIC_UNPEND1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83318a28d1589f76c8a5ee0f3a241a7d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT41" ref="a83318a28d1589f76c8a5ee0f3a241a7d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a83318a28d1589f76c8a5ee0f3a241a7d">NVIC_UNPEND1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad610b0a9388975bed5ec638138350161"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT40" ref="ad610b0a9388975bed5ec638138350161" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad610b0a9388975bed5ec638138350161">NVIC_UNPEND1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d41d53acb19c02c78a2a5e90d06f901"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT39" ref="a5d41d53acb19c02c78a2a5e90d06f901" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5d41d53acb19c02c78a2a5e90d06f901">NVIC_UNPEND1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e1126e4ac29861b0659da220c6839c9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT38" ref="a6e1126e4ac29861b0659da220c6839c9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6e1126e4ac29861b0659da220c6839c9">NVIC_UNPEND1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa92783f25a062f55992ed856ad8d5107"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT37" ref="aa92783f25a062f55992ed856ad8d5107" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa92783f25a062f55992ed856ad8d5107">NVIC_UNPEND1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8367006138315978c1a08e9c6c08449"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT36" ref="ac8367006138315978c1a08e9c6c08449" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac8367006138315978c1a08e9c6c08449">NVIC_UNPEND1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6efc251ded4f1e4de5cdf12a5ff23fd0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT35" ref="a6efc251ded4f1e4de5cdf12a5ff23fd0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6efc251ded4f1e4de5cdf12a5ff23fd0">NVIC_UNPEND1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c7cf712f840aa8868bcd95e7e1868af"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT34" ref="a4c7cf712f840aa8868bcd95e7e1868af" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4c7cf712f840aa8868bcd95e7e1868af">NVIC_UNPEND1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f2c061706abf09230580611d81fadc9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT33" ref="a3f2c061706abf09230580611d81fadc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3f2c061706abf09230580611d81fadc9">NVIC_UNPEND1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 unpend. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab198afca6df2293d2b478a101e1b5661"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT32" ref="ab198afca6df2293d2b478a101e1b5661" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab198afca6df2293d2b478a101e1b5661">NVIC_UNPEND1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 unpend. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aec106857be206a285088cd024fdeb3b9">NVIC_ACTIVE0_INT31</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ACTIVE0 register.  <a href="#aec106857be206a285088cd024fdeb3b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fe24a8791d02cde77cb32d5433b5733"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT30" ref="a1fe24a8791d02cde77cb32d5433b5733" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1fe24a8791d02cde77cb32d5433b5733">NVIC_ACTIVE0_INT30</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9dddab9ea426ccc00936b9784de0b9aa"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT29" ref="a9dddab9ea426ccc00936b9784de0b9aa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9dddab9ea426ccc00936b9784de0b9aa">NVIC_ACTIVE0_INT29</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf83a98ed383a43c33f32fc5cab9598b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT28" ref="adf83a98ed383a43c33f32fc5cab9598b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adf83a98ed383a43c33f32fc5cab9598b">NVIC_ACTIVE0_INT28</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dbbb081cff72a31c6738dc30c294bed"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT27" ref="a8dbbb081cff72a31c6738dc30c294bed" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8dbbb081cff72a31c6738dc30c294bed">NVIC_ACTIVE0_INT27</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 27 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacbdbfa584563e17addca84027f91366"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT26" ref="aacbdbfa584563e17addca84027f91366" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aacbdbfa584563e17addca84027f91366">NVIC_ACTIVE0_INT26</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8c0587a6a445f3024ec853525265831"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT25" ref="ad8c0587a6a445f3024ec853525265831" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad8c0587a6a445f3024ec853525265831">NVIC_ACTIVE0_INT25</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a233647a47dcca33df690be24821cd42b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT24" ref="a233647a47dcca33df690be24821cd42b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a233647a47dcca33df690be24821cd42b">NVIC_ACTIVE0_INT24</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a338c0ad61b2a7ce3604e8d656279bdf1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT23" ref="a338c0ad61b2a7ce3604e8d656279bdf1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a338c0ad61b2a7ce3604e8d656279bdf1">NVIC_ACTIVE0_INT23</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 23 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad30c551a15d417b6936d808e44a82764"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT22" ref="ad30c551a15d417b6936d808e44a82764" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad30c551a15d417b6936d808e44a82764">NVIC_ACTIVE0_INT22</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd31482c79f416edab83bbb4705976a6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT21" ref="abd31482c79f416edab83bbb4705976a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abd31482c79f416edab83bbb4705976a6">NVIC_ACTIVE0_INT21</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96b44191db14919fbe72e317f6916695"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT20" ref="a96b44191db14919fbe72e317f6916695" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a96b44191db14919fbe72e317f6916695">NVIC_ACTIVE0_INT20</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c76280a7e6c14d3fa5bfa7867f43c3b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT19" ref="a3c76280a7e6c14d3fa5bfa7867f43c3b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3c76280a7e6c14d3fa5bfa7867f43c3b">NVIC_ACTIVE0_INT19</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 19 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0d668352f42b65c88fb755de7d4ddc69"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT18" ref="a0d668352f42b65c88fb755de7d4ddc69" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0d668352f42b65c88fb755de7d4ddc69">NVIC_ACTIVE0_INT18</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8db1e2d47d78cd806dd49941d31fb7f6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT17" ref="a8db1e2d47d78cd806dd49941d31fb7f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8db1e2d47d78cd806dd49941d31fb7f6">NVIC_ACTIVE0_INT17</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1800d64f5db8cb7ccc583f87244ff2df"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT16" ref="a1800d64f5db8cb7ccc583f87244ff2df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1800d64f5db8cb7ccc583f87244ff2df">NVIC_ACTIVE0_INT16</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a717df8608d4be05fe3b734c904cd3e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT15" ref="a7a717df8608d4be05fe3b734c904cd3e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7a717df8608d4be05fe3b734c904cd3e">NVIC_ACTIVE0_INT15</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 15 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eadbec9d3cf41d16ef8d4e40e8acef2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT14" ref="a2eadbec9d3cf41d16ef8d4e40e8acef2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2eadbec9d3cf41d16ef8d4e40e8acef2">NVIC_ACTIVE0_INT14</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a523b4cbc18615c13e246b3a6737ec306"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT13" ref="a523b4cbc18615c13e246b3a6737ec306" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a523b4cbc18615c13e246b3a6737ec306">NVIC_ACTIVE0_INT13</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a064a7ad581b14b15947bbbcc256392b5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT12" ref="a064a7ad581b14b15947bbbcc256392b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a064a7ad581b14b15947bbbcc256392b5">NVIC_ACTIVE0_INT12</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69a13fb18d2eda725845bdbf1d4582ca"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT11" ref="a69a13fb18d2eda725845bdbf1d4582ca" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a69a13fb18d2eda725845bdbf1d4582ca">NVIC_ACTIVE0_INT11</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 11 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4fea3cacdc18fde2e444cbc0d29de28"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT10" ref="ae4fea3cacdc18fde2e444cbc0d29de28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae4fea3cacdc18fde2e444cbc0d29de28">NVIC_ACTIVE0_INT10</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3708474653d8fef87c528d56b435754a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT9" ref="a3708474653d8fef87c528d56b435754a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3708474653d8fef87c528d56b435754a">NVIC_ACTIVE0_INT9</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af377ec096713faa5cec65e2b299a3b1a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT8" ref="af377ec096713faa5cec65e2b299a3b1a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af377ec096713faa5cec65e2b299a3b1a">NVIC_ACTIVE0_INT8</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8967a924f4e390e902e7dc1bf4059a82"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT7" ref="a8967a924f4e390e902e7dc1bf4059a82" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8967a924f4e390e902e7dc1bf4059a82">NVIC_ACTIVE0_INT7</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 7 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c28b6324613a3dce0f59a56d3705cb5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT6" ref="a0c28b6324613a3dce0f59a56d3705cb5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0c28b6324613a3dce0f59a56d3705cb5">NVIC_ACTIVE0_INT6</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5562136b697e1af17888aab88f7ec6db"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT5" ref="a5562136b697e1af17888aab88f7ec6db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5562136b697e1af17888aab88f7ec6db">NVIC_ACTIVE0_INT5</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9023a247d90962f3ac1f615e0040e91"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT4" ref="aa9023a247d90962f3ac1f615e0040e91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa9023a247d90962f3ac1f615e0040e91">NVIC_ACTIVE0_INT4</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bda624e16c34d155577880a23e136d6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT3" ref="a0bda624e16c34d155577880a23e136d6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0bda624e16c34d155577880a23e136d6">NVIC_ACTIVE0_INT3</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 3 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abee8a3d1756f1e2f6c52fae1a23f7167"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT2" ref="abee8a3d1756f1e2f6c52fae1a23f7167" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abee8a3d1756f1e2f6c52fae1a23f7167">NVIC_ACTIVE0_INT2</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b8529f70a7c77a53093c23d5dce3e81"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT1" ref="a0b8529f70a7c77a53093c23d5dce3e81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0b8529f70a7c77a53093c23d5dce3e81">NVIC_ACTIVE0_INT1</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf51b8e3880880e6bae86ce7043e6a74"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT0" ref="aaf51b8e3880880e6bae86ce7043e6a74" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aaf51b8e3880880e6bae86ce7043e6a74">NVIC_ACTIVE0_INT0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 active. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae2114b41a9c953c0635de066b18f2681">NVIC_ACTIVE1_INT59</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_ACTIVE1 register.  <a href="#ae2114b41a9c953c0635de066b18f2681"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e71895ddbe3c18610e9a30fe769c478"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT58" ref="a1e71895ddbe3c18610e9a30fe769c478" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1e71895ddbe3c18610e9a30fe769c478">NVIC_ACTIVE1_INT58</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 58 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af06557e4bb04fd6b927d7e5c1b1944c5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT57" ref="af06557e4bb04fd6b927d7e5c1b1944c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af06557e4bb04fd6b927d7e5c1b1944c5">NVIC_ACTIVE1_INT57</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 57 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3f9d13f1c4dde64259d16de729c6b5d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT56" ref="ab3f9d13f1c4dde64259d16de729c6b5d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab3f9d13f1c4dde64259d16de729c6b5d">NVIC_ACTIVE1_INT56</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 56 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a332df2041dc8c2636ddfc5369f1c8f8f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT55" ref="a332df2041dc8c2636ddfc5369f1c8f8f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a332df2041dc8c2636ddfc5369f1c8f8f">NVIC_ACTIVE1_INT55</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 55 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5f319a8829cfa4f681a875bcb53471f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT54" ref="aa5f319a8829cfa4f681a875bcb53471f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa5f319a8829cfa4f681a875bcb53471f">NVIC_ACTIVE1_INT54</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 54 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb5dd194eb64b98d1e2277b321353110"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT53" ref="acb5dd194eb64b98d1e2277b321353110" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acb5dd194eb64b98d1e2277b321353110">NVIC_ACTIVE1_INT53</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 53 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1f2fc1b668b6d74de7613103027f798"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT52" ref="ac1f2fc1b668b6d74de7613103027f798" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac1f2fc1b668b6d74de7613103027f798">NVIC_ACTIVE1_INT52</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 52 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a282be46e7991adaefdee51116553d5cf"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT51" ref="a282be46e7991adaefdee51116553d5cf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a282be46e7991adaefdee51116553d5cf">NVIC_ACTIVE1_INT51</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 51 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4011cfb3e8664b1914063f4c92659446"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT50" ref="a4011cfb3e8664b1914063f4c92659446" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4011cfb3e8664b1914063f4c92659446">NVIC_ACTIVE1_INT50</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 50 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab38ec1fb2d817221711d6a3a5d26822b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT49" ref="ab38ec1fb2d817221711d6a3a5d26822b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab38ec1fb2d817221711d6a3a5d26822b">NVIC_ACTIVE1_INT49</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 49 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8b68e9890a8dfcae0e5587feddff9a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT48" ref="ada8b68e9890a8dfcae0e5587feddff9a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ada8b68e9890a8dfcae0e5587feddff9a">NVIC_ACTIVE1_INT48</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 48 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17b00cf27d1d902821276acc1710df19"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT47" ref="a17b00cf27d1d902821276acc1710df19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a17b00cf27d1d902821276acc1710df19">NVIC_ACTIVE1_INT47</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 47 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7544ca73d84bda632897e04ba5e6b1c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT46" ref="ad7544ca73d84bda632897e04ba5e6b1c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad7544ca73d84bda632897e04ba5e6b1c">NVIC_ACTIVE1_INT46</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 46 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23fa81b32ed9aaf05a820180367841a9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT45" ref="a23fa81b32ed9aaf05a820180367841a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a23fa81b32ed9aaf05a820180367841a9">NVIC_ACTIVE1_INT45</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 45 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52d98c5862d5bb7df642d0bbbfba0518"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT44" ref="a52d98c5862d5bb7df642d0bbbfba0518" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a52d98c5862d5bb7df642d0bbbfba0518">NVIC_ACTIVE1_INT44</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 44 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab18b35a207672fe5e5950b0125562a91"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT43" ref="ab18b35a207672fe5e5950b0125562a91" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab18b35a207672fe5e5950b0125562a91">NVIC_ACTIVE1_INT43</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 43 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a36f3253e8a4d5ed9495d424ba2f731"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT42" ref="a5a36f3253e8a4d5ed9495d424ba2f731" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5a36f3253e8a4d5ed9495d424ba2f731">NVIC_ACTIVE1_INT42</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7187e5f2248cff29dfb59c4d12705b7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT41" ref="ac7187e5f2248cff29dfb59c4d12705b7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac7187e5f2248cff29dfb59c4d12705b7">NVIC_ACTIVE1_INT41</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f3b692d6b3d369e55bbc07aeab4fce9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT40" ref="a7f3b692d6b3d369e55bbc07aeab4fce9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7f3b692d6b3d369e55bbc07aeab4fce9">NVIC_ACTIVE1_INT40</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab21f3aad0304073f9109fcec7d24c1ff"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT39" ref="ab21f3aad0304073f9109fcec7d24c1ff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab21f3aad0304073f9109fcec7d24c1ff">NVIC_ACTIVE1_INT39</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 39 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af470dfbc138e2280bab759ffe3e8dc2a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT38" ref="af470dfbc138e2280bab759ffe3e8dc2a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af470dfbc138e2280bab759ffe3e8dc2a">NVIC_ACTIVE1_INT38</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae744b11a3b1cbae1f5eec3ab038d61d4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT37" ref="ae744b11a3b1cbae1f5eec3ab038d61d4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae744b11a3b1cbae1f5eec3ab038d61d4">NVIC_ACTIVE1_INT37</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac967487bc07fdc52de2dd86f147568fe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT36" ref="ac967487bc07fdc52de2dd86f147568fe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac967487bc07fdc52de2dd86f147568fe">NVIC_ACTIVE1_INT36</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd7f88dd3d876d6d060c2db5fff89abd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT35" ref="afd7f88dd3d876d6d060c2db5fff89abd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afd7f88dd3d876d6d060c2db5fff89abd">NVIC_ACTIVE1_INT35</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 35 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ccc68973127da005f46cea840f1fdc2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT34" ref="a5ccc68973127da005f46cea840f1fdc2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5ccc68973127da005f46cea840f1fdc2">NVIC_ACTIVE1_INT34</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59d2f7a08e52e9eea5048a4aa1474383"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT33" ref="a59d2f7a08e52e9eea5048a4aa1474383" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a59d2f7a08e52e9eea5048a4aa1474383">NVIC_ACTIVE1_INT33</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2241b0e7279ba42346c72a6f2072aa7b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT32" ref="a2241b0e7279ba42346c72a6f2072aa7b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2241b0e7279ba42346c72a6f2072aa7b">NVIC_ACTIVE1_INT32</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 active. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8466b4896505f5a3739fbdbfa6a91736">NVIC_PRI0_INT3_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#a8466b4896505f5a3739fbdbfa6a91736"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b36df4fa760f59ab9ee78214ca417f6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT2_M" ref="a0b36df4fa760f59ab9ee78214ca417f6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">NVIC_PRI0_INT2_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 2 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6dcf4cb914e37d5cdeacbf2c33aa5b3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT1_M" ref="ac6dcf4cb914e37d5cdeacbf2c33aa5b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">NVIC_PRI0_INT1_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 1 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb223aa5e78ce87481aa302e4960991b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT0_M" ref="aeb223aa5e78ce87481aa302e4960991b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aeb223aa5e78ce87481aa302e4960991b">NVIC_PRI0_INT0_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 0 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a034cf668b94934f8a98f518b31d24a4e">NVIC_PRI0_INT3_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#a034cf668b94934f8a98f518b31d24a4e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">NVIC_PRI0_INT2_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#ad3e2f3fdcad83367cd4b7479f0d0bd19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">NVIC_PRI0_INT1_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#ad0b2f337ff415ff15c1748b4dc8d492b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a23301637d3f348074601b43fd34d96f4">NVIC_PRI0_INT0_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI0 register.  <a href="#a23301637d3f348074601b43fd34d96f4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa26a6ed061a9e2607d08089792517059">NVIC_PRI1_INT7_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#aa26a6ed061a9e2607d08089792517059"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b88f004c9c4aec1b14335a40bfed973"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT6_M" ref="a1b88f004c9c4aec1b14335a40bfed973" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1b88f004c9c4aec1b14335a40bfed973">NVIC_PRI1_INT6_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 6 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16def09c64525a714d8de1a2fcd9885b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT5_M" ref="a16def09c64525a714d8de1a2fcd9885b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a16def09c64525a714d8de1a2fcd9885b">NVIC_PRI1_INT5_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 5 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa209d77076c4687b5bc138cf13e20c7c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT4_M" ref="aa209d77076c4687b5bc138cf13e20c7c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa209d77076c4687b5bc138cf13e20c7c">NVIC_PRI1_INT4_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 4 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">NVIC_PRI1_INT7_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#a689b2888a9fa6a14fb0cfe79f6f487f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">NVIC_PRI1_INT6_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#a0d1cd02fd3f87c99f1317720d62d5699"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">NVIC_PRI1_INT5_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#af2438af5ab5b9f37a53ea1d48b5778e2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">NVIC_PRI1_INT4_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI1 register.  <a href="#a3da0f0f48c82e89babc6ff61ea65fe3a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af3010874f18446972187cb1dd29f5b9b">NVIC_PRI2_INT11_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#af3010874f18446972187cb1dd29f5b9b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab18ecca7b21ea619e5c9c02a91a87763"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT10_M" ref="ab18ecca7b21ea619e5c9c02a91a87763" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">NVIC_PRI2_INT10_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 10 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5aa722815c4330f8bda5d38db5e3c244"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT9_M" ref="a5aa722815c4330f8bda5d38db5e3c244" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5aa722815c4330f8bda5d38db5e3c244">NVIC_PRI2_INT9_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 9 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8000e0288c0c11340ba22755e6a1e049"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT8_M" ref="a8000e0288c0c11340ba22755e6a1e049" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8000e0288c0c11340ba22755e6a1e049">NVIC_PRI2_INT8_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 8 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6251f82618d37a240fa75879eb8ef325">NVIC_PRI2_INT11_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a6251f82618d37a240fa75879eb8ef325"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a70dac7f06886f479705b86c10542c8f2">NVIC_PRI2_INT10_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a70dac7f06886f479705b86c10542c8f2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a499c09d37c34ae949dfa1289d3efa722">NVIC_PRI2_INT9_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a499c09d37c34ae949dfa1289d3efa722"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">NVIC_PRI2_INT8_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI2 register.  <a href="#a8fb137b8a31bcbec0d2b4ae0fd7a5822"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aae103697609027349515ef1d9842f160">NVIC_PRI3_INT15_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#aae103697609027349515ef1d9842f160"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fa72ed11f7dc437e81dd394629fbe14"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT14_M" ref="a7fa72ed11f7dc437e81dd394629fbe14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">NVIC_PRI3_INT14_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 14 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3839185444ec447cdd088de2a50caaad"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT13_M" ref="a3839185444ec447cdd088de2a50caaad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3839185444ec447cdd088de2a50caaad">NVIC_PRI3_INT13_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 13 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6189a2281187191a39f01891dd0e8a54"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT12_M" ref="a6189a2281187191a39f01891dd0e8a54" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6189a2281187191a39f01891dd0e8a54">NVIC_PRI3_INT12_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 12 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6950fd8426b90d162f4931937b60ed60">NVIC_PRI3_INT15_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#a6950fd8426b90d162f4931937b60ed60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">NVIC_PRI3_INT14_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#ace8df69c60aa6634905c2ac7ec6aa6f9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad163a9c5c190bc39399c8829f7114db1">NVIC_PRI3_INT13_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#ad163a9c5c190bc39399c8829f7114db1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">NVIC_PRI3_INT12_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI3 register.  <a href="#aba65741cbc30f8d6bc0be773ece9d3a4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1a822572d7d360d613719f25a5f8edd3">NVIC_PRI4_INT19_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#a1a822572d7d360d613719f25a5f8edd3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a996ad14f0bc7fd9453efdcc44e268749"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT18_M" ref="a996ad14f0bc7fd9453efdcc44e268749" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a996ad14f0bc7fd9453efdcc44e268749">NVIC_PRI4_INT18_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 18 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab59ccf44d5dabecf57e262fc84eeb88b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT17_M" ref="ab59ccf44d5dabecf57e262fc84eeb88b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">NVIC_PRI4_INT17_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 17 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac91f9810103fc740647eac9e9c064ea5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT16_M" ref="ac91f9810103fc740647eac9e9c064ea5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac91f9810103fc740647eac9e9c064ea5">NVIC_PRI4_INT16_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 16 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab8693e825b53e319b7b3215bf10de7ec">NVIC_PRI4_INT19_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#ab8693e825b53e319b7b3215bf10de7ec"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">NVIC_PRI4_INT18_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#aa72c2b861b4d8a1dd03f2c9e33b1b119"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af52d01568aad6aab128b957343828e74">NVIC_PRI4_INT17_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#af52d01568aad6aab128b957343828e74"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af820c9ffdb950781bcfb79dca3df2430">NVIC_PRI4_INT16_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI4 register.  <a href="#af820c9ffdb950781bcfb79dca3df2430"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad5d783e3732a43c9a861602273cee6e5">NVIC_PRI5_INT23_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#ad5d783e3732a43c9a861602273cee6e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f5161d63a57432c48eee0b92575b5d9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT22_M" ref="a6f5161d63a57432c48eee0b92575b5d9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6f5161d63a57432c48eee0b92575b5d9">NVIC_PRI5_INT22_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 22 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf3d85605fd3f6afaaae4c345b53f5df"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT21_M" ref="acf3d85605fd3f6afaaae4c345b53f5df" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">NVIC_PRI5_INT21_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 21 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83468a8ffca811993551f43a4c82af0f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT20_M" ref="a83468a8ffca811993551f43a4c82af0f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a83468a8ffca811993551f43a4c82af0f">NVIC_PRI5_INT20_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 20 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">NVIC_PRI5_INT23_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a69a738033b0ffb62b9925c6af6f5d8e0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">NVIC_PRI5_INT22_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a3cbb1134fb7df3ad88ed2440344cdd00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">NVIC_PRI5_INT21_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a9ca7f3802f9f684987e6b1f6637a4269"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a55aa271d719398a0d42fcff2cf68ceab">NVIC_PRI5_INT20_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI5 register.  <a href="#a55aa271d719398a0d42fcff2cf68ceab"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">NVIC_PRI6_INT27_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a1db9bf4834f5e2593a8aca5bb33bc10c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bd57e38550f71f725b1e606963e23f7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT26_M" ref="a5bd57e38550f71f725b1e606963e23f7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5bd57e38550f71f725b1e606963e23f7">NVIC_PRI6_INT26_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 26 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d4c7e5a93a4031fac72ab7844b4671d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT25_M" ref="a2d4c7e5a93a4031fac72ab7844b4671d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">NVIC_PRI6_INT25_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 25 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae78a3fe07174d2b86bff495429797e66"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT24_M" ref="ae78a3fe07174d2b86bff495429797e66" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae78a3fe07174d2b86bff495429797e66">NVIC_PRI6_INT24_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 24 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">NVIC_PRI6_INT27_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a44b20008d368f9236ac7689e8d3eb5eb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9db1528737b961a94d841fc26f8bbe9e">NVIC_PRI6_INT26_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a9db1528737b961a94d841fc26f8bbe9e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a85b268747cde5af52175bd597b56ad24">NVIC_PRI6_INT25_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#a85b268747cde5af52175bd597b56ad24"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">NVIC_PRI6_INT24_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI6 register.  <a href="#ae2dcbdcd865d09d36a25b01ea88d7371"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ace80ea8eb44638a7a4a71b82c758785d">NVIC_PRI7_INT31_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#ace80ea8eb44638a7a4a71b82c758785d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0133a17e8ce8528fdeff34de6d94817f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT30_M" ref="a0133a17e8ce8528fdeff34de6d94817f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0133a17e8ce8528fdeff34de6d94817f">NVIC_PRI7_INT30_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 30 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7cce2327e61ec1a982f734eec7cfd5d1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT29_M" ref="a7cce2327e61ec1a982f734eec7cfd5d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">NVIC_PRI7_INT29_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 29 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a814ff3a2fce8d685e0139fe0f5562d72"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT28_M" ref="a814ff3a2fce8d685e0139fe0f5562d72" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">NVIC_PRI7_INT28_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 28 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab3072a07f9934fe505c95a10b8cf2682">NVIC_PRI7_INT31_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#ab3072a07f9934fe505c95a10b8cf2682"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af4f22774f2d187efd3de0ae2365be962">NVIC_PRI7_INT30_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#af4f22774f2d187efd3de0ae2365be962"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">NVIC_PRI7_INT29_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#a2a40aaba0fa456ab3192787e66e8a9af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">NVIC_PRI7_INT28_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI7 register.  <a href="#a9809bb67d2e489e11272dffdb4a4e0db"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">NVIC_PRI8_INT35_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#af5b16f46cc8facf3e0818210a2fd54fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c761b32588fc33732dfb0eafbe2d13e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT34_M" ref="a2c761b32588fc33732dfb0eafbe2d13e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">NVIC_PRI8_INT34_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 34 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2a1527ade77f00ffc9768cc1e07d7bf"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT33_M" ref="ae2a1527ade77f00ffc9768cc1e07d7bf" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">NVIC_PRI8_INT33_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 33 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b8aa42fe4be1f5770a28a1d62cbb9e3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT32_M" ref="a3b8aa42fe4be1f5770a28a1d62cbb9e3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">NVIC_PRI8_INT32_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 32 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1605a37283cf69e19eb673caac04924d">NVIC_PRI8_INT35_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#a1605a37283cf69e19eb673caac04924d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a21aaa94a1e46175bf67af7fa47d78102">NVIC_PRI8_INT34_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#a21aaa94a1e46175bf67af7fa47d78102"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a772612a2cb406c0774cbd00a5b8629d5">NVIC_PRI8_INT33_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#a772612a2cb406c0774cbd00a5b8629d5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">NVIC_PRI8_INT32_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI8 register.  <a href="#aa045100dc06bca9dc5ad8f038018fa8f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">NVIC_PRI9_INT39_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#adf3bf0895ed6a29e5219f0bdbdaa6495"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89dff4ccb8cafd047be31e5f423139c5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT38_M" ref="a89dff4ccb8cafd047be31e5f423139c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a89dff4ccb8cafd047be31e5f423139c5">NVIC_PRI9_INT38_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 38 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94f64621445f8ccfdbdf4472d766d1de"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT37_M" ref="a94f64621445f8ccfdbdf4472d766d1de" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a94f64621445f8ccfdbdf4472d766d1de">NVIC_PRI9_INT37_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 37 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72cfd1581c6d671d91128f1e928a4fdb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT36_M" ref="a72cfd1581c6d671d91128f1e928a4fdb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">NVIC_PRI9_INT36_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 36 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">NVIC_PRI9_INT39_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#ab8fdd1eb98380214abb8385d6c13eb1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">NVIC_PRI9_INT38_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#aa41eb929a7096ade583f5c3a9fd155fa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">NVIC_PRI9_INT37_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#a7cc59a0d4600c4e5a98fc72cb47e90de"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab13e4613bf1aab9547b674ff022bb938">NVIC_PRI9_INT36_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI9 register.  <a href="#ab13e4613bf1aab9547b674ff022bb938"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a70279393b256510b8c8beed7d209af64">NVIC_PRI10_INT43_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#a70279393b256510b8c8beed7d209af64"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe16f2a9292d83a079b1787aaab7358f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT42_M" ref="afe16f2a9292d83a079b1787aaab7358f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afe16f2a9292d83a079b1787aaab7358f">NVIC_PRI10_INT42_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 42 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6abc5f3f43f6bf70721cf9eca3174cf8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT41_M" ref="a6abc5f3f43f6bf70721cf9eca3174cf8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">NVIC_PRI10_INT41_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 41 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb04f8d241169ae1bc06eeacaa1617a5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT40_M" ref="adb04f8d241169ae1bc06eeacaa1617a5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">NVIC_PRI10_INT40_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt 40 priority mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">NVIC_PRI10_INT43_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#ad24a8949ccaa0a2d23140d63e3ad1148"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8a0494dd5c35c410e5d813435f0073a0">NVIC_PRI10_INT42_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#a8a0494dd5c35c410e5d813435f0073a0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af036b7a8023692d618ff7fc8c15ff14a">NVIC_PRI10_INT41_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#af036b7a8023692d618ff7fc8c15ff14a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">NVIC_PRI10_INT40_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_PRI10 register.  <a href="#ade7bdcbd333fe7c440c3322cd2e7ff5f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae0c9771bddef6b1f591f4067b3d62829">NVIC_CPUID_IMP_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_CPUID register.  <a href="#ae0c9771bddef6b1f591f4067b3d62829"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1f80bf2b9c89d117575d533ff4afd6a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CPUID_VAR_M" ref="ad1f80bf2b9c89d117575d533ff4afd6a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">NVIC_CPUID_VAR_M</a>&#160;&#160;&#160;0x00F00000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Variant. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e71d342b341c13ed8a1d24bd8953072"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CPUID_PARTNO_M" ref="a5e71d342b341c13ed8a1d24bd8953072" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5e71d342b341c13ed8a1d24bd8953072">NVIC_CPUID_PARTNO_M</a>&#160;&#160;&#160;0x0000FFF0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor part number. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a324d9920a87f42110622f27719887214"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CPUID_REV_M" ref="a324d9920a87f42110622f27719887214" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a324d9920a87f42110622f27719887214">NVIC_CPUID_REV_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Revision. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aea4f67673295ceba8609abe489788bef">NVIC_INT_CTRL_NMI_SET</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_CTRL register.  <a href="#aea4f67673295ceba8609abe489788bef"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc34fec0a6c793ea5aca1b48068f1c52"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_PEND_SV" ref="adc34fec0a6c793ea5aca1b48068f1c52" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">NVIC_INT_CTRL_PEND_SV</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Pend a PendSV. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3482a7e3189d5c4d133935045c9a9150"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_UNPEND_SV" ref="a3482a7e3189d5c4d133935045c9a9150" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3482a7e3189d5c4d133935045c9a9150">NVIC_INT_CTRL_UNPEND_SV</a>&#160;&#160;&#160;0x08000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unpend a PendSV. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c3615140497bf7fd853e4d16be4abe1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_PENDSTSET" ref="a0c3615140497bf7fd853e4d16be4abe1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0c3615140497bf7fd853e4d16be4abe1">NVIC_INT_CTRL_PENDSTSET</a>&#160;&#160;&#160;0x04000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Set pending SysTick interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a5cc3e098ba46d4ab4715e8be3a6526"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_PENDSTCLR" ref="a4a5cc3e098ba46d4ab4715e8be3a6526" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">NVIC_INT_CTRL_PENDSTCLR</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending SysTick interrupt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cafbddb04b7e16060f80034819da1b9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_ISR_PRE" ref="a4cafbddb04b7e16060f80034819da1b9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4cafbddb04b7e16060f80034819da1b9">NVIC_INT_CTRL_ISR_PRE</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug interrupt handling. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d14f6d2606a8f18bc16877b2d82aad5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_ISR_PEND" ref="a8d14f6d2606a8f18bc16877b2d82aad5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">NVIC_INT_CTRL_ISR_PEND</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug interrupt pending. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9331a9d03b8b4ed598d012162b0286ef"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_VEC_PEN_M" ref="a9331a9d03b8b4ed598d012162b0286ef" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9331a9d03b8b4ed598d012162b0286ef">NVIC_INT_CTRL_VEC_PEN_M</a>&#160;&#160;&#160;0x003FF000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Highest pending exception. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a510e76288d6bc0ed64ad371b82b45090"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_RET_BASE" ref="a510e76288d6bc0ed64ad371b82b45090" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a510e76288d6bc0ed64ad371b82b45090">NVIC_INT_CTRL_RET_BASE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return to base. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af52d16e3f7b76c63b488a07d3a13bca8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_VEC_ACT_M" ref="af52d16e3f7b76c63b488a07d3a13bca8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">NVIC_INT_CTRL_VEC_ACT_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Current active exception. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0926021d7eb8cf938ba54fdde6344ad2">NVIC_INT_CTRL_VEC_PEN_S</a>&#160;&#160;&#160;12</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_CTRL register.  <a href="#a0926021d7eb8cf938ba54fdde6344ad2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae6719482b0c5085d545ca978558fbee4">NVIC_INT_CTRL_VEC_ACT_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_INT_CTRL register.  <a href="#ae6719482b0c5085d545ca978558fbee4"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa78329126a57c3608f2ceef819b88971">NVIC_VTABLE_BASE</a>&#160;&#160;&#160;0x20000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_VTABLE register.  <a href="#aa78329126a57c3608f2ceef819b88971"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa19b56d6b03656c907687a7aef4e35d1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_VTABLE_OFFSET_M" ref="aa19b56d6b03656c907687a7aef4e35d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa19b56d6b03656c907687a7aef4e35d1">NVIC_VTABLE_OFFSET_M</a>&#160;&#160;&#160;0x1FFFFF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector table offset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abfced2f5369b0f99addb86cc423ec07a">NVIC_VTABLE_OFFSET_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_VTABLE register.  <a href="#abfced2f5369b0f99addb86cc423ec07a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abdb75ec984c195e6492fbfbd981a301a">NVIC_APINT_VECTKEY_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_APINT register.  <a href="#abdb75ec984c195e6492fbfbd981a301a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4aac1a401683ddc647b4bd27d6c1e07"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_VECTKEY" ref="ab4aac1a401683ddc647b4bd27d6c1e07" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">NVIC_APINT_VECTKEY</a>&#160;&#160;&#160;0x05FA0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector key. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2fdfa5b74886358f0926bcff4327ebe6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_ENDIANESS" ref="a2fdfa5b74886358f0926bcff4327ebe6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">NVIC_APINT_ENDIANESS</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data endianess. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4970dfbcacaf8173985203c951f60288"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_M" ref="a4970dfbcacaf8173985203c951f60288" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4970dfbcacaf8173985203c951f60288">NVIC_APINT_PRIGROUP_M</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac116f6b231fe210300c947bb9c271427"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_0_8" ref="ac116f6b231fe210300c947bb9c271427" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac116f6b231fe210300c947bb9c271427">NVIC_APINT_PRIGROUP_0_8</a>&#160;&#160;&#160;0x00000700</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 0.8 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa94b5815f224b94855ebca859b0de03"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_1_7" ref="aaa94b5815f224b94855ebca859b0de03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aaa94b5815f224b94855ebca859b0de03">NVIC_APINT_PRIGROUP_1_7</a>&#160;&#160;&#160;0x00000600</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 1.7 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc7c59a828f431bf3d85dc0e9ff1ce76"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_2_6" ref="acc7c59a828f431bf3d85dc0e9ff1ce76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">NVIC_APINT_PRIGROUP_2_6</a>&#160;&#160;&#160;0x00000500</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 2.6 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a150e0de63ded93548659cbc0fbbc0ca0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_3_5" ref="a150e0de63ded93548659cbc0fbbc0ca0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">NVIC_APINT_PRIGROUP_3_5</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 3.5 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c1bfe419a5bebf29ff436a02fb7f569"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_4_4" ref="a8c1bfe419a5bebf29ff436a02fb7f569" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">NVIC_APINT_PRIGROUP_4_4</a>&#160;&#160;&#160;0x00000300</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 4.4 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3bb123dc35313f7b853fc4fcdf26146b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_5_3" ref="a3bb123dc35313f7b853fc4fcdf26146b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">NVIC_APINT_PRIGROUP_5_3</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 5.3 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba37a765e27b29821a86167fc75c4e22"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_6_2" ref="aba37a765e27b29821a86167fc75c4e22" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aba37a765e27b29821a86167fc75c4e22">NVIC_APINT_PRIGROUP_6_2</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 6.2 split. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2622822940e2c6c4783085c6b4717213"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_SYSRESETREQ" ref="a2622822940e2c6c4783085c6b4717213" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2622822940e2c6c4783085c6b4717213">NVIC_APINT_SYSRESETREQ</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System reset request. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3464fffea8cddea997bdc6429d75bd34"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_VECT_CLR_ACT" ref="a3464fffea8cddea997bdc6429d75bd34" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3464fffea8cddea997bdc6429d75bd34">NVIC_APINT_VECT_CLR_ACT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear active NMI/fault info. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad41044daf3d4f4ea45a223754f309d2c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_VECT_RESET" ref="ad41044daf3d4f4ea45a223754f309d2c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad41044daf3d4f4ea45a223754f309d2c">NVIC_APINT_VECT_RESET</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">System reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c20cdb00d945cf299cc9b2270375842"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_PRIGROUP_7_1" ref="a4c20cdb00d945cf299cc9b2270375842" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4c20cdb00d945cf299cc9b2270375842">NVIC_APINT_PRIGROUP_7_1</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority group 7.1 split. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">NVIC_SYS_CTRL_SEVONPEND</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_CTRL register.  <a href="#a6ca1d1e673029659b8321da49bc8cbe0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a903c1896b1acfbe0738b762c985dc62a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_CTRL_SLEEPDEEP" ref="a903c1896b1acfbe0738b762c985dc62a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a903c1896b1acfbe0738b762c985dc62a">NVIC_SYS_CTRL_SLEEPDEEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep sleep enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac97f97481257b5dd597399fdec81f0e6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_CTRL_SLEEPEXIT" ref="ac97f97481257b5dd597399fdec81f0e6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac97f97481257b5dd597399fdec81f0e6">NVIC_SYS_CTRL_SLEEPEXIT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sleep on ISR exit. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1869b258a1afeac238e17c3798abb67e">NVIC_CFG_CTRL_BFHFNMIGN</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_CFG_CTRL register.  <a href="#a1869b258a1afeac238e17c3798abb67e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14cd61a6aba0b48de09d40c0ca63dbf4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL_DIV0" ref="a14cd61a6aba0b48de09d40c0ca63dbf4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">NVIC_CFG_CTRL_DIV0</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trap on divide by 0. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15eb9ed24f96ac326984af2a9edf5109"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL_UNALIGNED" ref="a15eb9ed24f96ac326984af2a9edf5109" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a15eb9ed24f96ac326984af2a9edf5109">NVIC_CFG_CTRL_UNALIGNED</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Trap on unaligned access. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef7aa58f8c33d3d39063da8c75cb7778"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL_DEEP_PEND" ref="aef7aa58f8c33d3d39063da8c75cb7778" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aef7aa58f8c33d3d39063da8c75cb7778">NVIC_CFG_CTRL_DEEP_PEND</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow deep interrupt trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdc61ea8d784e01fa067f5506e7b299f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL_MAIN_PEND" ref="afdc61ea8d784e01fa067f5506e7b299f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afdc61ea8d784e01fa067f5506e7b299f">NVIC_CFG_CTRL_MAIN_PEND</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Allow main interrupt trigger. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24f8a206c8e542a828b0f2fe6926fd7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL_BASE_THR" ref="ad24f8a206c8e542a828b0f2fe6926fd7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">NVIC_CFG_CTRL_BASE_THR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Thread state control. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7c9b87be09977815235986984792e336">NVIC_SYS_PRI1_RES_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#a7c9b87be09977815235986984792e336"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25cb1a6734458ae528c18111b6b2b5e8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_USAGE_M" ref="a25cb1a6734458ae528c18111b6b2b5e8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">NVIC_SYS_PRI1_USAGE_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of usage fault handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3244e34df6e7bc445697890eb456a28"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_BUS_M" ref="ae3244e34df6e7bc445697890eb456a28" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae3244e34df6e7bc445697890eb456a28">NVIC_SYS_PRI1_BUS_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of bus fault handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a331193db19210be1f15ec490e45d97fa"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_MEM_M" ref="a331193db19210be1f15ec490e45d97fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a331193db19210be1f15ec490e45d97fa">NVIC_SYS_PRI1_MEM_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of mem manage handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa62e23f37d70b4a77b2536e511943b79">NVIC_SYS_PRI1_USAGE_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#aa62e23f37d70b4a77b2536e511943b79"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af16569882033ff712bca19d859f25631">NVIC_SYS_PRI1_BUS_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#af16569882033ff712bca19d859f25631"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">NVIC_SYS_PRI1_MEM_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI1 register.  <a href="#acba61a2b03b4c8f5c0de3b83f87a2a52"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">NVIC_SYS_PRI2_SVC_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI2 register.  <a href="#ac701a8694bc2793f6bc5c5ab6a8955c5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57a679095a95dca26d28c7cb4c0abbff"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI2_RES_M" ref="a57a679095a95dca26d28c7cb4c0abbff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a57a679095a95dca26d28c7cb4c0abbff">NVIC_SYS_PRI2_RES_M</a>&#160;&#160;&#160;0x00FFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of reserved handlers. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7453edee24350f9ab6f02fe8d3c51164">NVIC_SYS_PRI2_SVC_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI2 register.  <a href="#a7453edee24350f9ab6f02fe8d3c51164"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a12b94f108194f3410a4c62920740085a">NVIC_SYS_PRI3_TICK_M</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#a12b94f108194f3410a4c62920740085a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2febc5f704085c707b443817d7b5664"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_PENDSV_M" ref="aa2febc5f704085c707b443817d7b5664" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa2febc5f704085c707b443817d7b5664">NVIC_SYS_PRI3_PENDSV_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of PendSV handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc92a697dc44fbcfcfd35db2875b3e79"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_RES_M" ref="afc92a697dc44fbcfcfd35db2875b3e79" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afc92a697dc44fbcfcfd35db2875b3e79">NVIC_SYS_PRI3_RES_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of reserved handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10c5abff98d73354e897484ec22cc912"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_DEBUG_M" ref="a10c5abff98d73354e897484ec22cc912" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a10c5abff98d73354e897484ec22cc912">NVIC_SYS_PRI3_DEBUG_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Priority of debug handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aae97b0ece905880f0faa4cd03b7e3341">NVIC_SYS_PRI3_TICK_S</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#aae97b0ece905880f0faa4cd03b7e3341"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">NVIC_SYS_PRI3_PENDSV_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#a1a9068daf1d3e385906ec3619cd2b31c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afe4a352626d64fe88f3e090d9081b76b">NVIC_SYS_PRI3_DEBUG_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_PRI3 register.  <a href="#afe4a352626d64fe88f3e090d9081b76b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4404ef076d28cc5184330ff925aed0fe">NVIC_SYS_HND_CTRL_USAGE</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SYS_HND_CTRL register.  <a href="#a4404ef076d28cc5184330ff925aed0fe"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0a76135c843e96d0a0046fc38f4b135"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_BUS" ref="ab0a76135c843e96d0a0046fc38f4b135" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab0a76135c843e96d0a0046fc38f4b135">NVIC_SYS_HND_CTRL_BUS</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a4d437f8a73736037b35f2a26ae31a7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_MEM" ref="a5a4d437f8a73736037b35f2a26ae31a7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">NVIC_SYS_HND_CTRL_MEM</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mem manage fault enable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a855b2230fa8f04d9ce7dc314b428a04f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_SVC" ref="a855b2230fa8f04d9ce7dc314b428a04f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">NVIC_SYS_HND_CTRL_SVC</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCall is pended. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70ae00083776d090625a8e50be09c36a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_BUSP" ref="a70ae00083776d090625a8e50be09c36a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a70ae00083776d090625a8e50be09c36a">NVIC_SYS_HND_CTRL_BUSP</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault is pended. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac118b62e5c63234039699e0e3155f265"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_TICK" ref="ac118b62e5c63234039699e0e3155f265" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac118b62e5c63234039699e0e3155f265">NVIC_SYS_HND_CTRL_TICK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sys tick is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a596387ccbab20d308ae147d26d8093a6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_PNDSV" ref="a596387ccbab20d308ae147d26d8093a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a596387ccbab20d308ae147d26d8093a6">NVIC_SYS_HND_CTRL_PNDSV</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">PendSV is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53450265364f43bba5ee7b907fd8c549"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_MON" ref="a53450265364f43bba5ee7b907fd8c549" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a53450265364f43bba5ee7b907fd8c549">NVIC_SYS_HND_CTRL_MON</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Monitor is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af890384f38ec8e1ca520668aae77ec70"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_SVCA" ref="af890384f38ec8e1ca520668aae77ec70" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af890384f38ec8e1ca520668aae77ec70">NVIC_SYS_HND_CTRL_SVCA</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SVCall is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a74c21e2f06ef1151e9b469caee07c5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_USGA" ref="a1a74c21e2f06ef1151e9b469caee07c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">NVIC_SYS_HND_CTRL_USGA</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Usage fault is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22cf67fc4b49be47cf607b193fd30b62"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_BUSA" ref="a22cf67fc4b49be47cf607b193fd30b62" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a22cf67fc4b49be47cf607b193fd30b62">NVIC_SYS_HND_CTRL_BUSA</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bus fault is active. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a386f1b7f7334f3e41dc8092532e25e14"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_MEMA" ref="a386f1b7f7334f3e41dc8092532e25e14" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a386f1b7f7334f3e41dc8092532e25e14">NVIC_SYS_HND_CTRL_MEMA</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mem manage is active. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">NVIC_FAULT_STAT_DIV0</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_FAULT_STAT register.  <a href="#aa22ab061fbf699bd28c7e9bc62dc4ac7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4c7cfdd3b16dc0b506121751ff97d30"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_UNALIGN" ref="aa4c7cfdd3b16dc0b506121751ff97d30" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">NVIC_FAULT_STAT_UNALIGN</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unaligned access fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbf5766e83674f476edb443ebd7ead33"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_NOCP" ref="abbf5766e83674f476edb443ebd7ead33" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abbf5766e83674f476edb443ebd7ead33">NVIC_FAULT_STAT_NOCP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">No coprocessor fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22250747c5a5766d86385ce1676c1285"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_INVPC" ref="a22250747c5a5766d86385ce1676c1285" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a22250747c5a5766d86385ce1676c1285">NVIC_FAULT_STAT_INVPC</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid PC fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94a63c0f3bd13d023d6ef7a89cabcb27"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_INVSTAT" ref="a94a63c0f3bd13d023d6ef7a89cabcb27" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">NVIC_FAULT_STAT_INVSTAT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid state fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a405094e78348e4b7ec88a99b3bc19f55"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_UNDEF" ref="a405094e78348e4b7ec88a99b3bc19f55" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a405094e78348e4b7ec88a99b3bc19f55">NVIC_FAULT_STAT_UNDEF</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Undefined instruction fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1302553e475e14b3d48603c6d7292e4c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_BFARV" ref="a1302553e475e14b3d48603c6d7292e4c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1302553e475e14b3d48603c6d7292e4c">NVIC_FAULT_STAT_BFARV</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">BFAR is valid. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7eb021aeb80d73d66ce10327359c9f5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_BSTKE" ref="ad7eb021aeb80d73d66ce10327359c9f5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">NVIC_FAULT_STAT_BSTKE</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afce4986b60f095e667333c2361187758"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_BUSTKE" ref="afce4986b60f095e667333c2361187758" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afce4986b60f095e667333c2361187758">NVIC_FAULT_STAT_BUSTKE</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unstack bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b992c7c6bf026b7b2c33e374aaa13c5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_IMPRE" ref="a2b992c7c6bf026b7b2c33e374aaa13c5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">NVIC_FAULT_STAT_IMPRE</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Imprecise data bus error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cb0eaf9f2a54f28d53d0515211d7db1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_PRECISE" ref="a8cb0eaf9f2a54f28d53d0515211d7db1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">NVIC_FAULT_STAT_PRECISE</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Precise data bus error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae446b1a12ea885907d4290302abb5deb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_IBUS" ref="ae446b1a12ea885907d4290302abb5deb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae446b1a12ea885907d4290302abb5deb">NVIC_FAULT_STAT_IBUS</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction bus fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60ce559247c2c9409627ef57356f47a6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_MMARV" ref="a60ce559247c2c9409627ef57356f47a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a60ce559247c2c9409627ef57356f47a6">NVIC_FAULT_STAT_MMARV</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MMAR is valid. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa844c4a34883625c80d65901739fb60e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_MSTKE" ref="aa844c4a34883625c80d65901739fb60e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa844c4a34883625c80d65901739fb60e">NVIC_FAULT_STAT_MSTKE</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Stack access violation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a926440c3d39165000195fe4695009858"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_MUSTKE" ref="a926440c3d39165000195fe4695009858" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a926440c3d39165000195fe4695009858">NVIC_FAULT_STAT_MUSTKE</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Unstack access violation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee961d01ba76845940ede97f6f898fa0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_DERR" ref="aee961d01ba76845940ede97f6f898fa0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aee961d01ba76845940ede97f6f898fa0">NVIC_FAULT_STAT_DERR</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Data access violation. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a791396e2c842ac801e9f1acd257180a1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_IERR" ref="a791396e2c842ac801e9f1acd257180a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a791396e2c842ac801e9f1acd257180a1">NVIC_FAULT_STAT_IERR</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction access violation. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">NVIC_HFAULT_STAT_DBG</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_HFAULT_STAT register.  <a href="#ab879f6b7a23fb6bfb4938b559c531f7a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abf961de1b9d7adaa9b966e27c56f9efd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_HFAULT_STAT_FORCED" ref="abf961de1b9d7adaa9b966e27c56f9efd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">NVIC_HFAULT_STAT_FORCED</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Cannot execute fault handler. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac576e2793abfb109bab98609e9491aa1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_HFAULT_STAT_VECT" ref="ac576e2793abfb109bab98609e9491aa1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac576e2793abfb109bab98609e9491aa1">NVIC_HFAULT_STAT_VECT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector table read fault. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a93f826da80120f07618b34762ee8452a">NVIC_DEBUG_STAT_EXTRNL</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DEBUG_STAT register.  <a href="#a93f826da80120f07618b34762ee8452a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5d6dcab00e6eb72b3a68ee4f9f39daa"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DEBUG_STAT_VCATCH" ref="aa5d6dcab00e6eb72b3a68ee4f9f39daa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">NVIC_DEBUG_STAT_VCATCH</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector catch. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84886df51405342eece21a0478838433"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DEBUG_STAT_DWTTRAP" ref="a84886df51405342eece21a0478838433" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a84886df51405342eece21a0478838433">NVIC_DEBUG_STAT_DWTTRAP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DWT match. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10ef7f7448aece944078a34fa20100e5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DEBUG_STAT_BKPT" ref="a10ef7f7448aece944078a34fa20100e5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a10ef7f7448aece944078a34fa20100e5">NVIC_DEBUG_STAT_BKPT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Breakpoint instruction. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d8c3f15889213a0a8a667f22a35b37f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DEBUG_STAT_HALTED" ref="a7d8c3f15889213a0a8a667f22a35b37f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">NVIC_DEBUG_STAT_HALTED</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt request. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">NVIC_MM_ADDR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MM_ADDR register.  <a href="#ace7f1ad63582bbc8a8cda16fcfe474bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae97e506a4c3a000404eba591e912292c">NVIC_MM_ADDR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MM_ADDR register.  <a href="#ae97e506a4c3a000404eba591e912292c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">NVIC_FAULT_ADDR_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_FAULT_ADDR register.  <a href="#aa7c2eb94b64c455ed85e02b8e2bb0f3c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">NVIC_FAULT_ADDR_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_FAULT_ADDR register.  <a href="#ac5a55dd1c82edcc1dd01451b6d31fa8a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3506773e833b91ca7bba7042fa0dfe5c">NVIC_MPU_TYPE_IREGION_M</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_TYPE register.  <a href="#a3506773e833b91ca7bba7042fa0dfe5c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf9d1b6341d4d1328a37c0cdc78d160a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_TYPE_DREGION_M" ref="adf9d1b6341d4d1328a37c0cdc78d160a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a">NVIC_MPU_TYPE_DREGION_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of D regions. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a215bab0fc7546677996e7eca654b0658"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_TYPE_SEPARATE" ref="a215bab0fc7546677996e7eca654b0658" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a215bab0fc7546677996e7eca654b0658">NVIC_MPU_TYPE_SEPARATE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Separate or unified MPU. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf">NVIC_MPU_TYPE_IREGION_S</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_TYPE register.  <a href="#a8ca9c39453044485c47d0d78d9c9e3bf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a68af7d0238520f4f2fe971bdc91e566b">NVIC_MPU_TYPE_DREGION_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_TYPE register.  <a href="#a68af7d0238520f4f2fe971bdc91e566b"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a69c4490fe60370a7c4a906e4f35817d0">NVIC_MPU_CTRL_PRIVDEFEN</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_CTRL register.  <a href="#a69c4490fe60370a7c4a906e4f35817d0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0422fa5861700d445353afbecb5d66c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_CTRL_HFNMIENA" ref="ad0422fa5861700d445353afbecb5d66c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad0422fa5861700d445353afbecb5d66c">NVIC_MPU_CTRL_HFNMIENA</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU enabled during faults. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22b49b0b74754a9bc96ac110f95b2f45"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_CTRL_ENABLE" ref="a22b49b0b74754a9bc96ac110f95b2f45" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a22b49b0b74754a9bc96ac110f95b2f45">NVIC_MPU_CTRL_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">MPU enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d">NVIC_MPU_NUMBER_M</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_NUMBER register.  <a href="#ab6d4c98fb1bd153bda12fb3f0333c62d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9943ff28a94bb332cabb47e01a79fa7f">NVIC_MPU_NUMBER_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_NUMBER register.  <a href="#a9943ff28a94bb332cabb47e01a79fa7f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4b81d3f15160fc142808d9d136e1abe2">NVIC_MPU_BASE_ADDR_M</a>&#160;&#160;&#160;0xFFFFFFE0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_BASE register.  <a href="#a4b81d3f15160fc142808d9d136e1abe2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac465a5bbc07ac6618a9d20ca0fa92bb4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_BASE_VALID" ref="ac465a5bbc07ac6618a9d20ca0fa92bb4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4">NVIC_MPU_BASE_VALID</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region number valid. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a184fe684102662ed4e2260e8d888a0b4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_BASE_REGION_M" ref="a184fe684102662ed4e2260e8d888a0b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a184fe684102662ed4e2260e8d888a0b4">NVIC_MPU_BASE_REGION_M</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region number. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0dcdc96094e8a171955012d1955504ac">NVIC_MPU_BASE_ADDR_S</a>&#160;&#160;&#160;8</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_BASE register.  <a href="#a0dcdc96094e8a171955012d1955504ac"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a698b0ae428668888743a4ffbdc952734">NVIC_MPU_BASE_REGION_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_BASE register.  <a href="#a698b0ae428668888743a4ffbdc952734"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#afc7edf595afbcc2f9488bdb6a8b21d3f">NVIC_MPU_ATTR_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_MPU_ATTR register.  <a href="#afc7edf595afbcc2f9488bdb6a8b21d3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa567062e4c653abd02f4c9c9165106ae"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_NO_NO" ref="aa567062e4c653abd02f4c9c9165106ae" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa567062e4c653abd02f4c9c9165106ae">NVIC_MPU_ATTR_AP_NO_NO</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: no access, usr: no access <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1310e6fcd8ad9dc6de1841c30890b3d2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_BUFFRABLE" ref="a1310e6fcd8ad9dc6de1841c30890b3d2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2">NVIC_MPU_ATTR_BUFFRABLE</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Bufferable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a538036f9c4394e8538313e68dd00fffd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_CACHEABLE" ref="a538036f9c4394e8538313e68dd00fffd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a538036f9c4394e8538313e68dd00fffd">NVIC_MPU_ATTR_CACHEABLE</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Cacheable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51299e27596a801bd96d2696b50caf10"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SHAREABLE" ref="a51299e27596a801bd96d2696b50caf10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a51299e27596a801bd96d2696b50caf10">NVIC_MPU_ATTR_SHAREABLE</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Shareable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fd5ec44512b3ccad91f78ce3b522bc9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_TEX_M" ref="a8fd5ec44512b3ccad91f78ce3b522bc9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9">NVIC_MPU_ATTR_TEX_M</a>&#160;&#160;&#160;0x00380000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Type extension mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a500ca618f43da7a4ebc49ae86a5960a9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_RW_NO" ref="a500ca618f43da7a4ebc49ae86a5960a9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a500ca618f43da7a4ebc49ae86a5960a9">NVIC_MPU_ATTR_AP_RW_NO</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: rw, usr: none <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22048451ef41ab8e1272a04e2a98310a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_RW_RO" ref="a22048451ef41ab8e1272a04e2a98310a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a22048451ef41ab8e1272a04e2a98310a">NVIC_MPU_ATTR_AP_RW_RO</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: rw, usr: read-only <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0f19f047362571e22dfc439dbda937b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_RW_RW" ref="ad0f19f047362571e22dfc439dbda937b" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad0f19f047362571e22dfc439dbda937b">NVIC_MPU_ATTR_AP_RW_RW</a>&#160;&#160;&#160;0x03000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: rw, usr: rw <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a487c92de18ee49a528120ed0b39ec1d0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_RO_NO" ref="a487c92de18ee49a528120ed0b39ec1d0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a487c92de18ee49a528120ed0b39ec1d0">NVIC_MPU_ATTR_AP_RO_NO</a>&#160;&#160;&#160;0x05000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: ro, usr: none <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61852b7c95e02c1c235f76ba18065936"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_RO_RO" ref="a61852b7c95e02c1c235f76ba18065936" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a61852b7c95e02c1c235f76ba18065936">NVIC_MPU_ATTR_AP_RO_RO</a>&#160;&#160;&#160;0x06000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">prv: ro, usr: ro <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4b7e5f635c8026914ba1acde3427683"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_AP_M" ref="ae4b7e5f635c8026914ba1acde3427683" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae4b7e5f635c8026914ba1acde3427683">NVIC_MPU_ATTR_AP_M</a>&#160;&#160;&#160;0x07000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Access permissions mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b95c1b96b0d17b981770cdbc0d06184"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_XN" ref="a1b95c1b96b0d17b981770cdbc0d06184" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1b95c1b96b0d17b981770cdbc0d06184">NVIC_MPU_ATTR_XN</a>&#160;&#160;&#160;0x10000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Execute disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60eb747a8cc6f2539018e0340e09ae5a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_M" ref="a60eb747a8cc6f2539018e0340e09ae5a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a60eb747a8cc6f2539018e0340e09ae5a">NVIC_MPU_ATTR_SRD_M</a>&#160;&#160;&#160;0x0000FF00</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region disable mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f8d84d43a877f472ee223dd4c0d4178"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_0" ref="a2f8d84d43a877f472ee223dd4c0d4178" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2f8d84d43a877f472ee223dd4c0d4178">NVIC_MPU_ATTR_SRD_0</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 0 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a262b7253905755590d7aa8e9ef1e98f3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_1" ref="a262b7253905755590d7aa8e9ef1e98f3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a262b7253905755590d7aa8e9ef1e98f3">NVIC_MPU_ATTR_SRD_1</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 1 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c5fa27fe899b9d4faedacb846a503a6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_2" ref="a1c5fa27fe899b9d4faedacb846a503a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1c5fa27fe899b9d4faedacb846a503a6">NVIC_MPU_ATTR_SRD_2</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 2 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a206875860f88878ef51b00819b3fed64"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_3" ref="a206875860f88878ef51b00819b3fed64" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a206875860f88878ef51b00819b3fed64">NVIC_MPU_ATTR_SRD_3</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 3 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1328a7e8263c2b3e8226b53f1a539dbe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_4" ref="a1328a7e8263c2b3e8226b53f1a539dbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1328a7e8263c2b3e8226b53f1a539dbe">NVIC_MPU_ATTR_SRD_4</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 4 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9892e209e53e7b572d5661c121a3e884"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_5" ref="a9892e209e53e7b572d5661c121a3e884" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9892e209e53e7b572d5661c121a3e884">NVIC_MPU_ATTR_SRD_5</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 5 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a889aac4268a5d8306a58d4beb9658f3c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_6" ref="a889aac4268a5d8306a58d4beb9658f3c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a889aac4268a5d8306a58d4beb9658f3c">NVIC_MPU_ATTR_SRD_6</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 6 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeb6bebd5104be223ed84613b32c2cf9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SRD_7" ref="adeb6bebd5104be223ed84613b32c2cf9" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#adeb6bebd5104be223ed84613b32c2cf9">NVIC_MPU_ATTR_SRD_7</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Sub-region 7 disable. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b344bf97566e487ec79dd8215df3c09"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_M" ref="a3b344bf97566e487ec79dd8215df3c09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a3b344bf97566e487ec79dd8215df3c09">NVIC_MPU_ATTR_SIZE_M</a>&#160;&#160;&#160;0x0000003E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size mask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04942693dd008740330ec2c0aa08e7d8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_32B" ref="a04942693dd008740330ec2c0aa08e7d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a04942693dd008740330ec2c0aa08e7d8">NVIC_MPU_ATTR_SIZE_32B</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 32 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad03701a2918de1023db22499d15562b3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_64B" ref="ad03701a2918de1023db22499d15562b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad03701a2918de1023db22499d15562b3">NVIC_MPU_ATTR_SIZE_64B</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 64 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa581821c1eddd120bb12c785e66fa8b3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_128B" ref="aa581821c1eddd120bb12c785e66fa8b3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa581821c1eddd120bb12c785e66fa8b3">NVIC_MPU_ATTR_SIZE_128B</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 128 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8e28dbeb10b60b4c9a3889a21cacff7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_256B" ref="ad8e28dbeb10b60b4c9a3889a21cacff7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad8e28dbeb10b60b4c9a3889a21cacff7">NVIC_MPU_ATTR_SIZE_256B</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 256 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a833536001b2e922a1b0e55c221a47756"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_512B" ref="a833536001b2e922a1b0e55c221a47756" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a833536001b2e922a1b0e55c221a47756">NVIC_MPU_ATTR_SIZE_512B</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 512 bytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a430875cb3e581f3d0b0db8a0c4d4bf38"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_1K" ref="a430875cb3e581f3d0b0db8a0c4d4bf38" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a430875cb3e581f3d0b0db8a0c4d4bf38">NVIC_MPU_ATTR_SIZE_1K</a>&#160;&#160;&#160;0x00000012</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 1 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe0ce92a968bae65e585a862bc5b8f35"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_2K" ref="abe0ce92a968bae65e585a862bc5b8f35" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#abe0ce92a968bae65e585a862bc5b8f35">NVIC_MPU_ATTR_SIZE_2K</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 2 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02b7cf114d53eacc54ded8bbde51a807"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_4K" ref="a02b7cf114d53eacc54ded8bbde51a807" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a02b7cf114d53eacc54ded8bbde51a807">NVIC_MPU_ATTR_SIZE_4K</a>&#160;&#160;&#160;0x00000016</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 4 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0baa679f5d7508ada09f4b21a682117"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_8K" ref="ae0baa679f5d7508ada09f4b21a682117" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae0baa679f5d7508ada09f4b21a682117">NVIC_MPU_ATTR_SIZE_8K</a>&#160;&#160;&#160;0x00000018</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 8 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad37caa08f4c54d51cb5010e7a658a648"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_16K" ref="ad37caa08f4c54d51cb5010e7a658a648" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad37caa08f4c54d51cb5010e7a658a648">NVIC_MPU_ATTR_SIZE_16K</a>&#160;&#160;&#160;0x0000001A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 16 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78292fe33dac0a738caf08d406fbc442"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_32K" ref="a78292fe33dac0a738caf08d406fbc442" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a78292fe33dac0a738caf08d406fbc442">NVIC_MPU_ATTR_SIZE_32K</a>&#160;&#160;&#160;0x0000001C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 32 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7503d06174e34bc4d0555970037d8f2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_64K" ref="af7503d06174e34bc4d0555970037d8f2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af7503d06174e34bc4d0555970037d8f2">NVIC_MPU_ATTR_SIZE_64K</a>&#160;&#160;&#160;0x0000001E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 64 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af57163a1d3098bb1c34cbb0d3e05e033"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_128K" ref="af57163a1d3098bb1c34cbb0d3e05e033" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af57163a1d3098bb1c34cbb0d3e05e033">NVIC_MPU_ATTR_SIZE_128K</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 128 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ddd80c3334bd5abc7f429319895546"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_256K" ref="a28ddd80c3334bd5abc7f429319895546" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a28ddd80c3334bd5abc7f429319895546">NVIC_MPU_ATTR_SIZE_256K</a>&#160;&#160;&#160;0x00000022</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 256 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a368e22233530b5cd487383e52a65b8b4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_512K" ref="a368e22233530b5cd487383e52a65b8b4" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a368e22233530b5cd487383e52a65b8b4">NVIC_MPU_ATTR_SIZE_512K</a>&#160;&#160;&#160;0x00000024</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 512 Kbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80dffb0db2819effa8d37e06dc5c561a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_1M" ref="a80dffb0db2819effa8d37e06dc5c561a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a80dffb0db2819effa8d37e06dc5c561a">NVIC_MPU_ATTR_SIZE_1M</a>&#160;&#160;&#160;0x00000026</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 1 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd97d6c4bc8762584ffbee193dff2116"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_2M" ref="acd97d6c4bc8762584ffbee193dff2116" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#acd97d6c4bc8762584ffbee193dff2116">NVIC_MPU_ATTR_SIZE_2M</a>&#160;&#160;&#160;0x00000028</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 2 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8ccd13bb66a5e07492557812c5fee8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_4M" ref="a9f8ccd13bb66a5e07492557812c5fee8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9f8ccd13bb66a5e07492557812c5fee8">NVIC_MPU_ATTR_SIZE_4M</a>&#160;&#160;&#160;0x0000002A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 4 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e7401b2d132d00bed58dfe9df41964e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_8M" ref="a6e7401b2d132d00bed58dfe9df41964e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6e7401b2d132d00bed58dfe9df41964e">NVIC_MPU_ATTR_SIZE_8M</a>&#160;&#160;&#160;0x0000002C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 8 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa167915d86dbe11c5a08456c6ade82ad"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_16M" ref="aa167915d86dbe11c5a08456c6ade82ad" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa167915d86dbe11c5a08456c6ade82ad">NVIC_MPU_ATTR_SIZE_16M</a>&#160;&#160;&#160;0x0000002E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 16 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47290c69ccc3ca9023f9f3412a605cff"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_32M" ref="a47290c69ccc3ca9023f9f3412a605cff" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a47290c69ccc3ca9023f9f3412a605cff">NVIC_MPU_ATTR_SIZE_32M</a>&#160;&#160;&#160;0x00000030</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 32 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a287d74fab5c5b6233440bb77ed5f99db"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_64M" ref="a287d74fab5c5b6233440bb77ed5f99db" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a287d74fab5c5b6233440bb77ed5f99db">NVIC_MPU_ATTR_SIZE_64M</a>&#160;&#160;&#160;0x00000032</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 64 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4eb5df7671e9b8a45f080305d2c9f836"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_128M" ref="a4eb5df7671e9b8a45f080305d2c9f836" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4eb5df7671e9b8a45f080305d2c9f836">NVIC_MPU_ATTR_SIZE_128M</a>&#160;&#160;&#160;0x00000034</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 128 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9250dc18a09d7e8df288adc619a6ce93"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_256M" ref="a9250dc18a09d7e8df288adc619a6ce93" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a9250dc18a09d7e8df288adc619a6ce93">NVIC_MPU_ATTR_SIZE_256M</a>&#160;&#160;&#160;0x00000036</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 256 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a482f72a188473b10f737701dc225e540"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_512M" ref="a482f72a188473b10f737701dc225e540" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a482f72a188473b10f737701dc225e540">NVIC_MPU_ATTR_SIZE_512M</a>&#160;&#160;&#160;0x00000038</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 512 Mbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c37011d01afefeb191592778a1427ee"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_1G" ref="a0c37011d01afefeb191592778a1427ee" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0c37011d01afefeb191592778a1427ee">NVIC_MPU_ATTR_SIZE_1G</a>&#160;&#160;&#160;0x0000003A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 1 Gbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a178921a1324f199969443e527e6fefbd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_2G" ref="a178921a1324f199969443e527e6fefbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a178921a1324f199969443e527e6fefbd">NVIC_MPU_ATTR_SIZE_2G</a>&#160;&#160;&#160;0x0000003C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 2 Gbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a759631c4805656eee20b4775cbad71e7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_SIZE_4G" ref="a759631c4805656eee20b4775cbad71e7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a759631c4805656eee20b4775cbad71e7">NVIC_MPU_ATTR_SIZE_4G</a>&#160;&#160;&#160;0x0000003E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region size 4 Gbytes. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeda7a9221dedae07f1b41a94e5db8d76"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_ENABLE" ref="aeda7a9221dedae07f1b41a94e5db8d76" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aeda7a9221dedae07f1b41a94e5db8d76">NVIC_MPU_ATTR_ENABLE</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Region enable. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a68296dafc8d10affd3c6e588f696f86d">NVIC_DBG_CTRL_DBGKEY_M</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_CTRL register.  <a href="#a68296dafc8d10affd3c6e588f696f86d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d7d1d1d3bb2ada932675be4ccf9e962"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_DBGKEY" ref="a1d7d1d1d3bb2ada932675be4ccf9e962" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">NVIC_DBG_CTRL_DBGKEY</a>&#160;&#160;&#160;0xA05F0000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug key. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a04815c31005662fe2819c1f6a8ba27d1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_S_RESET_ST" ref="a04815c31005662fe2819c1f6a8ba27d1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a04815c31005662fe2819c1f6a8ba27d1">NVIC_DBG_CTRL_S_RESET_ST</a>&#160;&#160;&#160;0x02000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core has reset since last read. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a43f6f9a141f548044d9181ea4c47314f">NVIC_DBG_CTRL_S_RETIRE_ST</a>&#160;&#160;&#160;0x01000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core has executed insruction.  <a href="#a43f6f9a141f548044d9181ea4c47314f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f1360c10985414a24a3e46e219fbb03"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_S_LOCKUP" ref="a2f1360c10985414a24a3e46e219fbb03" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2f1360c10985414a24a3e46e219fbb03">NVIC_DBG_CTRL_S_LOCKUP</a>&#160;&#160;&#160;0x00080000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is locked up. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48bbe3c2c1fff2c341f8ee3e9c154f53"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_S_SLEEP" ref="a48bbe3c2c1fff2c341f8ee3e9c154f53" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">NVIC_DBG_CTRL_S_SLEEP</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core is sleeping. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab819524d6bd02293be7c2bb5b959727a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_S_HALT" ref="ab819524d6bd02293be7c2bb5b959727a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab819524d6bd02293be7c2bb5b959727a">NVIC_DBG_CTRL_S_HALT</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core status on halt. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27ad53b5a892fc48fd54b7a8663fdd10"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_S_REGRDY" ref="a27ad53b5a892fc48fd54b7a8663fdd10" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">NVIC_DBG_CTRL_S_REGRDY</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register read/write available. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa669ecb0aac456286ac2c8389cd0fb78"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_C_SNAPSTALL" ref="aa669ecb0aac456286ac2c8389cd0fb78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">NVIC_DBG_CTRL_C_SNAPSTALL</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Breaks a stalled load/store. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0f524f902e00e2eec94eb7340d1a075"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_C_MASKINT" ref="af0f524f902e00e2eec94eb7340d1a075" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af0f524f902e00e2eec94eb7340d1a075">NVIC_DBG_CTRL_C_MASKINT</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask interrupts when stepping. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2a2710a24817515263cdc4c5646cc78"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_C_STEP" ref="ae2a2710a24817515263cdc4c5646cc78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae2a2710a24817515263cdc4c5646cc78">NVIC_DBG_CTRL_C_STEP</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Step the core. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7323bdeddc13f4147467395181c61f0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_C_HALT" ref="ae7323bdeddc13f4147467395181c61f0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae7323bdeddc13f4147467395181c61f0">NVIC_DBG_CTRL_C_HALT</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Halt the core. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1af3af0f4a87ee8e825af7db2ad4f5c7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_C_DEBUGEN" ref="a1af3af0f4a87ee8e825af7db2ad4f5c7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">NVIC_DBG_CTRL_C_DEBUGEN</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable debug. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a4363f1b140a394d4546d87362b35184a">NVIC_DBG_XFER_REG_WNR</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_XFER register.  <a href="#a4363f1b140a394d4546d87362b35184a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25010782401aab47a2474c99f2ea8673"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_SEL_M" ref="a25010782401aab47a2474c99f2ea8673" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a25010782401aab47a2474c99f2ea8673">NVIC_DBG_XFER_REG_SEL_M</a>&#160;&#160;&#160;0x0000001F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7ebfc31bb5afd5421d860dd154bb564"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_CFBP" ref="ae7ebfc31bb5afd5421d860dd154bb564" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">NVIC_DBG_XFER_REG_CFBP</a>&#160;&#160;&#160;0x00000014</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Control/Fault/BasePri/PriMask. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac9609aae9e21381fc11b2724a45ef795"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_DSP" ref="ac9609aae9e21381fc11b2724a45ef795" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac9609aae9e21381fc11b2724a45ef795">NVIC_DBG_XFER_REG_DSP</a>&#160;&#160;&#160;0x00000013</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Deep SP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5755dacfce4b36503224958efdcb962"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_PSP" ref="ac5755dacfce4b36503224958efdcb962" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ac5755dacfce4b36503224958efdcb962">NVIC_DBG_XFER_REG_PSP</a>&#160;&#160;&#160;0x00000012</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Process SP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad727a0344f2d55b102e6b9b38da91f50"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_MSP" ref="ad727a0344f2d55b102e6b9b38da91f50" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad727a0344f2d55b102e6b9b38da91f50">NVIC_DBG_XFER_REG_MSP</a>&#160;&#160;&#160;0x00000011</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Main SP. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a168f663bfbdea55098aa87b939c58efa"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_FLAGS" ref="a168f663bfbdea55098aa87b939c58efa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a168f663bfbdea55098aa87b939c58efa">NVIC_DBG_XFER_REG_FLAGS</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">xPSR/Flags register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27d827589e847679e6826a0d94e0db04"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R15" ref="a27d827589e847679e6826a0d94e0db04" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a27d827589e847679e6826a0d94e0db04">NVIC_DBG_XFER_REG_R15</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R15. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb4a50fc2afe7a778bac0b9b8c9b5477"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R14" ref="aeb4a50fc2afe7a778bac0b9b8c9b5477" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">NVIC_DBG_XFER_REG_R14</a>&#160;&#160;&#160;0x0000000E</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R14. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb358bbb64f7f9748996d1338a35ebdc"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R13" ref="aeb358bbb64f7f9748996d1338a35ebdc" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">NVIC_DBG_XFER_REG_R13</a>&#160;&#160;&#160;0x0000000D</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R13. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9553a2acf5a29d7afb8ff1aac08bc9c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R12" ref="af9553a2acf5a29d7afb8ff1aac08bc9c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">NVIC_DBG_XFER_REG_R12</a>&#160;&#160;&#160;0x0000000C</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R12. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa4c9f09dd8ffaf69be69e04ec46c320c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R11" ref="aa4c9f09dd8ffaf69be69e04ec46c320c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">NVIC_DBG_XFER_REG_R11</a>&#160;&#160;&#160;0x0000000B</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R11. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa34dba18d01d2f93c0cafeaf09b0ee2e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R10" ref="aa34dba18d01d2f93c0cafeaf09b0ee2e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">NVIC_DBG_XFER_REG_R10</a>&#160;&#160;&#160;0x0000000A</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R10. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9cca789967314c66aef84e7a0e70dbe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R9" ref="ae9cca789967314c66aef84e7a0e70dbe" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ae9cca789967314c66aef84e7a0e70dbe">NVIC_DBG_XFER_REG_R9</a>&#160;&#160;&#160;0x00000009</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R9. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5e396ebcbd71892549bce816caf87c19"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R8" ref="a5e396ebcbd71892549bce816caf87c19" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5e396ebcbd71892549bce816caf87c19">NVIC_DBG_XFER_REG_R8</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R8. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f0032145d66b2ed4d804db4c01db6d3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R7" ref="a0f0032145d66b2ed4d804db4c01db6d3" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">NVIC_DBG_XFER_REG_R7</a>&#160;&#160;&#160;0x00000007</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R7. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ee33902166d49c898ec83bf81336163"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R6" ref="a6ee33902166d49c898ec83bf81336163" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6ee33902166d49c898ec83bf81336163">NVIC_DBG_XFER_REG_R6</a>&#160;&#160;&#160;0x00000006</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R6. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17e0e693d8086e0e6c4f570f0dc5c113"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R5" ref="a17e0e693d8086e0e6c4f570f0dc5c113" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">NVIC_DBG_XFER_REG_R5</a>&#160;&#160;&#160;0x00000005</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R5. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa80f0a13fcb7960f061754eaf0dfd0f8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R4" ref="aa80f0a13fcb7960f061754eaf0dfd0f8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">NVIC_DBG_XFER_REG_R4</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R4. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad38998f1fea0b8d62e626c4caf1a5fab"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R3" ref="ad38998f1fea0b8d62e626c4caf1a5fab" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">NVIC_DBG_XFER_REG_R3</a>&#160;&#160;&#160;0x00000003</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R3. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af06d0ea539ab300ffa668a4fd172309e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R2" ref="af06d0ea539ab300ffa668a4fd172309e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af06d0ea539ab300ffa668a4fd172309e">NVIC_DBG_XFER_REG_R2</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R2. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8026cfbb9852c4cb7da0124aa85df72d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R1" ref="a8026cfbb9852c4cb7da0124aa85df72d" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">NVIC_DBG_XFER_REG_R1</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R1. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9e8cd85a9488bc73409d050b9d3a648"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_R0" ref="ab9e8cd85a9488bc73409d050b9d3a648" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">NVIC_DBG_XFER_REG_R0</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Register R0. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a6e4738712ea442101639a01d747ea507">NVIC_DBG_DATA_M</a>&#160;&#160;&#160;0xFFFFFFFF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_DATA register.  <a href="#a6e4738712ea442101639a01d747ea507"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a279868e1852f9eb9495a2f77069e8476">NVIC_DBG_DATA_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_DATA register.  <a href="#a279868e1852f9eb9495a2f77069e8476"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a0ca3971456db78338e5ec4a016fb3d7d">NVIC_DBG_INT_HARDERR</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_DBG_INT register.  <a href="#a0ca3971456db78338e5ec4a016fb3d7d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8cae2b8bd8ecf494e5936a0d5282882"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_INTERR" ref="af8cae2b8bd8ecf494e5936a0d5282882" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#af8cae2b8bd8ecf494e5936a0d5282882">NVIC_DBG_INT_INTERR</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on interrupt errors. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad356c275a10a10f48addefd3deedb467"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_BUSERR" ref="ad356c275a10a10f48addefd3deedb467" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#ad356c275a10a10f48addefd3deedb467">NVIC_DBG_INT_BUSERR</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on bus error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f5482a1c39293c456220007e2f84548"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_STATERR" ref="a1f5482a1c39293c456220007e2f84548" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a1f5482a1c39293c456220007e2f84548">NVIC_DBG_INT_STATERR</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on usage fault state. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ca97da8b4964ec35f159f0796e3a42c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_CHKERR" ref="a2ca97da8b4964ec35f159f0796e3a42c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2ca97da8b4964ec35f159f0796e3a42c">NVIC_DBG_INT_CHKERR</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on usage fault check. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67a25fad3318cec5e95698759837d0a8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_NOCPERR" ref="a67a25fad3318cec5e95698759837d0a8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a67a25fad3318cec5e95698759837d0a8">NVIC_DBG_INT_NOCPERR</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on coprocessor error. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a762f7d796550d52054f6527de2e57c01"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_MMERR" ref="a762f7d796550d52054f6527de2e57c01" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a762f7d796550d52054f6527de2e57c01">NVIC_DBG_INT_MMERR</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug trap on mem manage fault. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ded69b901d927ff3dac8863a190fe21"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_RESET" ref="a8ded69b901d927ff3dac8863a190fe21" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a8ded69b901d927ff3dac8863a190fe21">NVIC_DBG_INT_RESET</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core reset status. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a9437627040bc316ee111994c766de7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_RSTPENDCLR" ref="a2a9437627040bc316ee111994c766de7" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a2a9437627040bc316ee111994c766de7">NVIC_DBG_INT_RSTPENDCLR</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending core reset. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28c92f14c9d7ec05fc41a8e86538bc81"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_RSTPENDING" ref="a28c92f14c9d7ec05fc41a8e86538bc81" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81">NVIC_DBG_INT_RSTPENDING</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Core reset is pending. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15e3344e9fa3a95506c85220e961553a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_RSTVCATCH" ref="a15e3344e9fa3a95506c85220e961553a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a15e3344e9fa3a95506c85220e961553a">NVIC_DBG_INT_RSTVCATCH</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset vector catch. <br/></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a70d5b6689b24a1fa39bb2e42423f4976">NVIC_SW_TRIG_INTID_M</a>&#160;&#160;&#160;0x000003FF</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SW_TRIG register.  <a href="#a70d5b6689b24a1fa39bb2e42423f4976"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="lm3s__nvic_8h.html#a5f102ef013275994a118fc7f99dd9637">NVIC_SW_TRIG_INTID_S</a>&#160;&#160;&#160;0</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the bit fields in the NVIC_SW_TRIG register.  <a href="#a5f102ef013275994a118fc7f99dd9637"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>LM3S1968 NVIC hardware. </p>

<p>Definition in file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>
</div><hr/><h2>Define Documentation</h2>
<a class="anchor" id="aec106857be206a285088cd024fdeb3b9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE0_INT31" ref="aec106857be206a285088cd024fdeb3b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ACTIVE0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ACTIVE0 register. </p>
<p>Interrupt 31 active </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00436">436</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2114b41a9c953c0635de066b18f2681"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ACTIVE1_INT59" ref="ae2114b41a9c953c0635de066b18f2681" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ACTIVE1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ACTIVE1 register. </p>
<p>Interrupt 59 active </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00474">474</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="abdb75ec984c195e6492fbfbd981a301a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_APINT_VECTKEY_M" ref="abdb75ec984c195e6492fbfbd981a301a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_APINT_VECTKEY_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_APINT register. </p>
<p>Vector key mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00699">699</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1869b258a1afeac238e17c3798abb67e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CFG_CTRL_BFHFNMIGN" ref="a1869b258a1afeac238e17c3798abb67e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CFG_CTRL_BFHFNMIGN&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_CFG_CTRL register. </p>
<p>Ignore bus fault in NMI/fault </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00729">729</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae0c9771bddef6b1f591f4067b3d62829"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_CPUID_IMP_M" ref="ae0c9771bddef6b1f591f4067b3d62829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_CPUID_IMP_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_CPUID register. </p>
<p>Implementer </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00662">662</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68296dafc8d10affd3c6e588f696f86d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_DBGKEY_M" ref="a68296dafc8d10affd3c6e588f696f86d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_CTRL_DBGKEY_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_CTRL register. </p>
<p>Debug key mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00956">956</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43f6f9a141f548044d9181ea4c47314f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_CTRL_S_RETIRE_ST" ref="a43f6f9a141f548044d9181ea4c47314f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_CTRL_S_RETIRE_ST&#160;&#160;&#160;0x01000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Core has executed insruction. </p>
<p>since last read </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00960">960</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6e4738712ea442101639a01d747ea507"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_DATA_M" ref="a6e4738712ea442101639a01d747ea507" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_DATA_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_DATA register. </p>
<p>Data temporary cache </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l01008">1008</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a279868e1852f9eb9495a2f77069e8476"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_DATA_S" ref="a279868e1852f9eb9495a2f77069e8476" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_DATA_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_DATA register. </p>
<p>Data temporary cache </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l01009">1009</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0ca3971456db78338e5ec4a016fb3d7d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_INT_HARDERR" ref="a0ca3971456db78338e5ec4a016fb3d7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_INT_HARDERR&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_INT register. </p>
<p>Debug trap on hard fault </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l01016">1016</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4363f1b140a394d4546d87362b35184a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DBG_XFER_REG_WNR" ref="a4363f1b140a394d4546d87362b35184a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DBG_XFER_REG_WNR&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DBG_XFER register. </p>
<p>Write or not read </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00979">979</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a93f826da80120f07618b34762ee8452a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DEBUG_STAT_EXTRNL" ref="a93f826da80120f07618b34762ee8452a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DEBUG_STAT_EXTRNL&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DEBUG_STAT register. </p>
<p>EDBGRQ asserted </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00830">830</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa223791eb605c77e64bee563f619ed08"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS0_INT31" ref="aa223791eb605c77e64bee563f619ed08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DIS0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DIS0 register. </p>
<p>Interrupt 31 disable </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00220">220</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23f44682afd695756a4d39d68b9b5fa9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_DIS1_INT59" ref="a23f44682afd695756a4d39d68b9b5fa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_DIS1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_DIS1 register. </p>
<p>Interrupt 59 disable </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00258">258</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3701d7d2844c65e46db1de64bbfb4630"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN0_INT31" ref="a3701d7d2844c65e46db1de64bbfb4630" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EN0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_EN0 register. </p>
<p>Interrupt 31 enable </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00148">148</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a376ac6429b28667a29438e73beed9606"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_EN1_INT59" ref="a376ac6429b28667a29438e73beed9606" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_EN1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_EN1 register. </p>
<p>Interrupt 59 enable </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00186">186</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa7c2eb94b64c455ed85e02b8e2bb0f3c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_ADDR_M" ref="aa7c2eb94b64c455ed85e02b8e2bb0f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FAULT_ADDR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_FAULT_ADDR register. </p>
<p>Data bus fault address </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00850">850</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac5a55dd1c82edcc1dd01451b6d31fa8a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_ADDR_S" ref="ac5a55dd1c82edcc1dd01451b6d31fa8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FAULT_ADDR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_FAULT_ADDR register. </p>
<p>Data bus fault address </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00851">851</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa22ab061fbf699bd28c7e9bc62dc4ac7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_FAULT_STAT_DIV0" ref="aa22ab061fbf699bd28c7e9bc62dc4ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_FAULT_STAT_DIV0&#160;&#160;&#160;0x02000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_FAULT_STAT register. </p>
<p>Divide by zero fault </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00796">796</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab879f6b7a23fb6bfb4938b559c531f7a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_HFAULT_STAT_DBG" ref="ab879f6b7a23fb6bfb4938b559c531f7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_HFAULT_STAT_DBG&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_HFAULT_STAT register. </p>
<p>Debug event </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00820">820</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aea4f67673295ceba8609abe489788bef"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_NMI_SET" ref="aea4f67673295ceba8609abe489788bef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_CTRL_NMI_SET&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_CTRL register. </p>
<p>Pend a NMI </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00672">672</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae6719482b0c5085d545ca978558fbee4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_VEC_ACT_S" ref="ae6719482b0c5085d545ca978558fbee4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_CTRL_VEC_ACT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_CTRL register. </p>
<p>Pend a NMI </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00683">683</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0926021d7eb8cf938ba54fdde6344ad2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_CTRL_VEC_PEN_S" ref="a0926021d7eb8cf938ba54fdde6344ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_CTRL_VEC_PEN_S&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_CTRL register. </p>
<p>Pend a NMI </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00682">682</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3ceca6a96b1398f5e8ce2bb75d32789d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_TYPE" ref="a3ceca6a96b1398f5e8ce2bb75d32789d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_TYPE&#160;&#160;&#160;0xE000E004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the NVIC register addresses. </p>
<p>Interrupt Controller Type Reg </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00043">43</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d11842a20c7ea883fbdae0f1010bd8b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_TYPE_LINES_M" ref="a0d11842a20c7ea883fbdae0f1010bd8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_TYPE_LINES_M&#160;&#160;&#160;0x0000001F</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_TYPE register. </p>
<p>Number of interrupt lines (x32) </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00103">103</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a199868ec52f5d31e4f67a22ba5e349d3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_INT_TYPE_LINES_S" ref="a199868ec52f5d31e4f67a22ba5e349d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_INT_TYPE_LINES_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_INT_TYPE register. </p>
<p>Number of interrupt lines (x32) </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00104">104</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace7f1ad63582bbc8a8cda16fcfe474bd"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MM_ADDR_M" ref="ace7f1ad63582bbc8a8cda16fcfe474bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MM_ADDR_M&#160;&#160;&#160;0xFFFFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MM_ADDR register. </p>
<p>Data fault address </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00841">841</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae97e506a4c3a000404eba591e912292c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MM_ADDR_S" ref="ae97e506a4c3a000404eba591e912292c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MM_ADDR_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MM_ADDR register. </p>
<p>Data fault address </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00842">842</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="afc7edf595afbcc2f9488bdb6a8b21d3f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_ATTR_M" ref="afc7edf595afbcc2f9488bdb6a8b21d3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_ATTR_M&#160;&#160;&#160;0xFFFF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_ATTR register. </p>
<p>Attributes </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00898">898</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4b81d3f15160fc142808d9d136e1abe2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_BASE_ADDR_M" ref="a4b81d3f15160fc142808d9d136e1abe2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_BASE_ADDR_M&#160;&#160;&#160;0xFFFFFFE0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_BASE register. </p>
<p>Base address mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00887">887</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0dcdc96094e8a171955012d1955504ac"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_BASE_ADDR_S" ref="a0dcdc96094e8a171955012d1955504ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_BASE_ADDR_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_BASE register. </p>
<p>Base address mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00890">890</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a698b0ae428668888743a4ffbdc952734"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_BASE_REGION_S" ref="a698b0ae428668888743a4ffbdc952734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_BASE_REGION_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_BASE register. </p>
<p>Base address mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00891">891</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69c4490fe60370a7c4a906e4f35817d0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_CTRL_PRIVDEFEN" ref="a69c4490fe60370a7c4a906e4f35817d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_CTRL_PRIVDEFEN&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_CTRL register. </p>
<p>MPU default region in priv mode </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00869">869</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab6d4c98fb1bd153bda12fb3f0333c62d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_NUMBER_M" ref="ab6d4c98fb1bd153bda12fb3f0333c62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_NUMBER_M&#160;&#160;&#160;0x000000FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_NUMBER register. </p>
<p>MPU region to access </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00879">879</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9943ff28a94bb332cabb47e01a79fa7f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_NUMBER_S" ref="a9943ff28a94bb332cabb47e01a79fa7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_NUMBER_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_NUMBER register. </p>
<p>MPU region to access </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00880">880</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a68af7d0238520f4f2fe971bdc91e566b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_TYPE_DREGION_S" ref="a68af7d0238520f4f2fe971bdc91e566b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_TYPE_DREGION_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_TYPE register. </p>
<p>Number of I regions </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00862">862</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3506773e833b91ca7bba7042fa0dfe5c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_TYPE_IREGION_M" ref="a3506773e833b91ca7bba7042fa0dfe5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_TYPE_IREGION_M&#160;&#160;&#160;0x00FF0000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_TYPE register. </p>
<p>Number of I regions </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00858">858</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8ca9c39453044485c47d0d78d9c9e3bf"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_MPU_TYPE_IREGION_S" ref="a8ca9c39453044485c47d0d78d9c9e3bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_MPU_TYPE_IREGION_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_MPU_TYPE register. </p>
<p>Number of I regions </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00861">861</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a94a0630a823b1b1dc10debe9f0fe7f06"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND0_INT31" ref="a94a0630a823b1b1dc10debe9f0fe7f06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PEND0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PEND0 register. </p>
<p>Interrupt 31 pend </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00292">292</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a089a1c009147478d35b21480413402b7"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PEND1_INT59" ref="a089a1c009147478d35b21480413402b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PEND1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PEND1 register. </p>
<p>Interrupt 59 pend </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00330">330</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a23301637d3f348074601b43fd34d96f4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT0_S" ref="a23301637d3f348074601b43fd34d96f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT0_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00515">515</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad0b2f337ff415ff15c1748b4dc8d492b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT1_S" ref="ad0b2f337ff415ff15c1748b4dc8d492b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT1_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00514">514</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad3e2f3fdcad83367cd4b7479f0d0bd19"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT2_S" ref="ad3e2f3fdcad83367cd4b7479f0d0bd19" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT2_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00513">513</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8466b4896505f5a3739fbdbfa6a91736"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT3_M" ref="a8466b4896505f5a3739fbdbfa6a91736" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT3_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00508">508</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a034cf668b94934f8a98f518b31d24a4e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI0_INT3_S" ref="a034cf668b94934f8a98f518b31d24a4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI0_INT3_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI0 register. </p>
<p>Interrupt 3 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00512">512</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade7bdcbd333fe7c440c3322cd2e7ff5f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT40_S" ref="ade7bdcbd333fe7c440c3322cd2e7ff5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT40_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00655">655</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af036b7a8023692d618ff7fc8c15ff14a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT41_S" ref="af036b7a8023692d618ff7fc8c15ff14a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT41_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00654">654</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8a0494dd5c35c410e5d813435f0073a0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT42_S" ref="a8a0494dd5c35c410e5d813435f0073a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT42_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00653">653</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70279393b256510b8c8beed7d209af64"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT43_M" ref="a70279393b256510b8c8beed7d209af64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT43_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00648">648</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad24a8949ccaa0a2d23140d63e3ad1148"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI10_INT43_S" ref="ad24a8949ccaa0a2d23140d63e3ad1148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI10_INT43_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI10 register. </p>
<p>Interrupt 43 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00652">652</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3da0f0f48c82e89babc6ff61ea65fe3a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT4_S" ref="a3da0f0f48c82e89babc6ff61ea65fe3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT4_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00529">529</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af2438af5ab5b9f37a53ea1d48b5778e2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT5_S" ref="af2438af5ab5b9f37a53ea1d48b5778e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT5_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00528">528</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0d1cd02fd3f87c99f1317720d62d5699"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT6_S" ref="a0d1cd02fd3f87c99f1317720d62d5699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT6_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00527">527</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa26a6ed061a9e2607d08089792517059"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT7_M" ref="aa26a6ed061a9e2607d08089792517059" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT7_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00522">522</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a689b2888a9fa6a14fb0cfe79f6f487f6"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI1_INT7_S" ref="a689b2888a9fa6a14fb0cfe79f6f487f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI1_INT7_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI1 register. </p>
<p>Interrupt 7 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00526">526</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70dac7f06886f479705b86c10542c8f2"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT10_S" ref="a70dac7f06886f479705b86c10542c8f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT10_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00541">541</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af3010874f18446972187cb1dd29f5b9b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT11_M" ref="af3010874f18446972187cb1dd29f5b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT11_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00536">536</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6251f82618d37a240fa75879eb8ef325"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT11_S" ref="a6251f82618d37a240fa75879eb8ef325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT11_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00540">540</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8fb137b8a31bcbec0d2b4ae0fd7a5822"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT8_S" ref="a8fb137b8a31bcbec0d2b4ae0fd7a5822" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT8_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00543">543</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a499c09d37c34ae949dfa1289d3efa722"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI2_INT9_S" ref="a499c09d37c34ae949dfa1289d3efa722" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI2_INT9_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI2 register. </p>
<p>Interrupt 11 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00542">542</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aba65741cbc30f8d6bc0be773ece9d3a4"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT12_S" ref="aba65741cbc30f8d6bc0be773ece9d3a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT12_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00557">557</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad163a9c5c190bc39399c8829f7114db1"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT13_S" ref="ad163a9c5c190bc39399c8829f7114db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT13_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00556">556</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace8df69c60aa6634905c2ac7ec6aa6f9"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT14_S" ref="ace8df69c60aa6634905c2ac7ec6aa6f9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT14_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00555">555</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae103697609027349515ef1d9842f160"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT15_M" ref="aae103697609027349515ef1d9842f160" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT15_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00550">550</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6950fd8426b90d162f4931937b60ed60"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI3_INT15_S" ref="a6950fd8426b90d162f4931937b60ed60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI3_INT15_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI3 register. </p>
<p>Interrupt 15 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00554">554</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af820c9ffdb950781bcfb79dca3df2430"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT16_S" ref="af820c9ffdb950781bcfb79dca3df2430" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT16_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00571">571</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af52d01568aad6aab128b957343828e74"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT17_S" ref="af52d01568aad6aab128b957343828e74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT17_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00570">570</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa72c2b861b4d8a1dd03f2c9e33b1b119"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT18_S" ref="aa72c2b861b4d8a1dd03f2c9e33b1b119" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT18_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00569">569</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a822572d7d360d613719f25a5f8edd3"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT19_M" ref="a1a822572d7d360d613719f25a5f8edd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT19_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00564">564</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8693e825b53e319b7b3215bf10de7ec"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI4_INT19_S" ref="ab8693e825b53e319b7b3215bf10de7ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI4_INT19_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI4 register. </p>
<p>Interrupt 19 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00568">568</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a55aa271d719398a0d42fcff2cf68ceab"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT20_S" ref="a55aa271d719398a0d42fcff2cf68ceab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT20_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00585">585</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9ca7f3802f9f684987e6b1f6637a4269"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT21_S" ref="a9ca7f3802f9f684987e6b1f6637a4269" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT21_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00584">584</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3cbb1134fb7df3ad88ed2440344cdd00"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT22_S" ref="a3cbb1134fb7df3ad88ed2440344cdd00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT22_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00583">583</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad5d783e3732a43c9a861602273cee6e5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT23_M" ref="ad5d783e3732a43c9a861602273cee6e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT23_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00578">578</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a69a738033b0ffb62b9925c6af6f5d8e0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI5_INT23_S" ref="a69a738033b0ffb62b9925c6af6f5d8e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI5_INT23_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI5 register. </p>
<p>Interrupt 23 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00582">582</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae2dcbdcd865d09d36a25b01ea88d7371"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT24_S" ref="ae2dcbdcd865d09d36a25b01ea88d7371" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT24_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00599">599</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a85b268747cde5af52175bd597b56ad24"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT25_S" ref="a85b268747cde5af52175bd597b56ad24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT25_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00598">598</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9db1528737b961a94d841fc26f8bbe9e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT26_S" ref="a9db1528737b961a94d841fc26f8bbe9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT26_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00597">597</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1db9bf4834f5e2593a8aca5bb33bc10c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT27_M" ref="a1db9bf4834f5e2593a8aca5bb33bc10c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT27_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00592">592</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a44b20008d368f9236ac7689e8d3eb5eb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI6_INT27_S" ref="a44b20008d368f9236ac7689e8d3eb5eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI6_INT27_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI6 register. </p>
<p>Interrupt 27 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00596">596</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9809bb67d2e489e11272dffdb4a4e0db"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT28_S" ref="a9809bb67d2e489e11272dffdb4a4e0db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT28_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00613">613</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2a40aaba0fa456ab3192787e66e8a9af"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT29_S" ref="a2a40aaba0fa456ab3192787e66e8a9af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT29_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00612">612</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af4f22774f2d187efd3de0ae2365be962"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT30_S" ref="af4f22774f2d187efd3de0ae2365be962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT30_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00611">611</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ace80ea8eb44638a7a4a71b82c758785d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT31_M" ref="ace80ea8eb44638a7a4a71b82c758785d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT31_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00606">606</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab3072a07f9934fe505c95a10b8cf2682"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI7_INT31_S" ref="ab3072a07f9934fe505c95a10b8cf2682" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI7_INT31_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI7 register. </p>
<p>Interrupt 31 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00610">610</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa045100dc06bca9dc5ad8f038018fa8f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT32_S" ref="aa045100dc06bca9dc5ad8f038018fa8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT32_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00627">627</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a772612a2cb406c0774cbd00a5b8629d5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT33_S" ref="a772612a2cb406c0774cbd00a5b8629d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT33_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00626">626</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a21aaa94a1e46175bf67af7fa47d78102"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT34_S" ref="a21aaa94a1e46175bf67af7fa47d78102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT34_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00625">625</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af5b16f46cc8facf3e0818210a2fd54fb"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT35_M" ref="af5b16f46cc8facf3e0818210a2fd54fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT35_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00620">620</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1605a37283cf69e19eb673caac04924d"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI8_INT35_S" ref="a1605a37283cf69e19eb673caac04924d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI8_INT35_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI8 register. </p>
<p>Interrupt 35 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00624">624</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab13e4613bf1aab9547b674ff022bb938"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT36_S" ref="ab13e4613bf1aab9547b674ff022bb938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT36_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00641">641</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7cc59a0d4600c4e5a98fc72cb47e90de"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT37_S" ref="a7cc59a0d4600c4e5a98fc72cb47e90de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT37_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00640">640</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa41eb929a7096ade583f5c3a9fd155fa"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT38_S" ref="aa41eb929a7096ade583f5c3a9fd155fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT38_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00639">639</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf3bf0895ed6a29e5219f0bdbdaa6495"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT39_M" ref="adf3bf0895ed6a29e5219f0bdbdaa6495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT39_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00634">634</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab8fdd1eb98380214abb8385d6c13eb1f"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_PRI9_INT39_S" ref="ab8fdd1eb98380214abb8385d6c13eb1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_PRI9_INT39_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_PRI9 register. </p>
<p>Interrupt 39 priority mask </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00638">638</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac26764c333259ec44475d0252d231e85"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CAL_NOREF" ref="ac26764c333259ec44475d0252d231e85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CAL_NOREF&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CAL register. </p>
<p>No reference clock </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00138">138</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ade3e95cc6cdcfebce18bc1d7814971a8"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CAL_ONEMS_S" ref="ade3e95cc6cdcfebce18bc1d7814971a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CAL_ONEMS_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CAL register. </p>
<p>No reference clock </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00141">141</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a3046d95603d6bf78a76ebae31b9dc2d0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CTRL_COUNT" ref="a3046d95603d6bf78a76ebae31b9dc2d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CTRL_COUNT&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CTRL register. </p>
<p>Count flag </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00111">111</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfa787fd3be98c2f2142bfd58fc32e20"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CURRENT_M" ref="acfa787fd3be98c2f2142bfd58fc32e20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CURRENT_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CURRENT register. </p>
<p>Counter current value </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00130">130</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae84004a0580f5e245034804b9fc28795"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_CURRENT_S" ref="ae84004a0580f5e245034804b9fc28795" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_CURRENT_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_CURRENT register. </p>
<p>Counter current value </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00131">131</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa4be427c338d1f3929a136a2774c4d7e"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_RELOAD_M" ref="aa4be427c338d1f3929a136a2774c4d7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_RELOAD_M&#160;&#160;&#160;0x00FFFFFF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_RELOAD register. </p>
<p>Counter load value </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00121">121</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa38c0fe2abc113dcbc042dfa5bdffd8a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_ST_RELOAD_S" ref="aa38c0fe2abc113dcbc042dfa5bdffd8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ST_RELOAD_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_ST_RELOAD register. </p>
<p>Counter load value </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00122">122</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a70d5b6689b24a1fa39bb2e42423f4976"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SW_TRIG_INTID_M" ref="a70d5b6689b24a1fa39bb2e42423f4976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SW_TRIG_INTID_M&#160;&#160;&#160;0x000003FF</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SW_TRIG register. </p>
<p>Interrupt to trigger </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l01033">1033</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5f102ef013275994a118fc7f99dd9637"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SW_TRIG_INTID_S" ref="a5f102ef013275994a118fc7f99dd9637" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SW_TRIG_INTID_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SW_TRIG register. </p>
<p>Interrupt to trigger </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l01034">1034</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6ca1d1e673029659b8321da49bc8cbe0"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_CTRL_SEVONPEND" ref="a6ca1d1e673029659b8321da49bc8cbe0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_CTRL_SEVONPEND&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_CTRL register. </p>
<p>Wakeup on pend </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00720">720</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4404ef076d28cc5184330ff925aed0fe"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_HND_CTRL_USAGE" ref="a4404ef076d28cc5184330ff925aed0fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_HND_CTRL_USAGE&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_HND_CTRL register. </p>
<p>Usage fault enable </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00777">777</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="af16569882033ff712bca19d859f25631"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_BUS_S" ref="af16569882033ff712bca19d859f25631" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_BUS_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00746">746</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="acba61a2b03b4c8f5c0de3b83f87a2a52"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_MEM_S" ref="acba61a2b03b4c8f5c0de3b83f87a2a52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_MEM_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00747">747</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7c9b87be09977815235986984792e336"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_RES_M" ref="a7c9b87be09977815235986984792e336" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_RES_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00741">741</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa62e23f37d70b4a77b2536e511943b79"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI1_USAGE_S" ref="aa62e23f37d70b4a77b2536e511943b79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI1_USAGE_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI1 register. </p>
<p>Priority of reserved handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00745">745</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac701a8694bc2793f6bc5c5ab6a8955c5"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI2_SVC_M" ref="ac701a8694bc2793f6bc5c5ab6a8955c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI2_SVC_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI2 register. </p>
<p>Priority of SVCall handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00754">754</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7453edee24350f9ab6f02fe8d3c51164"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI2_SVC_S" ref="a7453edee24350f9ab6f02fe8d3c51164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI2_SVC_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI2 register. </p>
<p>Priority of SVCall handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00756">756</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="afe4a352626d64fe88f3e090d9081b76b"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_DEBUG_S" ref="afe4a352626d64fe88f3e090d9081b76b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_DEBUG_S&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00769">769</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1a9068daf1d3e385906ec3619cd2b31c"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_PENDSV_S" ref="a1a9068daf1d3e385906ec3619cd2b31c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_PENDSV_S&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00768">768</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a12b94f108194f3410a4c62920740085a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_TICK_M" ref="a12b94f108194f3410a4c62920740085a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_TICK_M&#160;&#160;&#160;0xFF000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00763">763</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aae97b0ece905880f0faa4cd03b7e3341"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_SYS_PRI3_TICK_S" ref="aae97b0ece905880f0faa4cd03b7e3341" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_SYS_PRI3_TICK_S&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_SYS_PRI3 register. </p>
<p>Priority of Sys Tick handler </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00767">767</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0f550d84b8ac905d4537e18117ed1f23"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND0_INT31" ref="a0f550d84b8ac905d4537e18117ed1f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UNPEND0_INT31&#160;&#160;&#160;0x80000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_UNPEND0 register. </p>
<p>Interrupt 31 unpend </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00364">364</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="a054104294fb57ef55eb0e3660326d8fa"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_UNPEND1_INT59" ref="a054104294fb57ef55eb0e3660326d8fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_UNPEND1_INT59&#160;&#160;&#160;0x08000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_UNPEND1 register. </p>
<p>Interrupt 59 unpend </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00402">402</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa78329126a57c3608f2ceef819b88971"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_VTABLE_BASE" ref="aa78329126a57c3608f2ceef819b88971" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_VTABLE_BASE&#160;&#160;&#160;0x20000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_VTABLE register. </p>
<p>Vector table base </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00690">690</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
<a class="anchor" id="abfced2f5369b0f99addb86cc423ec07a"></a><!-- doxytag: member="lm3s_nvic.h::NVIC_VTABLE_OFFSET_S" ref="abfced2f5369b0f99addb86cc423ec07a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_VTABLE_OFFSET_S&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The following are defines for the bit fields in the NVIC_VTABLE register. </p>
<p>Vector table base </p>

<p>Definition at line <a class="el" href="lm3s__nvic_8h_source.html#l00692">692</a> of file <a class="el" href="lm3s__nvic_8h_source.html">lm3s_nvic.h</a>.</p>

</div>
</div>
</div>


