{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1624099818296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1624099818296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 19 15:20:15 2021 " "Processing started: Sat Jun 19 15:20:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1624099818296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1624099818296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off integrated -c integrated " "Command: quartus_map --read_settings_files=on --write_settings_files=off integrated -c integrated" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1624099818296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1624099818941 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_multiplier.v(17) " "Verilog HDL information at frequency_multiplier.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624099819016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_multiplier.v(22) " "Verilog HDL information at frequency_multiplier.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624099819016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "frequency_multiplier.v(36) " "Verilog HDL information at frequency_multiplier.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1624099819016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_multiplier.v 3 3 " "Found 3 design units, including 3 entities, in source file frequency_multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_multiplier " "Found entity 1: frequency_multiplier" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819018 ""} { "Info" "ISGN_ENTITY_NAME" "2 datapath_ " "Found entity 2: datapath_" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819018 ""} { "Info" "ISGN_ENTITY_NAME" "3 controller_ " "Found entity 3: controller_" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated.bdf 1 1 " "Found 1 design units, including 1 entities, in source file integrated.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 integrated " "Found entity 1: integrated" {  } { { "integrated.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "source/adder.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "source/Controller.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file source/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "source/Counter.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file source/datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "source/Datapath.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file source/exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 exponential " "Found entity 1: exponential" {  } { { "source/exponential.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file source/multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "source/multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "source/mux2to1.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "source/register.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register_.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register_.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_ " "Found entity 1: register_" {  } { { "source/register_.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/register_.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/register18.v 1 1 " "Found 1 design units, including 1 entities, in source file source/register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 register18 " "Found entity 1: register18" {  } { { "source/register18.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/register18.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_register.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register " "Found entity 1: shift_register" {  } { { "source/shift_register.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/shift_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/wrapper_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/wrapper_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper_ctrl " "Found entity 1: wrapper_ctrl" {  } { { "source/wrapper_ctrl.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file source/wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "source/wrapper.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "integrated " "Elaborating entity \"integrated\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1624099819097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper wrapper:inst5 " "Elaborating entity \"wrapper\" for hierarchy \"wrapper:inst5\"" {  } { { "integrated.bdf" "inst5" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 280 712 880 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exponential wrapper:inst5\|exponential:b2v_inst " "Elaborating entity \"exponential\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\"" {  } { { "source/wrapper.v" "b2v_inst" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller wrapper:inst5\|exponential:b2v_inst\|controller:control " "Elaborating entity \"controller\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|controller:control\"" {  } { { "source/exponential.v" "control" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath wrapper:inst5\|exponential:b2v_inst\|datapath:dP " "Elaborating entity \"datapath\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\"" {  } { { "source/exponential.v" "dP" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register:regx " "Elaborating entity \"register\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register:regx\"" {  } { { "source/Datapath.v" "regx" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|counter:count " "Elaborating entity \"counter\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|counter:count\"" {  } { { "source/Datapath.v" "count" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\"" {  } { { "source/Datapath.v" "lut" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819116 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(4) " "Verilog HDL Case Statement warning at LUTExp.v(4): incomplete case statement has no default case item" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 4 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624099819117 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(3) " "Verilog HDL Always Construct warning at LUTExp.v(3): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624099819117 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(3) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819117 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(3) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819117 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(3) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819117 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(3) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(3) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(3) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(3) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(3) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(3) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(3) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(3) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(3) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(3) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(3) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(3) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(3) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(3)" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819118 "|integrated|wrapper:inst5|exponential:b2v_inst|datapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|mux2to1:mux " "Elaborating entity \"mux2to1\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|mux2to1:mux\"" {  } { { "source/Datapath.v" "mux" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult " "Elaborating entity \"multiplier\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\"" {  } { { "source/Datapath.v" "mult" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|adder:add " "Elaborating entity \"adder\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|adder:add\"" {  } { { "source/Datapath.v" "add" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register18 wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register18:rres " "Elaborating entity \"register18\" for hierarchy \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|register18:rres\"" {  } { { "source/Datapath.v" "rres" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/Datapath.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register wrapper:inst5\|shift_register:b2v_inst1 " "Elaborating entity \"shift_register\" for hierarchy \"wrapper:inst5\|shift_register:b2v_inst1\"" {  } { { "source/wrapper.v" "b2v_inst1" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register wrapper:inst5\|shift_register:b2v_inst2 " "Elaborating entity \"shift_register\" for hierarchy \"wrapper:inst5\|shift_register:b2v_inst2\"" {  } { { "source/wrapper.v" "b2v_inst2" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_ wrapper:inst5\|register_:b2v_inst3 " "Elaborating entity \"register_\" for hierarchy \"wrapper:inst5\|register_:b2v_inst3\"" {  } { { "source/wrapper.v" "b2v_inst3" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo wrapper:inst5\|fifo:b2v_inst4 " "Elaborating entity \"fifo\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\"" {  } { { "source/wrapper.v" "b2v_inst4" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\"" {  } { { "fifo.v" "scfifo_component" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/fifo.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\"" {  } { { "fifo.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/fifo.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624099819305 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component " "Instantiated megafunction \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819306 ""}  } { { "fifo.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/fifo.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624099819306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bh31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bh31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bh31 " "Found entity 1: scfifo_bh31" {  } { { "db/scfifo_bh31.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/scfifo_bh31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bh31 wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated " "Elaborating entity \"scfifo_bh31\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_in31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_in31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_in31 " "Found entity 1: a_dpfifo_in31" {  } { { "db/a_dpfifo_in31.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_in31 wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo " "Elaborating entity \"a_dpfifo_in31\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\"" {  } { { "db/scfifo_bh31.tdf" "dpfifo" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/scfifo_bh31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rd1 " "Found entity 1: altsyncram_5rd1" {  } { { "db/altsyncram_5rd1.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/altsyncram_5rd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rd1 wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|altsyncram_5rd1:FIFOram " "Elaborating entity \"altsyncram_5rd1\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|altsyncram_5rd1:FIFOram\"" {  } { { "db/a_dpfifo_in31.tdf" "FIFOram" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fs8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fs8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fs8 " "Found entity 1: cmpr_fs8" {  } { { "db/cmpr_fs8.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/cmpr_fs8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cmpr_fs8:almost_full_comparer " "Elaborating entity \"cmpr_fs8\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cmpr_fs8:almost_full_comparer\"" {  } { { "db/a_dpfifo_in31.tdf" "almost_full_comparer" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fs8 wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cmpr_fs8:two_comparison " "Elaborating entity \"cmpr_fs8\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cmpr_fs8:two_comparison\"" {  } { { "db/a_dpfifo_in31.tdf" "two_comparison" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q9b " "Found entity 1: cntr_q9b" {  } { { "db/cntr_q9b.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/cntr_q9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q9b wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cntr_q9b:rd_ptr_msb " "Elaborating entity \"cntr_q9b\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cntr_q9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_in31.tdf" "rd_ptr_msb" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7a7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7a7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7a7 " "Found entity 1: cntr_7a7" {  } { { "db/cntr_7a7.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/cntr_7a7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7a7 wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cntr_7a7:usedw_counter " "Elaborating entity \"cntr_7a7\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cntr_7a7:usedw_counter\"" {  } { { "db/a_dpfifo_in31.tdf" "usedw_counter" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r9b " "Found entity 1: cntr_r9b" {  } { { "db/cntr_r9b.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/cntr_r9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099819850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099819850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_r9b wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cntr_r9b:wr_ptr " "Elaborating entity \"cntr_r9b\" for hierarchy \"wrapper:inst5\|fifo:b2v_inst4\|scfifo:scfifo_component\|scfifo_bh31:auto_generated\|a_dpfifo_in31:dpfifo\|cntr_r9b:wr_ptr\"" {  } { { "db/a_dpfifo_in31.tdf" "wr_ptr" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/a_dpfifo_in31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper_ctrl wrapper:inst5\|wrapper_ctrl:b2v_inst9 " "Elaborating entity \"wrapper_ctrl\" for hierarchy \"wrapper:inst5\|wrapper_ctrl:b2v_inst9\"" {  } { { "source/wrapper.v" "b2v_inst9" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819864 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "wrapper_ctrl.v(23) " "Verilog HDL Case Statement warning at wrapper_ctrl.v(23): incomplete case statement has no default case item" {  } { { "source/wrapper_ctrl.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper_ctrl.v" 23 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624099819865 "|integrated|wrapper:inst5|wrapper_ctrl:b2v_inst9"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "wrapper_ctrl.v(23) " "Verilog HDL Case Statement information at wrapper_ctrl.v(23): all case item expressions in this case statement are onehot" {  } { { "source/wrapper_ctrl.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/wrapper_ctrl.v" 23 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1624099819865 "|integrated|wrapper:inst5|wrapper_ctrl:b2v_inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_multiplier frequency_multiplier:inst " "Elaborating entity \"frequency_multiplier\" for hierarchy \"frequency_multiplier:inst\"" {  } { { "integrated.bdf" "inst" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 256 448 608 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_ frequency_multiplier:inst\|datapath_:dp_ " "Elaborating entity \"datapath_\" for hierarchy \"frequency_multiplier:inst\|datapath_:dp_\"" {  } { { "frequency_multiplier.v" "dp_" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819870 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequency_multiplier.v(27) " "Verilog HDL assignment warning at frequency_multiplier.v(27): truncated value with size 32 to match size of target (16)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624099819871 "|integrated|frequency_multiplier:inst|datapath_:dp_"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 frequency_multiplier.v(32) " "Verilog HDL assignment warning at frequency_multiplier.v(32): truncated value with size 32 to match size of target (16)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1624099819871 "|integrated|frequency_multiplier:inst|datapath_:dp_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_ frequency_multiplier:inst\|controller_:ct_ " "Elaborating entity \"controller_\" for hierarchy \"frequency_multiplier:inst\|controller_:ct_\"" {  } { { "frequency_multiplier.v" "ct_" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099819872 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns frequency_multiplier.v(51) " "Verilog HDL Always Construct warning at frequency_multiplier.v(51): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1624099819873 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "frequency_multiplier.v(68) " "Verilog HDL Case Statement warning at frequency_multiplier.v(68): incomplete case statement has no default case item" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 68 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1624099819873 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "frequency_multiplier.v(68) " "Verilog HDL Case Statement information at frequency_multiplier.v(68): all case item expressions in this case statement are onehot" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 68 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.redo frequency_multiplier.v(51) " "Inferred latch for \"ns.redo\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.count frequency_multiplier.v(51) " "Inferred latch for \"ns.count\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.load_calculated frequency_multiplier.v(51) " "Inferred latch for \"ns.load_calculated\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.calculate frequency_multiplier.v(51) " "Inferred latch for \"ns.calculate\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.ready frequency_multiplier.v(51) " "Inferred latch for \"ns.ready\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.idle frequency_multiplier.v(51) " "Inferred latch for \"ns.idle\" at frequency_multiplier.v(51)" {  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1624099819874 "|integrated|frequency_multiplier:inst|controller_:ct_"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\|Mult0\"" {  } { { "source/multiplier.v" "Mult0" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/multiplier.v" 3 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624099820392 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1624099820392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\"" {  } { { "source/multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/multiplier.v" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820451 ""}  } { { "source/multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/multiplier.v" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1624099820451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1624099820520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1624099820520 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1624099820683 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[12\] wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820706 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[8\] wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820706 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[6\] wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820706 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[11\] wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820706 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[9\] wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"wrapper:inst5\|exponential:b2v_inst\|datapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "source/LUTExp.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/source/LUTExp.v" 3 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1624099820706 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1624099820706 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frequency_multiplier:inst\|controller_:ct_\|ns.calculate_160 " "Latch frequency_multiplier:inst\|controller_:ct_\|ns.calculate_160 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adjust " "Ports D and ENA on the latch are fed by the same signal adjust" {  } { { "integrated.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 352 184 352 368 "adjust" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624099820709 ""}  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624099820709 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "frequency_multiplier:inst\|controller_:ct_\|ns.ready_171 " "Latch frequency_multiplier:inst\|controller_:ct_\|ns.ready_171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA adjust " "Ports D and ENA on the latch are fed by the same signal adjust" {  } { { "integrated.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 352 184 352 368 "adjust" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1624099820709 ""}  } { { "frequency_multiplier.v" "" { Text "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/frequency_multiplier.v" 51 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1624099820709 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done GND " "Pin \"done\" is stuck at GND" {  } { { "integrated.bdf" "" { Schematic "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/integrated.bdf" { { 368 976 1152 384 "done" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1624099820825 "|integrated|done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1624099820825 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1624099820970 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1624099821200 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/output_files/integrated.map.smsg " "Generated suppressed messages file C:/Users/SM2A/Documents/ModelSim Projects/lab4_Q/Integrated Ciruit/output_files/integrated.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1624099821293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1624099821460 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1624099821460 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "410 " "Implemented 410 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1624099821553 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1624099821553 ""} { "Info" "ICUT_CUT_TM_LCELLS" "334 " "Implemented 334 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1624099821553 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1624099821553 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1624099821553 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1624099821553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1624099821583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 15:20:21 2021 " "Processing ended: Sat Jun 19 15:20:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1624099821583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1624099821583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1624099821583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1624099821583 ""}
