

================================================================
== Vivado HLS Report for 'mmult_top'
================================================================
* Date:           Tue May 27 16:49:57 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        mmult
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13825|  13825|  13826|  13826|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  13824|  13824|       216|          -|          -|    64|    no    |
        | + Loop 1.1      |    128|    128|        16|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1  |      8|      8|         1|          -|          -|     8|    no    |
        | + Loop 1.2      |     80|     80|        10|          -|          -|     8|    no    |
        |  ++ Loop 1.2.1  |      8|      8|         1|          -|          -|     8|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     121|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|    256|    2880|    1344|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     993|
|Register         |        -|      -|    7035|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|    256|    9915|    2458|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|     28|       2|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+----+----+
    |            Instance            |           Module           | BRAM_18K| DSP48E| FF | LUT|
    +--------------------------------+----------------------------+---------+-------+----+----+
    |mmult_top_mul_32s_32s_32_6_U1   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U2   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U3   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U4   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U5   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U6   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U7   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U8   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U9   |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U10  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U11  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U12  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U13  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U14  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U15  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U16  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U17  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U18  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U19  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U20  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U21  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U22  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U23  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U24  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U25  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U26  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U27  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U28  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U29  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U30  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U31  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U32  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U33  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U34  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U35  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U36  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U37  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U38  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U39  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U40  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U41  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U42  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U43  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U44  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U45  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U46  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U47  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U48  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U49  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U50  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U51  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U52  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U53  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U54  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U55  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U56  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U57  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U58  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U59  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U60  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U61  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U62  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U63  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    |mmult_top_mul_32s_32s_32_6_U64  |mmult_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    +--------------------------------+----------------------------+---------+-------+----+----+
    |Total                           |                            |        0|    256|2880|1344|
    +--------------------------------+----------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +-----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |curIdx_1_fu_2589_p2          |     +    |      0|  0|   9|           9|           9|
    |curIdx_fu_1055_p2            |     +    |      0|  0|   9|           9|           9|
    |indvars_iv_next5_fu_2567_p2  |     +    |      0|  0|   7|           7|           4|
    |indvars_iv_next_fu_2672_p2   |     +    |      0|  0|   7|           7|           4|
    |j_2_fu_1049_p2               |     +    |      0|  0|   4|           4|           1|
    |j_3_fu_2583_p2               |     +    |      0|  0|   4|           4|           1|
    |k_4_fu_1845_p2               |     +    |      0|  0|   7|           7|           4|
    |k_5_fu_2594_p2               |     +    |      0|  0|   7|           7|           4|
    |rowIdx_1_fu_1021_p2          |     +    |      0|  0|   7|           7|           1|
    |t2_1_fu_1857_p2              |     +    |      0|  0|   4|           4|           1|
    |t2_2_fu_2606_p2              |     +    |      0|  0|   4|           4|           1|
    |tmp_1_fu_2561_p2             |     +    |      0|  0|   7|           7|           1|
    |tmp_3_fu_2656_p2             |     +    |      0|  0|   7|           7|           1|
    |ap_sig_bdd_524               |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_571               |    and   |      0|  0|   2|           1|           1|
    |exitcond2_fu_2577_p2         |   icmp   |      0|  0|   5|           4|           5|
    |exitcond6_fu_1851_p2         |   icmp   |      0|  0|   7|           7|           7|
    |exitcond7_fu_1043_p2         |   icmp   |      0|  0|   5|           4|           5|
    |exitcond8_fu_1015_p2         |   icmp   |      0|  0|   8|           7|           8|
    |exitcond_fu_2600_p2          |   icmp   |      0|  0|   7|           7|           7|
    |ap_sig_bdd_358               |    or    |      0|  0|   2|           1|           1|
    +-----------------------------+----------+-------+---+----+------------+------------+
    |Total                        |          |      0|  0| 121|         115|          76|
    +-----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |indvars_iv4_reg_757        |    7|          2|    7|         14|
    |indvars_iv_reg_813         |    7|          2|    7|         14|
    |j_1_reg_837                |    4|          2|    4|          8|
    |j_reg_781                  |    4|          2|    4|          8|
    |k_1_reg_792                |    7|          2|    7|         14|
    |k_2_reg_825                |    7|          2|    7|         14|
    |k_3_reg_848                |    7|          2|    7|         14|
    |k_reg_769                  |    7|          2|    7|         14|
    |p_Repl2_s_phi_fu_884_p128  |  672|         65|   32|       2080|
    |p_Val2_1_reg_858           |  256|          2|  256|        512|
    |rowIdx_reg_746             |    7|          2|    7|         14|
    |t2_reg_802                 |    4|          2|    4|          8|
    |t_reg_870                  |    4|          2|    4|          8|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  993|         89|  353|       2722|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+-----+-----+-----------+
    |         Name        |  FF | Bits| Const Bits|
    +---------------------+-----+-----+-----------+
    |ap_CS_fsm            |    5|    5|          0|
    |arow_63_10_fu_242    |   32|   32|          0|
    |arow_63_11_fu_246    |   32|   32|          0|
    |arow_63_12_fu_250    |   32|   32|          0|
    |arow_63_13_fu_254    |   32|   32|          0|
    |arow_63_14_fu_258    |   32|   32|          0|
    |arow_63_15_fu_262    |   32|   32|          0|
    |arow_63_16_fu_266    |   32|   32|          0|
    |arow_63_17_fu_270    |   32|   32|          0|
    |arow_63_18_fu_274    |   32|   32|          0|
    |arow_63_19_fu_278    |   32|   32|          0|
    |arow_63_1_fu_206     |   32|   32|          0|
    |arow_63_20_fu_282    |   32|   32|          0|
    |arow_63_21_fu_286    |   32|   32|          0|
    |arow_63_22_fu_290    |   32|   32|          0|
    |arow_63_23_fu_294    |   32|   32|          0|
    |arow_63_24_fu_298    |   32|   32|          0|
    |arow_63_25_fu_302    |   32|   32|          0|
    |arow_63_26_fu_306    |   32|   32|          0|
    |arow_63_27_fu_310    |   32|   32|          0|
    |arow_63_28_fu_314    |   32|   32|          0|
    |arow_63_29_fu_318    |   32|   32|          0|
    |arow_63_2_fu_210     |   32|   32|          0|
    |arow_63_30_fu_322    |   32|   32|          0|
    |arow_63_31_fu_326    |   32|   32|          0|
    |arow_63_32_fu_330    |   32|   32|          0|
    |arow_63_33_fu_334    |   32|   32|          0|
    |arow_63_34_fu_338    |   32|   32|          0|
    |arow_63_35_fu_342    |   32|   32|          0|
    |arow_63_36_fu_346    |   32|   32|          0|
    |arow_63_37_fu_350    |   32|   32|          0|
    |arow_63_38_fu_354    |   32|   32|          0|
    |arow_63_39_fu_358    |   32|   32|          0|
    |arow_63_3_fu_214     |   32|   32|          0|
    |arow_63_40_fu_362    |   32|   32|          0|
    |arow_63_41_fu_366    |   32|   32|          0|
    |arow_63_42_fu_370    |   32|   32|          0|
    |arow_63_43_fu_374    |   32|   32|          0|
    |arow_63_44_fu_378    |   32|   32|          0|
    |arow_63_45_fu_382    |   32|   32|          0|
    |arow_63_46_fu_386    |   32|   32|          0|
    |arow_63_47_fu_390    |   32|   32|          0|
    |arow_63_48_fu_394    |   32|   32|          0|
    |arow_63_49_fu_398    |   32|   32|          0|
    |arow_63_4_fu_218     |   32|   32|          0|
    |arow_63_50_fu_402    |   32|   32|          0|
    |arow_63_51_fu_406    |   32|   32|          0|
    |arow_63_52_fu_410    |   32|   32|          0|
    |arow_63_53_fu_414    |   32|   32|          0|
    |arow_63_54_fu_418    |   32|   32|          0|
    |arow_63_55_fu_422    |   32|   32|          0|
    |arow_63_56_fu_426    |   32|   32|          0|
    |arow_63_57_fu_430    |   32|   32|          0|
    |arow_63_58_fu_434    |   32|   32|          0|
    |arow_63_59_fu_438    |   32|   32|          0|
    |arow_63_5_fu_222     |   32|   32|          0|
    |arow_63_60_fu_442    |   32|   32|          0|
    |arow_63_61_fu_446    |   32|   32|          0|
    |arow_63_62_fu_450    |   32|   32|          0|
    |arow_63_63_fu_454    |   32|   32|          0|
    |arow_63_6_fu_226     |   32|   32|          0|
    |arow_63_7_fu_230     |   32|   32|          0|
    |arow_63_8_fu_234     |   32|   32|          0|
    |arow_63_9_fu_238     |   32|   32|          0|
    |arow_63_fu_202       |   32|   32|          0|
    |brow_63_10_fu_498    |   32|   32|          0|
    |brow_63_11_fu_502    |   32|   32|          0|
    |brow_63_12_fu_506    |   32|   32|          0|
    |brow_63_13_fu_510    |   32|   32|          0|
    |brow_63_14_fu_514    |   32|   32|          0|
    |brow_63_15_fu_518    |   32|   32|          0|
    |brow_63_16_fu_522    |   32|   32|          0|
    |brow_63_17_fu_526    |   32|   32|          0|
    |brow_63_18_fu_530    |   32|   32|          0|
    |brow_63_19_fu_534    |   32|   32|          0|
    |brow_63_1_fu_462     |   32|   32|          0|
    |brow_63_20_fu_538    |   32|   32|          0|
    |brow_63_21_fu_542    |   32|   32|          0|
    |brow_63_22_fu_546    |   32|   32|          0|
    |brow_63_23_fu_550    |   32|   32|          0|
    |brow_63_24_fu_554    |   32|   32|          0|
    |brow_63_25_fu_558    |   32|   32|          0|
    |brow_63_26_fu_562    |   32|   32|          0|
    |brow_63_27_fu_566    |   32|   32|          0|
    |brow_63_28_fu_570    |   32|   32|          0|
    |brow_63_29_fu_574    |   32|   32|          0|
    |brow_63_2_fu_466     |   32|   32|          0|
    |brow_63_30_fu_578    |   32|   32|          0|
    |brow_63_31_fu_582    |   32|   32|          0|
    |brow_63_32_fu_586    |   32|   32|          0|
    |brow_63_33_fu_590    |   32|   32|          0|
    |brow_63_34_fu_594    |   32|   32|          0|
    |brow_63_35_fu_598    |   32|   32|          0|
    |brow_63_36_fu_602    |   32|   32|          0|
    |brow_63_37_fu_606    |   32|   32|          0|
    |brow_63_38_fu_610    |   32|   32|          0|
    |brow_63_39_fu_614    |   32|   32|          0|
    |brow_63_3_fu_470     |   32|   32|          0|
    |brow_63_40_fu_618    |   32|   32|          0|
    |brow_63_41_fu_622    |   32|   32|          0|
    |brow_63_42_fu_626    |   32|   32|          0|
    |brow_63_43_fu_630    |   32|   32|          0|
    |brow_63_44_fu_634    |   32|   32|          0|
    |brow_63_45_fu_638    |   32|   32|          0|
    |brow_63_46_fu_642    |   32|   32|          0|
    |brow_63_47_fu_646    |   32|   32|          0|
    |brow_63_48_fu_650    |   32|   32|          0|
    |brow_63_49_fu_654    |   32|   32|          0|
    |brow_63_4_fu_474     |   32|   32|          0|
    |brow_63_50_fu_658    |   32|   32|          0|
    |brow_63_51_fu_662    |   32|   32|          0|
    |brow_63_52_fu_666    |   32|   32|          0|
    |brow_63_53_fu_670    |   32|   32|          0|
    |brow_63_54_fu_674    |   32|   32|          0|
    |brow_63_55_fu_678    |   32|   32|          0|
    |brow_63_56_fu_682    |   32|   32|          0|
    |brow_63_57_fu_686    |   32|   32|          0|
    |brow_63_58_fu_690    |   32|   32|          0|
    |brow_63_59_fu_694    |   32|   32|          0|
    |brow_63_5_fu_478     |   32|   32|          0|
    |brow_63_60_fu_698    |   32|   32|          0|
    |brow_63_61_fu_702    |   32|   32|          0|
    |brow_63_62_fu_706    |   32|   32|          0|
    |brow_63_63_fu_710    |   32|   32|          0|
    |brow_63_6_fu_482     |   32|   32|          0|
    |brow_63_7_fu_486     |   32|   32|          0|
    |brow_63_8_fu_490     |   32|   32|          0|
    |brow_63_9_fu_494     |   32|   32|          0|
    |brow_63_fu_458       |   32|   32|          0|
    |crow_0_reg_4161      |   32|   32|          0|
    |crow_10_reg_4211     |   32|   32|          0|
    |crow_11_reg_4216     |   32|   32|          0|
    |crow_12_reg_4221     |   32|   32|          0|
    |crow_13_reg_4226     |   32|   32|          0|
    |crow_14_reg_4231     |   32|   32|          0|
    |crow_15_reg_4236     |   32|   32|          0|
    |crow_16_reg_4241     |   32|   32|          0|
    |crow_17_reg_4246     |   32|   32|          0|
    |crow_18_reg_4251     |   32|   32|          0|
    |crow_19_reg_4256     |   32|   32|          0|
    |crow_1_reg_4166      |   32|   32|          0|
    |crow_20_reg_4261     |   32|   32|          0|
    |crow_21_reg_4266     |   32|   32|          0|
    |crow_22_reg_4271     |   32|   32|          0|
    |crow_23_reg_4276     |   32|   32|          0|
    |crow_24_reg_4281     |   32|   32|          0|
    |crow_25_reg_4286     |   32|   32|          0|
    |crow_26_reg_4291     |   32|   32|          0|
    |crow_27_reg_4296     |   32|   32|          0|
    |crow_28_reg_4301     |   32|   32|          0|
    |crow_29_reg_4306     |   32|   32|          0|
    |crow_2_reg_4171      |   32|   32|          0|
    |crow_30_reg_4311     |   32|   32|          0|
    |crow_31_reg_4316     |   32|   32|          0|
    |crow_32_reg_4321     |   32|   32|          0|
    |crow_33_reg_4326     |   32|   32|          0|
    |crow_34_reg_4331     |   32|   32|          0|
    |crow_35_reg_4336     |   32|   32|          0|
    |crow_36_reg_4341     |   32|   32|          0|
    |crow_37_reg_4346     |   32|   32|          0|
    |crow_38_reg_4351     |   32|   32|          0|
    |crow_39_reg_4356     |   32|   32|          0|
    |crow_3_reg_4176      |   32|   32|          0|
    |crow_40_reg_4361     |   32|   32|          0|
    |crow_41_reg_4366     |   32|   32|          0|
    |crow_42_reg_4371     |   32|   32|          0|
    |crow_43_reg_4376     |   32|   32|          0|
    |crow_44_reg_4381     |   32|   32|          0|
    |crow_45_reg_4386     |   32|   32|          0|
    |crow_46_reg_4391     |   32|   32|          0|
    |crow_47_reg_4396     |   32|   32|          0|
    |crow_48_reg_4401     |   32|   32|          0|
    |crow_49_reg_4406     |   32|   32|          0|
    |crow_4_reg_4181      |   32|   32|          0|
    |crow_50_reg_4411     |   32|   32|          0|
    |crow_51_reg_4416     |   32|   32|          0|
    |crow_52_reg_4421     |   32|   32|          0|
    |crow_53_reg_4426     |   32|   32|          0|
    |crow_54_reg_4431     |   32|   32|          0|
    |crow_55_reg_4436     |   32|   32|          0|
    |crow_56_reg_4441     |   32|   32|          0|
    |crow_57_reg_4446     |   32|   32|          0|
    |crow_58_reg_4451     |   32|   32|          0|
    |crow_59_reg_4456     |   32|   32|          0|
    |crow_5_reg_4186      |   32|   32|          0|
    |crow_60_reg_4461     |   32|   32|          0|
    |crow_61_reg_4466     |   32|   32|          0|
    |crow_62_reg_4471     |   32|   32|          0|
    |crow_63_reg_4476     |   32|   32|          0|
    |crow_6_reg_4191      |   32|   32|          0|
    |crow_7_reg_4196      |   32|   32|          0|
    |crow_8_reg_4201      |   32|   32|          0|
    |crow_9_reg_4206      |   32|   32|          0|
    |curElemA_reg_4125    |  256|  256|          0|
    |curElemB_reg_4130    |  256|  256|          0|
    |curIdx_1_reg_4489    |    9|    9|          0|
    |curIdx_reg_3468      |    9|    9|          0|
    |indvars_iv4_reg_757  |    7|    7|          0|
    |indvars_iv_reg_813   |    7|    7|          0|
    |j_1_reg_837          |    4|    4|          0|
    |j_2_reg_3463         |    4|    4|          0|
    |j_3_reg_4484         |    4|    4|          0|
    |j_reg_781            |    4|    4|          0|
    |k_1_reg_792          |    7|    7|          0|
    |k_2_reg_825          |    7|    7|          0|
    |k_3_reg_848          |    7|    7|          0|
    |k_4_reg_4135         |    7|    7|          0|
    |k_5_reg_4494         |    7|    7|          0|
    |k_reg_769            |    7|    7|          0|
    |p_Val2_1_reg_858     |  256|  256|          0|
    |rowBaseIdx_reg_3454  |    6|    9|          3|
    |rowIdx_1_reg_3449    |    7|    7|          0|
    |rowIdx_reg_746       |    7|    7|          0|
    |t2_reg_802           |    4|    4|          0|
    |t_reg_870            |    4|    4|          0|
    +---------------------+-----+-----+-----------+
    |Total                | 7035| 7038|          3|
    +---------------------+-----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   mmult_top  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   mmult_top  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   mmult_top  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   mmult_top  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   mmult_top  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   mmult_top  | return value |
|a_req_din      | out |    1|   ap_bus   |       a      |    pointer   |
|a_req_full_n   |  in |    1|   ap_bus   |       a      |    pointer   |
|a_req_write    | out |    1|   ap_bus   |       a      |    pointer   |
|a_rsp_empty_n  |  in |    1|   ap_bus   |       a      |    pointer   |
|a_rsp_read     | out |    1|   ap_bus   |       a      |    pointer   |
|a_address      | out |   32|   ap_bus   |       a      |    pointer   |
|a_datain       |  in |  256|   ap_bus   |       a      |    pointer   |
|a_dataout      | out |  256|   ap_bus   |       a      |    pointer   |
|a_size         | out |   32|   ap_bus   |       a      |    pointer   |
|b_req_din      | out |    1|   ap_bus   |       b      |    pointer   |
|b_req_full_n   |  in |    1|   ap_bus   |       b      |    pointer   |
|b_req_write    | out |    1|   ap_bus   |       b      |    pointer   |
|b_rsp_empty_n  |  in |    1|   ap_bus   |       b      |    pointer   |
|b_rsp_read     | out |    1|   ap_bus   |       b      |    pointer   |
|b_address      | out |   32|   ap_bus   |       b      |    pointer   |
|b_datain       |  in |  256|   ap_bus   |       b      |    pointer   |
|b_dataout      | out |  256|   ap_bus   |       b      |    pointer   |
|b_size         | out |   32|   ap_bus   |       b      |    pointer   |
|c_req_din      | out |    1|   ap_bus   |       c      |    pointer   |
|c_req_full_n   |  in |    1|   ap_bus   |       c      |    pointer   |
|c_req_write    | out |    1|   ap_bus   |       c      |    pointer   |
|c_rsp_empty_n  |  in |    1|   ap_bus   |       c      |    pointer   |
|c_rsp_read     | out |    1|   ap_bus   |       c      |    pointer   |
|c_address      | out |   32|   ap_bus   |       c      |    pointer   |
|c_datain       |  in |  256|   ap_bus   |       c      |    pointer   |
|c_dataout      | out |  256|   ap_bus   |       c      |    pointer   |
|c_size         | out |   32|   ap_bus   |       c      |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

