Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu Jul  4 00:47:26 2019
| Host         : jinyeeng-Inspiron-3421 running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.416        0.000                      0                 7862        0.004        0.000                      0                 7862        8.750        0.000                       0                  3346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          5.416        0.000                      0                 7862        0.004        0.000                      0                 7862        8.750        0.000                       0                  3346  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.267ns  (logic 3.709ns (25.997%)  route 10.558ns (74.003%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.826     3.120    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X43Y127        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     3.576 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/Q
                         net (fo=5, routed)           0.822     4.398    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_state20
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.152     4.550 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_126/O
                         net (fo=1, routed)           0.864     5.414    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_126_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.326     5.740 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_54/O
                         net (fo=43, routed)          1.018     6.758    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_54_n_0
    SLICE_X42Y129        LUT5 (Prop_lut5_I4_O)        0.152     6.910 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_84/O
                         net (fo=52, routed)          0.879     7.788    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/p_0_reg_114_reg[0]
    SLICE_X44Y135        LUT2 (Prop_lut2_I0_O)        0.342     8.130 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_81/O
                         net (fo=26, routed)          1.120     9.251    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_9
    SLICE_X44Y142        LUT4 (Prop_lut4_I0_O)        0.354     9.605 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_151/O
                         net (fo=8, routed)           0.599    10.204    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_2
    SLICE_X42Y142        LUT2 (Prop_lut2_I1_O)        0.332    10.536 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_92__5/O
                         net (fo=5, routed)           0.848    11.384    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_92__5_n_0
    SLICE_X43Y141        LUT3 (Prop_lut3_I2_O)        0.152    11.536 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33/O
                         net (fo=6, routed)           0.748    12.284    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33_n_0
    SLICE_X43Y142        LUT4 (Prop_lut4_I1_O)        0.332    12.616 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_69/O
                         net (fo=2, routed)           0.603    13.220    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_69_n_0
    SLICE_X44Y142        LUT5 (Prop_lut5_I0_O)        0.150    13.370 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16/O
                         net (fo=1, routed)           0.578    13.948    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16_n_0
    SLICE_X44Y140        LUT5 (Prop_lut5_I3_O)        0.326    14.274 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=27, routed)          1.208    15.481    design_1_i/solveCube_0/inst/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/A0
    SLICE_X46Y137        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.156    15.637 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/SP/O
                         net (fo=1, routed)           0.864    16.501    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ram_reg_18
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.355    16.856 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/__16/q0[1]_i_2/O
                         net (fo=1, routed)           0.407    17.263    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[1]
    SLICE_X47Y137        LUT5 (Prop_lut5_I2_O)        0.124    17.387 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1/O
                         net (fo=1, routed)           0.000    17.387    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.648    22.827    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X47Y137        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X47Y137        FDRE (Setup_fdre_C_D)        0.031    22.803    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.803    
                         arrival time                         -17.387    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.185ns  (logic 3.698ns (26.069%)  route 10.487ns (73.931%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.826     3.120    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X43Y127        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     3.576 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/Q
                         net (fo=5, routed)           0.822     4.398    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_state20
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.152     4.550 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_126/O
                         net (fo=1, routed)           0.864     5.414    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_126_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.326     5.740 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_54/O
                         net (fo=43, routed)          1.018     6.758    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_54_n_0
    SLICE_X42Y129        LUT5 (Prop_lut5_I4_O)        0.152     6.910 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_84/O
                         net (fo=52, routed)          0.879     7.788    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/p_0_reg_114_reg[0]
    SLICE_X44Y135        LUT2 (Prop_lut2_I0_O)        0.342     8.130 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_81/O
                         net (fo=26, routed)          1.120     9.251    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_9
    SLICE_X44Y142        LUT4 (Prop_lut4_I0_O)        0.354     9.605 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_151/O
                         net (fo=8, routed)           0.599    10.204    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_2
    SLICE_X42Y142        LUT2 (Prop_lut2_I1_O)        0.332    10.536 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_92__5/O
                         net (fo=5, routed)           0.848    11.384    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_92__5_n_0
    SLICE_X43Y141        LUT3 (Prop_lut3_I2_O)        0.152    11.536 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33/O
                         net (fo=6, routed)           0.748    12.284    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33_n_0
    SLICE_X43Y142        LUT4 (Prop_lut4_I1_O)        0.332    12.616 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_69/O
                         net (fo=2, routed)           0.603    13.220    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_69_n_0
    SLICE_X44Y142        LUT5 (Prop_lut5_I0_O)        0.150    13.370 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16/O
                         net (fo=1, routed)           0.578    13.948    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16_n_0
    SLICE_X44Y140        LUT5 (Prop_lut5_I3_O)        0.326    14.274 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=27, routed)          1.339    15.612    design_1_i/solveCube_0/inst/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/A0
    SLICE_X46Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152    15.764 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/SP/O
                         net (fo=1, routed)           0.636    16.400    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ram_reg_25
    SLICE_X45Y137        LUT5 (Prop_lut5_I4_O)        0.348    16.748 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/__16/q0[2]_i_2/O
                         net (fo=1, routed)           0.433    17.181    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[2]
    SLICE_X45Y137        LUT5 (Prop_lut5_I2_O)        0.124    17.305 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[2]_i_1/O
                         net (fo=1, routed)           0.000    17.305    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[2]_i_1_n_0
    SLICE_X45Y137        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.648    22.827    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X45Y137        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X45Y137        FDRE (Setup_fdre_C_D)        0.029    22.801    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -17.305    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.838ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.896ns  (logic 3.138ns (22.583%)  route 10.758ns (77.417%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.823     3.117    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/Q
                         net (fo=23, routed)          1.491     5.064    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93][5]
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.150     5.214 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_80__4/O
                         net (fo=27, routed)          1.006     6.220    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47_n_24
    SLICE_X53Y118        LUT6 (Prop_lut6_I5_O)        0.326     6.546 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_43__10/O
                         net (fo=34, routed)          0.679     7.225    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_43__10_n_0
    SLICE_X53Y118        LUT5 (Prop_lut5_I4_O)        0.150     7.375 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_75__4/O
                         net (fo=58, routed)          1.413     8.788    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93]_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I2_O)        0.326     9.114 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_109__4/O
                         net (fo=3, routed)           0.855     9.969    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_109__4_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I0_O)        0.152    10.121 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_90__4/O
                         net (fo=4, routed)           0.905    11.026    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_90__4_n_0
    SLICE_X60Y124        LUT3 (Prop_lut3_I2_O)        0.376    11.402 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_78__5/O
                         net (fo=3, routed)           0.464    11.865    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_78__5_n_0
    SLICE_X63Y124        LUT6 (Prop_lut6_I1_O)        0.332    12.197 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_17__12/O
                         net (fo=6, routed)           1.062    13.260    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_17__12_n_0
    SLICE_X66Y123        LUT6 (Prop_lut6_I0_O)        0.124    13.384 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_23__11/O
                         net (fo=1, routed)           0.433    13.817    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_23__11_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.941 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_4__13/O
                         net (fo=27, routed)          1.233    15.174    design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/A2
    SLICE_X58Y122        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    15.324 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__1/SP/O
                         net (fo=1, routed)           0.803    16.127    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_23
    SLICE_X59Y123        LUT5 (Prop_lut5_I4_O)        0.348    16.475 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q0[2]_i_2/O
                         net (fo=1, routed)           0.414    16.889    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[2]
    SLICE_X56Y123        LUT5 (Prop_lut5_I2_O)        0.124    17.013 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[2]_i_1__8/O
                         net (fo=1, routed)           0.000    17.013    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[2]_i_1__8_n_0
    SLICE_X56Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.696    22.875    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X56Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]/C
                         clock pessimism              0.247    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X56Y123        FDRE (Setup_fdre_C_D)        0.031    22.851    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]
  -------------------------------------------------------------------
                         required time                         22.851    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  5.838    

Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.826ns  (logic 3.145ns (22.747%)  route 10.681ns (77.253%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.823     3.117    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/Q
                         net (fo=23, routed)          1.491     5.064    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93][5]
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.150     5.214 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_80__4/O
                         net (fo=27, routed)          1.006     6.220    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47_n_24
    SLICE_X53Y118        LUT6 (Prop_lut6_I5_O)        0.326     6.546 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_43__10/O
                         net (fo=34, routed)          0.679     7.225    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_43__10_n_0
    SLICE_X53Y118        LUT5 (Prop_lut5_I4_O)        0.150     7.375 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_75__4/O
                         net (fo=58, routed)          1.413     8.788    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93]_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I2_O)        0.326     9.114 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_109__4/O
                         net (fo=3, routed)           0.855     9.969    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_109__4_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I0_O)        0.152    10.121 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_90__4/O
                         net (fo=4, routed)           0.905    11.026    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_90__4_n_0
    SLICE_X60Y124        LUT3 (Prop_lut3_I2_O)        0.376    11.402 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_78__5/O
                         net (fo=3, routed)           0.464    11.865    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_78__5_n_0
    SLICE_X63Y124        LUT6 (Prop_lut6_I1_O)        0.332    12.197 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_17__12/O
                         net (fo=6, routed)           1.062    13.260    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_17__12_n_0
    SLICE_X66Y123        LUT6 (Prop_lut6_I0_O)        0.124    13.384 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_23__11/O
                         net (fo=1, routed)           0.433    13.817    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_23__11_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.941 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_4__13/O
                         net (fo=27, routed)          1.203    15.144    design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/A2
    SLICE_X58Y122        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.150    15.294 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/O
                         net (fo=1, routed)           0.822    16.116    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_18
    SLICE_X57Y123        LUT5 (Prop_lut5_I4_O)        0.355    16.471 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q0[1]_i_2/O
                         net (fo=1, routed)           0.348    16.819    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[1]
    SLICE_X56Y123        LUT5 (Prop_lut5_I2_O)        0.124    16.943 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__8/O
                         net (fo=1, routed)           0.000    16.943    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[1]_i_1__8_n_0
    SLICE_X56Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.696    22.875    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X56Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]/C
                         clock pessimism              0.247    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X56Y123        FDRE (Setup_fdre_C_D)        0.031    22.851    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[1]
  -------------------------------------------------------------------
                         required time                         22.851    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.976ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.705ns  (logic 3.446ns (25.145%)  route 10.259ns (74.855%))
  Logic Levels:           13  (LUT2=3 LUT3=1 LUT4=2 LUT5=5 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 22.827 - 20.000 ) 
    Source Clock Delay      (SCD):    3.120ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.826     3.120    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_clk
    SLICE_X43Y127        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y127        FDRE (Prop_fdre_C_Q)         0.456     3.576 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_reg[19]/Q
                         net (fo=5, routed)           0.822     4.398    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ap_CS_fsm_state20
    SLICE_X41Y127        LUT2 (Prop_lut2_I0_O)        0.152     4.550 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_126/O
                         net (fo=1, routed)           0.864     5.414    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_126_n_0
    SLICE_X41Y127        LUT6 (Prop_lut6_I4_O)        0.326     5.740 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_54/O
                         net (fo=43, routed)          1.018     6.758    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_54_n_0
    SLICE_X42Y129        LUT5 (Prop_lut5_I4_O)        0.152     6.910 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/ram_reg_0_31_0_0_i_84/O
                         net (fo=52, routed)          0.879     7.788    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/p_0_reg_114_reg[0]
    SLICE_X44Y135        LUT2 (Prop_lut2_I0_O)        0.342     8.130 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_81/O
                         net (fo=26, routed)          1.120     9.251    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_9
    SLICE_X44Y142        LUT4 (Prop_lut4_I0_O)        0.354     9.605 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_151/O
                         net (fo=8, routed)           0.599    10.204    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]_2
    SLICE_X42Y142        LUT2 (Prop_lut2_I1_O)        0.332    10.536 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_92__5/O
                         net (fo=5, routed)           0.848    11.384    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_92__5_n_0
    SLICE_X43Y141        LUT3 (Prop_lut3_I2_O)        0.152    11.536 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33/O
                         net (fo=6, routed)           0.748    12.284    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_33_n_0
    SLICE_X43Y142        LUT4 (Prop_lut4_I1_O)        0.332    12.616 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_69/O
                         net (fo=2, routed)           0.603    13.220    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_69_n_0
    SLICE_X44Y142        LUT5 (Prop_lut5_I0_O)        0.150    13.370 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16/O
                         net (fo=1, routed)           0.578    13.948    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_16_n_0
    SLICE_X44Y140        LUT5 (Prop_lut5_I3_O)        0.326    14.274 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_2/O
                         net (fo=27, routed)          1.228    15.501    design_1_i/solveCube_0/inst/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/A0
    SLICE_X46Y136        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    15.625 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.797    16.422    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/ram_reg_15
    SLICE_X47Y137        LUT5 (Prop_lut5_I4_O)        0.124    16.546 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/__16/q0[0]_i_2/O
                         net (fo=1, routed)           0.154    16.701    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[0]
    SLICE_X47Y137        LUT5 (Prop_lut5_I2_O)        0.124    16.825 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1/O
                         net (fo=1, routed)           0.000    16.825    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1_n_0
    SLICE_X47Y137        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.648    22.827    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X47Y137        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/C
                         clock pessimism              0.247    23.074    
                         clock uncertainty           -0.302    22.772    
    SLICE_X47Y137        FDRE (Setup_fdre_C_D)        0.029    22.801    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_stage3Prepare_fu_32/grp_turnCube_fu_61/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.801    
                         arrival time                         -16.825    
  -------------------------------------------------------------------
                         slack                                  5.976    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.654ns  (logic 3.155ns (23.107%)  route 10.499ns (76.893%))
  Logic Levels:           13  (LUT2=3 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.823     3.117    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/Q
                         net (fo=23, routed)          1.491     5.064    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93][5]
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.150     5.214 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_80__4/O
                         net (fo=27, routed)          1.116     6.330    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I0_O)        0.326     6.656 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_128__2/O
                         net (fo=4, routed)           0.857     7.512    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47_n_34
    SLICE_X52Y118        LUT5 (Prop_lut5_I4_O)        0.152     7.664 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_48__11/O
                         net (fo=70, routed)          1.388     9.052    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[91]
    SLICE_X58Y120        LUT2 (Prop_lut2_I1_O)        0.352     9.404 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_19__11/O
                         net (fo=11, routed)          0.726    10.130    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_1
    SLICE_X64Y122        LUT5 (Prop_lut5_I4_O)        0.328    10.458 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_195__1/O
                         net (fo=2, routed)           0.422    10.881    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_195__1_n_0
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.118    10.999 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_191__0/O
                         net (fo=4, routed)           0.625    11.624    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_191__0_n_0
    SLICE_X63Y122        LUT2 (Prop_lut2_I1_O)        0.321    11.945 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_169__3/O
                         net (fo=2, routed)           0.484    12.429    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_169__3_n_0
    SLICE_X63Y121        LUT6 (Prop_lut6_I2_O)        0.332    12.761 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_117__3/O
                         net (fo=1, routed)           0.527    13.288    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_117__3_n_0
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.412 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_38__9/O
                         net (fo=1, routed)           0.423    13.835    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_38__9_n_0
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.124    13.959 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_7__10/O
                         net (fo=9, routed)           0.865    14.824    design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0/DPRA0
    SLICE_X58Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124    14.948 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0/DP/O
                         net (fo=1, routed)           1.009    15.957    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_15
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.124    16.081 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q1[0]_i_2/O
                         net (fo=1, routed)           0.566    16.647    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg
    SLICE_X57Y123        LUT5 (Prop_lut5_I0_O)        0.124    16.771 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[0]_i_1__8/O
                         net (fo=1, routed)           0.000    16.771    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[0]_i_1__8_n_0
    SLICE_X57Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.696    22.875    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X57Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]/C
                         clock pessimism              0.247    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X57Y123        FDRE (Setup_fdre_C_D)        0.029    22.849    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]
  -------------------------------------------------------------------
                         required time                         22.849    
                         arrival time                         -16.771    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.182ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.550ns  (logic 2.888ns (21.314%)  route 10.662ns (78.686%))
  Logic Levels:           12  (LUT2=1 LUT3=1 LUT5=5 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.823     3.117    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/Q
                         net (fo=23, routed)          1.491     5.064    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93][5]
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.150     5.214 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_80__4/O
                         net (fo=27, routed)          1.006     6.220    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47_n_24
    SLICE_X53Y118        LUT6 (Prop_lut6_I5_O)        0.326     6.546 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_43__10/O
                         net (fo=34, routed)          0.679     7.225    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_43__10_n_0
    SLICE_X53Y118        LUT5 (Prop_lut5_I4_O)        0.150     7.375 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_75__4/O
                         net (fo=58, routed)          1.413     8.788    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93]_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I2_O)        0.326     9.114 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_109__4/O
                         net (fo=3, routed)           0.855     9.969    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_109__4_n_0
    SLICE_X62Y125        LUT5 (Prop_lut5_I0_O)        0.152    10.121 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_90__4/O
                         net (fo=4, routed)           0.905    11.026    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_90__4_n_0
    SLICE_X60Y124        LUT3 (Prop_lut3_I2_O)        0.376    11.402 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_78__5/O
                         net (fo=3, routed)           0.464    11.865    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_78__5_n_0
    SLICE_X63Y124        LUT6 (Prop_lut6_I1_O)        0.332    12.197 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_17__12/O
                         net (fo=6, routed)           1.062    13.260    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_17__12_n_0
    SLICE_X66Y123        LUT6 (Prop_lut6_I0_O)        0.124    13.384 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_23__11/O
                         net (fo=1, routed)           0.433    13.817    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_23__11_n_0
    SLICE_X64Y124        LUT6 (Prop_lut6_I0_O)        0.124    13.941 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_4__13/O
                         net (fo=27, routed)          1.203    15.144    design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/A2
    SLICE_X58Y122        RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124    15.268 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.848    16.116    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_13
    SLICE_X57Y124        LUT5 (Prop_lut5_I4_O)        0.124    16.240 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q0[0]_i_2/O
                         net (fo=1, routed)           0.303    16.543    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q00[0]
    SLICE_X56Y123        LUT5 (Prop_lut5_I2_O)        0.124    16.667 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1__8/O
                         net (fo=1, routed)           0.000    16.667    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0[0]_i_1__8_n_0
    SLICE_X56Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.696    22.875    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X56Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]/C
                         clock pessimism              0.247    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X56Y123        FDRE (Setup_fdre_C_D)        0.029    22.849    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         22.849    
                         arrival time                         -16.667    
  -------------------------------------------------------------------
                         slack                                  6.182    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/reg_431_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.266ns  (logic 2.664ns (20.082%)  route 10.602ns (79.918%))
  Logic Levels:           12  (LUT2=1 LUT3=2 LUT4=1 LUT5=4 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 22.659 - 20.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.843     3.137    design_1_i/solveCube_0/inst/ap_clk
    SLICE_X37Y108        FDRE                                         r  design_1_i/solveCube_0/inst/reg_431_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y108        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  design_1_i/solveCube_0/inst/reg_431_reg[2]/Q
                         net (fo=18, routed)          1.437     5.030    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/reg_431_reg[3][2]
    SLICE_X41Y101        LUT5 (Prop_lut5_I2_O)        0.152     5.182 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_CS_fsm[75]_i_2/O
                         net (fo=3, routed)           0.467     5.649    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_CS_fsm[75]_i_2_n_0
    SLICE_X41Y101        LUT4 (Prop_lut4_I3_O)        0.326     5.975 f  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_170__1/O
                         net (fo=11, routed)          0.510     6.484    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_170__1_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.608 f  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ram_reg_0_127_0_0__1_i_4/O
                         net (fo=40, routed)          1.157     7.765    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/q0_reg[2]_0
    SLICE_X43Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.889 f  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ram_reg_0_31_0_0_i_109__2/O
                         net (fo=91, routed)          0.936     8.825    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[46]_0
    SLICE_X36Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.949 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_193/O
                         net (fo=4, routed)           1.378    10.327    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_193_n_0
    SLICE_X36Y91         LUT3 (Prop_lut3_I2_O)        0.150    10.477 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_236__0/O
                         net (fo=1, routed)           0.454    10.932    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_236__0_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I4_O)        0.328    11.260 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_149__1/O
                         net (fo=1, routed)           0.563    11.823    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_149__1_n_0
    SLICE_X39Y91         LUT5 (Prop_lut5_I3_O)        0.124    11.947 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_41__7/O
                         net (fo=1, routed)           0.594    12.540    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_41__7_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I2_O)        0.124    12.664 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_7__6/O
                         net (fo=9, routed)           1.232    13.897    design_1_i/solveCube_0/inst/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/DPRA0
    SLICE_X42Y94         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153    14.050 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/DP/O
                         net (fo=1, routed)           0.934    14.984    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/ram_reg_18
    SLICE_X41Y93         LUT5 (Prop_lut5_I0_O)        0.331    15.315 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/__16/q1[1]_i_2/O
                         net (fo=1, routed)           0.939    16.255    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q10[1]
    SLICE_X42Y97         LUT3 (Prop_lut3_I0_O)        0.148    16.403 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[1]_i_1__5/O
                         net (fo=1, routed)           0.000    16.403    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[1]_i_1__5_n_0
    SLICE_X42Y97         FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.480    22.659    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X42Y97         FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]/C
                         clock pessimism              0.129    22.788    
                         clock uncertainty           -0.302    22.486    
    SLICE_X42Y97         FDRE (Setup_fdre_C_D)        0.118    22.604    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[1]
  -------------------------------------------------------------------
                         required time                         22.604    
                         arrival time                         -16.403    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/ap_CS_fsm_reg[87]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.406ns  (logic 3.074ns (22.931%)  route 10.332ns (77.069%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.180ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.886     3.180    design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ap_clk
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.634 r  design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/DOADO[2]
                         net (fo=173, routed)         5.998    11.633    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/DOADO[2]
    SLICE_X55Y126        LUT6 (Prop_lut6_I4_O)        0.124    11.757 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[14]_i_3/O
                         net (fo=1, routed)           0.665    12.422    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[14]_i_3_n_0
    SLICE_X55Y126        LUT4 (Prop_lut4_I0_O)        0.124    12.546 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[14]_i_2/O
                         net (fo=3, routed)           0.788    13.334    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[14]_i_2_n_0
    SLICE_X55Y128        LUT4 (Prop_lut4_I0_O)        0.124    13.458 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[0]_i_2/O
                         net (fo=7, routed)           1.627    15.085    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_solveStage3a_fu_44_ap_ready
    SLICE_X45Y120        LUT6 (Prop_lut6_I0_O)        0.124    15.209 f  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[0]_i_1__33/O
                         net (fo=9, routed)           1.253    16.462    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_solveStage3_fu_242_ap_done
    SLICE_X40Y115        LUT3 (Prop_lut3_I1_O)        0.124    16.586 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm[87]_i_1__0/O
                         net (fo=1, routed)           0.000    16.586    design_1_i/solveCube_0/inst/ap_NS_fsm[87]
    SLICE_X40Y115        FDRE                                         r  design_1_i/solveCube_0/inst/ap_CS_fsm_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.647    22.826    design_1_i/solveCube_0/inst/ap_clk
    SLICE_X40Y115        FDRE                                         r  design_1_i/solveCube_0/inst/ap_CS_fsm_reg[87]/C
                         clock pessimism              0.247    23.073    
                         clock uncertainty           -0.302    22.771    
    SLICE_X40Y115        FDRE (Setup_fdre_C_D)        0.029    22.800    design_1_i/solveCube_0/inst/ap_CS_fsm_reg[87]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -16.586    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.222ns  (required time - arrival time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.512ns  (logic 3.385ns (25.052%)  route 10.127ns (74.948%))
  Logic Levels:           13  (LUT2=3 LUT5=4 LUT6=5 RAMD32=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.875ns = ( 22.875 - 20.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.823     3.117    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X52Y116        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y116        FDRE (Prop_fdre_C_Q)         0.456     3.573 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[59]/Q
                         net (fo=23, routed)          1.491     5.064    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[93][5]
    SLICE_X60Y124        LUT2 (Prop_lut2_I1_O)        0.150     5.214 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_80__4/O
                         net (fo=27, routed)          1.116     6.330    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q0_reg[2]_0
    SLICE_X52Y118        LUT6 (Prop_lut6_I0_O)        0.326     6.656 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_128__2/O
                         net (fo=4, routed)           0.857     7.512    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47_n_34
    SLICE_X52Y118        LUT5 (Prop_lut5_I4_O)        0.152     7.664 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ram_reg_0_31_0_0_i_48__11/O
                         net (fo=70, routed)          1.388     9.052    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_CS_fsm_reg[91]
    SLICE_X58Y120        LUT2 (Prop_lut2_I1_O)        0.352     9.404 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_19__11/O
                         net (fo=11, routed)          0.726    10.130    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[0]_1
    SLICE_X64Y122        LUT5 (Prop_lut5_I4_O)        0.328    10.458 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_195__1/O
                         net (fo=2, routed)           0.422    10.881    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_195__1_n_0
    SLICE_X63Y123        LUT5 (Prop_lut5_I0_O)        0.118    10.999 f  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_191__0/O
                         net (fo=4, routed)           0.625    11.624    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_191__0_n_0
    SLICE_X63Y122        LUT2 (Prop_lut2_I1_O)        0.321    11.945 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_169__3/O
                         net (fo=2, routed)           0.484    12.429    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_169__3_n_0
    SLICE_X63Y121        LUT6 (Prop_lut6_I2_O)        0.332    12.761 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_117__3/O
                         net (fo=1, routed)           0.527    13.288    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_117__3_n_0
    SLICE_X62Y123        LUT6 (Prop_lut6_I5_O)        0.124    13.412 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_38__9/O
                         net (fo=1, routed)           0.423    13.835    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_38__9_n_0
    SLICE_X60Y123        LUT6 (Prop_lut6_I2_O)        0.124    13.959 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0_i_7__10/O
                         net (fo=9, routed)           1.132    15.091    design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/DPRA0
    SLICE_X58Y124        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150    15.241 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/DP/O
                         net (fo=1, routed)           0.654    15.895    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ram_reg_25
    SLICE_X59Y123        LUT6 (Prop_lut6_I5_O)        0.328    16.223 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/__16/q1[2]_i_2/O
                         net (fo=1, routed)           0.282    16.505    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_3
    SLICE_X57Y123        LUT5 (Prop_lut5_I0_O)        0.124    16.629 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[2]_i_1__8/O
                         net (fo=1, routed)           0.000    16.629    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1[2]_i_1__8_n_0
    SLICE_X57Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        1.696    22.875    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X57Y123        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/C
                         clock pessimism              0.247    23.122    
                         clock uncertainty           -0.302    22.820    
    SLICE_X57Y123        FDRE (Setup_fdre_C_D)        0.031    22.851    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]
  -------------------------------------------------------------------
                         required time                         22.851    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                  6.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.231ns (33.339%)  route 0.462ns (66.661%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.557     0.893    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ap_clk
    SLICE_X43Y97         FDRE                                         r  design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/q1_reg[2]/Q
                         net (fo=2, routed)           0.065     1.099    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/grp_turnCube_fu_320_cubieColor_V_d1[2]
    SLICE_X42Y97         LUT6 (Prop_lut6_I5_O)        0.045     1.144 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_i_108/O
                         net (fo=1, routed)           0.122     1.266    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_i_108_n_0
    SLICE_X42Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.311 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_i_18/O
                         net (fo=1, routed)           0.275     1.585    design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/DIBDI[2]
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.954     1.320    design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ap_clk
    RAMB18_X2Y40         RAMB18E1                                     r  design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.035     1.285    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.581    design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.585    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/moves_V_U/solveCube_moves_V_ram_U/q0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.486%)  route 0.280ns (66.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.233ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.641     0.977    design_1_i/solveCube_0/inst/moves_V_U/solveCube_moves_V_ram_U/ap_clk
    SLICE_X33Y100        FDRE                                         r  design_1_i/solveCube_0/inst/moves_V_U/solveCube_moves_V_ram_U/q0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/solveCube_0/inst/moves_V_U/solveCube_moves_V_ram_U/q0_reg[1]/Q
                         net (fo=9, routed)           0.280     1.398    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/q0_reg[3][1]
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.867     1.233    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/CLKARDCLK
                         clock pessimism             -0.035     1.198    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     1.353    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.165    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.926    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[73]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.227ns (51.552%)  route 0.213ns (48.448%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.633     0.969    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_clk
    SLICE_X49Y135        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.128     1.097 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[72]/Q
                         net (fo=2, routed)           0.213     1.310    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/Q[62]
    SLICE_X50Y135        LUT3 (Prop_lut3_I0_O)        0.099     1.409 r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/grp_turnCube_fu_72/ap_CS_fsm[73]_i_1/O
                         net (fo=1, routed)           0.000     1.409    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_NS_fsm[73]
    SLICE_X50Y135        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.901     1.267    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_clk
    SLICE_X50Y135        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[73]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X50Y135        FDRE (Hold_fdre_C_D)         0.121     1.349    design_1_i/solveCube_0/inst/grp_solveStage3_fu_242/grp_solveStage3a_fu_44/ap_CS_fsm_reg[73]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/tmp_s_reg_96_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_CS_fsm_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.209ns (55.792%)  route 0.166ns (44.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.639     0.975    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_clk
    SLICE_X42Y100        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/tmp_s_reg_96_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 f  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/tmp_s_reg_96_reg[0]/Q
                         net (fo=4, routed)           0.166     1.305    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/tmp_s_reg_96_reg[0]_0
    SLICE_X42Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.350 r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/grp_turnCube_fu_60/ap_CS_fsm[42]_i_1__4/O
                         net (fo=1, routed)           0.000     1.350    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_NS_fsm[42]
    SLICE_X42Y99         FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_CS_fsm_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.825     1.191    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_CS_fsm_reg[42]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/solveCube_0/inst/grp_solveStage1_fu_332/ap_CS_fsm_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/p_4_reg_803_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/tmp_13_cast_reg_1196_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.791%)  route 0.270ns (59.209%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.637     0.973    design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/ap_clk
    SLICE_X49Y104        FDRE                                         r  design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/p_4_reg_803_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y104        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/p_4_reg_803_reg[3]/Q
                         net (fo=7, routed)           0.270     1.384    design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/p_4_reg_803_reg_n_0_[3]
    SLICE_X50Y103        LUT4 (Prop_lut4_I3_O)        0.045     1.429 r  design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/tmp_13_cast_reg_1196[4]_i_1__2/O
                         net (fo=2, routed)           0.000     1.429    design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/data0[4]
    SLICE_X50Y103        FDRE                                         r  design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/tmp_13_cast_reg_1196_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.906     1.272    design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/ap_clk
    SLICE_X50Y103        FDRE                                         r  design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/tmp_13_cast_reg_1196_reg[4]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.121     1.354    design_1_i/solveCube_0/inst/grp_rotateCubeHorizontal_fu_343/tmp_13_cast_reg_1196_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.182%)  route 0.228ns (61.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.228     1.364    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.179%)  route 0.193ns (57.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.998ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.662     0.998    design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_clk
    SLICE_X64Y100        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.141     1.139 r  design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[29]/Q
                         net (fo=16, routed)          0.193     1.332    design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_state30
    SLICE_X64Y98         FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.849     1.215    design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_clk
    SLICE_X64Y98         FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[30]/C
                         clock pessimism             -0.035     1.180    
    SLICE_X64Y98         FDRE (Hold_fdre_C_D)         0.072     1.252    design_1_i/solveCube_0/inst/grp_solveStage4a_fu_300/grp_rotateCubeHorizontal_fu_78/ap_CS_fsm_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.227ns (52.710%)  route 0.204ns (47.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.631     0.967    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X49Y117        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y117        FDRE (Prop_fdre_C_Q)         0.128     1.095 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[78]/Q
                         net (fo=2, routed)           0.204     1.299    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ap_CS_fsm_reg[96]_0[50]
    SLICE_X51Y118        LUT5 (Prop_lut5_I4_O)        0.099     1.398 r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/grp_turnCube_fu_47/ap_CS_fsm[79]_i_1__2/O
                         net (fo=1, routed)           0.000     1.398    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_NS_fsm[79]
    SLICE_X51Y118        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.897     1.263    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_clk
    SLICE_X51Y118        FDRE                                         r  design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[79]/C
                         clock pessimism             -0.039     1.224    
    SLICE_X51Y118        FDRE (Hold_fdre_C_D)         0.092     1.316    design_1_i/solveCube_0/inst/grp_solveStage5b_fu_280/ap_CS_fsm_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.398    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.858%)  route 0.119ns (48.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y92         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.119     1.157    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3346, routed)        0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.074    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_rMoves_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_cubieColor_tb_V/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17    design_1_i/solveCube_0/inst/solveCube_add_io_s_axi_U/int_cubieColor_tb_V/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y40    design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y40    design_1_i/solveCube_0/inst/cubieColor_V_U/solveCube_cubieCoeOg_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y85    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X26Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X30Y79    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__4/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y97    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y98    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y98    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y98    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X46Y98    design_1_i/solveCube_0/inst/grp_turnCube_fu_320/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0__0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y134   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y134   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y132   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y132   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__2/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y134   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y134   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__3/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y132   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__4/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y132   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_15_0_0__4/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y133   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X62Y133   design_1_i/solveCube_0/inst/grp_turnCube_fu_72/cubieTemp_V_U/turnCube_cubieTembkb_ram_U/ram_reg_0_31_0_0/SP/CLK



