// Seed: 1562955383
module module_0;
endmodule
module module_1;
  assign id_1 = 1 ? 1 : (id_1);
  wire id_2 = id_2;
  wire id_5 = id_4;
  wire id_6;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4[1] = 1;
  assign id_4 = id_1;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  module_0();
endmodule
