// Seed: 2483330697
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output wor id_3,
    input tri1 id_4,
    input wand id_5,
    output supply0 id_6,
    input supply0 id_7
);
  id_9 :
  assert property (@(posedge {id_0 == -1'b0 < id_6++, id_5, 1 & id_5, 1}) -1)
  else $signed(43);
  ;
endmodule
module module_1 (
    output tri1 id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri id_5,
    input supply0 id_6,
    input tri0 id_7,
    input uwire id_8,
    output supply0 id_9,
    output wand id_10,
    input tri0 id_11
    , id_14,
    output uwire id_12
);
  wire id_15;
  ;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_12,
      id_5,
      id_4,
      id_4,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
