# Loading project ca6
# reading /home/sadra/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project ca1
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 1 errors.
# Compile of components.v failed with 6 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 3 errors.
# Compile of components.v failed with 2 errors.
# Compile of components.v failed with 2 errors.
# Compile of components.v failed with 2 errors.
# Compile of components.v failed with 4 errors.
# Compile of components.v failed with 4 errors.
# Compile of components.v was successful.
# Compile of components.v was successful.
# Compile of datapath.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of datapath.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of datapath.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of datapath.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of datapath.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of datapath.v was successful.
# 2 compiles, 0 failed with no errors.
# reading /home/sadra/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project ca1
# reading /home/sadra/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project ca1
# Compile of components.v was successful.
# Compile of controller.v failed with 1 errors.
# Compile of datapath.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# 3 compiles, 0 failed with no errors.
# Compile of components.v failed with 1 errors.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of components.v failed with 1 errors.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of components.v failed with 1 errors.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# 3 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# 3 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# 3 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v failed with 4 errors.
# 4 compiles, 1 failed with 4 errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 17:33:17 on Mar 11,2024
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'shen'. The port definition is at: /home/sadra/Documents/codes/CA/Architecture/CA1/components.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/b_reg File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 14
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sin'. The port definition is at: /home/sadra/Documents/codes/CA/Architecture/CA1/components.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/b_reg File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 14
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'MUX'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/MUX File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 20
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(20): [TFMPC] - Missing connection for port 'out'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'parout'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'co'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# Error loading design
# End time: 17:33:17 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 76
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 17:34:21 on Mar 11,2024
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'MUX'.  Expected 4, found 3.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/MUX File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 20
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(20): [TFMPC] - Missing connection for port 'out'.
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'parout'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'co'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# Error loading design
# End time: 17:34:21 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 4
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 17:35:58 on Mar 11,2024
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'parout'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'co'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# Error loading design
# End time: 17:35:58 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 17:38:07 on Mar 11,2024
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'parout'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# ** Error (suppressible): (vsim-3053) Illegal output or inout port connection for port 'co'.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/controller/cntr File: /home/sadra/Documents/codes/CA/Architecture/CA1/controller.v Line: 96
# Error loading design
# End time: 17:38:07 on Mar 11,2024, Elapsed time: 0:00:00
# Errors: 2, Warnings: 2
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 17:39:41 on Mar 11,2024
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1041 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end sim:/tb/*
run -all
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
# Break key hit
# Break in Module shift_reg at /home/sadra/Documents/codes/CA/Architecture/CA1/components.v line 2
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1041 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1041 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/controller/ps
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/controller/ps
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v failed with 11 errors.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 2 failed with 11 errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 1 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 1 failed with no errors.
# Break key hit
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 1 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/controller/Zd
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 1 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/datapath/zd
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
add wave -position end  sim:/tb/div/datapath/ff_out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ff'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/ff File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 16
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(16): [TFMPC] - Missing connection for port 'out'.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/datapath/ff_in
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ff'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/ff File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 16
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(16): [TFMPC] - Missing connection for port 'out'.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/datapath/acc_po
add wave -position end  sim:/tb/div/datapath/b_po
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ff'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/ff File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 16
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(16): [TFMPC] - Missing connection for port 'out'.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
add wave -position end  sim:/tb/div/datapath/sel
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ff'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/ff File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 16
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(16): [TFMPC] - Missing connection for port 'out'.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# 4 compiles, 1 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'ff'.  Expected 6, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /tb/div/datapath/ff File: /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v Line: 16
# ** Warning: (vsim-3722) /home/sadra/Documents/codes/CA/Architecture/CA1/datapath.v(16): [TFMPC] - Missing connection for port 'out'.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
add wave -position end  sim:/tb/div/controller/ovfd
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
add wave -position end  sim:/tb/div/controller/CO
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
add wave -position end  sim:/tb/div/datapath/ff_v
restart -f
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
add wave -position end  sim:/tb/div/datapath/acc_po
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 1069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# WARNING: No extended dataflow license exists
# UndoStart or Redo start was not called Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 2}
#  Trace back: 
#    <7:eval:1: ::Wave::UndoRedoCaptureTransform Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 2}
#    >6:eval:1: ::.main_pane.dataflow.interior.cs.body.pw.wf.top.tree insert end sim:/tb/dvz
#    <5:proc:4: ::vsimwidgets::dfAddDataflowFromWave .main_pane.wave.interior.cs.body.pw.wf.tree {673 ns} sim:/tb/dvz 1
#    <4:/mtitcl/vsim/dataflow.tc_:-1: ::Wave::_showDFReadersDrivers drivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <3:/mtitcl/vsim/wave.tc_:3477: ::Wave::ShowDFDrivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <2:eval:1: ::Wave::1Up .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 591 122
#    <1:/mtitcl/vsim/wave.tc_:3432: ::Wave::SelectUp .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 591 122 1504 355
# UndoStart or Redo start was not called Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 3}
#  Trace back: 
#    <7:eval:1: ::Wave::UndoRedoCaptureTransform Delete {.main_pane.dataflow.interior.cs.body.pw.wf.top.tree.tree1 undo delete 3}
#    >6:eval:1: ::.main_pane.dataflow.interior.cs.body.pw.wf.top.tree insert end sim:/tb/start
#    <5:proc:4: ::vsimwidgets::dfAddDataflowFromWave .main_pane.wave.interior.cs.body.pw.wf.tree {21 ns} sim:/tb/start 1
#    <4:/mtitcl/vsim/dataflow.tc_:-1: ::Wave::_showDFReadersDrivers drivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <3:/mtitcl/vsim/wave.tc_:3477: ::Wave::ShowDFDrivers .main_pane.wave.interior.cs.body.pw.wf 1
#    <2:eval:1: ::Wave::1Up .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 15 52
#    <1:/mtitcl/vsim/wave.tc_:3432: ::Wave::SelectUp .main_pane.wave.interior.cs.body.pw.wf.grid.row0,wave.data 15 52 928 285
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v failed with 2 errors.
# 5 compiles, 1 failed with 2 errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
add wave -position end  sim:/tb/div/datapath/b_po
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v failed with 1 errors.
# 5 compiles, 1 failed with 1 error.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(29)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 29
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(36)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 36
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(36)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 36
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful with warnings.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(36)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 36
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
# Compile of components.v was successful.
# Compile of controller.v was successful.
# Compile of datapath.v was successful.
# Compile of divider.v was successful.
# Compile of tb.v was successful.
# 5 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# Loading work.divider
# Loading work.DataPath
# Loading work.shift_reg
# Loading work.FF
# Loading work.subtractor
# Loading work.mux_2_to_1
# Loading work.Controller
# Loading work.counter_4_bit
run -all
# ** Note: $stop    : /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v(36)
#    Time: 2069 ns  Iteration: 0  Instance: /tb
# Break in Module tb at /home/sadra/Documents/codes/CA/Architecture/CA1/tb.v line 36
# End time: 19:44:58 on Mar 11,2024, Elapsed time: 2:05:17
# Errors: 0, Warnings: 1
