

================================================================
== Vitis HLS Report for 'tiled_conv'
================================================================
* Date:           Tue Mar 28 06:22:11 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.260 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1421006337|  1421006337|  14.210 sec|  14.210 sec|  1421006338|  1421006338|     none|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                        |                             |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_conv_7x7_fu_504                     |conv_7x7                     |   171121|   171121|   1.711 ms|   1.711 ms|  171121|  171121|     none|
        |grp_store_output_tile_to_DRAM_fu_526    |store_output_tile_to_DRAM    |     1850|     1850|  18.500 us|  18.500 us|    1850|    1850|     none|
        |grp_load_layer_params_from_DRAM_fu_556  |load_layer_params_from_DRAM  |      612|      612|   6.120 us|   6.120 us|     612|     612|     none|
        +----------------------------------------+-----------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                                                              |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                          |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- TILE_ROW_TILE_COL                                           |  1421006336|  1421006336|   2775403|          -|          -|   512|        no|
        | + INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH  |        7186|        7186|        12|          1|          1|  7176|       yes|
        +--------------------------------------------------------------+------------+------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    551|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    8|    2834|   5273|    -|
|Memory           |       30|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|   1966|    -|
|Register         |        -|    -|    1390|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       34|   10|    4224|   7950|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       12|    4|       3|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |                Instance                |            Module           | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                         |control_s_axi                |        0|   0|  316|   552|    0|
    |grp_conv_7x7_fu_504                     |conv_7x7                     |        0|   7|  768|  1694|    0|
    |fm_m_axi_U                              |fm_m_axi                     |        2|   0|  537|   677|    0|
    |grp_load_layer_params_from_DRAM_fu_556  |load_layer_params_from_DRAM  |        0|   0|  317|   810|    0|
    |mul_2ns_22ns_23_1_1_U68                 |mul_2ns_22ns_23_1_1          |        0|   0|    0|    24|    0|
    |grp_store_output_tile_to_DRAM_fu_526    |store_output_tile_to_DRAM    |        0|   1|  359|   839|    0|
    |wt_m_axi_U                              |wt_m_axi                     |        2|   0|  537|   677|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+
    |Total                                   |                             |        4|   8| 2834|  5273|    0|
    +----------------------------------------+-----------------------------+---------+----+-----+------+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_5ns_7ns_3s_11_1_1_U69   |mac_muladd_5ns_7ns_3s_11_1_1   |  i0 * i1 + i2|
    |mac_muladd_6ns_7ns_6ns_12_1_1_U70  |mac_muladd_6ns_7ns_6ns_12_1_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_in_buf_V_0_U       |conv_in_buf_V_0       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_1_U       |conv_in_buf_V_0       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_in_buf_V_2_U       |conv_in_buf_V_0       |        4|  0|   0|    0|  2392|   16|     1|        38272|
    |conv_out_buf_0_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_1_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_2_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_out_buf_3_V_U      |conv_out_buf_0_V      |        1|  0|   0|    0|   460|   16|     1|         7360|
    |conv_wt_buf_ping_V_0_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_1_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_2_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_3_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_4_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_5_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_ping_V_6_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_0_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_1_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_2_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_3_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_4_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_5_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    |conv_wt_buf_pong_V_6_U  |conv_wt_buf_ping_V_0  |        1|  0|   0|    0|    84|   16|     1|         1344|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       30|  0|   0|    0| 10192|  336|    21|       163072|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_994_p2                |         +|   0|  0|  71|          64|          64|
    |add_ln34_2_fu_745_p2                |         +|   0|  0|  14|          13|           1|
    |add_ln34_fu_772_p2                  |         +|   0|  0|  10|           2|           1|
    |add_ln37_1_fu_862_p2                |         +|   0|  0|  12|          12|           1|
    |add_ln37_fu_818_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln39_1_fu_898_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln39_fu_755_p2                  |         +|   0|  0|  12|          11|          11|
    |add_ln42_fu_856_p2                  |         +|   0|  0|  14|           6|           1|
    |add_ln46_1_fu_730_p2                |         +|   0|  0|  12|          11|          11|
    |add_ln46_2_fu_850_p2                |         +|   0|  0|  14|           7|           3|
    |add_ln46_fu_950_p2                  |         +|   0|  0|  12|          12|          12|
    |add_ln49_1_fu_985_p2                |         +|   0|  0|  23|          23|          23|
    |add_ln49_2_fu_1002_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln49_fu_979_p2                  |         +|   0|  0|  23|          23|          23|
    |add_ln62_2_fu_656_p2                |         +|   0|  0|  13|          10|           1|
    |add_ln62_fu_668_p2                  |         +|   0|  0|  13|           5|           1|
    |add_ln65_fu_1056_p2                 |         +|   0|  0|  14|           6|           1|
    |and_ln34_fu_812_p2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7_io                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_1333                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op218_readreq_state7   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op229_read_state14     |       and|   0|  0|   2|           1|           1|
    |empty_fu_760_p2                     |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln34_fu_766_p2                 |      icmp|   0|  0|  12|          13|          11|
    |icmp_ln37_fu_778_p2                 |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln42_fu_806_p2                 |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln46_fu_955_p2                 |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln62_fu_662_p2                 |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln65_fu_674_p2                 |      icmp|   0|  0|  10|           6|           7|
    |p_mid126_fu_740_p2                  |      icmp|   0|  0|  11|          11|          10|
    |p_mid13_fu_903_p2                   |      icmp|   0|  0|  11|          11|          10|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state19_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done    |        or|   0|  0|   2|           1|           1|
    |or_ln37_fu_824_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_961_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln34_1_fu_792_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln34_2_fu_885_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln34_3_fu_890_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln34_fu_784_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln37_1_fu_838_p3             |    select|   0|  0|   6|           1|           6|
    |select_ln37_2_fu_909_p3             |    select|   0|  0|   2|           1|           1|
    |select_ln37_3_fu_916_p3             |    select|   0|  0|  11|           1|          11|
    |select_ln37_4_fu_868_p3             |    select|   0|  0|  12|           1|           1|
    |select_ln37_fu_830_p3               |    select|   0|  0|   6|           1|           1|
    |select_ln62_1_fu_680_p3             |    select|   0|  0|   5|           1|           5|
    |select_ln62_fu_692_p3               |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |xor_ln34_fu_800_p2                  |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 551|         404|         375|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |                            Name                            | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                                   |  329|         71|    1|         71|
    |ap_enable_reg_pp0_iter1                                     |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11                                    |    9|          2|    1|          2|
    |ap_phi_mux_c_phi_fu_450_p4                                  |    9|          2|    2|          4|
    |ap_phi_mux_i_phi_fu_472_p4                                  |    9|          2|    6|         12|
    |ap_phi_mux_storemerge_phi_fu_494_p4                         |    9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_storemerge_reg_490                     |    9|          2|   16|         32|
    |c_reg_446                                                   |    9|          2|    2|          4|
    |conv_in_buf_V_0_address0                                    |   14|          3|   12|         36|
    |conv_in_buf_V_0_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_0_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_1_address0                                    |   14|          3|   12|         36|
    |conv_in_buf_V_1_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_1_ce1                                         |    9|          2|    1|          2|
    |conv_in_buf_V_2_address0                                    |   14|          3|   12|         36|
    |conv_in_buf_V_2_ce0                                         |   14|          3|    1|          3|
    |conv_in_buf_V_2_ce1                                         |    9|          2|    1|          2|
    |conv_out_buf_0_V_address0                                   |   20|          4|    9|         36|
    |conv_out_buf_0_V_ce0                                        |   20|          4|    1|          4|
    |conv_out_buf_0_V_d0                                         |   14|          3|   16|         48|
    |conv_out_buf_0_V_we0                                        |   14|          3|    1|          3|
    |conv_out_buf_1_V_address0                                   |   14|          3|    9|         27|
    |conv_out_buf_1_V_ce0                                        |   14|          3|    1|          3|
    |conv_out_buf_1_V_we0                                        |    9|          2|    1|          2|
    |conv_out_buf_2_V_address0                                   |   14|          3|    9|         27|
    |conv_out_buf_2_V_ce0                                        |   14|          3|    1|          3|
    |conv_out_buf_2_V_we0                                        |    9|          2|    1|          2|
    |conv_out_buf_3_V_address0                                   |   14|          3|    9|         27|
    |conv_out_buf_3_V_ce0                                        |   14|          3|    1|          3|
    |conv_out_buf_3_V_we0                                        |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_0_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_0_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_0_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_0_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_1_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_1_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_1_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_1_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_2_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_2_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_2_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_3_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_3_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_3_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_4_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_4_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_4_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_5_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_5_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_5_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_ping_V_6_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_ping_V_6_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_ping_V_6_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_0_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_0_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_0_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_0_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_1_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_1_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_1_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_2_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_2_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_2_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_3_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_3_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_3_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_4_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_4_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_4_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_5_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_5_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_5_we0                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_address0                               |   14|          3|    7|         21|
    |conv_wt_buf_pong_V_6_ce0                                    |   14|          3|    1|          3|
    |conv_wt_buf_pong_V_6_ce1                                    |    9|          2|    1|          2|
    |conv_wt_buf_pong_V_6_we0                                    |    9|          2|    1|          2|
    |fm_AWVALID                                                  |    9|          2|    1|          2|
    |fm_BREADY                                                   |    9|          2|    1|          2|
    |fm_WVALID                                                   |    9|          2|    1|          2|
    |fm_blk_n_AR                                                 |    9|          2|    1|          2|
    |fm_blk_n_R                                                  |    9|          2|    1|          2|
    |grp_conv_7x7_fu_504_W_buf10_q0                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf10_q1                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf11_q0                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf11_q1                              |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf6_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf6_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf7_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf7_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf8_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf8_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf9_q0                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf9_q1                               |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf_q0                                |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_W_buf_q1                                |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read                                  |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read1                                 |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read2                                 |   14|          3|   16|         48|
    |grp_conv_7x7_fu_504_p_read3                                 |   14|          3|   16|         48|
    |grp_load_layer_params_from_DRAM_fu_556_kernel_group_offset  |   81|         17|    4|         68|
    |grp_load_layer_params_from_DRAM_fu_556_p_read               |   25|          5|   16|         80|
    |grp_load_layer_params_from_DRAM_fu_556_p_read1              |   25|          5|   16|         80|
    |grp_load_layer_params_from_DRAM_fu_556_p_read2              |   25|          5|   16|         80|
    |grp_load_layer_params_from_DRAM_fu_556_p_read3              |   25|          5|   16|         80|
    |grp_store_output_tile_to_DRAM_fu_526_kernel_group           |   81|         17|    4|         68|
    |i_reg_468                                                   |    9|          2|    6|         12|
    |indvar_flatten38_reg_435                                    |    9|          2|   13|         26|
    |indvar_flatten49_reg_401                                    |    9|          2|   10|         20|
    |indvar_flatten_reg_457                                      |    9|          2|   12|         24|
    |j_reg_479                                                   |    9|          2|    6|         12|
    |ti_reg_412                                                  |    9|          2|    5|         10|
    |tj_reg_423                                                  |    9|          2|    6|         12|
    |wt_ARVALID                                                  |    9|          2|    1|          2|
    |wt_RREADY                                                   |    9|          2|    1|          2|
    +------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                       | 1966|        423|  712|       2311|
    +------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |add_ln37_reg_1290                                    |   6|   0|    6|          0|
    |add_ln39_reg_1258                                    |  11|   0|   11|          0|
    |add_ln46_2_reg_1306                                  |   7|   0|    7|          0|
    |add_ln47_reg_1341                                    |  12|   0|   12|          0|
    |add_ln49_1_reg_1330                                  |  22|   0|   23|          1|
    |add_ln62_1_reg_1231                                  |  11|   0|   11|          0|
    |add_ln62_2_reg_1202                                  |  10|   0|   10|          0|
    |add_ln65_reg_1363                                    |   6|   0|    6|          0|
    |and_ln34_reg_1284                                    |   1|   0|    1|          0|
    |ap_CS_fsm                                            |  70|   0|   70|          0|
    |ap_enable_reg_pp0_iter0                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                              |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_storemerge_reg_490             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter11_storemerge_reg_490             |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter5_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter6_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter7_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter8_storemerge_reg_490              |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter9_storemerge_reg_490              |  16|   0|   16|          0|
    |c_reg_446                                            |   2|   0|    2|          0|
    |conv_bias_buf_ping_V_0_1_fu_198                      |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_1_1_fu_202                      |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_2_1_fu_206                      |  16|   0|   16|          0|
    |conv_bias_buf_ping_V_3_1_fu_210                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_0_1_fu_214                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_1_1_fu_218                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_2_1_fu_222                      |  16|   0|   16|          0|
    |conv_bias_buf_pong_V_3_1_fu_226                      |  16|   0|   16|          0|
    |empty_reg_1263                                       |   1|   0|    1|          0|
    |fm_addr_read_reg_1346                                |  16|   0|   16|          0|
    |fm_addr_reg_1335                                     |  64|   0|   64|          0|
    |grp_conv_7x7_fu_504_ap_start_reg                     |   1|   0|    1|          0|
    |grp_load_layer_params_from_DRAM_fu_556_ap_start_reg  |   1|   0|    1|          0|
    |grp_store_output_tile_to_DRAM_fu_526_ap_start_reg    |   1|   0|    1|          0|
    |i_reg_468                                            |   6|   0|    6|          0|
    |icmp_ln34_reg_1268                                   |   1|   0|    1|          0|
    |icmp_ln37_reg_1272                                   |   1|   0|    1|          0|
    |icmp_ln65_reg_1210                                   |   1|   0|    1|          0|
    |indvar_flatten38_reg_435                             |  13|   0|   13|          0|
    |indvar_flatten49_reg_401                             |  10|   0|   10|          0|
    |indvar_flatten_reg_457                               |  12|   0|   12|          0|
    |input_feature_map_read_reg_1197                      |  64|   0|   64|          0|
    |j_reg_479                                            |   6|   0|    6|          0|
    |layer_bias_read_reg_1187                             |  64|   0|   64|          0|
    |layer_weights_read_reg_1192                          |  64|   0|   64|          0|
    |mul_ln34_reg_1321                                    |  23|   0|   23|          0|
    |or_ln46_reg_1326                                     |   1|   0|    1|          0|
    |output_feature_map_read_reg_1182                     |  64|   0|   64|          0|
    |p_mid126_reg_1248                                    |   1|   0|    1|          0|
    |reg_608                                              |  16|   0|   16|          0|
    |reg_614                                              |  16|   0|   16|          0|
    |reg_620                                              |  16|   0|   16|          0|
    |reg_626                                              |  16|   0|   16|          0|
    |reg_632                                              |  16|   0|   16|          0|
    |reg_638                                              |  16|   0|   16|          0|
    |reg_644                                              |  16|   0|   16|          0|
    |reg_650                                              |  16|   0|   16|          0|
    |select_ln34_1_reg_1278                               |   2|   0|    2|          0|
    |select_ln37_1_reg_1300                               |   6|   0|    6|          0|
    |select_ln37_reg_1295                                 |   6|   0|    6|          0|
    |select_ln62_1_reg_1215                               |   5|   0|    5|          0|
    |select_ln62_reg_1226                                 |   6|   0|    6|          0|
    |ti_reg_412                                           |   5|   0|    5|          0|
    |tj_reg_423                                           |   6|   0|    6|          0|
    |trunc_ln28_reg_1238                                  |   5|   0|    5|          0|
    |trunc_ln62_reg_1221                                  |   4|   0|    4|          0|
    |zext_ln46_reg_1243                                   |   8|   0|   12|          4|
    |icmp_ln34_reg_1268                                   |  64|  32|    1|          0|
    |or_ln46_reg_1326                                     |  64|  32|    1|          0|
    |select_ln34_1_reg_1278                               |  64|  32|    2|          0|
    |select_ln37_1_reg_1300                               |  64|  32|    6|          0|
    |select_ln37_reg_1295                                 |  64|  32|    6|          0|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |1390| 160| 1091|          5|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|    tiled_conv|  return value|
|m_axi_fm_AWVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_AWID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_AWLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_AWSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_AWCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_AWQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_AWUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WVALID        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WREADY        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WDATA         |  out|   32|       m_axi|            fm|       pointer|
|m_axi_fm_WSTRB         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_WLAST         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WID           |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_WUSER         |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARVALID       |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARREADY       |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARADDR        |  out|   64|       m_axi|            fm|       pointer|
|m_axi_fm_ARID          |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_ARLEN         |  out|    8|       m_axi|            fm|       pointer|
|m_axi_fm_ARSIZE        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARBURST       |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARLOCK        |  out|    2|       m_axi|            fm|       pointer|
|m_axi_fm_ARCACHE       |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARPROT        |  out|    3|       m_axi|            fm|       pointer|
|m_axi_fm_ARQOS         |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARREGION      |  out|    4|       m_axi|            fm|       pointer|
|m_axi_fm_ARUSER        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RDATA         |   in|   32|       m_axi|            fm|       pointer|
|m_axi_fm_RLAST         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_RRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BVALID        |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BREADY        |  out|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BRESP         |   in|    2|       m_axi|            fm|       pointer|
|m_axi_fm_BID           |   in|    1|       m_axi|            fm|       pointer|
|m_axi_fm_BUSER         |   in|    1|       m_axi|            fm|       pointer|
|m_axi_wt_AWVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_AWID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_AWLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_AWSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_AWCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_AWQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_AWUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WVALID        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WREADY        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WDATA         |  out|   32|       m_axi|            wt|       pointer|
|m_axi_wt_WSTRB         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_WLAST         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WID           |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_WUSER         |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARVALID       |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARREADY       |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARADDR        |  out|   64|       m_axi|            wt|       pointer|
|m_axi_wt_ARID          |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_ARLEN         |  out|    8|       m_axi|            wt|       pointer|
|m_axi_wt_ARSIZE        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARBURST       |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARLOCK        |  out|    2|       m_axi|            wt|       pointer|
|m_axi_wt_ARCACHE       |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARPROT        |  out|    3|       m_axi|            wt|       pointer|
|m_axi_wt_ARQOS         |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARREGION      |  out|    4|       m_axi|            wt|       pointer|
|m_axi_wt_ARUSER        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RDATA         |   in|   32|       m_axi|            wt|       pointer|
|m_axi_wt_RLAST         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RUSER         |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_RRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BVALID        |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BREADY        |  out|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BRESP         |   in|    2|       m_axi|            wt|       pointer|
|m_axi_wt_BID           |   in|    1|       m_axi|            wt|       pointer|
|m_axi_wt_BUSER         |   in|    1|       m_axi|            wt|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 81
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 16 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 4 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.50>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_1 = alloca i32 1"   --->   Operation 82 'alloca' 'conv_bias_buf_ping_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_1 = alloca i32 1"   --->   Operation 83 'alloca' 'conv_bias_buf_ping_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_1 = alloca i32 1"   --->   Operation 84 'alloca' 'conv_bias_buf_ping_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_1 = alloca i32 1"   --->   Operation 85 'alloca' 'conv_bias_buf_ping_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1 = alloca i32 1"   --->   Operation 86 'alloca' 'conv_bias_buf_pong_V_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1 = alloca i32 1"   --->   Operation 87 'alloca' 'conv_bias_buf_pong_V_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1 = alloca i32 1"   --->   Operation 88 'alloca' 'conv_bias_buf_pong_V_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1 = alloca i32 1"   --->   Operation 89 'alloca' 'conv_bias_buf_pong_V_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16"   --->   Operation 90 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_0, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_11, void @empty_2, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, void @empty_8, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, void @empty_18, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_5, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map"   --->   Operation 104 'read' 'output_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias"   --->   Operation 105 'read' 'layer_bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights"   --->   Operation 106 'read' 'layer_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map"   --->   Operation 107 'read' 'input_feature_map_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (3.25ns)   --->   "%conv_in_buf_V_0 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 108 'alloca' 'conv_in_buf_V_0' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%conv_in_buf_V_1 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 109 'alloca' 'conv_in_buf_V_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_1 : Operation 110 [1/1] (3.25ns)   --->   "%conv_in_buf_V_2 = alloca i64 1" [tiled_conv.cpp:34]   --->   Operation 110 'alloca' 'conv_in_buf_V_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_0 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 111 'alloca' 'conv_wt_buf_ping_V_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 112 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_1 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 112 'alloca' 'conv_wt_buf_ping_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_2 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 113 'alloca' 'conv_wt_buf_ping_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 114 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_3 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 114 'alloca' 'conv_wt_buf_ping_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 115 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_4 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 115 'alloca' 'conv_wt_buf_ping_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 116 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_5 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 116 'alloca' 'conv_wt_buf_ping_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 117 [1/1] (3.25ns)   --->   "%conv_wt_buf_ping_V_6 = alloca i64 1" [tiled_conv.cpp:36]   --->   Operation 117 'alloca' 'conv_wt_buf_ping_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 118 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_0 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 118 'alloca' 'conv_wt_buf_pong_V_0' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 119 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_1 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 119 'alloca' 'conv_wt_buf_pong_V_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 120 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_2 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 120 'alloca' 'conv_wt_buf_pong_V_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 121 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_3 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 121 'alloca' 'conv_wt_buf_pong_V_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 122 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_4 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 122 'alloca' 'conv_wt_buf_pong_V_4' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 123 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_5 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 123 'alloca' 'conv_wt_buf_pong_V_5' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 124 [1/1] (3.25ns)   --->   "%conv_wt_buf_pong_V_6 = alloca i64 1" [tiled_conv.cpp:39]   --->   Operation 124 'alloca' 'conv_wt_buf_pong_V_6' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 125 [1/1] (3.25ns)   --->   "%conv_out_buf_0_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 125 'alloca' 'conv_out_buf_0_V' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv_out_buf_0_V_addr = getelementptr i16 %conv_out_buf_0_V, i64 0, i64 0"   --->   Operation 126 'getelementptr' 'conv_out_buf_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (3.25ns)   --->   "%conv_out_buf_1_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 127 'alloca' 'conv_out_buf_1_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 128 [1/1] (3.25ns)   --->   "%conv_out_buf_2_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 128 'alloca' 'conv_out_buf_2_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 129 [1/1] (3.25ns)   --->   "%conv_out_buf_3_V = alloca i64 1" [tiled_conv.cpp:42]   --->   Operation 129 'alloca' 'conv_out_buf_3_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 130 [1/1] (3.25ns)   --->   "%store_ln731 = store i16 0, i9 %conv_out_buf_0_V_addr"   --->   Operation 130 'store' 'store_ln731' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_1 : Operation 131 [1/1] (1.58ns)   --->   "%br_ln62 = br void" [tiled_conv.cpp:62]   --->   Operation 131 'br' 'br_ln62' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.99>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%indvar_flatten49 = phi i10 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i10 %add_ln62_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:62]   --->   Operation 132 'phi' 'indvar_flatten49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln62_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:62]   --->   Operation 133 'phi' 'ti' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln65, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [tiled_conv.cpp:65]   --->   Operation 134 'phi' 'tj' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (1.73ns)   --->   "%add_ln62_2 = add i10 %indvar_flatten49, i10 1" [tiled_conv.cpp:62]   --->   Operation 135 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (1.77ns)   --->   "%icmp_ln62 = icmp_eq  i10 %indvar_flatten49, i10 512" [tiled_conv.cpp:62]   --->   Operation 136 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %.split8, void" [tiled_conv.cpp:62]   --->   Operation 137 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (1.78ns)   --->   "%add_ln62 = add i5 %ti, i5 1" [tiled_conv.cpp:62]   --->   Operation 138 'add' 'add_ln62' <Predicate = (!icmp_ln62)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (1.42ns)   --->   "%icmp_ln65 = icmp_eq  i6 %tj, i6 32" [tiled_conv.cpp:65]   --->   Operation 139 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln62)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (1.21ns)   --->   "%select_ln62_1 = select i1 %icmp_ln65, i5 %add_ln62, i5 %ti" [tiled_conv.cpp:62]   --->   Operation 140 'select' 'select_ln62_1' <Predicate = (!icmp_ln62)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i5 %select_ln62_1" [tiled_conv.cpp:62]   --->   Operation 141 'trunc' 'trunc_ln62' <Predicate = (!icmp_ln62)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%ret_ln154 = ret" [tiled_conv.cpp:154]   --->   Operation 142 'ret' 'ret_ln154' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.26>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str"   --->   Operation 143 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 144 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.18ns)   --->   "%select_ln62 = select i1 %icmp_ln65, i6 0, i6 %tj" [tiled_conv.cpp:62]   --->   Operation 145 'select' 'select_ln62' <Predicate = true> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i5 %select_ln62_1" [tiled_conv.cpp:62]   --->   Operation 146 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (3.36ns) (grouped into DSP with root node add_ln62_1)   --->   "%mul_ln62 = mul i11 %zext_ln62, i11 46" [tiled_conv.cpp:62]   --->   Operation 147 'mul' 'mul_ln62' <Predicate = true> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 148 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln62_1 = add i11 %mul_ln62, i11 2045" [tiled_conv.cpp:62]   --->   Operation 148 'add' 'add_ln62_1' <Predicate = true> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [tiled_conv.cpp:65]   --->   Operation 149 'specloopname' 'specloopname_ln65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i6 %select_ln62" [utils.cpp:28]   --->   Operation 150 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0" [utils.cpp:28]   --->   Operation 151 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0" [utils.cpp:28]   --->   Operation 152 'bitconcatenate' 'shl_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %shl_ln28_1" [utils.cpp:28]   --->   Operation 153 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i10 %shl_ln" [utils.cpp:28]   --->   Operation 154 'zext' 'zext_ln28_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.73ns)   --->   "%add_ln46_1 = add i11 %zext_ln28_1, i11 %zext_ln28" [utils.cpp:46]   --->   Operation 155 'add' 'add_ln46_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i11 %add_ln46_1" [utils.cpp:46]   --->   Operation 156 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.88ns)   --->   "%p_mid126 = icmp_ugt  i11 %add_ln62_1, i11 735" [tiled_conv.cpp:62]   --->   Operation 157 'icmp' 'p_mid126' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [utils.cpp:34]   --->   Operation 158 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.19>
ST_4 : Operation 159 [1/1] (0.00ns)   --->   "%indvar_flatten38 = phi i13 0, void %.split8, i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:34]   --->   Operation 159 'phi' 'indvar_flatten38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%c = phi i2 0, void %.split8, i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:47]   --->   Operation 160 'phi' 'c' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %.split8, i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:37]   --->   Operation 161 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%i = phi i6 0, void %.split8, i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:39]   --->   Operation 162 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %.split8, i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:44]   --->   Operation 163 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (1.67ns)   --->   "%add_ln34_2 = add i13 %indvar_flatten38, i13 1" [utils.cpp:34]   --->   Operation 164 'add' 'add_ln34_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i6 %i" [utils.cpp:37]   --->   Operation 165 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (1.63ns)   --->   "%add_ln39 = add i11 %add_ln62_1, i11 %zext_ln37" [utils.cpp:39]   --->   Operation 166 'add' 'add_ln39' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.88ns)   --->   "%empty = icmp_ugt  i11 %add_ln39, i11 735" [utils.cpp:39]   --->   Operation 167 'icmp' 'empty' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 168 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.09ns)   --->   "%icmp_ln34 = icmp_eq  i13 %indvar_flatten38, i13 7176" [utils.cpp:34]   --->   Operation 169 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split4, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit" [utils.cpp:34]   --->   Operation 170 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (1.56ns)   --->   "%add_ln34 = add i2 %c, i2 1" [utils.cpp:34]   --->   Operation 171 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (1.99ns)   --->   "%icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392" [utils.cpp:37]   --->   Operation 172 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (1.18ns)   --->   "%select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i" [utils.cpp:34]   --->   Operation 173 'select' 'select_ln34' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.99ns)   --->   "%select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c" [utils.cpp:34]   --->   Operation 174 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln34)   --->   "%xor_ln34 = xor i1 %icmp_ln37, i1 1" [utils.cpp:34]   --->   Operation 175 'xor' 'xor_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (1.42ns)   --->   "%icmp_ln42 = icmp_eq  i6 %j, i6 46" [utils.cpp:42]   --->   Operation 176 'icmp' 'icmp_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34" [utils.cpp:34]   --->   Operation 177 'and' 'and_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (1.82ns)   --->   "%add_ln37 = add i6 %select_ln34, i6 1" [utils.cpp:37]   --->   Operation 178 'add' 'add_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln37)   --->   "%or_ln37 = or i1 %and_ln34, i1 %icmp_ln37" [utils.cpp:37]   --->   Operation 179 'or' 'or_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln37 = select i1 %or_ln37, i6 0, i6 %j" [utils.cpp:37]   --->   Operation 180 'select' 'select_ln37' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (1.18ns)   --->   "%select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34" [utils.cpp:37]   --->   Operation 181 'select' 'select_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i6 %select_ln37" [utils.cpp:44]   --->   Operation 182 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.82ns)   --->   "%add_ln46_2 = add i7 %zext_ln44, i7 125" [utils.cpp:46]   --->   Operation 183 'add' 'add_ln46_2' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 184 [1/1] (1.82ns)   --->   "%add_ln42 = add i6 %select_ln37, i6 1" [utils.cpp:42]   --->   Operation 184 'add' 'add_ln42' <Predicate = (!icmp_ln34)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 185 [1/1] (1.54ns)   --->   "%add_ln37_1 = add i12 %indvar_flatten, i12 1" [utils.cpp:37]   --->   Operation 185 'add' 'add_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 186 [1/1] (0.69ns)   --->   "%select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1" [utils.cpp:37]   --->   Operation 186 'select' 'select_ln37_4' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i2 %select_ln34_1" [utils.cpp:34]   --->   Operation 188 'zext' 'zext_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (6.32ns)   --->   "%mul_ln34 = mul i23 %zext_ln34, i23 1884160" [utils.cpp:34]   --->   Operation 189 'mul' 'mul_ln34' <Predicate = (!icmp_ln34)> <Delay = 6.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.32> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid126, i1 %empty" [utils.cpp:34]   --->   Operation 190 'select' 'select_ln34_2' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln37_3)   --->   "%select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln62_1, i11 %add_ln39" [utils.cpp:34]   --->   Operation 191 'select' 'select_ln34_3' <Predicate = (!icmp_ln34 & !and_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i6 %add_ln37" [utils.cpp:37]   --->   Operation 192 'zext' 'zext_ln37_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (1.63ns)   --->   "%add_ln39_1 = add i11 %add_ln62_1, i11 %zext_ln37_1" [utils.cpp:39]   --->   Operation 193 'add' 'add_ln39_1' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (1.88ns)   --->   "%p_mid13 = icmp_ugt  i11 %add_ln39_1, i11 735" [utils.cpp:39]   --->   Operation 194 'icmp' 'p_mid13' <Predicate = (!icmp_ln34 & and_ln34)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node or_ln46)   --->   "%select_ln37_2 = select i1 %and_ln34, i1 %p_mid13, i1 %select_ln34_2" [utils.cpp:37]   --->   Operation 195 'select' 'select_ln37_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3" [utils.cpp:37]   --->   Operation 196 'select' 'select_ln37_3' <Predicate = (!icmp_ln34)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.00ns)   --->   "%sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0" [utils.cpp:37]   --->   Operation 197 'bitconcatenate' 'sext_ln49_1_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i22 %sext_ln49_1_mid2_v" [utils.cpp:37]   --->   Operation 198 'sext' 'sext_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0" [utils.cpp:37]   --->   Operation 199 'bitconcatenate' 'sext_ln42_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v" [utils.cpp:37]   --->   Operation 200 'sext' 'sext_ln42_mid2_v_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i7 %add_ln46_2" [utils.cpp:46]   --->   Operation 201 'sext' 'sext_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 202 [1/1] (1.63ns)   --->   "%add_ln46 = add i12 %sext_ln46, i12 %zext_ln46" [utils.cpp:46]   --->   Operation 202 'add' 'add_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (1.99ns)   --->   "%icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279" [utils.cpp:46]   --->   Operation 203 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (0.99ns) (out node of the LUT)   --->   "%or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2" [utils.cpp:46]   --->   Operation 204 'or' 'or_ln46' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (1.58ns)   --->   "%br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i" [utils.cpp:46]   --->   Operation 205 'br' 'br_ln46' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0" [utils.cpp:49]   --->   Operation 206 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i13 %tmp_2" [utils.cpp:49]   --->   Operation 207 'zext' 'zext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_5 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49 = add i23 %sext_ln37, i23 %zext_ln49" [utils.cpp:49]   --->   Operation 208 'add' 'add_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 209 [1/1] (4.10ns) (root node of TernaryAdder)   --->   "%add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast" [utils.cpp:49]   --->   Operation 209 'add' 'add_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 4.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 210 [1/1] (1.13ns)   --->   "%switch_ln47 = switch i2 %select_ln34_1, void %branch2, i2 0, void %branch0, i2 1, void %branch1" [utils.cpp:47]   --->   Operation 210 'switch' 'switch_ln47' <Predicate = true> <Delay = 1.13>

State 6 <SV = 5> <Delay = 7.04>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i23 %mul_ln34" [utils.cpp:34]   --->   Operation 211 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_6 : Operation 212 [1/1] (3.52ns)   --->   "%add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read" [utils.cpp:34]   --->   Operation 212 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i23 %add_ln49_1" [utils.cpp:49]   --->   Operation 213 'sext' 'sext_ln49_1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (3.52ns)   --->   "%add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1" [utils.cpp:49]   --->   Operation 214 'add' 'add_ln49_2' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63" [utils.cpp:49]   --->   Operation 215 'partselect' 'trunc_ln1' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i63 %trunc_ln1" [utils.cpp:49]   --->   Operation 216 'sext' 'sext_ln49' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln49" [utils.cpp:49]   --->   Operation 217 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 218 [7/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 218 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 219 [6/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 219 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 220 [5/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 220 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 221 [4/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 221 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 222 [3/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 222 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 223 [2/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 223 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 224 [1/7] (7.30ns)   --->   "%fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i64 %fm_addr, i32 1" [utils.cpp:49]   --->   Operation 224 'readreq' 'fm_load_req' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i6 %select_ln37_1" [utils.cpp:47]   --->   Operation 225 'zext' 'zext_ln47' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 226 [1/1] (3.36ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i12 %zext_ln47, i12 46" [utils.cpp:47]   --->   Operation 226 'mul' 'mul_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.36> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i6 %select_ln37" [utils.cpp:47]   --->   Operation 227 'zext' 'zext_ln47_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln47 = add i12 %mul_ln47, i12 %zext_ln47_1" [utils.cpp:47]   --->   Operation 228 'add' 'add_ln47' <Predicate = (!icmp_ln34)> <Delay = 3.02> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 229 [1/1] (7.30ns)   --->   "%fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i64 %fm_addr" [utils.cpp:49]   --->   Operation 229 'read' 'fm_addr_read' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 4.84>
ST_15 : Operation 230 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 230 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 231 [1/1] (0.00ns)   --->   "%empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176"   --->   Operation 231 'speclooptripcount' 'empty_33' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 232 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"   --->   Operation 233 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 234 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 234 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i12 %add_ln47" [utils.cpp:47]   --->   Operation 235 'zext' 'zext_ln47_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%conv_in_buf_V_0_addr = getelementptr i16 %conv_in_buf_V_0, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 236 'getelementptr' 'conv_in_buf_V_0_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%conv_in_buf_V_1_addr = getelementptr i16 %conv_in_buf_V_1, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 237 'getelementptr' 'conv_in_buf_V_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%conv_in_buf_V_2_addr = getelementptr i16 %conv_in_buf_V_2, i64 0, i64 %zext_ln47_2" [utils.cpp:47]   --->   Operation 238 'getelementptr' 'conv_in_buf_V_2_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [utils.cpp:42]   --->   Operation 239 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i"   --->   Operation 240 'br' 'br_ln0' <Predicate = (!icmp_ln34 & !or_ln46)> <Delay = 1.58>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %fm_addr_read, void, i16 0, void %.split4" [utils.cpp:49]   --->   Operation 241 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_1_addr" [utils.cpp:47]   --->   Operation 242 'store' 'store_ln47' <Predicate = (select_ln34_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:47]   --->   Operation 243 'br' 'br_ln47' <Predicate = (select_ln34_1 == 1)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_0_addr" [utils.cpp:47]   --->   Operation 244 'store' 'store_ln47' <Predicate = (select_ln34_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_15 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:47]   --->   Operation 245 'br' 'br_ln47' <Predicate = (select_ln34_1 == 0)> <Delay = 0.00>
ST_15 : Operation 246 [1/1] (3.25ns)   --->   "%store_ln47 = store i16 %storemerge, i12 %conv_in_buf_V_2_addr" [utils.cpp:47]   --->   Operation 246 'store' 'store_ln47' <Predicate = (select_ln34_1 != 0 & select_ln34_1 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2392> <RAM>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln47 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i171" [utils.cpp:47]   --->   Operation 247 'br' 'br_ln47' <Predicate = (select_ln34_1 != 0 & select_ln34_1 != 1)> <Delay = 0.00>

State 16 <SV = 4> <Delay = 7.53>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_1_load = load i16 %conv_bias_buf_ping_V_0_1" [tiled_conv.cpp:87]   --->   Operation 248 'load' 'conv_bias_buf_ping_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_1_load = load i16 %conv_bias_buf_ping_V_1_1" [tiled_conv.cpp:87]   --->   Operation 249 'load' 'conv_bias_buf_ping_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_1_load = load i16 %conv_bias_buf_ping_V_2_1" [tiled_conv.cpp:87]   --->   Operation 250 'load' 'conv_bias_buf_ping_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_1_load = load i16 %conv_bias_buf_ping_V_3_1" [tiled_conv.cpp:87]   --->   Operation 251 'load' 'conv_bias_buf_ping_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 252 [2/2] (7.53ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_1_load, i16 %conv_bias_buf_ping_V_1_1_load, i16 %conv_bias_buf_ping_V_2_1_load, i16 %conv_bias_buf_ping_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:87]   --->   Operation 252 'call' 'call_ret' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 253 [1/1] (1.82ns)   --->   "%add_ln65 = add i6 %select_ln62, i6 1" [tiled_conv.cpp:65]   --->   Operation 253 'add' 'add_ln65' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 5> <Delay = 0.80>
ST_17 : Operation 254 [1/2] (0.80ns)   --->   "%call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_1_load, i16 %conv_bias_buf_ping_V_1_1_load, i16 %conv_bias_buf_ping_V_2_1_load, i16 %conv_bias_buf_ping_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0" [tiled_conv.cpp:87]   --->   Operation 254 'call' 'call_ret' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 255 'extractvalue' 'conv_bias_buf_ping_V_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 256 'extractvalue' 'conv_bias_buf_ping_V_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 257 'extractvalue' 'conv_bias_buf_ping_V_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3 = extractvalue i64 %call_ret" [tiled_conv.cpp:87]   --->   Operation 258 'extractvalue' 'conv_bias_buf_ping_V_3' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 7.53>
ST_18 : Operation 259 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_1_load = load i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:115]   --->   Operation 259 'load' 'conv_bias_buf_pong_V_0_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 260 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_1_load = load i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:115]   --->   Operation 260 'load' 'conv_bias_buf_pong_V_1_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 261 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_1_load = load i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:115]   --->   Operation 261 'load' 'conv_bias_buf_pong_V_2_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 262 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_1_load = load i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:115]   --->   Operation 262 'load' 'conv_bias_buf_pong_V_3_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 263 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0, i16 %conv_bias_buf_ping_V_1, i16 %conv_bias_buf_ping_V_2, i16 %conv_bias_buf_ping_V_3" [tiled_conv.cpp:98]   --->   Operation 263 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 264 [2/2] (7.53ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:115]   --->   Operation 264 'call' 'call_ret1' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 7> <Delay = 0.80>
ST_19 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0, i16 %conv_bias_buf_ping_V_1, i16 %conv_bias_buf_ping_V_2, i16 %conv_bias_buf_ping_V_3" [tiled_conv.cpp:98]   --->   Operation 265 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 266 [1/2] (0.80ns)   --->   "%call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_1_load, i16 %conv_bias_buf_pong_V_1_1_load, i16 %conv_bias_buf_pong_V_2_1_load, i16 %conv_bias_buf_pong_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 1" [tiled_conv.cpp:115]   --->   Operation 266 'call' 'call_ret1' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 267 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0 = extractvalue i64 %call_ret1" [tiled_conv.cpp:115]   --->   Operation 267 'extractvalue' 'conv_bias_buf_pong_V_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 268 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1 = extractvalue i64 %call_ret1" [tiled_conv.cpp:115]   --->   Operation 268 'extractvalue' 'conv_bias_buf_pong_V_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 269 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2 = extractvalue i64 %call_ret1" [tiled_conv.cpp:115]   --->   Operation 269 'extractvalue' 'conv_bias_buf_pong_V_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 270 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3 = extractvalue i64 %call_ret1" [tiled_conv.cpp:115]   --->   Operation 270 'extractvalue' 'conv_bias_buf_pong_V_3' <Predicate = true> <Delay = 0.00>

State 20 <SV = 8> <Delay = 8.25>
ST_20 : Operation 271 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:106]   --->   Operation 271 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 272 [2/2] (7.53ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0, i16 %conv_bias_buf_ping_V_1, i16 %conv_bias_buf_ping_V_2, i16 %conv_bias_buf_ping_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:142]   --->   Operation 272 'call' 'call_ret2' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.80>
ST_21 : Operation 273 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 0" [tiled_conv.cpp:106]   --->   Operation 273 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 274 [1/2] (0.80ns)   --->   "%call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0, i16 %conv_bias_buf_ping_V_1, i16 %conv_bias_buf_ping_V_2, i16 %conv_bias_buf_ping_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 2" [tiled_conv.cpp:142]   --->   Operation 274 'call' 'call_ret2' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:142]   --->   Operation 275 'extractvalue' 'conv_bias_buf_ping_V_0_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:142]   --->   Operation 276 'extractvalue' 'conv_bias_buf_ping_V_1_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:142]   --->   Operation 277 'extractvalue' 'conv_bias_buf_ping_V_2_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_2 = extractvalue i64 %call_ret2" [tiled_conv.cpp:142]   --->   Operation 278 'extractvalue' 'conv_bias_buf_ping_V_3_2' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 3.01>
ST_22 : Operation 279 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_3" [tiled_conv.cpp:125]   --->   Operation 279 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 11> <Delay = 0.00>
ST_23 : Operation 280 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_3" [tiled_conv.cpp:125]   --->   Operation 280 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 12> <Delay = 8.25>
ST_24 : Operation 281 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:133]   --->   Operation 281 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 282 [2/2] (7.53ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:115]   --->   Operation 282 'call' 'call_ret3' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 13> <Delay = 0.80>
ST_25 : Operation 283 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 1" [tiled_conv.cpp:133]   --->   Operation 283 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 284 [1/2] (0.80ns)   --->   "%call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0, i16 %conv_bias_buf_pong_V_1, i16 %conv_bias_buf_pong_V_2, i16 %conv_bias_buf_pong_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3" [tiled_conv.cpp:115]   --->   Operation 284 'call' 'call_ret3' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_2 = extractvalue i64 %call_ret3" [tiled_conv.cpp:115]   --->   Operation 285 'extractvalue' 'conv_bias_buf_pong_V_0_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_2 = extractvalue i64 %call_ret3" [tiled_conv.cpp:115]   --->   Operation 286 'extractvalue' 'conv_bias_buf_pong_V_1_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_2 = extractvalue i64 %call_ret3" [tiled_conv.cpp:115]   --->   Operation 287 'extractvalue' 'conv_bias_buf_pong_V_2_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_2 = extractvalue i64 %call_ret3" [tiled_conv.cpp:115]   --->   Operation 288 'extractvalue' 'conv_bias_buf_pong_V_3_2' <Predicate = true> <Delay = 0.00>

State 26 <SV = 14> <Delay = 3.01>
ST_26 : Operation 289 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2, i16 %conv_bias_buf_ping_V_1_2, i16 %conv_bias_buf_ping_V_2_2, i16 %conv_bias_buf_ping_V_3_2" [tiled_conv.cpp:98]   --->   Operation 289 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 290 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2, i16 %conv_bias_buf_ping_V_1_2, i16 %conv_bias_buf_ping_V_2_2, i16 %conv_bias_buf_ping_V_3_2" [tiled_conv.cpp:98]   --->   Operation 290 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 16> <Delay = 8.25>
ST_28 : Operation 291 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:106]   --->   Operation 291 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 292 [2/2] (7.53ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2, i16 %conv_bias_buf_ping_V_1_2, i16 %conv_bias_buf_ping_V_2_2, i16 %conv_bias_buf_ping_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:142]   --->   Operation 292 'call' 'call_ret4' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 17> <Delay = 0.80>
ST_29 : Operation 293 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 2" [tiled_conv.cpp:106]   --->   Operation 293 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 294 [1/2] (0.80ns)   --->   "%call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_2, i16 %conv_bias_buf_ping_V_1_2, i16 %conv_bias_buf_ping_V_2_2, i16 %conv_bias_buf_ping_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 4" [tiled_conv.cpp:142]   --->   Operation 294 'call' 'call_ret4' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 295 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_3 = extractvalue i64 %call_ret4" [tiled_conv.cpp:142]   --->   Operation 295 'extractvalue' 'conv_bias_buf_ping_V_0_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 296 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_3 = extractvalue i64 %call_ret4" [tiled_conv.cpp:142]   --->   Operation 296 'extractvalue' 'conv_bias_buf_ping_V_1_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 297 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_3 = extractvalue i64 %call_ret4" [tiled_conv.cpp:142]   --->   Operation 297 'extractvalue' 'conv_bias_buf_ping_V_2_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 298 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_3 = extractvalue i64 %call_ret4" [tiled_conv.cpp:142]   --->   Operation 298 'extractvalue' 'conv_bias_buf_ping_V_3_3' <Predicate = true> <Delay = 0.00>

State 30 <SV = 18> <Delay = 3.01>
ST_30 : Operation 299 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_2, i16 %conv_bias_buf_pong_V_1_2, i16 %conv_bias_buf_pong_V_2_2, i16 %conv_bias_buf_pong_V_3_2" [tiled_conv.cpp:125]   --->   Operation 299 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 19> <Delay = 0.00>
ST_31 : Operation 300 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_2, i16 %conv_bias_buf_pong_V_1_2, i16 %conv_bias_buf_pong_V_2_2, i16 %conv_bias_buf_pong_V_3_2" [tiled_conv.cpp:125]   --->   Operation 300 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 20> <Delay = 8.25>
ST_32 : Operation 301 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:133]   --->   Operation 301 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 302 [2/2] (7.53ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_2, i16 %conv_bias_buf_pong_V_1_2, i16 %conv_bias_buf_pong_V_2_2, i16 %conv_bias_buf_pong_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:115]   --->   Operation 302 'call' 'call_ret5' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 21> <Delay = 0.80>
ST_33 : Operation 303 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 3" [tiled_conv.cpp:133]   --->   Operation 303 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 304 [1/2] (0.80ns)   --->   "%call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_2, i16 %conv_bias_buf_pong_V_1_2, i16 %conv_bias_buf_pong_V_2_2, i16 %conv_bias_buf_pong_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 5" [tiled_conv.cpp:115]   --->   Operation 304 'call' 'call_ret5' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_33 : Operation 305 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_3 = extractvalue i64 %call_ret5" [tiled_conv.cpp:115]   --->   Operation 305 'extractvalue' 'conv_bias_buf_pong_V_0_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 306 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_3 = extractvalue i64 %call_ret5" [tiled_conv.cpp:115]   --->   Operation 306 'extractvalue' 'conv_bias_buf_pong_V_1_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 307 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_3 = extractvalue i64 %call_ret5" [tiled_conv.cpp:115]   --->   Operation 307 'extractvalue' 'conv_bias_buf_pong_V_2_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 308 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_3 = extractvalue i64 %call_ret5" [tiled_conv.cpp:115]   --->   Operation 308 'extractvalue' 'conv_bias_buf_pong_V_3_3' <Predicate = true> <Delay = 0.00>

State 34 <SV = 22> <Delay = 3.01>
ST_34 : Operation 309 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:98]   --->   Operation 309 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 23> <Delay = 0.00>
ST_35 : Operation 310 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3" [tiled_conv.cpp:98]   --->   Operation 310 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 24> <Delay = 8.25>
ST_36 : Operation 311 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:106]   --->   Operation 311 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 312 [2/2] (7.53ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:142]   --->   Operation 312 'call' 'call_ret6' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 25> <Delay = 0.80>
ST_37 : Operation 313 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 4" [tiled_conv.cpp:106]   --->   Operation 313 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 314 [1/2] (0.80ns)   --->   "%call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_3, i16 %conv_bias_buf_ping_V_1_3, i16 %conv_bias_buf_ping_V_2_3, i16 %conv_bias_buf_ping_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 6" [tiled_conv.cpp:142]   --->   Operation 314 'call' 'call_ret6' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_4 = extractvalue i64 %call_ret6" [tiled_conv.cpp:142]   --->   Operation 315 'extractvalue' 'conv_bias_buf_ping_V_0_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 316 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_4 = extractvalue i64 %call_ret6" [tiled_conv.cpp:142]   --->   Operation 316 'extractvalue' 'conv_bias_buf_ping_V_1_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_4 = extractvalue i64 %call_ret6" [tiled_conv.cpp:142]   --->   Operation 317 'extractvalue' 'conv_bias_buf_ping_V_2_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 318 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_4 = extractvalue i64 %call_ret6" [tiled_conv.cpp:142]   --->   Operation 318 'extractvalue' 'conv_bias_buf_ping_V_3_4' <Predicate = true> <Delay = 0.00>

State 38 <SV = 26> <Delay = 3.01>
ST_38 : Operation 319 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_3, i16 %conv_bias_buf_pong_V_1_3, i16 %conv_bias_buf_pong_V_2_3, i16 %conv_bias_buf_pong_V_3_3" [tiled_conv.cpp:125]   --->   Operation 319 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 27> <Delay = 0.00>
ST_39 : Operation 320 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_3, i16 %conv_bias_buf_pong_V_1_3, i16 %conv_bias_buf_pong_V_2_3, i16 %conv_bias_buf_pong_V_3_3" [tiled_conv.cpp:125]   --->   Operation 320 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 28> <Delay = 8.25>
ST_40 : Operation 321 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:133]   --->   Operation 321 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 322 [2/2] (7.53ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_3, i16 %conv_bias_buf_pong_V_1_3, i16 %conv_bias_buf_pong_V_2_3, i16 %conv_bias_buf_pong_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:115]   --->   Operation 322 'call' 'call_ret7' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 29> <Delay = 0.80>
ST_41 : Operation 323 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 5" [tiled_conv.cpp:133]   --->   Operation 323 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 324 [1/2] (0.80ns)   --->   "%call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_3, i16 %conv_bias_buf_pong_V_1_3, i16 %conv_bias_buf_pong_V_2_3, i16 %conv_bias_buf_pong_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 7" [tiled_conv.cpp:115]   --->   Operation 324 'call' 'call_ret7' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 325 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_4 = extractvalue i64 %call_ret7" [tiled_conv.cpp:115]   --->   Operation 325 'extractvalue' 'conv_bias_buf_pong_V_0_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 326 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_4 = extractvalue i64 %call_ret7" [tiled_conv.cpp:115]   --->   Operation 326 'extractvalue' 'conv_bias_buf_pong_V_1_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 327 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_4 = extractvalue i64 %call_ret7" [tiled_conv.cpp:115]   --->   Operation 327 'extractvalue' 'conv_bias_buf_pong_V_2_4' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 328 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_4 = extractvalue i64 %call_ret7" [tiled_conv.cpp:115]   --->   Operation 328 'extractvalue' 'conv_bias_buf_pong_V_3_4' <Predicate = true> <Delay = 0.00>

State 42 <SV = 30> <Delay = 3.01>
ST_42 : Operation 329 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_4, i16 %conv_bias_buf_ping_V_1_4, i16 %conv_bias_buf_ping_V_2_4, i16 %conv_bias_buf_ping_V_3_4" [tiled_conv.cpp:98]   --->   Operation 329 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 31> <Delay = 0.00>
ST_43 : Operation 330 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_4, i16 %conv_bias_buf_ping_V_1_4, i16 %conv_bias_buf_ping_V_2_4, i16 %conv_bias_buf_ping_V_3_4" [tiled_conv.cpp:98]   --->   Operation 330 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 32> <Delay = 8.25>
ST_44 : Operation 331 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:106]   --->   Operation 331 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 332 [2/2] (7.53ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_4, i16 %conv_bias_buf_ping_V_1_4, i16 %conv_bias_buf_ping_V_2_4, i16 %conv_bias_buf_ping_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:142]   --->   Operation 332 'call' 'call_ret8' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 33> <Delay = 0.80>
ST_45 : Operation 333 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 6" [tiled_conv.cpp:106]   --->   Operation 333 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 334 [1/2] (0.80ns)   --->   "%call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_4, i16 %conv_bias_buf_ping_V_1_4, i16 %conv_bias_buf_ping_V_2_4, i16 %conv_bias_buf_ping_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 8" [tiled_conv.cpp:142]   --->   Operation 334 'call' 'call_ret8' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_45 : Operation 335 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_5 = extractvalue i64 %call_ret8" [tiled_conv.cpp:142]   --->   Operation 335 'extractvalue' 'conv_bias_buf_ping_V_0_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 336 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_5 = extractvalue i64 %call_ret8" [tiled_conv.cpp:142]   --->   Operation 336 'extractvalue' 'conv_bias_buf_ping_V_1_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 337 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_5 = extractvalue i64 %call_ret8" [tiled_conv.cpp:142]   --->   Operation 337 'extractvalue' 'conv_bias_buf_ping_V_2_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 338 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_5 = extractvalue i64 %call_ret8" [tiled_conv.cpp:142]   --->   Operation 338 'extractvalue' 'conv_bias_buf_ping_V_3_5' <Predicate = true> <Delay = 0.00>

State 46 <SV = 34> <Delay = 3.01>
ST_46 : Operation 339 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_4, i16 %conv_bias_buf_pong_V_1_4, i16 %conv_bias_buf_pong_V_2_4, i16 %conv_bias_buf_pong_V_3_4" [tiled_conv.cpp:125]   --->   Operation 339 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 35> <Delay = 0.00>
ST_47 : Operation 340 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_4, i16 %conv_bias_buf_pong_V_1_4, i16 %conv_bias_buf_pong_V_2_4, i16 %conv_bias_buf_pong_V_3_4" [tiled_conv.cpp:125]   --->   Operation 340 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 36> <Delay = 8.25>
ST_48 : Operation 341 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:133]   --->   Operation 341 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 342 [2/2] (7.53ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_4, i16 %conv_bias_buf_pong_V_1_4, i16 %conv_bias_buf_pong_V_2_4, i16 %conv_bias_buf_pong_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:115]   --->   Operation 342 'call' 'call_ret9' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 37> <Delay = 0.80>
ST_49 : Operation 343 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 7" [tiled_conv.cpp:133]   --->   Operation 343 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 344 [1/2] (0.80ns)   --->   "%call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_4, i16 %conv_bias_buf_pong_V_1_4, i16 %conv_bias_buf_pong_V_2_4, i16 %conv_bias_buf_pong_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 9" [tiled_conv.cpp:115]   --->   Operation 344 'call' 'call_ret9' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_5 = extractvalue i64 %call_ret9" [tiled_conv.cpp:115]   --->   Operation 345 'extractvalue' 'conv_bias_buf_pong_V_0_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 346 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_5 = extractvalue i64 %call_ret9" [tiled_conv.cpp:115]   --->   Operation 346 'extractvalue' 'conv_bias_buf_pong_V_1_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 347 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_5 = extractvalue i64 %call_ret9" [tiled_conv.cpp:115]   --->   Operation 347 'extractvalue' 'conv_bias_buf_pong_V_2_5' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 348 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_5 = extractvalue i64 %call_ret9" [tiled_conv.cpp:115]   --->   Operation 348 'extractvalue' 'conv_bias_buf_pong_V_3_5' <Predicate = true> <Delay = 0.00>

State 50 <SV = 38> <Delay = 3.01>
ST_50 : Operation 349 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_3_5" [tiled_conv.cpp:98]   --->   Operation 349 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 39> <Delay = 0.00>
ST_51 : Operation 350 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_3_5" [tiled_conv.cpp:98]   --->   Operation 350 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 40> <Delay = 8.25>
ST_52 : Operation 351 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:106]   --->   Operation 351 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_52 : Operation 352 [2/2] (7.53ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:142]   --->   Operation 352 'call' 'call_ret10' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 41> <Delay = 0.80>
ST_53 : Operation 353 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 8" [tiled_conv.cpp:106]   --->   Operation 353 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 354 [1/2] (0.80ns)   --->   "%call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_5, i16 %conv_bias_buf_ping_V_1_5, i16 %conv_bias_buf_ping_V_2_5, i16 %conv_bias_buf_ping_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 10" [tiled_conv.cpp:142]   --->   Operation 354 'call' 'call_ret10' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 355 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_6 = extractvalue i64 %call_ret10" [tiled_conv.cpp:142]   --->   Operation 355 'extractvalue' 'conv_bias_buf_ping_V_0_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 356 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_6 = extractvalue i64 %call_ret10" [tiled_conv.cpp:142]   --->   Operation 356 'extractvalue' 'conv_bias_buf_ping_V_1_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 357 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_6 = extractvalue i64 %call_ret10" [tiled_conv.cpp:142]   --->   Operation 357 'extractvalue' 'conv_bias_buf_ping_V_2_6' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 358 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_6 = extractvalue i64 %call_ret10" [tiled_conv.cpp:142]   --->   Operation 358 'extractvalue' 'conv_bias_buf_ping_V_3_6' <Predicate = true> <Delay = 0.00>

State 54 <SV = 42> <Delay = 3.01>
ST_54 : Operation 359 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_5, i16 %conv_bias_buf_pong_V_1_5, i16 %conv_bias_buf_pong_V_2_5, i16 %conv_bias_buf_pong_V_3_5" [tiled_conv.cpp:125]   --->   Operation 359 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 43> <Delay = 0.00>
ST_55 : Operation 360 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_5, i16 %conv_bias_buf_pong_V_1_5, i16 %conv_bias_buf_pong_V_2_5, i16 %conv_bias_buf_pong_V_3_5" [tiled_conv.cpp:125]   --->   Operation 360 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 44> <Delay = 8.25>
ST_56 : Operation 361 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:133]   --->   Operation 361 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_56 : Operation 362 [2/2] (7.53ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_5, i16 %conv_bias_buf_pong_V_1_5, i16 %conv_bias_buf_pong_V_2_5, i16 %conv_bias_buf_pong_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:115]   --->   Operation 362 'call' 'call_ret11' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 45> <Delay = 0.80>
ST_57 : Operation 363 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 9" [tiled_conv.cpp:133]   --->   Operation 363 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 364 [1/2] (0.80ns)   --->   "%call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_5, i16 %conv_bias_buf_pong_V_1_5, i16 %conv_bias_buf_pong_V_2_5, i16 %conv_bias_buf_pong_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 11" [tiled_conv.cpp:115]   --->   Operation 364 'call' 'call_ret11' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 365 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_6 = extractvalue i64 %call_ret11" [tiled_conv.cpp:115]   --->   Operation 365 'extractvalue' 'conv_bias_buf_pong_V_0_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 366 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_6 = extractvalue i64 %call_ret11" [tiled_conv.cpp:115]   --->   Operation 366 'extractvalue' 'conv_bias_buf_pong_V_1_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 367 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_6 = extractvalue i64 %call_ret11" [tiled_conv.cpp:115]   --->   Operation 367 'extractvalue' 'conv_bias_buf_pong_V_2_6' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 368 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_6 = extractvalue i64 %call_ret11" [tiled_conv.cpp:115]   --->   Operation 368 'extractvalue' 'conv_bias_buf_pong_V_3_6' <Predicate = true> <Delay = 0.00>

State 58 <SV = 46> <Delay = 3.01>
ST_58 : Operation 369 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_6, i16 %conv_bias_buf_ping_V_1_6, i16 %conv_bias_buf_ping_V_2_6, i16 %conv_bias_buf_ping_V_3_6" [tiled_conv.cpp:98]   --->   Operation 369 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 47> <Delay = 0.00>
ST_59 : Operation 370 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_6, i16 %conv_bias_buf_ping_V_1_6, i16 %conv_bias_buf_ping_V_2_6, i16 %conv_bias_buf_ping_V_3_6" [tiled_conv.cpp:98]   --->   Operation 370 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 60 <SV = 48> <Delay = 8.25>
ST_60 : Operation 371 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:106]   --->   Operation 371 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_60 : Operation 372 [2/2] (7.53ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_6, i16 %conv_bias_buf_ping_V_1_6, i16 %conv_bias_buf_ping_V_2_6, i16 %conv_bias_buf_ping_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:142]   --->   Operation 372 'call' 'call_ret12' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 61 <SV = 49> <Delay = 0.80>
ST_61 : Operation 373 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 10" [tiled_conv.cpp:106]   --->   Operation 373 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 374 [1/2] (0.80ns)   --->   "%call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_6, i16 %conv_bias_buf_ping_V_1_6, i16 %conv_bias_buf_ping_V_2_6, i16 %conv_bias_buf_ping_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 12" [tiled_conv.cpp:142]   --->   Operation 374 'call' 'call_ret12' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_61 : Operation 375 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_7 = extractvalue i64 %call_ret12" [tiled_conv.cpp:142]   --->   Operation 375 'extractvalue' 'conv_bias_buf_ping_V_0_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 376 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_7 = extractvalue i64 %call_ret12" [tiled_conv.cpp:142]   --->   Operation 376 'extractvalue' 'conv_bias_buf_ping_V_1_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 377 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_7 = extractvalue i64 %call_ret12" [tiled_conv.cpp:142]   --->   Operation 377 'extractvalue' 'conv_bias_buf_ping_V_2_7' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 378 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_7 = extractvalue i64 %call_ret12" [tiled_conv.cpp:142]   --->   Operation 378 'extractvalue' 'conv_bias_buf_ping_V_3_7' <Predicate = true> <Delay = 0.00>

State 62 <SV = 50> <Delay = 3.01>
ST_62 : Operation 379 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_6, i16 %conv_bias_buf_pong_V_1_6, i16 %conv_bias_buf_pong_V_2_6, i16 %conv_bias_buf_pong_V_3_6" [tiled_conv.cpp:125]   --->   Operation 379 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 63 <SV = 51> <Delay = 0.00>
ST_63 : Operation 380 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_6, i16 %conv_bias_buf_pong_V_1_6, i16 %conv_bias_buf_pong_V_2_6, i16 %conv_bias_buf_pong_V_3_6" [tiled_conv.cpp:125]   --->   Operation 380 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 64 <SV = 52> <Delay = 8.25>
ST_64 : Operation 381 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:133]   --->   Operation 381 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 382 [2/2] (7.53ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_6, i16 %conv_bias_buf_pong_V_1_6, i16 %conv_bias_buf_pong_V_2_6, i16 %conv_bias_buf_pong_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:115]   --->   Operation 382 'call' 'call_ret13' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 65 <SV = 53> <Delay = 0.80>
ST_65 : Operation 383 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 11" [tiled_conv.cpp:133]   --->   Operation 383 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 384 [1/2] (0.80ns)   --->   "%call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_6, i16 %conv_bias_buf_pong_V_1_6, i16 %conv_bias_buf_pong_V_2_6, i16 %conv_bias_buf_pong_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 13" [tiled_conv.cpp:115]   --->   Operation 384 'call' 'call_ret13' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_65 : Operation 385 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_7 = extractvalue i64 %call_ret13" [tiled_conv.cpp:115]   --->   Operation 385 'extractvalue' 'conv_bias_buf_pong_V_0_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 386 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_7 = extractvalue i64 %call_ret13" [tiled_conv.cpp:115]   --->   Operation 386 'extractvalue' 'conv_bias_buf_pong_V_1_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 387 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_7 = extractvalue i64 %call_ret13" [tiled_conv.cpp:115]   --->   Operation 387 'extractvalue' 'conv_bias_buf_pong_V_2_7' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 388 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_7 = extractvalue i64 %call_ret13" [tiled_conv.cpp:115]   --->   Operation 388 'extractvalue' 'conv_bias_buf_pong_V_3_7' <Predicate = true> <Delay = 0.00>

State 66 <SV = 54> <Delay = 3.01>
ST_66 : Operation 389 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_7, i16 %conv_bias_buf_ping_V_1_7, i16 %conv_bias_buf_ping_V_2_7, i16 %conv_bias_buf_ping_V_3_7" [tiled_conv.cpp:98]   --->   Operation 389 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 67 <SV = 55> <Delay = 0.00>
ST_67 : Operation 390 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_7, i16 %conv_bias_buf_ping_V_1_7, i16 %conv_bias_buf_ping_V_2_7, i16 %conv_bias_buf_ping_V_3_7" [tiled_conv.cpp:98]   --->   Operation 390 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 68 <SV = 56> <Delay = 8.25>
ST_68 : Operation 391 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:106]   --->   Operation 391 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_68 : Operation 392 [2/2] (7.53ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_7, i16 %conv_bias_buf_ping_V_1_7, i16 %conv_bias_buf_ping_V_2_7, i16 %conv_bias_buf_ping_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:142]   --->   Operation 392 'call' 'call_ret14' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 69 <SV = 57> <Delay = 0.80>
ST_69 : Operation 393 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 12" [tiled_conv.cpp:106]   --->   Operation 393 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 394 [1/2] (0.80ns)   --->   "%call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_7, i16 %conv_bias_buf_ping_V_1_7, i16 %conv_bias_buf_ping_V_2_7, i16 %conv_bias_buf_ping_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 14" [tiled_conv.cpp:142]   --->   Operation 394 'call' 'call_ret14' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_69 : Operation 395 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_0_8 = extractvalue i64 %call_ret14" [tiled_conv.cpp:142]   --->   Operation 395 'extractvalue' 'conv_bias_buf_ping_V_0_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 396 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_1_8 = extractvalue i64 %call_ret14" [tiled_conv.cpp:142]   --->   Operation 396 'extractvalue' 'conv_bias_buf_ping_V_1_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 397 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_2_8 = extractvalue i64 %call_ret14" [tiled_conv.cpp:142]   --->   Operation 397 'extractvalue' 'conv_bias_buf_ping_V_2_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 398 [1/1] (0.00ns)   --->   "%conv_bias_buf_ping_V_3_8 = extractvalue i64 %call_ret14" [tiled_conv.cpp:142]   --->   Operation 398 'extractvalue' 'conv_bias_buf_ping_V_3_8' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 399 [1/1] (0.00ns)   --->   "%store_ln142 = store i16 %conv_bias_buf_ping_V_3_8, i16 %conv_bias_buf_ping_V_3_1" [tiled_conv.cpp:142]   --->   Operation 399 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 400 [1/1] (0.00ns)   --->   "%store_ln142 = store i16 %conv_bias_buf_ping_V_2_8, i16 %conv_bias_buf_ping_V_2_1" [tiled_conv.cpp:142]   --->   Operation 400 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 401 [1/1] (0.00ns)   --->   "%store_ln142 = store i16 %conv_bias_buf_ping_V_1_8, i16 %conv_bias_buf_ping_V_1_1" [tiled_conv.cpp:142]   --->   Operation 401 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln142 = store i16 %conv_bias_buf_ping_V_0_8, i16 %conv_bias_buf_ping_V_0_1" [tiled_conv.cpp:142]   --->   Operation 402 'store' 'store_ln142' <Predicate = true> <Delay = 0.00>

State 70 <SV = 58> <Delay = 3.01>
ST_70 : Operation 403 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_7, i16 %conv_bias_buf_pong_V_1_7, i16 %conv_bias_buf_pong_V_2_7, i16 %conv_bias_buf_pong_V_3_7" [tiled_conv.cpp:125]   --->   Operation 403 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 71 <SV = 59> <Delay = 0.00>
ST_71 : Operation 404 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_7, i16 %conv_bias_buf_pong_V_1_7, i16 %conv_bias_buf_pong_V_2_7, i16 %conv_bias_buf_pong_V_3_7" [tiled_conv.cpp:125]   --->   Operation 404 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 72 <SV = 60> <Delay = 8.25>
ST_72 : Operation 405 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:133]   --->   Operation 405 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_72 : Operation 406 [2/2] (7.53ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_7, i16 %conv_bias_buf_pong_V_1_7, i16 %conv_bias_buf_pong_V_2_7, i16 %conv_bias_buf_pong_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:115]   --->   Operation 406 'call' 'call_ret15' <Predicate = true> <Delay = 7.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 73 <SV = 61> <Delay = 0.80>
ST_73 : Operation 407 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 13" [tiled_conv.cpp:133]   --->   Operation 407 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 408 [1/2] (0.80ns)   --->   "%call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_7, i16 %conv_bias_buf_pong_V_1_7, i16 %conv_bias_buf_pong_V_2_7, i16 %conv_bias_buf_pong_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 15" [tiled_conv.cpp:115]   --->   Operation 408 'call' 'call_ret15' <Predicate = true> <Delay = 0.80> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 409 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_0_8 = extractvalue i64 %call_ret15" [tiled_conv.cpp:115]   --->   Operation 409 'extractvalue' 'conv_bias_buf_pong_V_0_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 410 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_1_8 = extractvalue i64 %call_ret15" [tiled_conv.cpp:115]   --->   Operation 410 'extractvalue' 'conv_bias_buf_pong_V_1_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 411 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_2_8 = extractvalue i64 %call_ret15" [tiled_conv.cpp:115]   --->   Operation 411 'extractvalue' 'conv_bias_buf_pong_V_2_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 412 [1/1] (0.00ns)   --->   "%conv_bias_buf_pong_V_3_8 = extractvalue i64 %call_ret15" [tiled_conv.cpp:115]   --->   Operation 412 'extractvalue' 'conv_bias_buf_pong_V_3_8' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 413 [1/1] (0.00ns)   --->   "%store_ln115 = store i16 %conv_bias_buf_pong_V_3_8, i16 %conv_bias_buf_pong_V_3_1" [tiled_conv.cpp:115]   --->   Operation 413 'store' 'store_ln115' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 414 [1/1] (0.00ns)   --->   "%store_ln115 = store i16 %conv_bias_buf_pong_V_2_8, i16 %conv_bias_buf_pong_V_2_1" [tiled_conv.cpp:115]   --->   Operation 414 'store' 'store_ln115' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 415 [1/1] (0.00ns)   --->   "%store_ln115 = store i16 %conv_bias_buf_pong_V_1_8, i16 %conv_bias_buf_pong_V_1_1" [tiled_conv.cpp:115]   --->   Operation 415 'store' 'store_ln115' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 416 [1/1] (0.00ns)   --->   "%store_ln115 = store i16 %conv_bias_buf_pong_V_0_8, i16 %conv_bias_buf_pong_V_0_1" [tiled_conv.cpp:115]   --->   Operation 416 'store' 'store_ln115' <Predicate = true> <Delay = 0.00>

State 74 <SV = 62> <Delay = 3.01>
ST_74 : Operation 417 [2/2] (3.01ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_8, i16 %conv_bias_buf_ping_V_1_8, i16 %conv_bias_buf_ping_V_2_8, i16 %conv_bias_buf_ping_V_3_8" [tiled_conv.cpp:98]   --->   Operation 417 'call' 'call_ln98' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 63> <Delay = 0.00>
ST_75 : Operation 418 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_ping_V_0, i16 %conv_wt_buf_ping_V_1, i16 %conv_wt_buf_ping_V_2, i16 %conv_wt_buf_ping_V_3, i16 %conv_wt_buf_ping_V_4, i16 %conv_wt_buf_ping_V_5, i16 %conv_wt_buf_ping_V_6, i16 %conv_bias_buf_ping_V_0_8, i16 %conv_bias_buf_ping_V_1_8, i16 %conv_bias_buf_ping_V_2_8, i16 %conv_bias_buf_ping_V_3_8" [tiled_conv.cpp:98]   --->   Operation 418 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 64> <Delay = 8.25>
ST_76 : Operation 419 [2/2] (8.25ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:106]   --->   Operation 419 'call' 'call_ln106' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 65> <Delay = 0.00>
ST_77 : Operation 420 [1/2] (0.00ns)   --->   "%call_ln106 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 14" [tiled_conv.cpp:106]   --->   Operation 420 'call' 'call_ln106' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 66> <Delay = 3.01>
ST_78 : Operation 421 [2/2] (3.01ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_8, i16 %conv_bias_buf_pong_V_1_8, i16 %conv_bias_buf_pong_V_2_8, i16 %conv_bias_buf_pong_V_3_8" [tiled_conv.cpp:125]   --->   Operation 421 'call' 'call_ln125' <Predicate = true> <Delay = 3.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 79 <SV = 67> <Delay = 0.00>
ST_79 : Operation 422 [1/2] (0.00ns)   --->   "%call_ln125 = call void @conv_7x7, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i16 %conv_in_buf_V_0, i16 %conv_in_buf_V_1, i16 %conv_in_buf_V_2, i16 %conv_wt_buf_pong_V_0, i16 %conv_wt_buf_pong_V_1, i16 %conv_wt_buf_pong_V_2, i16 %conv_wt_buf_pong_V_3, i16 %conv_wt_buf_pong_V_4, i16 %conv_wt_buf_pong_V_5, i16 %conv_wt_buf_pong_V_6, i16 %conv_bias_buf_pong_V_0_8, i16 %conv_bias_buf_pong_V_1_8, i16 %conv_bias_buf_pong_V_2_8, i16 %conv_bias_buf_pong_V_3_8" [tiled_conv.cpp:125]   --->   Operation 422 'call' 'call_ln125' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 80 <SV = 68> <Delay = 8.25>
ST_80 : Operation 423 [2/2] (8.25ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:133]   --->   Operation 423 'call' 'call_ln133' <Predicate = true> <Delay = 8.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 81 <SV = 69> <Delay = 0.00>
ST_81 : Operation 424 [1/2] (0.00ns)   --->   "%call_ln133 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_0_V, i16 %conv_out_buf_1_V, i16 %conv_out_buf_2_V, i16 %conv_out_buf_3_V, i4 %trunc_ln62, i5 %trunc_ln28, i4 15" [tiled_conv.cpp:133]   --->   Operation 424 'call' 'call_ln133' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 425 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_bias]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_feature_map]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv_bias_buf_ping_V_0_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_ping_V_1_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_ping_V_2_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_ping_V_3_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_pong_V_0_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_pong_V_1_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_pong_V_2_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_bias_buf_pong_V_3_1      (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
spectopmodule_ln0             (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0               (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0               (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0             (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
output_feature_map_read       (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
layer_bias_read               (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
layer_weights_read            (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
input_feature_map_read        (read             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_0               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_1               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_in_buf_V_2               (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_0          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_1          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_2          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_3          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_4          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_5          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_ping_V_6          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_0          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_1          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_2          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_3          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_4          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_5          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_wt_buf_pong_V_6          (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_0_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_0_V_addr         (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_out_buf_1_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_2_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
conv_out_buf_3_V              (alloca           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln731                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln62                       (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten49              (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000]
ti                            (phi              ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000000000]
tj                            (phi              ) [ 0011000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_2                    (add              ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln62                     (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln62                       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln62                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln65                     (icmp             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln62_1                 (select           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
trunc_ln62                    (trunc            ) [ 0001111111111111111111111111111111111111111111111111111111111111111111111111111111]
ret_ln154                     (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0              (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_34                      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln62                   (select           ) [ 0000111111111111100000000000000000000000000000000000000000000000000000000000000000]
zext_ln62                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln62                      (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln62_1                    (add              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln65             (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln28                    (trunc            ) [ 0000111111111111111111111111111111111111111111111111111111111111111111111111111111]
shl_ln                        (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln28_1                    (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln28_1                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46_1                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln46                     (zext             ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
p_mid126                      (icmp             ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
br_ln34                       (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
indvar_flatten38              (phi              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
c                             (phi              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
indvar_flatten                (phi              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
i                             (phi              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
j                             (phi              ) [ 0000111111111111000000000000000000000000000000000000000000000000000000000000000000]
add_ln34_2                    (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln37                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39                      (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
empty                         (icmp             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0              (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln34                     (icmp             ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln34                       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln37                     (icmp             ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34                   (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34_1                 (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
xor_ln34                      (xor              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln42                     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln34                      (and              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln37                      (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln37                       (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37                   (select           ) [ 0000111111111110000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_1                 (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln44                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46_2                    (add              ) [ 0000110000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln42                      (add              ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln37_1                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_4                 (select           ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln0                        (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
zext_ln34                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln34                      (mul              ) [ 0000101000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34_2                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln34_3                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln37_1                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln39_1                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
p_mid13                       (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_2                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln37_3                 (select           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49_1_mid2_v            (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln37                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln42_mid2_v              (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln42_mid2_v_cast         (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln46                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln46                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln46                     (icmp             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln46                       (or               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln46                       (br               ) [ 0011111111111111111111111111111111111111111111111111111111111111111111111111111111]
tmp_2                         (bitconcatenate   ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln49                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49                      (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49_1                    (add              ) [ 0000101000000000000000000000000000000000000000000000000000000000000000000000000000]
switch_ln47                   (switch           ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln34_1                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln34_1                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49_1                   (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln49_2                    (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1                     (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln49                     (sext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
fm_addr                       (getelementptr    ) [ 0000100111111110000000000000000000000000000000000000000000000000000000000000000000]
fm_load_req                   (readreq          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47                     (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_ln47                      (mul              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_1                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln47                      (add              ) [ 0000100000000001000000000000000000000000000000000000000000000000000000000000000000]
fm_addr_read                  (read             ) [ 0011110000000001111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln0              (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_33                      (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0              (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln0              (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0              (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln47_2                   (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_in_buf_V_0_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_in_buf_V_1_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_in_buf_V_2_addr          (getelementptr    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln42             (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                        (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
storemerge                    (phi              ) [ 0000100000000001000000000000000000000000000000000000000000000000000000000000000000]
store_ln47                    (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln47                    (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln47                    (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln47                       (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_1_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_2_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_3_1_load (load             ) [ 0000000000000000010000000000000000000000000000000000000000000000000000000000000000]
add_ln65                      (add              ) [ 0110000000000000011111111111111111111111111111111111111111111111111111111111111111]
call_ret                      (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_1        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_2        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_3        (extractvalue     ) [ 0000000000000000001111000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_1_load (load             ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_1_1_load (load             ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_2_1_load (load             ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_3_1_load (load             ) [ 0000000000000000000100000000000000000000000000000000000000000000000000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret1                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0        (extractvalue     ) [ 0000000000000000000011111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_1        (extractvalue     ) [ 0000000000000000000011111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_2        (extractvalue     ) [ 0000000000000000000011111100000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_3        (extractvalue     ) [ 0000000000000000000011111100000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret2                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_2      (extractvalue     ) [ 0000000000000000000000111111110000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_1_2      (extractvalue     ) [ 0000000000000000000000111111110000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_2_2      (extractvalue     ) [ 0000000000000000000000111111110000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_3_2      (extractvalue     ) [ 0000000000000000000000111111110000000000000000000000000000000000000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret3                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_2      (extractvalue     ) [ 0000000000000000000000000011111111000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_1_2      (extractvalue     ) [ 0000000000000000000000000011111111000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_2_2      (extractvalue     ) [ 0000000000000000000000000011111111000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_3_2      (extractvalue     ) [ 0000000000000000000000000011111111000000000000000000000000000000000000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret4                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_3      (extractvalue     ) [ 0000000000000000000000000000001111111100000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_1_3      (extractvalue     ) [ 0000000000000000000000000000001111111100000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_2_3      (extractvalue     ) [ 0000000000000000000000000000001111111100000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_3_3      (extractvalue     ) [ 0000000000000000000000000000001111111100000000000000000000000000000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret5                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_3      (extractvalue     ) [ 0000000000000000000000000000000000111111110000000000000000000000000000000000000000]
conv_bias_buf_pong_V_1_3      (extractvalue     ) [ 0000000000000000000000000000000000111111110000000000000000000000000000000000000000]
conv_bias_buf_pong_V_2_3      (extractvalue     ) [ 0000000000000000000000000000000000111111110000000000000000000000000000000000000000]
conv_bias_buf_pong_V_3_3      (extractvalue     ) [ 0000000000000000000000000000000000111111110000000000000000000000000000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret6                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_4      (extractvalue     ) [ 0000000000000000000000000000000000000011111111000000000000000000000000000000000000]
conv_bias_buf_ping_V_1_4      (extractvalue     ) [ 0000000000000000000000000000000000000011111111000000000000000000000000000000000000]
conv_bias_buf_ping_V_2_4      (extractvalue     ) [ 0000000000000000000000000000000000000011111111000000000000000000000000000000000000]
conv_bias_buf_ping_V_3_4      (extractvalue     ) [ 0000000000000000000000000000000000000011111111000000000000000000000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret7                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_4      (extractvalue     ) [ 0000000000000000000000000000000000000000001111111100000000000000000000000000000000]
conv_bias_buf_pong_V_1_4      (extractvalue     ) [ 0000000000000000000000000000000000000000001111111100000000000000000000000000000000]
conv_bias_buf_pong_V_2_4      (extractvalue     ) [ 0000000000000000000000000000000000000000001111111100000000000000000000000000000000]
conv_bias_buf_pong_V_3_4      (extractvalue     ) [ 0000000000000000000000000000000000000000001111111100000000000000000000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret8                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111111110000000000000000000000000000]
conv_bias_buf_ping_V_1_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111111110000000000000000000000000000]
conv_bias_buf_ping_V_2_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111111110000000000000000000000000000]
conv_bias_buf_ping_V_3_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000111111110000000000000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret9                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011111111000000000000000000000000]
conv_bias_buf_pong_V_1_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011111111000000000000000000000000]
conv_bias_buf_pong_V_2_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011111111000000000000000000000000]
conv_bias_buf_pong_V_3_5      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000011111111000000000000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret10                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111111100000000000000000000]
conv_bias_buf_ping_V_1_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111111100000000000000000000]
conv_bias_buf_ping_V_2_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111111100000000000000000000]
conv_bias_buf_ping_V_3_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000001111111100000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret11                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111111110000000000000000]
conv_bias_buf_pong_V_1_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111111110000000000000000]
conv_bias_buf_pong_V_2_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111111110000000000000000]
conv_bias_buf_pong_V_3_6      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000111111110000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret12                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011111111000000000000]
conv_bias_buf_ping_V_1_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011111111000000000000]
conv_bias_buf_ping_V_2_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011111111000000000000]
conv_bias_buf_ping_V_3_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000011111111000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret13                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111100000000]
conv_bias_buf_pong_V_1_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111100000000]
conv_bias_buf_pong_V_2_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111100000000]
conv_bias_buf_pong_V_3_7      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000001111111100000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret14                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_ping_V_0_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111000000]
conv_bias_buf_ping_V_1_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111000000]
conv_bias_buf_ping_V_2_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111000000]
conv_bias_buf_ping_V_3_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000111111000000]
store_ln142                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln142                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln142                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln142                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ret15                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_bias_buf_pong_V_0_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111100]
conv_bias_buf_pong_V_1_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111100]
conv_bias_buf_pong_V_2_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111100]
conv_bias_buf_pong_V_3_8      (extractvalue     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000011111100]
store_ln115                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln115                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln115                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln115                   (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln98                     (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln106                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln125                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
call_ln133                    (call             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                        (br               ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_feature_map">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_feature_map"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer_bias">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_bias"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_feature_map">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_feature_map"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TILE_ROW_TILE_COL_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i11.i9"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i12.i1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_layer_params_from_DRAM"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_7x7"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_output_tile_to_DRAM"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1004" name="conv_bias_buf_ping_V_0_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_0_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="conv_bias_buf_ping_V_1_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_1_1/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="conv_bias_buf_ping_V_2_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_2_1/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_bias_buf_ping_V_3_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_ping_V_3_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="conv_bias_buf_pong_V_0_1_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_0_1/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="conv_bias_buf_pong_V_1_1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_1_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="conv_bias_buf_pong_V_2_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_2_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="conv_bias_buf_pong_V_3_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_bias_buf_pong_V_3_1/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="conv_in_buf_V_0_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_0/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="conv_in_buf_V_1_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="conv_in_buf_V_2_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_in_buf_V_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="conv_wt_buf_ping_V_0_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_0/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="conv_wt_buf_ping_V_1_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="conv_wt_buf_ping_V_2_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_2/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="conv_wt_buf_ping_V_3_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="conv_wt_buf_ping_V_4_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_4/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="conv_wt_buf_ping_V_5_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_5/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="conv_wt_buf_ping_V_6_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_ping_V_6/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="conv_wt_buf_pong_V_0_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_0/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="conv_wt_buf_pong_V_1_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_1/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="conv_wt_buf_pong_V_2_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_2/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="conv_wt_buf_pong_V_3_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_3/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="conv_wt_buf_pong_V_4_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_4/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="conv_wt_buf_pong_V_5_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_5/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="conv_wt_buf_pong_V_6_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_wt_buf_pong_V_6/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="conv_out_buf_0_V_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_0_V/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="conv_out_buf_1_V_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_1_V/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="conv_out_buf_2_V_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_2_V/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="conv_out_buf_3_V_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv_out_buf_3_V/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="output_feature_map_read_read_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="1" index="2" bw="64" slack="8"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_feature_map_read/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="layer_bias_read_read_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="64" slack="0"/>
<pin id="323" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_bias_read/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="layer_weights_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="64" slack="0"/>
<pin id="328" dir="0" index="1" bw="64" slack="0"/>
<pin id="329" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_weights_read/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="input_feature_map_read_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="0" index="1" bw="64" slack="0"/>
<pin id="335" dir="1" index="2" bw="64" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_feature_map_read/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_readreq_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="16" slack="1"/>
<pin id="341" dir="0" index="2" bw="1" slack="0"/>
<pin id="342" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="fm_load_req/7 "/>
</bind>
</comp>

<comp id="345" class="1004" name="fm_addr_read_read_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="16" slack="0"/>
<pin id="347" dir="0" index="1" bw="16" slack="8"/>
<pin id="348" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fm_addr_read/14 "/>
</bind>
</comp>

<comp id="350" class="1004" name="conv_out_buf_0_V_addr_gep_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="16" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_buf_0_V_addr/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="store_ln731_access_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="9" slack="0"/>
<pin id="360" dir="0" index="1" bw="16" slack="0"/>
<pin id="361" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln731/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="conv_in_buf_V_0_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="12" slack="0"/>
<pin id="369" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_0_addr/15 "/>
</bind>
</comp>

<comp id="371" class="1004" name="conv_in_buf_V_1_addr_gep_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="0" index="2" bw="12" slack="0"/>
<pin id="375" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_1_addr/15 "/>
</bind>
</comp>

<comp id="377" class="1004" name="conv_in_buf_V_2_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="12" slack="0"/>
<pin id="381" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_in_buf_V_2_addr/15 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln47_access_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="16" slack="0"/>
<pin id="386" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="387" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/15 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln47_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="12" slack="0"/>
<pin id="391" dir="0" index="1" bw="16" slack="0"/>
<pin id="392" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/15 "/>
</bind>
</comp>

<comp id="395" class="1004" name="store_ln47_access_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="12" slack="0"/>
<pin id="397" dir="0" index="1" bw="16" slack="0"/>
<pin id="398" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="399" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/15 "/>
</bind>
</comp>

<comp id="401" class="1005" name="indvar_flatten49_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="1"/>
<pin id="403" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten49 (phireg) "/>
</bind>
</comp>

<comp id="405" class="1004" name="indvar_flatten49_phi_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="2" bw="10" slack="0"/>
<pin id="409" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten49/2 "/>
</bind>
</comp>

<comp id="412" class="1005" name="ti_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="5" slack="1"/>
<pin id="414" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ti (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="ti_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ti/2 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tj_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="1"/>
<pin id="425" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tj (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="tj_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="6" slack="1"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tj/2 "/>
</bind>
</comp>

<comp id="435" class="1005" name="indvar_flatten38_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="13" slack="1"/>
<pin id="437" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten38 (phireg) "/>
</bind>
</comp>

<comp id="439" class="1004" name="indvar_flatten38_phi_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="1"/>
<pin id="441" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="2" bw="13" slack="0"/>
<pin id="443" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="444" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten38/4 "/>
</bind>
</comp>

<comp id="446" class="1005" name="c_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="2" slack="1"/>
<pin id="448" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="450" class="1004" name="c_phi_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="453" dir="0" index="2" bw="2" slack="0"/>
<pin id="454" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="455" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="457" class="1005" name="indvar_flatten_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="1"/>
<pin id="459" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="461" class="1004" name="indvar_flatten_phi_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="2" bw="12" slack="0"/>
<pin id="465" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/4 "/>
</bind>
</comp>

<comp id="468" class="1005" name="i_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="6" slack="1"/>
<pin id="470" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="472" class="1004" name="i_phi_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="1"/>
<pin id="474" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="6" slack="0"/>
<pin id="476" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="477" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="479" class="1005" name="j_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="6" slack="1"/>
<pin id="481" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="483" class="1004" name="j_phi_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="486" dir="0" index="2" bw="6" slack="0"/>
<pin id="487" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="488" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="490" class="1005" name="storemerge_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="10"/>
<pin id="492" dir="1" index="1" bw="16" slack="10"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="494" class="1004" name="storemerge_phi_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="16" slack="1"/>
<pin id="496" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="1" slack="10"/>
<pin id="498" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="499" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/15 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_conv_7x7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="0" slack="0"/>
<pin id="506" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="507" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="508" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="509" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="510" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="511" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="512" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="513" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="514" dir="0" index="9" bw="16" slack="2147483647"/>
<pin id="515" dir="0" index="10" bw="16" slack="2147483647"/>
<pin id="516" dir="0" index="11" bw="16" slack="2147483647"/>
<pin id="517" dir="0" index="12" bw="16" slack="2147483647"/>
<pin id="518" dir="0" index="13" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="14" bw="16" slack="2147483647"/>
<pin id="520" dir="0" index="15" bw="16" slack="1"/>
<pin id="521" dir="0" index="16" bw="16" slack="1"/>
<pin id="522" dir="0" index="17" bw="16" slack="1"/>
<pin id="523" dir="0" index="18" bw="16" slack="1"/>
<pin id="524" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/18 call_ln125/22 call_ln98/26 call_ln125/30 call_ln98/34 call_ln125/38 call_ln98/42 call_ln125/46 call_ln98/50 call_ln125/54 call_ln98/58 call_ln125/62 call_ln98/66 call_ln125/70 call_ln98/74 call_ln125/78 "/>
</bind>
</comp>

<comp id="526" class="1004" name="grp_store_output_tile_to_DRAM_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="0" slack="0"/>
<pin id="528" dir="0" index="1" bw="16" slack="0"/>
<pin id="529" dir="0" index="2" bw="64" slack="8"/>
<pin id="530" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="531" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="532" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="533" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="534" dir="0" index="7" bw="4" slack="7"/>
<pin id="535" dir="0" index="8" bw="5" slack="6"/>
<pin id="536" dir="0" index="9" bw="4" slack="0"/>
<pin id="537" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln106/20 call_ln133/24 call_ln106/28 call_ln133/32 call_ln106/36 call_ln133/40 call_ln106/44 call_ln133/48 call_ln106/52 call_ln133/56 call_ln106/60 call_ln133/64 call_ln106/68 call_ln133/72 call_ln106/76 call_ln133/80 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_load_layer_params_from_DRAM_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="64" slack="0"/>
<pin id="558" dir="0" index="1" bw="16" slack="0"/>
<pin id="559" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="560" dir="0" index="3" bw="16" slack="2147483647"/>
<pin id="561" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="562" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="563" dir="0" index="6" bw="16" slack="2147483647"/>
<pin id="564" dir="0" index="7" bw="16" slack="2147483647"/>
<pin id="565" dir="0" index="8" bw="16" slack="2147483647"/>
<pin id="566" dir="0" index="9" bw="16" slack="0"/>
<pin id="567" dir="0" index="10" bw="16" slack="0"/>
<pin id="568" dir="0" index="11" bw="16" slack="0"/>
<pin id="569" dir="0" index="12" bw="16" slack="0"/>
<pin id="570" dir="0" index="13" bw="64" slack="4"/>
<pin id="571" dir="0" index="14" bw="64" slack="4"/>
<pin id="572" dir="0" index="15" bw="4" slack="0"/>
<pin id="573" dir="1" index="16" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/16 call_ret1/18 call_ret2/20 call_ret3/24 call_ret4/28 call_ret5/32 call_ret6/36 call_ret7/40 call_ret8/44 call_ret9/48 call_ret10/52 call_ret11/56 call_ret12/60 call_ret13/64 call_ret14/68 call_ret15/72 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="64" slack="0"/>
<pin id="594" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_0/17 conv_bias_buf_pong_V_0/19 conv_bias_buf_ping_V_0_2/21 conv_bias_buf_pong_V_0_2/25 conv_bias_buf_ping_V_0_3/29 conv_bias_buf_pong_V_0_3/33 conv_bias_buf_ping_V_0_4/37 conv_bias_buf_pong_V_0_4/41 conv_bias_buf_ping_V_0_5/45 conv_bias_buf_pong_V_0_5/49 conv_bias_buf_ping_V_0_6/53 conv_bias_buf_pong_V_0_6/57 conv_bias_buf_ping_V_0_7/61 conv_bias_buf_pong_V_0_7/65 conv_bias_buf_ping_V_0_8/69 conv_bias_buf_pong_V_0_8/73 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="64" slack="0"/>
<pin id="598" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_1/17 conv_bias_buf_pong_V_1/19 conv_bias_buf_ping_V_1_2/21 conv_bias_buf_pong_V_1_2/25 conv_bias_buf_ping_V_1_3/29 conv_bias_buf_pong_V_1_3/33 conv_bias_buf_ping_V_1_4/37 conv_bias_buf_pong_V_1_4/41 conv_bias_buf_ping_V_1_5/45 conv_bias_buf_pong_V_1_5/49 conv_bias_buf_ping_V_1_6/53 conv_bias_buf_pong_V_1_6/57 conv_bias_buf_ping_V_1_7/61 conv_bias_buf_pong_V_1_7/65 conv_bias_buf_ping_V_1_8/69 conv_bias_buf_pong_V_1_8/73 "/>
</bind>
</comp>

<comp id="600" class="1004" name="grp_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="64" slack="0"/>
<pin id="602" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_2/17 conv_bias_buf_pong_V_2/19 conv_bias_buf_ping_V_2_2/21 conv_bias_buf_pong_V_2_2/25 conv_bias_buf_ping_V_2_3/29 conv_bias_buf_pong_V_2_3/33 conv_bias_buf_ping_V_2_4/37 conv_bias_buf_pong_V_2_4/41 conv_bias_buf_ping_V_2_5/45 conv_bias_buf_pong_V_2_5/49 conv_bias_buf_ping_V_2_6/53 conv_bias_buf_pong_V_2_6/57 conv_bias_buf_ping_V_2_7/61 conv_bias_buf_pong_V_2_7/65 conv_bias_buf_ping_V_2_8/69 conv_bias_buf_pong_V_2_8/73 "/>
</bind>
</comp>

<comp id="604" class="1004" name="grp_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="64" slack="0"/>
<pin id="606" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="conv_bias_buf_ping_V_3/17 conv_bias_buf_pong_V_3/19 conv_bias_buf_ping_V_3_2/21 conv_bias_buf_pong_V_3_2/25 conv_bias_buf_ping_V_3_3/29 conv_bias_buf_pong_V_3_3/33 conv_bias_buf_ping_V_3_4/37 conv_bias_buf_pong_V_3_4/41 conv_bias_buf_ping_V_3_5/45 conv_bias_buf_pong_V_3_5/49 conv_bias_buf_ping_V_3_6/53 conv_bias_buf_pong_V_3_6/57 conv_bias_buf_ping_V_3_7/61 conv_bias_buf_pong_V_3_7/65 conv_bias_buf_ping_V_3_8/69 conv_bias_buf_pong_V_3_8/73 "/>
</bind>
</comp>

<comp id="608" class="1005" name="reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_0 conv_bias_buf_ping_V_0_2 conv_bias_buf_ping_V_0_3 conv_bias_buf_ping_V_0_4 conv_bias_buf_ping_V_0_5 conv_bias_buf_ping_V_0_6 conv_bias_buf_ping_V_0_7 conv_bias_buf_ping_V_0_8 "/>
</bind>
</comp>

<comp id="614" class="1005" name="reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="1"/>
<pin id="616" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_1 conv_bias_buf_ping_V_1_2 conv_bias_buf_ping_V_1_3 conv_bias_buf_ping_V_1_4 conv_bias_buf_ping_V_1_5 conv_bias_buf_ping_V_1_6 conv_bias_buf_ping_V_1_7 conv_bias_buf_ping_V_1_8 "/>
</bind>
</comp>

<comp id="620" class="1005" name="reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="16" slack="1"/>
<pin id="622" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_2 conv_bias_buf_ping_V_2_2 conv_bias_buf_ping_V_2_3 conv_bias_buf_ping_V_2_4 conv_bias_buf_ping_V_2_5 conv_bias_buf_ping_V_2_6 conv_bias_buf_ping_V_2_7 conv_bias_buf_ping_V_2_8 "/>
</bind>
</comp>

<comp id="626" class="1005" name="reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_3 conv_bias_buf_ping_V_3_2 conv_bias_buf_ping_V_3_3 conv_bias_buf_ping_V_3_4 conv_bias_buf_ping_V_3_5 conv_bias_buf_ping_V_3_6 conv_bias_buf_ping_V_3_7 conv_bias_buf_ping_V_3_8 "/>
</bind>
</comp>

<comp id="632" class="1005" name="reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="16" slack="3"/>
<pin id="634" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_0 conv_bias_buf_pong_V_0_2 conv_bias_buf_pong_V_0_3 conv_bias_buf_pong_V_0_4 conv_bias_buf_pong_V_0_5 conv_bias_buf_pong_V_0_6 conv_bias_buf_pong_V_0_7 conv_bias_buf_pong_V_0_8 "/>
</bind>
</comp>

<comp id="638" class="1005" name="reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="16" slack="3"/>
<pin id="640" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_1 conv_bias_buf_pong_V_1_2 conv_bias_buf_pong_V_1_3 conv_bias_buf_pong_V_1_4 conv_bias_buf_pong_V_1_5 conv_bias_buf_pong_V_1_6 conv_bias_buf_pong_V_1_7 conv_bias_buf_pong_V_1_8 "/>
</bind>
</comp>

<comp id="644" class="1005" name="reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="3"/>
<pin id="646" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_2 conv_bias_buf_pong_V_2_2 conv_bias_buf_pong_V_2_3 conv_bias_buf_pong_V_2_4 conv_bias_buf_pong_V_2_5 conv_bias_buf_pong_V_2_6 conv_bias_buf_pong_V_2_7 conv_bias_buf_pong_V_2_8 "/>
</bind>
</comp>

<comp id="650" class="1005" name="reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="16" slack="3"/>
<pin id="652" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_3 conv_bias_buf_pong_V_3_2 conv_bias_buf_pong_V_3_3 conv_bias_buf_pong_V_3_4 conv_bias_buf_pong_V_3_5 conv_bias_buf_pong_V_3_6 conv_bias_buf_pong_V_3_7 conv_bias_buf_pong_V_3_8 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln62_2_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="10" slack="0"/>
<pin id="658" dir="0" index="1" bw="1" slack="0"/>
<pin id="659" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62_2/2 "/>
</bind>
</comp>

<comp id="662" class="1004" name="icmp_ln62_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="0" index="1" bw="10" slack="0"/>
<pin id="665" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln62_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_ln65_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="6" slack="0"/>
<pin id="676" dir="0" index="1" bw="6" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="select_ln62_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="5" slack="0"/>
<pin id="683" dir="0" index="2" bw="5" slack="0"/>
<pin id="684" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62_1/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="trunc_ln62_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="0"/>
<pin id="690" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln62_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="1"/>
<pin id="694" dir="0" index="1" bw="6" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="1"/>
<pin id="696" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/3 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln62_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln28_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="shl_ln_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="0" index="1" bw="5" slack="0"/>
<pin id="709" dir="0" index="2" bw="1" slack="0"/>
<pin id="710" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="714" class="1004" name="shl_ln28_1_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="8" slack="0"/>
<pin id="716" dir="0" index="1" bw="5" slack="0"/>
<pin id="717" dir="0" index="2" bw="1" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln28_1/3 "/>
</bind>
</comp>

<comp id="722" class="1004" name="zext_ln28_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="0"/>
<pin id="724" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="726" class="1004" name="zext_ln28_1_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="0"/>
<pin id="728" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln46_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="10" slack="0"/>
<pin id="732" dir="0" index="1" bw="8" slack="0"/>
<pin id="733" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/3 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln46_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="11" slack="0"/>
<pin id="738" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/3 "/>
</bind>
</comp>

<comp id="740" class="1004" name="p_mid126_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="11" slack="0"/>
<pin id="742" dir="0" index="1" bw="11" slack="0"/>
<pin id="743" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid126/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln34_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="13" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln37_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="0"/>
<pin id="753" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln39_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="0" index="1" bw="6" slack="0"/>
<pin id="758" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/4 "/>
</bind>
</comp>

<comp id="760" class="1004" name="empty_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="11" slack="0"/>
<pin id="762" dir="0" index="1" bw="11" slack="0"/>
<pin id="763" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="icmp_ln34_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="13" slack="0"/>
<pin id="768" dir="0" index="1" bw="13" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/4 "/>
</bind>
</comp>

<comp id="772" class="1004" name="add_ln34_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="2" slack="0"/>
<pin id="774" dir="0" index="1" bw="1" slack="0"/>
<pin id="775" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/4 "/>
</bind>
</comp>

<comp id="778" class="1004" name="icmp_ln37_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="12" slack="0"/>
<pin id="780" dir="0" index="1" bw="12" slack="0"/>
<pin id="781" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/4 "/>
</bind>
</comp>

<comp id="784" class="1004" name="select_ln34_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="6" slack="0"/>
<pin id="787" dir="0" index="2" bw="6" slack="0"/>
<pin id="788" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="select_ln34_1_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="1" slack="0"/>
<pin id="794" dir="0" index="1" bw="2" slack="0"/>
<pin id="795" dir="0" index="2" bw="2" slack="0"/>
<pin id="796" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_1/4 "/>
</bind>
</comp>

<comp id="800" class="1004" name="xor_ln34_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="0"/>
<pin id="803" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln34/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="icmp_ln42_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="6" slack="0"/>
<pin id="808" dir="0" index="1" bw="6" slack="0"/>
<pin id="809" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="and_ln34_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="0"/>
<pin id="814" dir="0" index="1" bw="1" slack="0"/>
<pin id="815" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/4 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln37_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="0"/>
<pin id="820" dir="0" index="1" bw="1" slack="0"/>
<pin id="821" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="or_ln37_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="select_ln37_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="0"/>
<pin id="832" dir="0" index="1" bw="6" slack="0"/>
<pin id="833" dir="0" index="2" bw="6" slack="0"/>
<pin id="834" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="select_ln37_1_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="0" index="1" bw="6" slack="0"/>
<pin id="841" dir="0" index="2" bw="6" slack="0"/>
<pin id="842" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/4 "/>
</bind>
</comp>

<comp id="846" class="1004" name="zext_ln44_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="0"/>
<pin id="848" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="850" class="1004" name="add_ln46_2_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="6" slack="0"/>
<pin id="852" dir="0" index="1" bw="3" slack="0"/>
<pin id="853" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_2/4 "/>
</bind>
</comp>

<comp id="856" class="1004" name="add_ln42_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="6" slack="0"/>
<pin id="858" dir="0" index="1" bw="1" slack="0"/>
<pin id="859" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln37_1_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="0"/>
<pin id="864" dir="0" index="1" bw="1" slack="0"/>
<pin id="865" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="select_ln37_4_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="1" slack="0"/>
<pin id="870" dir="0" index="1" bw="12" slack="0"/>
<pin id="871" dir="0" index="2" bw="12" slack="0"/>
<pin id="872" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_4/4 "/>
</bind>
</comp>

<comp id="876" class="1004" name="zext_ln34_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="2" slack="1"/>
<pin id="878" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/5 "/>
</bind>
</comp>

<comp id="879" class="1004" name="mul_ln34_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="2" slack="0"/>
<pin id="881" dir="0" index="1" bw="22" slack="0"/>
<pin id="882" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln34/5 "/>
</bind>
</comp>

<comp id="885" class="1004" name="select_ln34_2_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="1"/>
<pin id="887" dir="0" index="1" bw="1" slack="2"/>
<pin id="888" dir="0" index="2" bw="1" slack="1"/>
<pin id="889" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_2/5 "/>
</bind>
</comp>

<comp id="890" class="1004" name="select_ln34_3_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="0" index="1" bw="11" slack="2"/>
<pin id="893" dir="0" index="2" bw="11" slack="1"/>
<pin id="894" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln34_3/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="zext_ln37_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="6" slack="1"/>
<pin id="897" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/5 "/>
</bind>
</comp>

<comp id="898" class="1004" name="add_ln39_1_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="2"/>
<pin id="900" dir="0" index="1" bw="6" slack="0"/>
<pin id="901" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="p_mid13_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="11" slack="0"/>
<pin id="905" dir="0" index="1" bw="11" slack="0"/>
<pin id="906" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_mid13/5 "/>
</bind>
</comp>

<comp id="909" class="1004" name="select_ln37_2_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="1" slack="1"/>
<pin id="911" dir="0" index="1" bw="1" slack="0"/>
<pin id="912" dir="0" index="2" bw="1" slack="0"/>
<pin id="913" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_2/5 "/>
</bind>
</comp>

<comp id="916" class="1004" name="select_ln37_3_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="1"/>
<pin id="918" dir="0" index="1" bw="11" slack="0"/>
<pin id="919" dir="0" index="2" bw="11" slack="0"/>
<pin id="920" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_3/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln49_1_mid2_v_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="22" slack="0"/>
<pin id="925" dir="0" index="1" bw="11" slack="0"/>
<pin id="926" dir="0" index="2" bw="1" slack="0"/>
<pin id="927" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln49_1_mid2_v/5 "/>
</bind>
</comp>

<comp id="931" class="1004" name="sext_ln37_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="22" slack="0"/>
<pin id="933" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/5 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sext_ln42_mid2_v_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="20" slack="0"/>
<pin id="937" dir="0" index="1" bw="11" slack="0"/>
<pin id="938" dir="0" index="2" bw="1" slack="0"/>
<pin id="939" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln42_mid2_v/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="sext_ln42_mid2_v_cast_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="20" slack="0"/>
<pin id="945" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln42_mid2_v_cast/5 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln46_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="7" slack="1"/>
<pin id="949" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/5 "/>
</bind>
</comp>

<comp id="950" class="1004" name="add_ln46_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="7" slack="0"/>
<pin id="952" dir="0" index="1" bw="11" slack="2"/>
<pin id="953" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/5 "/>
</bind>
</comp>

<comp id="955" class="1004" name="icmp_ln46_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="12" slack="0"/>
<pin id="957" dir="0" index="1" bw="12" slack="0"/>
<pin id="958" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/5 "/>
</bind>
</comp>

<comp id="961" class="1004" name="or_ln46_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="1" slack="0"/>
<pin id="963" dir="0" index="1" bw="1" slack="0"/>
<pin id="964" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="tmp_2_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="13" slack="0"/>
<pin id="969" dir="0" index="1" bw="12" slack="0"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="zext_ln49_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="13" slack="0"/>
<pin id="977" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="add_ln49_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="22" slack="0"/>
<pin id="981" dir="0" index="1" bw="13" slack="0"/>
<pin id="982" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="add_ln49_1_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="23" slack="0"/>
<pin id="987" dir="0" index="1" bw="20" slack="0"/>
<pin id="988" dir="1" index="2" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/5 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln34_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="23" slack="1"/>
<pin id="993" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34_1/6 "/>
</bind>
</comp>

<comp id="994" class="1004" name="add_ln34_1_fu_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="23" slack="0"/>
<pin id="996" dir="0" index="1" bw="64" slack="5"/>
<pin id="997" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/6 "/>
</bind>
</comp>

<comp id="999" class="1004" name="sext_ln49_1_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="23" slack="1"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="add_ln49_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="23" slack="0"/>
<pin id="1004" dir="0" index="1" bw="64" slack="0"/>
<pin id="1005" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_2/6 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="trunc_ln1_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="63" slack="0"/>
<pin id="1010" dir="0" index="1" bw="64" slack="0"/>
<pin id="1011" dir="0" index="2" bw="1" slack="0"/>
<pin id="1012" dir="0" index="3" bw="7" slack="0"/>
<pin id="1013" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/6 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="sext_ln49_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="63" slack="0"/>
<pin id="1020" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="fm_addr_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="64" slack="0"/>
<pin id="1024" dir="0" index="1" bw="64" slack="0"/>
<pin id="1025" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fm_addr/6 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="zext_ln47_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="6" slack="10"/>
<pin id="1030" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/14 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="zext_ln47_1_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="6" slack="10"/>
<pin id="1033" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/14 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="zext_ln47_2_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="12" slack="1"/>
<pin id="1036" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/15 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="conv_bias_buf_ping_V_0_1_load_load_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="16" slack="4"/>
<pin id="1042" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_0_1_load/16 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="conv_bias_buf_ping_V_1_1_load_load_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="4"/>
<pin id="1046" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_1_1_load/16 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="conv_bias_buf_ping_V_2_1_load_load_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="16" slack="4"/>
<pin id="1050" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_2_1_load/16 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="conv_bias_buf_ping_V_3_1_load_load_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="16" slack="4"/>
<pin id="1054" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_ping_V_3_1_load/16 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="add_ln65_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="6" slack="2"/>
<pin id="1058" dir="0" index="1" bw="1" slack="0"/>
<pin id="1059" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/16 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="conv_bias_buf_pong_V_0_1_load_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="6"/>
<pin id="1063" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_0_1_load/18 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="conv_bias_buf_pong_V_1_1_load_load_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="16" slack="6"/>
<pin id="1067" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_1_1_load/18 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="conv_bias_buf_pong_V_2_1_load_load_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="16" slack="6"/>
<pin id="1071" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_2_1_load/18 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="conv_bias_buf_pong_V_3_1_load_load_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="6"/>
<pin id="1075" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_buf_pong_V_3_1_load/18 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="store_ln142_store_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="0"/>
<pin id="1079" dir="0" index="1" bw="16" slack="57"/>
<pin id="1080" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/69 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="store_ln142_store_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="16" slack="0"/>
<pin id="1084" dir="0" index="1" bw="16" slack="57"/>
<pin id="1085" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/69 "/>
</bind>
</comp>

<comp id="1087" class="1004" name="store_ln142_store_fu_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="16" slack="0"/>
<pin id="1089" dir="0" index="1" bw="16" slack="57"/>
<pin id="1090" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/69 "/>
</bind>
</comp>

<comp id="1092" class="1004" name="store_ln142_store_fu_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="16" slack="0"/>
<pin id="1094" dir="0" index="1" bw="16" slack="57"/>
<pin id="1095" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/69 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="store_ln115_store_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="0"/>
<pin id="1099" dir="0" index="1" bw="16" slack="61"/>
<pin id="1100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/73 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="store_ln115_store_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="0"/>
<pin id="1104" dir="0" index="1" bw="16" slack="61"/>
<pin id="1105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/73 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="store_ln115_store_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="16" slack="0"/>
<pin id="1109" dir="0" index="1" bw="16" slack="61"/>
<pin id="1110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/73 "/>
</bind>
</comp>

<comp id="1112" class="1004" name="store_ln115_store_fu_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="16" slack="0"/>
<pin id="1114" dir="0" index="1" bw="16" slack="61"/>
<pin id="1115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln115/73 "/>
</bind>
</comp>

<comp id="1117" class="1007" name="grp_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="0" index="1" bw="11" slack="0"/>
<pin id="1120" dir="0" index="2" bw="11" slack="0"/>
<pin id="1121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln62/3 add_ln62_1/3 "/>
</bind>
</comp>

<comp id="1126" class="1007" name="grp_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="0"/>
<pin id="1128" dir="0" index="1" bw="12" slack="0"/>
<pin id="1129" dir="0" index="2" bw="6" slack="0"/>
<pin id="1130" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln47/14 add_ln47/14 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="conv_bias_buf_ping_V_0_1_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="16" slack="4"/>
<pin id="1136" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_0_1 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="conv_bias_buf_ping_V_1_1_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="16" slack="4"/>
<pin id="1142" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_1_1 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="conv_bias_buf_ping_V_2_1_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="4"/>
<pin id="1148" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_2_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="conv_bias_buf_ping_V_3_1_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="16" slack="4"/>
<pin id="1154" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="conv_bias_buf_ping_V_3_1 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="conv_bias_buf_pong_V_0_1_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="16" slack="6"/>
<pin id="1160" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_0_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="conv_bias_buf_pong_V_1_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="16" slack="6"/>
<pin id="1166" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_1_1 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="conv_bias_buf_pong_V_2_1_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="16" slack="6"/>
<pin id="1172" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_2_1 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="conv_bias_buf_pong_V_3_1_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="16" slack="6"/>
<pin id="1178" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="conv_bias_buf_pong_V_3_1 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="output_feature_map_read_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="64" slack="8"/>
<pin id="1184" dir="1" index="1" bw="64" slack="8"/>
</pin_list>
<bind>
<opset="output_feature_map_read "/>
</bind>
</comp>

<comp id="1187" class="1005" name="layer_bias_read_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="64" slack="4"/>
<pin id="1189" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_bias_read "/>
</bind>
</comp>

<comp id="1192" class="1005" name="layer_weights_read_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="64" slack="4"/>
<pin id="1194" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="layer_weights_read "/>
</bind>
</comp>

<comp id="1197" class="1005" name="input_feature_map_read_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="64" slack="5"/>
<pin id="1199" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="input_feature_map_read "/>
</bind>
</comp>

<comp id="1202" class="1005" name="add_ln62_2_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="10" slack="0"/>
<pin id="1204" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln62_2 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="icmp_ln65_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln65 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="select_ln62_1_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="5" slack="0"/>
<pin id="1217" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln62_1 "/>
</bind>
</comp>

<comp id="1221" class="1005" name="trunc_ln62_reg_1221">
<pin_list>
<pin id="1222" dir="0" index="0" bw="4" slack="7"/>
<pin id="1223" dir="1" index="1" bw="4" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln62 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="select_ln62_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="6" slack="2"/>
<pin id="1228" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="select_ln62 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="add_ln62_1_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="11" slack="1"/>
<pin id="1233" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln62_1 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="trunc_ln28_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="5" slack="6"/>
<pin id="1240" dir="1" index="1" bw="5" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln28 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="zext_ln46_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="12" slack="2"/>
<pin id="1245" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln46 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="p_mid126_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="1" slack="2"/>
<pin id="1250" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_mid126 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="add_ln34_2_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="13" slack="0"/>
<pin id="1255" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln34_2 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="add_ln39_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="11" slack="1"/>
<pin id="1260" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="empty_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="1" slack="1"/>
<pin id="1265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1268" class="1005" name="icmp_ln34_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="1" slack="1"/>
<pin id="1270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="1272" class="1005" name="icmp_ln37_reg_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="1" slack="1"/>
<pin id="1274" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="select_ln34_1_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="2" slack="0"/>
<pin id="1280" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln34_1 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="and_ln34_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="1"/>
<pin id="1286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln34 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="add_ln37_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="6" slack="1"/>
<pin id="1292" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="select_ln37_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="6" slack="10"/>
<pin id="1297" dir="1" index="1" bw="6" slack="10"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="select_ln37_1_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="6" slack="0"/>
<pin id="1302" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_1 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="add_ln46_2_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="7" slack="1"/>
<pin id="1308" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="add_ln46_2 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="add_ln42_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="6" slack="0"/>
<pin id="1313" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="select_ln37_4_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="12" slack="0"/>
<pin id="1318" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="select_ln37_4 "/>
</bind>
</comp>

<comp id="1321" class="1005" name="mul_ln34_reg_1321">
<pin_list>
<pin id="1322" dir="0" index="0" bw="23" slack="1"/>
<pin id="1323" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln34 "/>
</bind>
</comp>

<comp id="1326" class="1005" name="or_ln46_reg_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln46 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="add_ln49_1_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="23" slack="1"/>
<pin id="1332" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="add_ln49_1 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="fm_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="16" slack="1"/>
<pin id="1337" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr "/>
</bind>
</comp>

<comp id="1341" class="1005" name="add_ln47_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="12" slack="1"/>
<pin id="1343" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln47 "/>
</bind>
</comp>

<comp id="1346" class="1005" name="fm_addr_read_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="16" slack="1"/>
<pin id="1348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fm_addr_read "/>
</bind>
</comp>

<comp id="1363" class="1005" name="add_ln65_reg_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="6" slack="1"/>
<pin id="1365" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln65 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="201"><net_src comp="12" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="12" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="12" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="54" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="54" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="54" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="54" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="54" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="54" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="54" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="54" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="54" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="54" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="318"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="10" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="52" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="8" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="6" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="4" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="343"><net_src comp="146" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="150" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="355"><net_src comp="298" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="56" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="56" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="364"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="56" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="371" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="394"><net_src comp="365" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="400"><net_src comp="377" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="411"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="62" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="422"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="64" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="427" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="438"><net_src comp="96" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="435" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="98" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="456"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="100" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="457" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="478"><net_src comp="468" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="482"><net_src comp="64" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="500"><net_src comp="490" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="501"><net_src comp="494" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="502"><net_src comp="494" pin="4"/><net_sink comp="389" pin=1"/></net>

<net id="503"><net_src comp="494" pin="4"/><net_sink comp="395" pin=1"/></net>

<net id="525"><net_src comp="164" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="538"><net_src comp="168" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="539"><net_src comp="0" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="540"><net_src comp="162" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="541"><net_src comp="166" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="542"><net_src comp="170" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="543"><net_src comp="172" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="544"><net_src comp="174" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="545"><net_src comp="176" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="546"><net_src comp="178" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="547"><net_src comp="180" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="548"><net_src comp="182" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="549"><net_src comp="184" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="550"><net_src comp="186" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="551"><net_src comp="188" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="552"><net_src comp="190" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="553"><net_src comp="192" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="554"><net_src comp="194" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="555"><net_src comp="196" pin="0"/><net_sink comp="526" pin=9"/></net>

<net id="574"><net_src comp="160" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="575"><net_src comp="2" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="576"><net_src comp="162" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="577"><net_src comp="166" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="578"><net_src comp="170" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="579"><net_src comp="172" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="580"><net_src comp="174" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="581"><net_src comp="176" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="582"><net_src comp="178" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="583"><net_src comp="180" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="584"><net_src comp="182" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="585"><net_src comp="184" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="586"><net_src comp="186" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="587"><net_src comp="188" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="588"><net_src comp="190" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="589"><net_src comp="192" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="590"><net_src comp="194" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="591"><net_src comp="196" pin="0"/><net_sink comp="556" pin=15"/></net>

<net id="595"><net_src comp="556" pin="16"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="556" pin="16"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="556" pin="16"/><net_sink comp="600" pin=0"/></net>

<net id="607"><net_src comp="556" pin="16"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="592" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="504" pin=15"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="556" pin=9"/></net>

<net id="617"><net_src comp="596" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="504" pin=16"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="556" pin=10"/></net>

<net id="623"><net_src comp="600" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="504" pin=17"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="556" pin=11"/></net>

<net id="629"><net_src comp="604" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="504" pin=18"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="556" pin=12"/></net>

<net id="635"><net_src comp="592" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="504" pin=15"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="556" pin=9"/></net>

<net id="641"><net_src comp="596" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="504" pin=16"/></net>

<net id="643"><net_src comp="638" pin="1"/><net_sink comp="556" pin=10"/></net>

<net id="647"><net_src comp="600" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="504" pin=17"/></net>

<net id="649"><net_src comp="644" pin="1"/><net_sink comp="556" pin=11"/></net>

<net id="653"><net_src comp="604" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="504" pin=18"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="556" pin=12"/></net>

<net id="660"><net_src comp="405" pin="4"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="66" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="666"><net_src comp="405" pin="4"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="68" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="416" pin="4"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="70" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="678"><net_src comp="427" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="72" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="686"><net_src comp="668" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="687"><net_src comp="416" pin="4"/><net_sink comp="680" pin=2"/></net>

<net id="691"><net_src comp="680" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="697"><net_src comp="64" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="423" pin="1"/><net_sink comp="692" pin=2"/></net>

<net id="705"><net_src comp="692" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="88" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="713"><net_src comp="62" pin="0"/><net_sink comp="706" pin=2"/></net>

<net id="719"><net_src comp="90" pin="0"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="702" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="92" pin="0"/><net_sink comp="714" pin=2"/></net>

<net id="725"><net_src comp="714" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="729"><net_src comp="706" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="734"><net_src comp="726" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="722" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="730" pin="2"/><net_sink comp="736" pin=0"/></net>

<net id="744"><net_src comp="94" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="439" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="102" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="472" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="94" pin="0"/><net_sink comp="760" pin=1"/></net>

<net id="770"><net_src comp="439" pin="4"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="110" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="776"><net_src comp="450" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="777"><net_src comp="112" pin="0"/><net_sink comp="772" pin=1"/></net>

<net id="782"><net_src comp="461" pin="4"/><net_sink comp="778" pin=0"/></net>

<net id="783"><net_src comp="114" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="789"><net_src comp="778" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="64" pin="0"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="472" pin="4"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="778" pin="2"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="772" pin="2"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="450" pin="4"/><net_sink comp="792" pin=2"/></net>

<net id="804"><net_src comp="778" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="116" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="483" pin="4"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="118" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="816"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="817"><net_src comp="800" pin="2"/><net_sink comp="812" pin=1"/></net>

<net id="822"><net_src comp="784" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="823"><net_src comp="120" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="828"><net_src comp="812" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="778" pin="2"/><net_sink comp="824" pin=1"/></net>

<net id="835"><net_src comp="824" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="836"><net_src comp="64" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="837"><net_src comp="483" pin="4"/><net_sink comp="830" pin=2"/></net>

<net id="843"><net_src comp="812" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="844"><net_src comp="818" pin="2"/><net_sink comp="838" pin=1"/></net>

<net id="845"><net_src comp="784" pin="3"/><net_sink comp="838" pin=2"/></net>

<net id="849"><net_src comp="830" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="122" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="830" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="120" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="461" pin="4"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="124" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="873"><net_src comp="778" pin="2"/><net_sink comp="868" pin=0"/></net>

<net id="874"><net_src comp="124" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="875"><net_src comp="862" pin="2"/><net_sink comp="868" pin=2"/></net>

<net id="883"><net_src comp="876" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="126" pin="0"/><net_sink comp="879" pin=1"/></net>

<net id="902"><net_src comp="895" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="907"><net_src comp="898" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="94" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="914"><net_src comp="903" pin="2"/><net_sink comp="909" pin=1"/></net>

<net id="915"><net_src comp="885" pin="3"/><net_sink comp="909" pin=2"/></net>

<net id="921"><net_src comp="898" pin="2"/><net_sink comp="916" pin=1"/></net>

<net id="922"><net_src comp="890" pin="3"/><net_sink comp="916" pin=2"/></net>

<net id="928"><net_src comp="128" pin="0"/><net_sink comp="923" pin=0"/></net>

<net id="929"><net_src comp="916" pin="3"/><net_sink comp="923" pin=1"/></net>

<net id="930"><net_src comp="130" pin="0"/><net_sink comp="923" pin=2"/></net>

<net id="934"><net_src comp="923" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="940"><net_src comp="132" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="941"><net_src comp="916" pin="3"/><net_sink comp="935" pin=1"/></net>

<net id="942"><net_src comp="134" pin="0"/><net_sink comp="935" pin=2"/></net>

<net id="946"><net_src comp="935" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="954"><net_src comp="947" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="959"><net_src comp="950" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="136" pin="0"/><net_sink comp="955" pin=1"/></net>

<net id="965"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="966"><net_src comp="909" pin="3"/><net_sink comp="961" pin=1"/></net>

<net id="972"><net_src comp="138" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="950" pin="2"/><net_sink comp="967" pin=1"/></net>

<net id="974"><net_src comp="140" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="978"><net_src comp="967" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="983"><net_src comp="931" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="975" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="989"><net_src comp="979" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="990"><net_src comp="943" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="998"><net_src comp="991" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="1006"><net_src comp="999" pin="1"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="994" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1014"><net_src comp="142" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="12" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="144" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1021"><net_src comp="1008" pin="4"/><net_sink comp="1018" pin=0"/></net>

<net id="1026"><net_src comp="0" pin="0"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="1018" pin="1"/><net_sink comp="1022" pin=1"/></net>

<net id="1037"><net_src comp="1034" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="371" pin=2"/></net>

<net id="1039"><net_src comp="1034" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1043"><net_src comp="1040" pin="1"/><net_sink comp="556" pin=9"/></net>

<net id="1047"><net_src comp="1044" pin="1"/><net_sink comp="556" pin=10"/></net>

<net id="1051"><net_src comp="1048" pin="1"/><net_sink comp="556" pin=11"/></net>

<net id="1055"><net_src comp="1052" pin="1"/><net_sink comp="556" pin=12"/></net>

<net id="1060"><net_src comp="120" pin="0"/><net_sink comp="1056" pin=1"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="556" pin=9"/></net>

<net id="1068"><net_src comp="1065" pin="1"/><net_sink comp="556" pin=10"/></net>

<net id="1072"><net_src comp="1069" pin="1"/><net_sink comp="556" pin=11"/></net>

<net id="1076"><net_src comp="1073" pin="1"/><net_sink comp="556" pin=12"/></net>

<net id="1081"><net_src comp="604" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1086"><net_src comp="600" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1091"><net_src comp="596" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1096"><net_src comp="592" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1101"><net_src comp="604" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1106"><net_src comp="600" pin="1"/><net_sink comp="1102" pin=0"/></net>

<net id="1111"><net_src comp="596" pin="1"/><net_sink comp="1107" pin=0"/></net>

<net id="1116"><net_src comp="592" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1122"><net_src comp="699" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="82" pin="0"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="84" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1125"><net_src comp="1117" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="1131"><net_src comp="1028" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1132"><net_src comp="148" pin="0"/><net_sink comp="1126" pin=1"/></net>

<net id="1133"><net_src comp="1031" pin="1"/><net_sink comp="1126" pin=2"/></net>

<net id="1137"><net_src comp="198" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1139"><net_src comp="1134" pin="1"/><net_sink comp="1092" pin=1"/></net>

<net id="1143"><net_src comp="202" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="1044" pin=0"/></net>

<net id="1145"><net_src comp="1140" pin="1"/><net_sink comp="1087" pin=1"/></net>

<net id="1149"><net_src comp="206" pin="1"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="1048" pin=0"/></net>

<net id="1151"><net_src comp="1146" pin="1"/><net_sink comp="1082" pin=1"/></net>

<net id="1155"><net_src comp="210" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1161"><net_src comp="214" pin="1"/><net_sink comp="1158" pin=0"/></net>

<net id="1162"><net_src comp="1158" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1163"><net_src comp="1158" pin="1"/><net_sink comp="1112" pin=1"/></net>

<net id="1167"><net_src comp="218" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="1107" pin=1"/></net>

<net id="1173"><net_src comp="222" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1179"><net_src comp="226" pin="1"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1181"><net_src comp="1176" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1185"><net_src comp="314" pin="2"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="1190"><net_src comp="320" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="556" pin=14"/></net>

<net id="1195"><net_src comp="326" pin="2"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="556" pin=13"/></net>

<net id="1200"><net_src comp="332" pin="2"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="994" pin=1"/></net>

<net id="1205"><net_src comp="656" pin="2"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="1213"><net_src comp="674" pin="2"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1218"><net_src comp="680" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1220"><net_src comp="1215" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="1224"><net_src comp="688" pin="1"/><net_sink comp="1221" pin=0"/></net>

<net id="1225"><net_src comp="1221" pin="1"/><net_sink comp="526" pin=7"/></net>

<net id="1229"><net_src comp="692" pin="3"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1234"><net_src comp="1117" pin="3"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1236"><net_src comp="1231" pin="1"/><net_sink comp="890" pin=1"/></net>

<net id="1237"><net_src comp="1231" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1241"><net_src comp="702" pin="1"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="526" pin=8"/></net>

<net id="1246"><net_src comp="736" pin="1"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="950" pin=1"/></net>

<net id="1251"><net_src comp="740" pin="2"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="1256"><net_src comp="745" pin="2"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1261"><net_src comp="755" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="890" pin=2"/></net>

<net id="1266"><net_src comp="760" pin="2"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="885" pin=2"/></net>

<net id="1271"><net_src comp="766" pin="2"/><net_sink comp="1268" pin=0"/></net>

<net id="1275"><net_src comp="778" pin="2"/><net_sink comp="1272" pin=0"/></net>

<net id="1276"><net_src comp="1272" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="1277"><net_src comp="1272" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="1281"><net_src comp="792" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="450" pin=2"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="876" pin=0"/></net>

<net id="1287"><net_src comp="812" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="909" pin=0"/></net>

<net id="1289"><net_src comp="1284" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="1293"><net_src comp="818" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="1298"><net_src comp="830" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1303"><net_src comp="838" pin="3"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="472" pin=2"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1309"><net_src comp="850" pin="2"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1314"><net_src comp="856" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="483" pin=2"/></net>

<net id="1319"><net_src comp="868" pin="3"/><net_sink comp="1316" pin=0"/></net>

<net id="1320"><net_src comp="1316" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="1324"><net_src comp="879" pin="2"/><net_sink comp="1321" pin=0"/></net>

<net id="1325"><net_src comp="1321" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1329"><net_src comp="961" pin="2"/><net_sink comp="1326" pin=0"/></net>

<net id="1333"><net_src comp="985" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1338"><net_src comp="1022" pin="2"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="1340"><net_src comp="1335" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="1344"><net_src comp="1126" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1034" pin=0"/></net>

<net id="1349"><net_src comp="345" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1366"><net_src comp="1056" pin="2"/><net_sink comp="1363" pin=0"/></net>

<net id="1367"><net_src comp="1363" pin="1"/><net_sink comp="427" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fm | {20 21 24 25 28 29 32 33 36 37 40 41 44 45 48 49 52 53 56 57 60 61 64 65 68 69 72 73 76 77 80 81 }
 - Input state : 
	Port: tiled_conv : fm | {7 8 9 10 11 12 13 14 }
	Port: tiled_conv : wt | {16 17 18 19 20 21 24 25 28 29 32 33 36 37 40 41 44 45 48 49 52 53 56 57 60 61 64 65 68 69 72 73 }
	Port: tiled_conv : input_feature_map | {1 }
	Port: tiled_conv : layer_weights | {1 }
	Port: tiled_conv : layer_bias | {1 }
	Port: tiled_conv : output_feature_map | {1 }
  - Chain level:
	State 1
		conv_out_buf_0_V_addr : 1
		store_ln731 : 2
	State 2
		add_ln62_2 : 1
		icmp_ln62 : 1
		br_ln62 : 2
		add_ln62 : 1
		icmp_ln65 : 1
		select_ln62_1 : 2
		trunc_ln62 : 3
	State 3
		mul_ln62 : 1
		add_ln62_1 : 2
		trunc_ln28 : 1
		shl_ln : 2
		shl_ln28_1 : 2
		zext_ln28 : 3
		zext_ln28_1 : 3
		add_ln46_1 : 4
		zext_ln46 : 5
		p_mid126 : 3
	State 4
		add_ln34_2 : 1
		zext_ln37 : 1
		add_ln39 : 2
		empty : 3
		icmp_ln34 : 1
		br_ln34 : 2
		add_ln34 : 1
		icmp_ln37 : 1
		select_ln34 : 2
		select_ln34_1 : 2
		xor_ln34 : 2
		icmp_ln42 : 1
		and_ln34 : 2
		add_ln37 : 3
		or_ln37 : 2
		select_ln37 : 2
		select_ln37_1 : 2
		zext_ln44 : 3
		add_ln46_2 : 4
		add_ln42 : 3
		add_ln37_1 : 1
		select_ln37_4 : 2
	State 5
		mul_ln34 : 1
		add_ln39_1 : 1
		p_mid13 : 2
		select_ln37_2 : 3
		select_ln37_3 : 2
		sext_ln49_1_mid2_v : 3
		sext_ln37 : 4
		sext_ln42_mid2_v : 3
		sext_ln42_mid2_v_cast : 4
		add_ln46 : 1
		icmp_ln46 : 2
		or_ln46 : 4
		br_ln46 : 4
		tmp_2 : 2
		zext_ln49 : 3
		add_ln49 : 5
		add_ln49_1 : 6
	State 6
		add_ln34_1 : 1
		add_ln49_2 : 2
		trunc_ln1 : 3
		sext_ln49 : 4
		fm_addr : 5
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		mul_ln47 : 1
		add_ln47 : 2
	State 15
		conv_in_buf_V_0_addr : 1
		conv_in_buf_V_1_addr : 1
		conv_in_buf_V_2_addr : 1
		storemerge : 1
		store_ln47 : 2
		store_ln47 : 2
		store_ln47 : 2
	State 16
		call_ret : 1
	State 17
		conv_bias_buf_ping_V_0 : 1
		conv_bias_buf_ping_V_1 : 1
		conv_bias_buf_ping_V_2 : 1
		conv_bias_buf_ping_V_3 : 1
	State 18
		call_ret1 : 1
	State 19
		conv_bias_buf_pong_V_0 : 1
		conv_bias_buf_pong_V_1 : 1
		conv_bias_buf_pong_V_2 : 1
		conv_bias_buf_pong_V_3 : 1
	State 20
	State 21
		conv_bias_buf_ping_V_0_2 : 1
		conv_bias_buf_ping_V_1_2 : 1
		conv_bias_buf_ping_V_2_2 : 1
		conv_bias_buf_ping_V_3_2 : 1
	State 22
	State 23
	State 24
	State 25
		conv_bias_buf_pong_V_0_2 : 1
		conv_bias_buf_pong_V_1_2 : 1
		conv_bias_buf_pong_V_2_2 : 1
		conv_bias_buf_pong_V_3_2 : 1
	State 26
	State 27
	State 28
	State 29
		conv_bias_buf_ping_V_0_3 : 1
		conv_bias_buf_ping_V_1_3 : 1
		conv_bias_buf_ping_V_2_3 : 1
		conv_bias_buf_ping_V_3_3 : 1
	State 30
	State 31
	State 32
	State 33
		conv_bias_buf_pong_V_0_3 : 1
		conv_bias_buf_pong_V_1_3 : 1
		conv_bias_buf_pong_V_2_3 : 1
		conv_bias_buf_pong_V_3_3 : 1
	State 34
	State 35
	State 36
	State 37
		conv_bias_buf_ping_V_0_4 : 1
		conv_bias_buf_ping_V_1_4 : 1
		conv_bias_buf_ping_V_2_4 : 1
		conv_bias_buf_ping_V_3_4 : 1
	State 38
	State 39
	State 40
	State 41
		conv_bias_buf_pong_V_0_4 : 1
		conv_bias_buf_pong_V_1_4 : 1
		conv_bias_buf_pong_V_2_4 : 1
		conv_bias_buf_pong_V_3_4 : 1
	State 42
	State 43
	State 44
	State 45
		conv_bias_buf_ping_V_0_5 : 1
		conv_bias_buf_ping_V_1_5 : 1
		conv_bias_buf_ping_V_2_5 : 1
		conv_bias_buf_ping_V_3_5 : 1
	State 46
	State 47
	State 48
	State 49
		conv_bias_buf_pong_V_0_5 : 1
		conv_bias_buf_pong_V_1_5 : 1
		conv_bias_buf_pong_V_2_5 : 1
		conv_bias_buf_pong_V_3_5 : 1
	State 50
	State 51
	State 52
	State 53
		conv_bias_buf_ping_V_0_6 : 1
		conv_bias_buf_ping_V_1_6 : 1
		conv_bias_buf_ping_V_2_6 : 1
		conv_bias_buf_ping_V_3_6 : 1
	State 54
	State 55
	State 56
	State 57
		conv_bias_buf_pong_V_0_6 : 1
		conv_bias_buf_pong_V_1_6 : 1
		conv_bias_buf_pong_V_2_6 : 1
		conv_bias_buf_pong_V_3_6 : 1
	State 58
	State 59
	State 60
	State 61
		conv_bias_buf_ping_V_0_7 : 1
		conv_bias_buf_ping_V_1_7 : 1
		conv_bias_buf_ping_V_2_7 : 1
		conv_bias_buf_ping_V_3_7 : 1
	State 62
	State 63
	State 64
	State 65
		conv_bias_buf_pong_V_0_7 : 1
		conv_bias_buf_pong_V_1_7 : 1
		conv_bias_buf_pong_V_2_7 : 1
		conv_bias_buf_pong_V_3_7 : 1
	State 66
	State 67
	State 68
	State 69
		conv_bias_buf_ping_V_0_8 : 1
		conv_bias_buf_ping_V_1_8 : 1
		conv_bias_buf_ping_V_2_8 : 1
		conv_bias_buf_ping_V_3_8 : 1
		store_ln142 : 2
		store_ln142 : 2
		store_ln142 : 2
		store_ln142 : 2
	State 70
	State 71
	State 72
	State 73
		conv_bias_buf_pong_V_0_8 : 1
		conv_bias_buf_pong_V_1_8 : 1
		conv_bias_buf_pong_V_2_8 : 1
		conv_bias_buf_pong_V_3_8 : 1
		store_ln115 : 2
		store_ln115 : 2
		store_ln115 : 2
		store_ln115 : 2
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit            |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |           grp_conv_7x7_fu_504          |    7    |  57.982 |   1420  |   1782  |
|   call   |  grp_store_output_tile_to_DRAM_fu_526  |    1    |   7.94  |   323   |   672   |
|          | grp_load_layer_params_from_DRAM_fu_556 |    0    |  3.176  |   355   |   520   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            add_ln62_2_fu_656           |    0    |    0    |    0    |    13   |
|          |             add_ln62_fu_668            |    0    |    0    |    0    |    13   |
|          |            add_ln46_1_fu_730           |    0    |    0    |    0    |    13   |
|          |            add_ln34_2_fu_745           |    0    |    0    |    0    |    14   |
|          |             add_ln39_fu_755            |    0    |    0    |    0    |    12   |
|          |             add_ln34_fu_772            |    0    |    0    |    0    |    10   |
|          |             add_ln37_fu_818            |    0    |    0    |    0    |    14   |
|          |            add_ln46_2_fu_850           |    0    |    0    |    0    |    14   |
|    add   |             add_ln42_fu_856            |    0    |    0    |    0    |    14   |
|          |            add_ln37_1_fu_862           |    0    |    0    |    0    |    12   |
|          |            add_ln39_1_fu_898           |    0    |    0    |    0    |    12   |
|          |             add_ln46_fu_950            |    0    |    0    |    0    |    12   |
|          |             add_ln49_fu_979            |    0    |    0    |    0    |    23   |
|          |            add_ln49_1_fu_985           |    0    |    0    |    0    |    23   |
|          |            add_ln34_1_fu_994           |    0    |    0    |    0    |    71   |
|          |           add_ln49_2_fu_1002           |    0    |    0    |    0    |    71   |
|          |            add_ln65_fu_1056            |    0    |    0    |    0    |    14   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln62_fu_662            |    0    |    0    |    0    |    11   |
|          |            icmp_ln65_fu_674            |    0    |    0    |    0    |    10   |
|          |             p_mid126_fu_740            |    0    |    0    |    0    |    11   |
|          |              empty_fu_760              |    0    |    0    |    0    |    11   |
|   icmp   |            icmp_ln34_fu_766            |    0    |    0    |    0    |    12   |
|          |            icmp_ln37_fu_778            |    0    |    0    |    0    |    12   |
|          |            icmp_ln42_fu_806            |    0    |    0    |    0    |    10   |
|          |             p_mid13_fu_903             |    0    |    0    |    0    |    11   |
|          |            icmp_ln46_fu_955            |    0    |    0    |    0    |    12   |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |          select_ln62_1_fu_680          |    0    |    0    |    0    |    5    |
|          |           select_ln62_fu_692           |    0    |    0    |    0    |    6    |
|          |           select_ln34_fu_784           |    0    |    0    |    0    |    6    |
|          |          select_ln34_1_fu_792          |    0    |    0    |    0    |    2    |
|          |           select_ln37_fu_830           |    0    |    0    |    0    |    6    |
|  select  |          select_ln37_1_fu_838          |    0    |    0    |    0    |    6    |
|          |          select_ln37_4_fu_868          |    0    |    0    |    0    |    12   |
|          |          select_ln34_2_fu_885          |    0    |    0    |    0    |    2    |
|          |          select_ln34_3_fu_890          |    0    |    0    |    0    |    11   |
|          |          select_ln37_2_fu_909          |    0    |    0    |    0    |    2    |
|          |          select_ln37_3_fu_916          |    0    |    0    |    0    |    11   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    mul   |             mul_ln34_fu_879            |    0    |    0    |    0    |    24   |
|----------|----------------------------------------|---------|---------|---------|---------|
|    or    |             or_ln37_fu_824             |    0    |    0    |    0    |    2    |
|          |             or_ln46_fu_961             |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    xor   |             xor_ln34_fu_800            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|    and   |             and_ln34_fu_812            |    0    |    0    |    0    |    2    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  muladd  |               grp_fu_1117              |    1    |    0    |    0    |    0    |
|          |               grp_fu_1126              |    1    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |   output_feature_map_read_read_fu_314  |    0    |    0    |    0    |    0    |
|          |       layer_bias_read_read_fu_320      |    0    |    0    |    0    |    0    |
|   read   |     layer_weights_read_read_fu_326     |    0    |    0    |    0    |    0    |
|          |   input_feature_map_read_read_fu_332   |    0    |    0    |    0    |    0    |
|          |        fm_addr_read_read_fu_345        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|  readreq |           grp_readreq_fu_338           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |               grp_fu_592               |    0    |    0    |    0    |    0    |
|extractvalue|               grp_fu_596               |    0    |    0    |    0    |    0    |
|          |               grp_fu_600               |    0    |    0    |    0    |    0    |
|          |               grp_fu_604               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   trunc  |            trunc_ln62_fu_688           |    0    |    0    |    0    |    0    |
|          |            trunc_ln28_fu_702           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            zext_ln62_fu_699            |    0    |    0    |    0    |    0    |
|          |            zext_ln28_fu_722            |    0    |    0    |    0    |    0    |
|          |           zext_ln28_1_fu_726           |    0    |    0    |    0    |    0    |
|          |            zext_ln46_fu_736            |    0    |    0    |    0    |    0    |
|          |            zext_ln37_fu_751            |    0    |    0    |    0    |    0    |
|          |            zext_ln44_fu_846            |    0    |    0    |    0    |    0    |
|   zext   |            zext_ln34_fu_876            |    0    |    0    |    0    |    0    |
|          |           zext_ln37_1_fu_895           |    0    |    0    |    0    |    0    |
|          |            zext_ln49_fu_975            |    0    |    0    |    0    |    0    |
|          |           zext_ln34_1_fu_991           |    0    |    0    |    0    |    0    |
|          |            zext_ln47_fu_1028           |    0    |    0    |    0    |    0    |
|          |           zext_ln47_1_fu_1031          |    0    |    0    |    0    |    0    |
|          |           zext_ln47_2_fu_1034          |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |              shl_ln_fu_706             |    0    |    0    |    0    |    0    |
|          |            shl_ln28_1_fu_714           |    0    |    0    |    0    |    0    |
|bitconcatenate|        sext_ln49_1_mid2_v_fu_923       |    0    |    0    |    0    |    0    |
|          |         sext_ln42_mid2_v_fu_935        |    0    |    0    |    0    |    0    |
|          |              tmp_2_fu_967              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|          |            sext_ln37_fu_931            |    0    |    0    |    0    |    0    |
|          |      sext_ln42_mid2_v_cast_fu_943      |    0    |    0    |    0    |    0    |
|   sext   |            sext_ln46_fu_947            |    0    |    0    |    0    |    0    |
|          |           sext_ln49_1_fu_999           |    0    |    0    |    0    |    0    |
|          |            sext_ln49_fu_1018           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|partselect|            trunc_ln1_fu_1008           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------|---------|---------|---------|---------|
|   Total  |                                        |    10   |  69.098 |   2098  |   3530  |
|----------|----------------------------------------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|   conv_in_buf_V_0  |    4   |    0   |    0   |
|   conv_in_buf_V_1  |    4   |    0   |    0   |
|   conv_in_buf_V_2  |    4   |    0   |    0   |
|  conv_out_buf_0_V  |    1   |    0   |    0   |
|  conv_out_buf_1_V  |    1   |    0   |    0   |
|  conv_out_buf_2_V  |    1   |    0   |    0   |
|  conv_out_buf_3_V  |    1   |    0   |    0   |
|conv_wt_buf_ping_V_0|    1   |    0   |    0   |
|conv_wt_buf_ping_V_1|    1   |    0   |    0   |
|conv_wt_buf_ping_V_2|    1   |    0   |    0   |
|conv_wt_buf_ping_V_3|    1   |    0   |    0   |
|conv_wt_buf_ping_V_4|    1   |    0   |    0   |
|conv_wt_buf_ping_V_5|    1   |    0   |    0   |
|conv_wt_buf_ping_V_6|    1   |    0   |    0   |
|conv_wt_buf_pong_V_0|    1   |    0   |    0   |
|conv_wt_buf_pong_V_1|    1   |    0   |    0   |
|conv_wt_buf_pong_V_2|    1   |    0   |    0   |
|conv_wt_buf_pong_V_3|    1   |    0   |    0   |
|conv_wt_buf_pong_V_4|    1   |    0   |    0   |
|conv_wt_buf_pong_V_5|    1   |    0   |    0   |
|conv_wt_buf_pong_V_6|    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |   30   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       add_ln34_2_reg_1253       |   13   |
|        add_ln37_reg_1290        |    6   |
|        add_ln39_reg_1258        |   11   |
|        add_ln42_reg_1311        |    6   |
|       add_ln46_2_reg_1306       |    7   |
|        add_ln47_reg_1341        |   12   |
|       add_ln49_1_reg_1330       |   23   |
|       add_ln62_1_reg_1231       |   11   |
|       add_ln62_2_reg_1202       |   10   |
|        add_ln65_reg_1363        |    6   |
|        and_ln34_reg_1284        |    1   |
|            c_reg_446            |    2   |
|conv_bias_buf_ping_V_0_1_reg_1134|   16   |
|conv_bias_buf_ping_V_1_1_reg_1140|   16   |
|conv_bias_buf_ping_V_2_1_reg_1146|   16   |
|conv_bias_buf_ping_V_3_1_reg_1152|   16   |
|conv_bias_buf_pong_V_0_1_reg_1158|   16   |
|conv_bias_buf_pong_V_1_1_reg_1164|   16   |
|conv_bias_buf_pong_V_2_1_reg_1170|   16   |
|conv_bias_buf_pong_V_3_1_reg_1176|   16   |
|          empty_reg_1263         |    1   |
|      fm_addr_read_reg_1346      |   16   |
|         fm_addr_reg_1335        |   16   |
|            i_reg_468            |    6   |
|        icmp_ln34_reg_1268       |    1   |
|        icmp_ln37_reg_1272       |    1   |
|        icmp_ln65_reg_1210       |    1   |
|     indvar_flatten38_reg_435    |   13   |
|     indvar_flatten49_reg_401    |   10   |
|      indvar_flatten_reg_457     |   12   |
| input_feature_map_read_reg_1197 |   64   |
|            j_reg_479            |    6   |
|     layer_bias_read_reg_1187    |   64   |
|   layer_weights_read_reg_1192   |   64   |
|        mul_ln34_reg_1321        |   23   |
|         or_ln46_reg_1326        |    1   |
| output_feature_map_read_reg_1182|   64   |
|        p_mid126_reg_1248        |    1   |
|             reg_608             |   16   |
|             reg_614             |   16   |
|             reg_620             |   16   |
|             reg_626             |   16   |
|             reg_632             |   16   |
|             reg_638             |   16   |
|             reg_644             |   16   |
|             reg_650             |   16   |
|      select_ln34_1_reg_1278     |    2   |
|      select_ln37_1_reg_1300     |    6   |
|      select_ln37_4_reg_1316     |   12   |
|       select_ln37_reg_1295      |    6   |
|      select_ln62_1_reg_1215     |    5   |
|       select_ln62_reg_1226      |    6   |
|        storemerge_reg_490       |   16   |
|            ti_reg_412           |    5   |
|            tj_reg_423           |    6   |
|       trunc_ln28_reg_1238       |    5   |
|       trunc_ln62_reg_1221       |    4   |
|        zext_ln46_reg_1243       |   12   |
+---------------------------------+--------+
|              Total              |   813  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------|------|------|------|--------||---------||---------|
|               tj_reg_423               |  p0  |   2  |   6  |   12   ||    9    |
|           grp_conv_7x7_fu_504          |  p15 |   2  |  16  |   32   ||    9    |
|           grp_conv_7x7_fu_504          |  p16 |   2  |  16  |   32   ||    9    |
|           grp_conv_7x7_fu_504          |  p17 |   2  |  16  |   32   ||    9    |
|           grp_conv_7x7_fu_504          |  p18 |   2  |  16  |   32   ||    9    |
|  grp_store_output_tile_to_DRAM_fu_526  |  p9  |  16  |   4  |   64   ||    31   |
| grp_load_layer_params_from_DRAM_fu_556 |  p9  |   4  |  16  |   64   ||    20   |
| grp_load_layer_params_from_DRAM_fu_556 |  p10 |   4  |  16  |   64   ||    20   |
| grp_load_layer_params_from_DRAM_fu_556 |  p11 |   4  |  16  |   64   ||    20   |
| grp_load_layer_params_from_DRAM_fu_556 |  p12 |   4  |  16  |   64   ||    20   |
| grp_load_layer_params_from_DRAM_fu_556 |  p15 |  16  |   4  |   64   ||    31   |
|----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                 |      |      |      |   524  || 19.3744 ||   187   |
|----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   10   |   69   |  2098  |  3530  |
|   Memory  |   30   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   187  |
|  Register |    -   |    -   |    -   |   813  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   30   |   10   |   88   |  2911  |  3717  |
+-----------+--------+--------+--------+--------+--------+
