/*
 * Semidrive x9 platform DTS file
 *
 * Copyright (C) 2019, Semidrive Communications Inc.
 *
 * This file is licensed under a dual GPLv2 or X11 license.
 */

&clk_cpu2 {
	status = "okay";
};

&clk_gpu1 {
	status = "disabled";
};

&clk_gpu2 {
	status = "okay";
};

&clk_vsn {
	status = "disabled";
};

&clk_vpumjpeg {
	status = "disabled";
};

&clk_hpi {
	status = "disabled";
};

&clk_ddr {
	status = "disabled";
};

&clk_his {
	status = "okay";
};

&clk_disp {
	status = "disabled";
};

&clk_extaud {
	status = "okay";
};

/*ckgen sec */
&PLL3 {
	status = "disabled";
};
&PLL4 {
	status = "disabled";
};
&PLL5 {
	status = "disabled";
};
&PLL6 {
	status = "okay";
};
&PLL7 {
	status = "okay";
};

&CE2 {
	status = "disabled";
};

&ADC {
	status = "disabled";
};

&I2C_SEC0 {
	status = "disabled";
};

&I2C_SEC0_5 {
	status = "disabled";
};
&I2C_SEC0_7 {
	status = "disabled";
};
&I2C_SEC0_9 {
	status = "disabled";
};
&I2C_SEC0_11 {
	status = "disabled";
};
&I2C_SEC0_13 {
	status = "disabled";
};
&I2C_SEC0_15 {
	status = "disabled";
};

&I2C_SEC1 {
	status = "okay";
};

&I2C_SEC1_6 {
	status = "disabled";
};
&I2C_SEC1_8 {
	status = "disabled";
};
&I2C_SEC1_10 {
	status = "disabled";
};
&I2C_SEC1_12 {
	status = "disabled";
};
&I2C_SEC1_14 {
	status = "disabled";
};
&I2C_SEC1_16 {
	status = "disabled";
};

&SPI_SEC0 {
	status = "disabled";
};

&SPI_SEC1 {
	status = "disabled";
};

&SPI_SEC0_5 {
	status = "disabled";
};
&SPI_SEC0_7 {
	status = "disabled";
};
&SPI_SEC1_6 {
	status = "disabled";
};
&SPI_SEC1_8 {
	status = "disabled";
};
&UART_SEC0 {
	status = "okay";
};

&UART_SEC0_9 {
	status = "disabled";
};
&UART_SEC0_11 {
	status = "disabled";
};
&UART_SEC0_13 {
	status = "disabled";
};
&UART_SEC0_15 {
	status = "okay";
};
&UART_SEC1_10 {
	status = "okay";
};
&UART_SEC1_12 {
	status = "disabled";
};
&UART_SEC1_14 {
	status = "disabled";
};
&UART_SEC1_16 {
	status = "disabled";
};

&UART_SEC1 {
	status = "okay";
};

&EMMC1 {
	status = "disabled";
};

&EMMC2 {
	status = "disabled";
};

&EMMC3 {
	status = "disabled";
};

&EMMC4 {
	status = "disabled";
};

&ETH2_TX {
	status = "disabled";
};

&ETH2_RMII {
	status = "disabled";
};

&ETH2_PHY_REF {
	status = "disabled";
};

&ETH2_TIMER_SEC {
	status = "disabled";
};

&SPDIF1 {
	status = "disabled";
};

&SPDIF2 {
	status = "disabled";
};

&SPDIF3 {
	status = "disabled";
};

&SPDIF4 {
	status = "disabled";
};

&OSPI2 {
	status = "disabled";
};

&TIMER3 {
	status = "disabled";
};

&TIMER4 {
	status = "disabled";
};

&TIMER5 {
	status = "disabled";
};

&TIMER6 {
	status = "disabled";
};

&TIMER7 {
	status = "disabled";
};

&TIMER8 {
	status = "disabled";
};

&PWM3 {
	status = "disabled";
};

&PWM4 {
	status = "disabled";
};

&PWM5 {
	status = "disabled";
};

&PWM6 {
	status = "disabled";
};

&PWM7 {
	status = "disabled";
};

&PWM8 {
	status = "disabled";
};

&I2S_MCLK2 {
	status = "disabled";
};

&I2S_MCLK3 {
	sdrv,clk-readonly = <1>;
	status = "okay";
};

&I2S_MC1 {
	status = "disabled";
};

&I2S_MC2 {
	status = "disabled";
};

&I2S_SC3 {
	status = "disabled";
};

&I2S_SC4 {
	status = "okay";
};

&I2S_SC5 {
	status = "disabled";
};

&I2S_SC6 {
	status = "disabled";
};

&I2S_SC7 {
	status = "disabled";
};

&I2S_SC8 {
	status = "disabled";
};

&CSI_MCLK1 {
	status = "disabled";
};

&CSI_MCLK2 {
	status = "disabled";
};

&CAN5_TO_20 {
	status = "disabled";
};

&TRACE {
	status = "disabled";
};

&SYS_CNT {
	status = "disabled";
};

&MSHC_TIMER {
	status = "disabled";
};
