{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 15 21:56:23 2025 " "Info: Processing started: Mon Dec 15 21:56:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file key.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Info: Found entity 1: key" {  } { { "key.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/板载50m晶振产生10khz时钟/altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/板载50m晶振产生10khz时钟/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-behavior_keyboard " "Info: Found design unit 1: keyboard-behavior_keyboard" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/keyboard.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/seg_decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/users/huawei/desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behavior_seg_decoder " "Info: Found design unit 1: seg_decoder-behavior_seg_decoder" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info: Found entity 1: seg_decoder" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/键盘和显示模块/Seg_Decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1BitFullAdder " "Info: Found entity 1: 1BitFullAdder" {  } { { "../BCD_Calculator25_11_11/1BitFullAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/1bithalfadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1BitHalfAdder " "Info: Found entity 1: 1BitHalfAdder" {  } { { "../BCD_Calculator25_11_11/1BitHalfAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitHalfAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdder " "Info: Found entity 1: 4BitFullAdder" {  } { { "../BCD_Calculator25_11_11/4BitFullAdder.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/bcd_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_Calculator " "Info: Found entity 1: BCD_Calculator" {  } { { "../BCD_Calculator25_11_11/BCD_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/BCD_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfulladderultra.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullAdderUltra " "Info: Found entity 1: 4BitFullAdderUltra" {  } { { "../BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdderUltra.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /quartus_fpga/bcd_calculator25_11_11/4bitfullsubtractor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitFullSubtractor " "Info: Found entity 1: 4BitFullSubtractor" {  } { { "../BCD_Calculator25_11_11/4BitFullSubtractor.bdf" "" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullSubtractor.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitmulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitmulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitMulti " "Info: Found entity 1: 4BitMulti" {  } { { "4BitMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister " "Info: Found entity 1: 8BitRegister" {  } { { "8BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "74138formulti.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 74138formulti.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 74138forMulti " "Info: Found entity 1: 74138forMulti" {  } { { "74138forMulti.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/74138forMulti.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregister.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister " "Info: Found entity 1: 4BitRegister" {  } { { "4BitRegister.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 4bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 4BitRegister_locked " "Info: Found entity 1: 4BitRegister_locked" {  } { { "4BitRegister_locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4BitRegister_locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister_locked.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8bitregister_locked.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8BitRegister_Locked " "Info: Found entity 1: 8BitRegister_Locked" {  } { { "8BitRegister_Locked.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8BitRegister_Locked.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_mult4x4-behavioral " "Info: Found design unit 1: bcd_mult4x4-behavioral" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_mult4x4-simple " "Info: Found design unit 2: bcd_mult4x4-simple" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_mult4x4 " "Info: Found entity 1: bcd_mult4x4" {  } { { "multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/multiple.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file full_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Full_Calculator " "Info: Found entity 1: Full_Calculator" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_calculator.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file core_calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Core_Calculator " "Info: Found entity 1: Core_Calculator" {  } { { "Core_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_multiple.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file bcd_multiple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_multiplier-behavioral " "Info: Found design unit 1: bcd_multiplier-behavioral" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bcd_multiplier-simple " "Info: Found design unit 2: bcd_multiplier-simple" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_multiplier " "Info: Found entity 1: bcd_multiplier" {  } { { "bcd_multiple.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/bcd_multiple.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bitreg_lock.vhd 4 1 " "Info: Found 4 design units, including 1 entities, in source file 4bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_4bit_separate-behavioral " "Info: Found design unit 1: latch_4bit_separate-behavioral" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_4bit_separate-simple " "Info: Found design unit 2: latch_4bit_separate-simple" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 96 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 latch_4bit_separate-usage_example " "Info: Found design unit 3: latch_4bit_separate-usage_example" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 147 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_4bit_separate " "Info: Found entity 1: latch_4bit_separate" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitreg_lock.vhd 4 1 " "Info: Found 4 design units, including 1 entities, in source file 8bitreg_lock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch_8bit_separate-behavioral " "Info: Found design unit 1: latch_8bit_separate-behavioral" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 34 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 latch_8bit_separate-simple " "Info: Found design unit 2: latch_8bit_separate-simple" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 161 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 latch_8bit_separate-compact " "Info: Found design unit 3: latch_8bit_separate-compact" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 256 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 latch_8bit_separate " "Info: Found entity 1: latch_8bit_separate" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or5.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file my_or5.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or5 " "Info: Found entity 1: my_or5" {  } { { "my_or5.v" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/my_or5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Full_Calculator " "Info: Elaborating entity \"Full_Calculator\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Core_Calculator Core_Calculator:inst3 " "Info: Elaborating entity \"Core_Calculator\" for hierarchy \"Core_Calculator:inst3\"" {  } { { "Full_Calculator.bdf" "inst3" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 120 560 688 504 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_4bit_separate Core_Calculator:inst3\|latch_4bit_separate:inst66 " "Info: Elaborating entity \"latch_4bit_separate\" for hierarchy \"Core_Calculator:inst3\|latch_4bit_separate:inst66\"" {  } { { "Core_Calculator.bdf" "inst66" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { { 312 272 368 472 "inst66" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout0 4bitreg_lock.vhd(19) " "Warning (10873): Using initial value X (don't care) for net \"dout0\" at 4bitreg_lock.vhd(19)" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 19 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout1 4bitreg_lock.vhd(20) " "Warning (10873): Using initial value X (don't care) for net \"dout1\" at 4bitreg_lock.vhd(20)" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 20 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout2 4bitreg_lock.vhd(21) " "Warning (10873): Using initial value X (don't care) for net \"dout2\" at 4bitreg_lock.vhd(21)" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "dout3 4bitreg_lock.vhd(22) " "Warning (10873): Using initial value X (don't care) for net \"dout3\" at 4bitreg_lock.vhd(22)" {  } { { "4bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/4bitreg_lock.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key Core_Calculator:inst3\|key:inst " "Info: Elaborating entity \"key\" for hierarchy \"Core_Calculator:inst3\|key:inst\"" {  } { { "Core_Calculator.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { { 56 -144 -24 312 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "row\[3..0\] " "Warning: Pin \"row\[3..0\]\" is missing source" {  } { { "key.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 256 1152 1328 272 "row\[0\]" "" } { 272 1152 1328 288 "row\[1\]" "" } { 288 1152 1328 304 "row\[2\]" "" } { 304 1152 1328 320 "row\[3\]" "" } { 248 1104 1152 264 "row\[0\]" "" } { 264 1104 1152 280 "row\[1\]" "" } { 280 1104 1152 296 "row\[2\]" "" } { 296 1104 1152 312 "row\[3\]" "" } } } }  } 0 0 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitRegister Core_Calculator:inst3\|key:inst\|4BitRegister:inst5 " "Info: Elaborating entity \"4BitRegister\" for hierarchy \"Core_Calculator:inst3\|key:inst\|4BitRegister:inst5\"" {  } { { "key.bdf" "inst5" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 128 752 848 288 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard Core_Calculator:inst3\|key:inst\|keyboard:inst1 " "Info: Elaborating entity \"keyboard\" for hierarchy \"Core_Calculator:inst3\|key:inst\|keyboard:inst1\"" {  } { { "key.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 224 512 688 448 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8BitRegister Core_Calculator:inst3\|key:inst\|8BitRegister:inst3 " "Info: Elaborating entity \"8BitRegister\" for hierarchy \"Core_Calculator:inst3\|key:inst\|8BitRegister:inst3\"" {  } { { "key.bdf" "inst3" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/key.bdf" { { 288 752 848 512 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_multiplier Core_Calculator:inst3\|bcd_multiplier:inst22 " "Info: Elaborating entity \"bcd_multiplier\" for hierarchy \"Core_Calculator:inst3\|bcd_multiplier:inst22\"" {  } { { "Core_Calculator.bdf" "inst22" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { { 328 496 672 424 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_8bit_separate Core_Calculator:inst3\|latch_8bit_separate:inst67 " "Info: Elaborating entity \"latch_8bit_separate\" for hierarchy \"Core_Calculator:inst3\|latch_8bit_separate:inst67\"" {  } { { "Core_Calculator.bdf" "inst67" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { { 64 272 368 288 "inst67" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q 8bitreg_lock.vhd(273) " "Warning (10631): VHDL Process Statement warning at 8bitreg_lock.vhd(273): inferring latch(es) for signal or variable \"q\", which holds its previous value in one or more paths through the process" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[7\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[6\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[5\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[4\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[3\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[2\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[1\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] 8bitreg_lock.vhd(273) " "Info (10041): Inferred latch for \"q\[0\]\" at 8bitreg_lock.vhd(273)" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_Calculator Core_Calculator:inst3\|BCD_Calculator:inst19 " "Info: Elaborating entity \"BCD_Calculator\" for hierarchy \"Core_Calculator:inst3\|BCD_Calculator:inst19\"" {  } { { "Core_Calculator.bdf" "inst19" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Core_Calculator.bdf" { { 56 496 688 280 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4BitFullAdder Core_Calculator:inst3\|BCD_Calculator:inst19\|4BitFullAdder:inst17 " "Info: Elaborating entity \"4BitFullAdder\" for hierarchy \"Core_Calculator:inst3\|BCD_Calculator:inst19\|4BitFullAdder:inst17\"" {  } { { "../BCD_Calculator25_11_11/BCD_Calculator.bdf" "inst17" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/BCD_Calculator.bdf" { { 664 464 640 856 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitFullAdder Core_Calculator:inst3\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst " "Info: Elaborating entity \"1BitFullAdder\" for hierarchy \"Core_Calculator:inst3\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst\"" {  } { { "../BCD_Calculator25_11_11/4BitFullAdder.bdf" "inst" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/4BitFullAdder.bdf" { { 16 232 392 112 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1BitHalfAdder Core_Calculator:inst3\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst\|1BitHalfAdder:inst1 " "Info: Elaborating entity \"1BitHalfAdder\" for hierarchy \"Core_Calculator:inst3\|BCD_Calculator:inst19\|4BitFullAdder:inst17\|1BitFullAdder:inst\|1BitHalfAdder:inst1\"" {  } { { "../BCD_Calculator25_11_11/1BitFullAdder.bdf" "inst1" { Schematic "E:/Quartus_FPGA/BCD_Calculator25_11_11/1BitFullAdder.bdf" { { 48 456 608 144 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst\"" {  } { { "Full_Calculator.bdf" "inst" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 288 136 376 448 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:inst\|altpll:altpll_component\"" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "altpll_component" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:inst\|altpll:altpll_component\"" {  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll0:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Info: Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" "" { Text "C:/Users/HUAWEI/Desktop/简易计算器键盘和时钟模块2025年/板载50M晶振产生10kHz时钟/altpll0.vhd" 132 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_hv32.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altpll_hv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_hv32 " "Info: Found entity 1: altpll_hv32" {  } { { "db/altpll_hv32.tdf" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/db/altpll_hv32.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_hv32 altpll0:inst\|altpll:altpll_component\|altpll_hv32:auto_generated " "Info: Elaborating entity \"altpll_hv32\" for hierarchy \"altpll0:inst\|altpll:altpll_component\|altpll_hv32:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 884 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_decoder:inst1 " "Info: Elaborating entity \"seg_decoder\" for hierarchy \"seg_decoder:inst1\"" {  } { { "Full_Calculator.bdf" "inst1" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 136 904 1048 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "row0 GND " "Warning (13410): Pin \"row0\" is stuck at GND" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 304 688 864 320 "row0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row1 GND " "Warning (13410): Pin \"row1\" is stuck at GND" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 336 688 864 352 "row1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row2 GND " "Warning (13410): Pin \"row2\" is stuck at GND" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 352 688 864 368 "row2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "row3 GND " "Warning (13410): Pin \"row3\" is stuck at GND" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 368 688 864 384 "row3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Core_Calculator:inst3\|key:inst\|keyboard:inst1\|pre_state.wait_key_release " "Info: Register \"Core_Calculator:inst3\|key:inst\|keyboard:inst1\|pre_state.wait_key_release\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Sythesis_Caculator25_12_12 " "Warning: Ignored assignments for entity \"Sythesis_Caculator25_12_12\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity Sythesis_Caculator25_12_12 -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLEAR " "Warning (15610): No output dependent on input pin \"CLEAR\"" {  } { { "Full_Calculator.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Full_Calculator.bdf" { { 144 392 560 160 "CLEAR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Info: Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Info: Implemented 77 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 15 21:56:25 2025 " "Info: Processing ended: Mon Dec 15 21:56:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
