#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffbc052bc0 .scope module, "SUB" "SUB" 2 131;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
o0x7fa760eb0018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffbc095720_0 .net "DATA1", 7 0, o0x7fa760eb0018;  0 drivers
o0x7fa760eb0048 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7fffbc0b0ad0_0 .net "DATA2", 7 0, o0x7fa760eb0048;  0 drivers
v0x7fffbc0b0bb0_0 .net "RESULT", 7 0, L_0x7fffbc0b8b70;  1 drivers
L_0x7fffbc0b8b70 .delay 8 (1,1,1) L_0x7fffbc0b8b70/d;
L_0x7fffbc0b8b70/d .arith/sub 8, o0x7fa760eb0018, o0x7fa760eb0048;
S_0x7fffbc08a2d0 .scope module, "cpu_tb" "cpu_tb" 3 8;
 .timescale 0 0;
v0x7fffbc0b7860_0 .var "CLK", 0 0;
v0x7fffbc0b7970_0 .net "INSTRUCTION", 31 0, L_0x7fffbc0c9a00;  1 drivers
v0x7fffbc0b7a80_0 .net "PC", 31 0, v0x7fffbc0b6870_0;  1 drivers
v0x7fffbc0b7b70_0 .var "RESET", 0 0;
v0x7fffbc0b7c60_0 .net *"_s0", 7 0, L_0x7fffbc0b8de0;  1 drivers
v0x7fffbc0b7d90_0 .net *"_s10", 7 0, L_0x7fffbc0c91a0;  1 drivers
v0x7fffbc0b7e70_0 .net *"_s12", 32 0, L_0x7fffbc0c9270;  1 drivers
L_0x7fa760e600a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b7f50_0 .net *"_s15", 0 0, L_0x7fa760e600a8;  1 drivers
L_0x7fa760e600f0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b8030_0 .net/2u *"_s16", 32 0, L_0x7fa760e600f0;  1 drivers
v0x7fffbc0b8110_0 .net *"_s18", 32 0, L_0x7fffbc0c9370;  1 drivers
v0x7fffbc0b81f0_0 .net *"_s2", 32 0, L_0x7fffbc0b8e80;  1 drivers
v0x7fffbc0b82d0_0 .net *"_s20", 7 0, L_0x7fffbc0c9540;  1 drivers
v0x7fffbc0b83b0_0 .net *"_s22", 32 0, L_0x7fffbc0c95e0;  1 drivers
L_0x7fa760e60138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b8490_0 .net *"_s25", 0 0, L_0x7fa760e60138;  1 drivers
L_0x7fa760e60180 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b8570_0 .net/2u *"_s26", 32 0, L_0x7fa760e60180;  1 drivers
v0x7fffbc0b8650_0 .net *"_s28", 32 0, L_0x7fffbc0c9770;  1 drivers
v0x7fffbc0b8730_0 .net *"_s30", 7 0, L_0x7fffbc0c9900;  1 drivers
L_0x7fa760e60018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b8810_0 .net *"_s5", 0 0, L_0x7fa760e60018;  1 drivers
L_0x7fa760e60060 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b88f0_0 .net/2u *"_s6", 32 0, L_0x7fa760e60060;  1 drivers
v0x7fffbc0b89d0_0 .net *"_s8", 32 0, L_0x7fffbc0c9010;  1 drivers
v0x7fffbc0b8ab0 .array "instr_mem", 1023 0, 7 0;
L_0x7fffbc0b8de0 .array/port v0x7fffbc0b8ab0, L_0x7fffbc0c9010;
L_0x7fffbc0b8e80 .concat [ 32 1 0 0], v0x7fffbc0b6870_0, L_0x7fa760e60018;
L_0x7fffbc0c9010 .arith/sum 33, L_0x7fffbc0b8e80, L_0x7fa760e60060;
L_0x7fffbc0c91a0 .array/port v0x7fffbc0b8ab0, L_0x7fffbc0c9370;
L_0x7fffbc0c9270 .concat [ 32 1 0 0], v0x7fffbc0b6870_0, L_0x7fa760e600a8;
L_0x7fffbc0c9370 .arith/sum 33, L_0x7fffbc0c9270, L_0x7fa760e600f0;
L_0x7fffbc0c9540 .array/port v0x7fffbc0b8ab0, L_0x7fffbc0c9770;
L_0x7fffbc0c95e0 .concat [ 32 1 0 0], v0x7fffbc0b6870_0, L_0x7fa760e60138;
L_0x7fffbc0c9770 .arith/sum 33, L_0x7fffbc0c95e0, L_0x7fa760e60180;
L_0x7fffbc0c9900 .array/port v0x7fffbc0b8ab0, v0x7fffbc0b6870_0;
L_0x7fffbc0c9a00 .delay 32 (2,2,2) L_0x7fffbc0c9a00/d;
L_0x7fffbc0c9a00/d .concat [ 8 8 8 8], L_0x7fffbc0c9900, L_0x7fffbc0c9540, L_0x7fffbc0c91a0, L_0x7fffbc0b8de0;
S_0x7fffbc0b0cf0 .scope module, "mycpu" "cpu" 3 49, 4 4 0, S_0x7fffbc08a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /INPUT 1 "RESET"
L_0x7fffbc0cb770 .functor AND 1, v0x7fffbc0b2a60_0, v0x7fffbc0b3820_0, C4<1>, C4<1>;
v0x7fffbc0b5c90_0 .net "ALUOP", 2 0, v0x7fffbc0b3730_0;  1 drivers
v0x7fffbc0b5d70_0 .net "ALU_RESULT", 7 0, v0x7fffbc0b28c0_0;  1 drivers
v0x7fffbc0b5e80_0 .net "BRANCH_FALG", 0 0, v0x7fffbc0b3820_0;  1 drivers
v0x7fffbc0b5f20_0 .net "CLK", 0 0, v0x7fffbc0b7860_0;  1 drivers
v0x7fffbc0b5ff0_0 .net "COMPLEMENTED_OUT", 7 0, L_0x7fffbc0cb6d0;  1 drivers
v0x7fffbc0b60e0_0 .net "COMPLEMENT_FLAG", 0 0, v0x7fffbc0b38c0_0;  1 drivers
v0x7fffbc0b61b0_0 .var "COMPLEMENT_MUX_OUT", 7 0;
v0x7fffbc0b6250_0 .net "IMMEDIATE", 7 0, L_0x7fffbc0ca250;  1 drivers
v0x7fffbc0b62f0_0 .net "IMMEDIATE_FALG", 0 0, v0x7fffbc0b3990_0;  1 drivers
v0x7fffbc0b63c0_0 .var "IMMEDIATE_MUX_OUT", 7 0;
v0x7fffbc0b6460_0 .net "INSTRUCTION", 31 0, L_0x7fffbc0c9a00;  alias, 1 drivers
v0x7fffbc0b6550_0 .net "JUMP_FALG", 0 0, v0x7fffbc0b3b80_0;  1 drivers
v0x7fffbc0b6620_0 .net "JUMP_IMMEDIATE_FINAL", 31 0, L_0x7fffbc0cbe80;  1 drivers
v0x7fffbc0b66f0_0 .net "JUMP_IMMEDIATE_RAW", 7 0, L_0x7fffbc0ca2f0;  1 drivers
v0x7fffbc0b6790_0 .var "MUX_3_OUT", 31 0;
v0x7fffbc0b6870_0 .var "PC", 31 0;
v0x7fffbc0b6960_0 .var "PC_NEXT", 31 0;
v0x7fffbc0b6a20_0 .net "PC_NEXT_JUMP", 31 0, L_0x7fffbc0ca720;  1 drivers
v0x7fffbc0b6b10_0 .net "PC_PLUS4", 31 0, L_0x7fffbc0ca480;  1 drivers
v0x7fffbc0b6bb0_0 .net "READREG1", 2 0, L_0x7fffbc0c9ef0;  1 drivers
v0x7fffbc0b6c70_0 .net "READREG2", 2 0, L_0x7fffbc0ca0d0;  1 drivers
v0x7fffbc0b6d40_0 .net "REGOUT1", 7 0, L_0x7fffbc0b8c10;  1 drivers
v0x7fffbc0b6de0_0 .net "REGOUT2", 7 0, L_0x7fffbc0cadf0;  1 drivers
v0x7fffbc0b6ef0_0 .net "RESET", 0 0, v0x7fffbc0b7b70_0;  1 drivers
v0x7fffbc0b6f90_0 .net "WRITEENABLE", 0 0, v0x7fffbc0b3c40_0;  1 drivers
v0x7fffbc0b7080_0 .net "WRITEREG", 2 0, L_0x7fffbc0c9d60;  1 drivers
v0x7fffbc0b7120_0 .net "ZERO", 0 0, v0x7fffbc0b2a60_0;  1 drivers
v0x7fffbc0b71f0_0 .net "ZERO_AND_BRANCHFLAG", 0 0, L_0x7fffbc0cb770;  1 drivers
v0x7fffbc0b7290_0 .net *"_s1", 7 0, L_0x7fffbc0c9c30;  1 drivers
v0x7fffbc0b7350_0 .net *"_s19", 0 0, L_0x7fffbc0cb970;  1 drivers
v0x7fffbc0b7430_0 .net *"_s20", 21 0, L_0x7fffbc0cba60;  1 drivers
L_0x7fa760e602e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b7510_0 .net/2u *"_s22", 1 0, L_0x7fa760e602e8;  1 drivers
v0x7fffbc0b75f0_0 .net *"_s5", 7 0, L_0x7fffbc0c9e50;  1 drivers
v0x7fffbc0b76d0_0 .net *"_s9", 7 0, L_0x7fffbc0ca030;  1 drivers
E_0x7fffbc0615d0 .event edge, v0x7fffbc0b4240_0, v0x7fffbc0b3b80_0, v0x7fffbc0b6790_0;
E_0x7fffbc05ff60 .event edge, v0x7fffbc0b4320_0, v0x7fffbc0b71f0_0, v0x7fffbc0b4240_0;
E_0x7fffbc0601a0 .event edge, v0x7fffbc0b6250_0, v0x7fffbc0b3990_0, v0x7fffbc0b61b0_0;
E_0x7fffbc0603e0 .event edge, v0x7fffbc0b38c0_0, v0x7fffbc0b30e0_0, v0x7fffbc0b31e0_0;
L_0x7fffbc0c9c30 .part L_0x7fffbc0c9a00, 16, 8;
L_0x7fffbc0c9d60 .part L_0x7fffbc0c9c30, 0, 3;
L_0x7fffbc0c9e50 .part L_0x7fffbc0c9a00, 8, 8;
L_0x7fffbc0c9ef0 .part L_0x7fffbc0c9e50, 0, 3;
L_0x7fffbc0ca030 .part L_0x7fffbc0c9a00, 0, 8;
L_0x7fffbc0ca0d0 .part L_0x7fffbc0ca030, 0, 3;
L_0x7fffbc0ca250 .part L_0x7fffbc0c9a00, 0, 8;
L_0x7fffbc0ca2f0 .part L_0x7fffbc0c9a00, 16, 8;
L_0x7fffbc0cb970 .part L_0x7fffbc0ca2f0, 7, 1;
LS_0x7fffbc0cba60_0_0 .concat [ 1 1 1 1], L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970;
LS_0x7fffbc0cba60_0_4 .concat [ 1 1 1 1], L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970;
LS_0x7fffbc0cba60_0_8 .concat [ 1 1 1 1], L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970;
LS_0x7fffbc0cba60_0_12 .concat [ 1 1 1 1], L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970;
LS_0x7fffbc0cba60_0_16 .concat [ 1 1 1 1], L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970, L_0x7fffbc0cb970;
LS_0x7fffbc0cba60_0_20 .concat [ 1 1 0 0], L_0x7fffbc0cb970, L_0x7fffbc0cb970;
LS_0x7fffbc0cba60_1_0 .concat [ 4 4 4 4], LS_0x7fffbc0cba60_0_0, LS_0x7fffbc0cba60_0_4, LS_0x7fffbc0cba60_0_8, LS_0x7fffbc0cba60_0_12;
LS_0x7fffbc0cba60_1_4 .concat [ 4 2 0 0], LS_0x7fffbc0cba60_0_16, LS_0x7fffbc0cba60_0_20;
L_0x7fffbc0cba60 .concat [ 16 6 0 0], LS_0x7fffbc0cba60_1_0, LS_0x7fffbc0cba60_1_4;
L_0x7fffbc0cbe80 .concat [ 2 8 22 0], L_0x7fa760e602e8, L_0x7fffbc0ca2f0, L_0x7fffbc0cba60;
S_0x7fffbc0b1000 .scope module, "ALU" "alu" 4 51, 2 54 0, S_0x7fffbc0b0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
    .port_info 3 /INPUT 3 "SELECT"
    .port_info 4 /OUTPUT 1 "ZERO"
v0x7fffbc0b2740_0 .net "DATA1", 7 0, L_0x7fffbc0b8c10;  alias, 1 drivers
v0x7fffbc0b2800_0 .net "DATA2", 7 0, v0x7fffbc0b63c0_0;  1 drivers
v0x7fffbc0b28c0_0 .var "RESULT", 7 0;
v0x7fffbc0b2980_0 .net "SELECT", 2 0, v0x7fffbc0b3730_0;  alias, 1 drivers
v0x7fffbc0b2a60_0 .var "ZERO", 0 0;
v0x7fffbc0b2b20_0 .net "add_out", 7 0, L_0x7fffbc0cb060;  1 drivers
v0x7fffbc0b2be0_0 .net "and_out", 7 0, L_0x7fffbc0cb100;  1 drivers
v0x7fffbc0b2cb0_0 .net "forward_out", 7 0, L_0x7fffbc0caf00;  1 drivers
v0x7fffbc0b2d80_0 .net "or_out", 7 0, L_0x7fffbc0cb570;  1 drivers
E_0x7fffbc0960b0/0 .event edge, v0x7fffbc0b2600_0, v0x7fffbc0b1c10_0, v0x7fffbc0b1700_0, v0x7fffbc0b20b0_0;
E_0x7fffbc0960b0/1 .event edge, v0x7fffbc0b2980_0;
E_0x7fffbc0960b0 .event/or E_0x7fffbc0960b0/0, E_0x7fffbc0960b0/1;
E_0x7fffbc096560 .event edge, v0x7fffbc0b1700_0;
S_0x7fffbc0b12c0 .scope module, "Add" "ADD" 2 65, 2 101 0, S_0x7fffbc0b1000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
v0x7fffbc0b1520_0 .net "DATA1", 7 0, L_0x7fffbc0b8c10;  alias, 1 drivers
v0x7fffbc0b1620_0 .net "DATA2", 7 0, v0x7fffbc0b63c0_0;  alias, 1 drivers
v0x7fffbc0b1700_0 .net "RESULT", 7 0, L_0x7fffbc0cb060;  alias, 1 drivers
L_0x7fffbc0cb060 .delay 8 (2,2,2) L_0x7fffbc0cb060/d;
L_0x7fffbc0cb060/d .arith/sum 8, L_0x7fffbc0b8c10, v0x7fffbc0b63c0_0;
S_0x7fffbc0b1840 .scope module, "And" "AND" 2 66, 2 111 0, S_0x7fffbc0b1000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffbc0cb100/d .functor AND 8, L_0x7fffbc0b8c10, v0x7fffbc0b63c0_0, C4<11111111>, C4<11111111>;
L_0x7fffbc0cb100 .delay 8 (1,1,1) L_0x7fffbc0cb100/d;
v0x7fffbc0b1a60_0 .net "DATA1", 7 0, L_0x7fffbc0b8c10;  alias, 1 drivers
v0x7fffbc0b1b40_0 .net "DATA2", 7 0, v0x7fffbc0b63c0_0;  alias, 1 drivers
v0x7fffbc0b1c10_0 .net "RESULT", 7 0, L_0x7fffbc0cb100;  alias, 1 drivers
S_0x7fffbc0b1d60 .scope module, "Forward" "FORWARD" 2 64, 2 92 0, S_0x7fffbc0b1000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2"
    .port_info 1 /OUTPUT 8 "RESULT"
L_0x7fffbc0caf00/d .functor BUFZ 8, v0x7fffbc0b63c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffbc0caf00 .delay 8 (1,1,1) L_0x7fffbc0caf00/d;
v0x7fffbc0b1fa0_0 .net "DATA2", 7 0, v0x7fffbc0b63c0_0;  alias, 1 drivers
v0x7fffbc0b20b0_0 .net "RESULT", 7 0, L_0x7fffbc0caf00;  alias, 1 drivers
S_0x7fffbc0b21f0 .scope module, "Or" "OR" 2 67, 2 121 0, S_0x7fffbc0b1000;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /OUTPUT 8 "RESULT"
L_0x7fffbc0cb570/d .functor OR 8, L_0x7fffbc0b8c10, v0x7fffbc0b63c0_0, C4<00000000>, C4<00000000>;
L_0x7fffbc0cb570 .delay 8 (1,1,1) L_0x7fffbc0cb570/d;
v0x7fffbc0b2410_0 .net "DATA1", 7 0, L_0x7fffbc0b8c10;  alias, 1 drivers
v0x7fffbc0b2540_0 .net "DATA2", 7 0, v0x7fffbc0b63c0_0;  alias, 1 drivers
v0x7fffbc0b2600_0 .net "RESULT", 7 0, L_0x7fffbc0cb570;  alias, 1 drivers
S_0x7fffbc0b2f00 .scope module, "complementor" "twosComplement" 4 52, 4 192 0, S_0x7fffbc0b0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "REGOUT2"
    .port_info 1 /OUTPUT 8 "COMPLEMENTED_OUT"
v0x7fffbc0b30e0_0 .net/s "COMPLEMENTED_OUT", 7 0, L_0x7fffbc0cb6d0;  alias, 1 drivers
v0x7fffbc0b31e0_0 .net/s "REGOUT2", 7 0, L_0x7fffbc0cadf0;  alias, 1 drivers
L_0x7fa760e602a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b32c0_0 .net *"_s0", 7 0, L_0x7fa760e602a0;  1 drivers
L_0x7fffbc0cb6d0 .delay 8 (1,1,1) L_0x7fffbc0cb6d0/d;
L_0x7fffbc0cb6d0/d .arith/sub 8, L_0x7fa760e602a0, L_0x7fffbc0cadf0;
S_0x7fffbc0b33e0 .scope module, "ctrlUnit" "control_unit" 4 47, 4 102 0, S_0x7fffbc0b0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION"
    .port_info 1 /OUTPUT 1 "WRITEENABLE"
    .port_info 2 /OUTPUT 3 "ALUOP"
    .port_info 3 /OUTPUT 1 "COMPLEMENT_FLAG"
    .port_info 4 /OUTPUT 1 "IMMEDIATE_FALG"
    .port_info 5 /OUTPUT 1 "BRANCH_FALG"
    .port_info 6 /OUTPUT 1 "JUMP_FALG"
v0x7fffbc0b3730_0 .var "ALUOP", 2 0;
v0x7fffbc0b3820_0 .var "BRANCH_FALG", 0 0;
v0x7fffbc0b38c0_0 .var "COMPLEMENT_FLAG", 0 0;
v0x7fffbc0b3990_0 .var "IMMEDIATE_FALG", 0 0;
v0x7fffbc0b3a50_0 .net "INSTRUCTION", 31 0, L_0x7fffbc0c9a00;  alias, 1 drivers
v0x7fffbc0b3b80_0 .var "JUMP_FALG", 0 0;
v0x7fffbc0b3c40_0 .var "WRITEENABLE", 0 0;
v0x7fffbc0b3d00_0 .net "opcode", 7 0, L_0x7fffbc0ca3e0;  1 drivers
E_0x7fffbc0b36d0 .event edge, v0x7fffbc0b3d00_0;
L_0x7fffbc0ca3e0 .part L_0x7fffbc0c9a00, 24, 8;
S_0x7fffbc0b3f00 .scope module, "pcJumpNext" "pc_adder_jump" 4 49, 4 209 0, S_0x7fffbc0b0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC_PLUS4"
    .port_info 1 /OUTPUT 32 "PC_NEXT_JUMP"
    .port_info 2 /INPUT 32 "JUMP_IMMEDIATE_FINAL"
v0x7fffbc0b4140_0 .net "JUMP_IMMEDIATE_FINAL", 31 0, L_0x7fffbc0cbe80;  alias, 1 drivers
v0x7fffbc0b4240_0 .net "PC_NEXT_JUMP", 31 0, L_0x7fffbc0ca720;  alias, 1 drivers
v0x7fffbc0b4320_0 .net "PC_PLUS4", 31 0, L_0x7fffbc0ca480;  alias, 1 drivers
L_0x7fffbc0ca720 .delay 32 (2,2,2) L_0x7fffbc0ca720/d;
L_0x7fffbc0ca720/d .arith/sum 32, L_0x7fffbc0ca480, L_0x7fffbc0cbe80;
S_0x7fffbc0b4460 .scope module, "pcNext" "pc_adder" 4 48, 4 201 0, S_0x7fffbc0b0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC"
    .port_info 1 /OUTPUT 32 "PC_PLUS4"
v0x7fffbc0b4680_0 .net "PC", 31 0, v0x7fffbc0b6870_0;  alias, 1 drivers
v0x7fffbc0b4780_0 .net "PC_PLUS4", 31 0, L_0x7fffbc0ca480;  alias, 1 drivers
L_0x7fa760e601c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b4840_0 .net/2u *"_s0", 31 0, L_0x7fa760e601c8;  1 drivers
L_0x7fffbc0ca480 .delay 32 (1,1,1) L_0x7fffbc0ca480/d;
L_0x7fffbc0ca480/d .arith/sum 32, v0x7fffbc0b6870_0, L_0x7fa760e601c8;
S_0x7fffbc0b4970 .scope module, "regFile" "reg_file" 4 50, 5 95 0, S_0x7fffbc0b0cf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x7fffbc0b8c10/d .functor BUFZ 8, L_0x7fffbc0ca8b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffbc0b8c10 .delay 8 (2,2,2) L_0x7fffbc0b8c10/d;
L_0x7fffbc0cadf0/d .functor BUFZ 8, L_0x7fffbc0cab80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fffbc0cadf0 .delay 8 (2,2,2) L_0x7fffbc0cadf0/d;
v0x7fffbc0b4cd0_0 .net "CLK", 0 0, v0x7fffbc0b7860_0;  alias, 1 drivers
v0x7fffbc0b4db0_0 .net "IN", 7 0, v0x7fffbc0b28c0_0;  alias, 1 drivers
v0x7fffbc0b4ea0_0 .net "INADDRESS", 2 0, L_0x7fffbc0c9d60;  alias, 1 drivers
v0x7fffbc0b4f70_0 .net "OUT1", 7 0, L_0x7fffbc0b8c10;  alias, 1 drivers
v0x7fffbc0b5030_0 .net "OUT1ADDRESS", 2 0, L_0x7fffbc0c9ef0;  alias, 1 drivers
v0x7fffbc0b5110_0 .net "OUT2", 7 0, L_0x7fffbc0cadf0;  alias, 1 drivers
v0x7fffbc0b51d0_0 .net "OUT2ADDRESS", 2 0, L_0x7fffbc0ca0d0;  alias, 1 drivers
v0x7fffbc0b5290 .array "REG_FILE", 0 7, 7 0;
v0x7fffbc0b5350_0 .net "RESET", 0 0, v0x7fffbc0b7b70_0;  alias, 1 drivers
v0x7fffbc0b54a0_0 .net "WRITE", 0 0, v0x7fffbc0b3c40_0;  alias, 1 drivers
v0x7fffbc0b5570_0 .net *"_s0", 7 0, L_0x7fffbc0ca8b0;  1 drivers
v0x7fffbc0b5630_0 .net *"_s10", 4 0, L_0x7fffbc0cac20;  1 drivers
L_0x7fa760e60258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b5710_0 .net *"_s13", 1 0, L_0x7fa760e60258;  1 drivers
v0x7fffbc0b57f0_0 .net *"_s2", 4 0, L_0x7fffbc0ca950;  1 drivers
L_0x7fa760e60210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffbc0b58d0_0 .net *"_s5", 1 0, L_0x7fa760e60210;  1 drivers
v0x7fffbc0b59b0_0 .net *"_s8", 7 0, L_0x7fffbc0cab80;  1 drivers
v0x7fffbc0b5a90_0 .var/i "i", 31 0;
E_0x7fffbc0b4c70 .event posedge, v0x7fffbc0b4cd0_0;
L_0x7fffbc0ca8b0 .array/port v0x7fffbc0b5290, L_0x7fffbc0ca950;
L_0x7fffbc0ca950 .concat [ 3 2 0 0], L_0x7fffbc0c9ef0, L_0x7fa760e60210;
L_0x7fffbc0cab80 .array/port v0x7fffbc0b5290, L_0x7fffbc0cac20;
L_0x7fffbc0cac20 .concat [ 3 2 0 0], L_0x7fffbc0ca0d0, L_0x7fa760e60258;
    .scope S_0x7fffbc0b33e0;
T_0 ;
    %wait E_0x7fffbc0b36d0;
    %load/vec4 v0x7fffbc0b3d00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 1, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 7, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3c40_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b38c0_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3990_0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffbc0b3820_0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffbc0b3b80_0, 1;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffbc0b3730_0, 1;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffbc0b4970;
T_1 ;
    %wait E_0x7fffbc0b4c70;
    %load/vec4 v0x7fffbc0b5350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffbc0b5a90_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x7fffbc0b5a90_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x7fffbc0b5a90_0;
    %ix/load 4, 2, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc0b5290, 0, 4;
    %load/vec4 v0x7fffbc0b5a90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffbc0b5a90_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffbc0b54a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %delay 1, 0;
    %load/vec4 v0x7fffbc0b4db0_0;
    %load/vec4 v0x7fffbc0b4ea0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffbc0b5290, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffbc0b1000;
T_2 ;
    %wait E_0x7fffbc096560;
    %load/vec4 v0x7fffbc0b2b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc0b2a60_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc0b2a60_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffbc0b1000;
T_3 ;
    %wait E_0x7fffbc0960b0;
    %load/vec4 v0x7fffbc0b2980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %load/vec4 v0x7fffbc0b2cb0_0;
    %store/vec4 v0x7fffbc0b28c0_0, 0, 8;
    %jmp T_3.5;
T_3.0 ;
    %load/vec4 v0x7fffbc0b2cb0_0;
    %store/vec4 v0x7fffbc0b28c0_0, 0, 8;
    %jmp T_3.5;
T_3.1 ;
    %load/vec4 v0x7fffbc0b2b20_0;
    %store/vec4 v0x7fffbc0b28c0_0, 0, 8;
    %jmp T_3.5;
T_3.2 ;
    %load/vec4 v0x7fffbc0b2be0_0;
    %store/vec4 v0x7fffbc0b28c0_0, 0, 8;
    %jmp T_3.5;
T_3.3 ;
    %load/vec4 v0x7fffbc0b2d80_0;
    %store/vec4 v0x7fffbc0b28c0_0, 0, 8;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffbc0b0cf0;
T_4 ;
    %wait E_0x7fffbc0603e0;
    %load/vec4 v0x7fffbc0b60e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x7fffbc0b6de0_0;
    %assign/vec4 v0x7fffbc0b61b0_0, 0;
    %jmp T_4.2;
T_4.1 ;
    %load/vec4 v0x7fffbc0b5ff0_0;
    %assign/vec4 v0x7fffbc0b61b0_0, 0;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffbc0b0cf0;
T_5 ;
    %wait E_0x7fffbc0601a0;
    %load/vec4 v0x7fffbc0b62f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7fffbc0b61b0_0;
    %assign/vec4 v0x7fffbc0b63c0_0, 0;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x7fffbc0b6250_0;
    %assign/vec4 v0x7fffbc0b63c0_0, 0;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffbc0b0cf0;
T_6 ;
    %wait E_0x7fffbc05ff60;
    %load/vec4 v0x7fffbc0b71f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x7fffbc0b6b10_0;
    %assign/vec4 v0x7fffbc0b6790_0, 0;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x7fffbc0b6a20_0;
    %assign/vec4 v0x7fffbc0b6790_0, 0;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffbc0b0cf0;
T_7 ;
    %wait E_0x7fffbc0615d0;
    %load/vec4 v0x7fffbc0b6550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x7fffbc0b6790_0;
    %assign/vec4 v0x7fffbc0b6960_0, 0;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x7fffbc0b6a20_0;
    %assign/vec4 v0x7fffbc0b6960_0, 0;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffbc0b0cf0;
T_8 ;
    %wait E_0x7fffbc0b4c70;
    %load/vec4 v0x7fffbc0b6ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x7fffbc0b6960_0;
    %assign/vec4 v0x7fffbc0b6870_0, 1;
    %jmp T_8.2;
T_8.1 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffbc0b6870_0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffbc08a2d0;
T_9 ;
    %vpi_call 3 41 "$readmemb", "instr_mem.mem", v0x7fffbc0b8ab0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x7fffbc08a2d0;
T_10 ;
    %vpi_call 3 55 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 3 56 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffbc08a2d0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc0b7860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffbc0b7b70_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffbc0b7b70_0, 0, 1;
    %delay 500, 0;
    %vpi_call 3 69 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x7fffbc08a2d0;
T_11 ;
    %delay 4, 0;
    %load/vec4 v0x7fffbc0b7860_0;
    %inv;
    %store/vec4 v0x7fffbc0b7860_0, 0, 1;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "./ALU.v";
    "cpu_tb.v";
    "./CPU.v";
    "./REG_FILE.v";
