Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f8e829173be44ee0986c7b2c06a3ff5f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_digital_filter_behav xil_defaultlib.tb_digital_filter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.math_pkg
Compiling module xil_defaultlib.z_minus_1
Compiling module xil_defaultlib.prod
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.direct_form_2
Compiling module xil_defaultlib.tb_digital_filter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_digital_filter_behav
