[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamFromPackage/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 129
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv
n<> u<128> t<Top_level_rule> c<1> l<1:1> el<15:1>
  n<> u<1> t<Null_rule> p<128> s<127> l<1:1>
  n<> u<127> t<Source_text> p<128> c<41> l<1:1> el<14:10>
    n<> u<41> t<Description> p<127> c<40> s<100> l<1:1> el<3:11>
      n<> u<40> t<Package_declaration> p<41> c<2> l<1:1> el<3:11>
        n<> u<2> t<PACKAGE> p<40> s<3> l<1:1> el<1:8>
        n<aes_pkg> u<3> t<STRING_CONST> p<40> s<38> l<1:9> el<1:16>
        n<> u<38> t<Package_item> p<40> c<37> s<39> l<2:4> el<2:44>
          n<> u<37> t<Package_or_generate_item_declaration> p<38> c<36> l<2:4> el<2:44>
            n<> u<36> t<Parameter_declaration> p<37> c<26> l<2:4> el<2:43>
              n<> u<26> t<Data_type_or_implicit> p<36> c<25> s<35> l<2:14> el<2:30>
                n<> u<25> t<Data_type> p<26> c<4> l<2:14> el<2:30>
                  n<> u<4> t<IntVec_TypeLogic> p<25> s<14> l<2:14> el<2:19>
                  n<> u<14> t<Packed_dimension> p<25> c<13> s<24> l<2:20> el<2:25>
                    n<> u<13> t<Constant_range> p<14> c<8> l<2:21> el<2:24>
                      n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:21> el<2:22>
                        n<> u<7> t<Constant_primary> p<8> c<6> l<2:21> el<2:22>
                          n<> u<6> t<Primary_literal> p<7> c<5> l<2:21> el<2:22>
                            n<7> u<5> t<INT_CONST> p<6> l<2:21> el<2:22>
                      n<> u<12> t<Constant_expression> p<13> c<11> l<2:23> el<2:24>
                        n<> u<11> t<Constant_primary> p<12> c<10> l<2:23> el<2:24>
                          n<> u<10> t<Primary_literal> p<11> c<9> l<2:23> el<2:24>
                            n<0> u<9> t<INT_CONST> p<10> l<2:23> el<2:24>
                  n<> u<24> t<Packed_dimension> p<25> c<23> l<2:25> el<2:30>
                    n<> u<23> t<Constant_range> p<24> c<18> l<2:26> el<2:29>
                      n<> u<18> t<Constant_expression> p<23> c<17> s<22> l<2:26> el<2:27>
                        n<> u<17> t<Constant_primary> p<18> c<16> l<2:26> el<2:27>
                          n<> u<16> t<Primary_literal> p<17> c<15> l<2:26> el<2:27>
                            n<3> u<15> t<INT_CONST> p<16> l<2:26> el<2:27>
                      n<> u<22> t<Constant_expression> p<23> c<21> l<2:28> el<2:29>
                        n<> u<21> t<Constant_primary> p<22> c<20> l<2:28> el<2:29>
                          n<> u<20> t<Primary_literal> p<21> c<19> l<2:28> el<2:29>
                            n<0> u<19> t<INT_CONST> p<20> l<2:28> el<2:29>
              n<> u<35> t<Param_assignment_list> p<36> c<34> l<2:31> el<2:43>
                n<> u<34> t<Param_assignment> p<35> c<27> l<2:31> el<2:43>
                  n<X> u<27> t<STRING_CONST> p<34> s<33> l<2:31> el<2:32>
                  n<> u<33> t<Constant_param_expression> p<34> c<32> l<2:35> el<2:43>
                    n<> u<32> t<Constant_mintypmax_expression> p<33> c<31> l<2:35> el<2:43>
                      n<> u<31> t<Constant_expression> p<32> c<30> l<2:35> el<2:43>
                        n<> u<30> t<Constant_primary> p<31> c<29> l<2:35> el<2:43>
                          n<> u<29> t<Primary_literal> p<30> c<28> l<2:35> el<2:43>
                            n<32'habcd> u<28> t<INT_CONST> p<29> l<2:35> el<2:43>
        n<> u<39> t<ENDPACKAGE> p<40> l<3:1> el<3:11>
    n<> u<100> t<Description> p<127> c<99> s<126> l<5:1> el<10:10>
      n<> u<99> t<Module_declaration> p<100> c<97> l<5:1> el<10:10>
        n<> u<97> t<Module_ansi_header> p<99> c<42> s<98> l<5:1> el<9:6>
          n<module> u<42> t<Module_keyword> p<97> s<43> l<5:1> el<5:7>
          n<aes_cipher_core> u<43> t<STRING_CONST> p<97> s<47> l<5:8> el<5:23>
          n<> u<47> t<Package_import_declaration_list> p<97> c<46> s<96> l<5:24> el<5:42>
            n<> u<46> t<Package_import_declaration> p<47> c<45> l<5:24> el<5:42>
              n<> u<45> t<Package_import_item> p<46> c<44> l<5:31> el<5:41>
                n<aes_pkg> u<44> t<STRING_CONST> p<45> l<5:31> el<5:38>
          n<> u<96> t<Parameter_port_list> p<97> c<81> l<6:4> el<9:5>
            n<> u<81> t<Parameter_port_declaration> p<96> c<80> s<95> l<7:7> el<7:39>
              n<> u<80> t<Parameter_declaration> p<81> c<70> l<7:7> el<7:39>
                n<> u<70> t<Data_type_or_implicit> p<80> c<69> s<79> l<7:17> el<7:33>
                  n<> u<69> t<Data_type> p<70> c<48> l<7:17> el<7:33>
                    n<> u<48> t<IntVec_TypeLogic> p<69> s<58> l<7:17> el<7:22>
                    n<> u<58> t<Packed_dimension> p<69> c<57> s<68> l<7:23> el<7:28>
                      n<> u<57> t<Constant_range> p<58> c<52> l<7:24> el<7:27>
                        n<> u<52> t<Constant_expression> p<57> c<51> s<56> l<7:24> el<7:25>
                          n<> u<51> t<Constant_primary> p<52> c<50> l<7:24> el<7:25>
                            n<> u<50> t<Primary_literal> p<51> c<49> l<7:24> el<7:25>
                              n<7> u<49> t<INT_CONST> p<50> l<7:24> el<7:25>
                        n<> u<56> t<Constant_expression> p<57> c<55> l<7:26> el<7:27>
                          n<> u<55> t<Constant_primary> p<56> c<54> l<7:26> el<7:27>
                            n<> u<54> t<Primary_literal> p<55> c<53> l<7:26> el<7:27>
                              n<0> u<53> t<INT_CONST> p<54> l<7:26> el<7:27>
                    n<> u<68> t<Packed_dimension> p<69> c<67> l<7:28> el<7:33>
                      n<> u<67> t<Constant_range> p<68> c<62> l<7:29> el<7:32>
                        n<> u<62> t<Constant_expression> p<67> c<61> s<66> l<7:29> el<7:30>
                          n<> u<61> t<Constant_primary> p<62> c<60> l<7:29> el<7:30>
                            n<> u<60> t<Primary_literal> p<61> c<59> l<7:29> el<7:30>
                              n<3> u<59> t<INT_CONST> p<60> l<7:29> el<7:30>
                        n<> u<66> t<Constant_expression> p<67> c<65> l<7:31> el<7:32>
                          n<> u<65> t<Constant_primary> p<66> c<64> l<7:31> el<7:32>
                            n<> u<64> t<Primary_literal> p<65> c<63> l<7:31> el<7:32>
                              n<0> u<63> t<INT_CONST> p<64> l<7:31> el<7:32>
                n<> u<79> t<Param_assignment_list> p<80> c<78> l<7:34> el<7:39>
                  n<> u<78> t<Param_assignment> p<79> c<71> l<7:34> el<7:39>
                    n<P> u<71> t<STRING_CONST> p<78> s<77> l<7:34> el<7:35>
                    n<> u<77> t<Constant_param_expression> p<78> c<76> l<7:38> el<7:39>
                      n<> u<76> t<Constant_mintypmax_expression> p<77> c<75> l<7:38> el<7:39>
                        n<> u<75> t<Constant_expression> p<76> c<74> l<7:38> el<7:39>
                          n<> u<74> t<Constant_primary> p<75> c<73> l<7:38> el<7:39>
                            n<> u<73> t<Primary_literal> p<74> c<72> l<7:38> el<7:39>
                              n<X> u<72> t<STRING_CONST> p<73> l<7:38> el<7:39>
            n<> u<95> t<Parameter_port_declaration> p<96> c<94> l<8:7> el<8:28>
              n<> u<94> t<Parameter_declaration> p<95> c<84> l<8:7> el<8:28>
                n<> u<84> t<Data_type_or_implicit> p<94> c<83> s<93> l<8:17> el<8:22>
                  n<> u<83> t<Data_type> p<84> c<82> l<8:17> el<8:22>
                    n<> u<82> t<IntVec_TypeLogic> p<83> l<8:17> el<8:22>
                n<> u<93> t<Param_assignment_list> p<94> c<92> l<8:23> el<8:28>
                  n<> u<92> t<Param_assignment> p<93> c<85> l<8:23> el<8:28>
                    n<Z> u<85> t<STRING_CONST> p<92> s<91> l<8:23> el<8:24>
                    n<> u<91> t<Constant_param_expression> p<92> c<90> l<8:27> el<8:28>
                      n<> u<90> t<Constant_mintypmax_expression> p<91> c<89> l<8:27> el<8:28>
                        n<> u<89> t<Constant_expression> p<90> c<88> l<8:27> el<8:28>
                          n<> u<88> t<Constant_primary> p<89> c<87> l<8:27> el<8:28>
                            n<> u<87> t<Primary_literal> p<88> c<86> l<8:27> el<8:28>
                              n<0> u<86> t<INT_CONST> p<87> l<8:27> el<8:28>
        n<> u<98> t<ENDMODULE> p<99> l<10:1> el<10:10>
    n<> u<126> t<Description> p<127> c<125> l<12:1> el<14:10>
      n<> u<125> t<Module_declaration> p<126> c<104> l<12:1> el<14:10>
        n<> u<104> t<Module_ansi_header> p<125> c<101> s<123> l<12:1> el<12:12>
          n<module> u<101> t<Module_keyword> p<104> s<102> l<12:1> el<12:7>
          n<top> u<102> t<STRING_CONST> p<104> s<103> l<12:8> el<12:11>
          n<> u<103> t<Package_import_declaration_list> p<104> l<12:11> el<12:11>
        n<> u<123> t<Non_port_module_item> p<125> c<122> s<124> l<13:4> el<13:49>
          n<> u<122> t<Module_or_generate_item> p<123> c<121> l<13:4> el<13:49>
            n<> u<121> t<Module_instantiation> p<122> c<105> l<13:4> el<13:49>
              n<aes_cipher_core> u<105> t<STRING_CONST> p<121> s<115> l<13:4> el<13:19>
              n<> u<115> t<Parameter_value_assignment> p<121> c<114> s<120> l<13:20> el<13:28>
                n<> u<114> t<Parameter_assignment_list> p<115> c<113> l<13:22> el<13:27>
                  n<> u<113> t<Named_parameter_assignment> p<114> c<106> l<13:22> el<13:27>
                    n<Z> u<106> t<STRING_CONST> p<113> s<112> l<13:23> el<13:24>
                    n<> u<112> t<Param_expression> p<113> c<111> l<13:25> el<13:26>
                      n<> u<111> t<Mintypmax_expression> p<112> c<110> l<13:25> el<13:26>
                        n<> u<110> t<Expression> p<111> c<109> l<13:25> el<13:26>
                          n<> u<109> t<Primary> p<110> c<108> l<13:25> el<13:26>
                            n<> u<108> t<Primary_literal> p<109> c<107> l<13:25> el<13:26>
                              n<1> u<107> t<INT_CONST> p<108> l<13:25> el<13:26>
              n<> u<120> t<Hierarchical_instance> p<121> c<117> l<13:29> el<13:48>
                n<> u<117> t<Name_of_instance> p<120> c<116> s<119> l<13:29> el<13:46>
                  n<u_aes_cipher_core> u<116> t<STRING_CONST> p<117> l<13:29> el<13:46>
                n<> u<119> t<Port_connection_list> p<120> c<118> l<13:47> el<13:47>
                  n<> u<118> t<Ordered_port_connection> p<119> l<13:47> el<13:47>
        n<> u<124> t<ENDMODULE> p<125> l<14:1> el<14:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:1:1: No timescale set for "aes_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:5:1: No timescale set for "aes_cipher_core".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:12:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:5:1: Compile module "work@aes_cipher_core".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamFromPackage/dut.sv:12:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              13
Design                                                 1
Identifier                                             4
ImportTypespec                                         1
LogicTypespec                                          3
Module                                                 3
ModuleTypespec                                         1
Package                                                1
ParamAssign                                            3
Parameter                                              3
Range                                                  4
RefModule                                              1
RefObj                                                 1
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamFromPackage/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (aes_pkg)
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |vpiName:aes_pkg
  |vpiParameter:
  \_Parameter: (aes_pkg::X), line:2:31, endln:2:43
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |HEX:abcd
    |vpiTypespec:
    \_RefTypespec: (aes_pkg::X), line:2:14, endln:2:30
      |vpiParent:
      \_Parameter: (aes_pkg::X), line:2:31, endln:2:43
      |vpiFullName:aes_pkg::X
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:X
    |vpiFullName:aes_pkg::X
  |vpiParamAssign:
  \_ParamAssign: , line:2:31, endln:2:43
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |vpiRhs:
    \_Constant: , line:2:35, endln:2:43
      |vpiParent:
      \_ParamAssign: , line:2:31, endln:2:43
      |vpiDecompile:32'habcd
      |vpiSize:32
      |HEX:abcd
      |vpiConstType:5
    |vpiLhs:
    \_Parameter: (aes_pkg::X), line:2:31, endln:2:43
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: aes_pkg (aes_pkg), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:1:1, endln:3:11
    |vpiRange:
    \_Range: , line:2:20, endln:2:25
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:21, endln:2:22
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Range: , line:2:20, endln:2:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:2:25, endln:2:30
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:26, endln:2:27
        |vpiParent:
        \_Range: , line:2:25, endln:2:30
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:28, endln:2:29
        |vpiParent:
        \_Range: , line:2:25, endln:2:30
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:aes_pkg
|vpiAllModules:
\_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@aes_cipher_core)
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiName:work@aes_cipher_core
  |vpiParameter:
  \_Parameter: (work@aes_cipher_core.P), line:7:34, endln:7:39
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@aes_cipher_core.P), line:7:17, endln:7:33
      |vpiParent:
      \_Parameter: (work@aes_cipher_core.P), line:7:34, endln:7:39
      |vpiFullName:work@aes_cipher_core.P
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:P
    |vpiFullName:work@aes_cipher_core.P
  |vpiParameter:
  \_Parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:28
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |UINT:0
    |vpiTypespec:
    \_RefTypespec: (work@aes_cipher_core.Z), line:8:17, endln:8:22
      |vpiParent:
      \_Parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:28
      |vpiFullName:work@aes_cipher_core.Z
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:Z
    |vpiFullName:work@aes_cipher_core.Z
  |vpiParamAssign:
  \_ParamAssign: , line:7:34, endln:7:39
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_RefObj: (work@aes_cipher_core.X), line:7:38, endln:7:39
      |vpiParent:
      \_ParamAssign: , line:7:34, endln:7:39
      |vpiName:X
      |vpiFullName:work@aes_cipher_core.X
      |vpiActual:
      \_LogicNet: (work@aes_cipher_core.X), line:7:38, endln:7:39
    |vpiLhs:
    \_Parameter: (work@aes_cipher_core.P), line:7:34, endln:7:39
  |vpiParamAssign:
  \_ParamAssign: , line:8:23, endln:8:28
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiRhs:
    \_Constant: , line:8:27, endln:8:28
      |vpiParent:
      \_ParamAssign: , line:8:23, endln:8:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@aes_cipher_core.Z), line:8:23, endln:8:28
  |vpiTypedef:
  \_ImportTypespec: (aes_pkg), line:5:31, endln:5:41
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiName:
    \_Identifier: (aes_pkg)
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:5:31, endln:5:41
      |vpiName:aes_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:5:31, endln:5:41
      |vpiParent:
      \_ImportTypespec: (aes_pkg), line:5:31, endln:5:41
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiRange:
    \_Range: , line:7:23, endln:7:28
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:7:24, endln:7:25
        |vpiParent:
        \_Range: , line:7:23, endln:7:28
        |vpiDecompile:7
        |vpiSize:64
        |UINT:7
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:26, endln:7:27
        |vpiParent:
        \_Range: , line:7:23, endln:7:28
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:7:28, endln:7:33
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:7:29, endln:7:30
        |vpiParent:
        \_Range: , line:7:28, endln:7:33
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:31, endln:7:32
        |vpiParent:
        \_Range: , line:7:28, endln:7:33
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
  |vpiImportTypespec:
  \_ImportTypespec: (aes_pkg), line:5:31, endln:5:41
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@aes_cipher_core.X), line:7:38, endln:7:39
    |vpiParent:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
    |vpiName:X
    |vpiFullName:work@aes_cipher_core.X
    |vpiNetType:1
  |vpiDefName:work@aes_cipher_core
  |vpiNet:
  \_LogicNet: (work@aes_cipher_core.X), line:7:38, endln:7:39
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
    |vpiName:work@top
  |vpiTypedef:
  \_ModuleTypespec: (aes_cipher_core)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
    |vpiName:aes_cipher_core
  |vpiImportTypespec:
  \_ModuleTypespec: (aes_cipher_core)
  |vpiDefName:work@top
  |vpiRefModule:
  \_RefModule: work@aes_cipher_core (u_aes_cipher_core), line:13:4, endln:13:19
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:12:1, endln:14:10
    |vpiName:u_aes_cipher_core
    |vpiDefName:work@aes_cipher_core
    |vpiActual:
    \_Module: work@aes_cipher_core (work@aes_cipher_core), file:${SURELOG_DIR}/tests/ParamFromPackage/dut.sv, line:5:1, endln:10:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
