// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// external module async_transmitter

// external module async_receiver

module UltraBus(	// src/main/scala/ultra/bus/UltraBus.scala:10:7
  input          clock,	// src/main/scala/ultra/bus/UltraBus.scala:10:7
                 reset,	// src/main/scala/ultra/bus/UltraBus.scala:10:7
  input  [31:0]  io_iChannel_in_pc,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input          io_iChannel_in_rreq,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [511:0] io_iChannel_out_rdata,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_iChannel_out_rrdy,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_iChannel_out_rvalid,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input          io_dChannel_in_rreq,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_in_wreq,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [3:0]   io_dChannel_in_byteSelN,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [31:0]  io_dChannel_in_addr,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_in_wdata,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [63:0]  io_dChannel_out_rdata,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_dChannel_out_rrdy,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_out_rvalid,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_dChannel_out_wrdy,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [31:0]  io_baseRam_in_rData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [31:0]  io_baseRam_out_wData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [19:0]  io_baseRam_out_addr,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [3:0]   io_baseRam_out_byteSelN,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_baseRam_out_ce,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_baseRam_out_oe,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_baseRam_out_we,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input  [31:0]  io_extRam_in_rData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [31:0]  io_extRam_out_wData,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [19:0]  io_extRam_out_addr,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output [3:0]   io_extRam_out_byteSelN,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  output         io_extRam_out_ce,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_extRam_out_oe,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_extRam_out_we,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
                 io_uart_txd,	// src/main/scala/ultra/bus/UltraBus.scala:11:14
  input          io_uart_rxd	// src/main/scala/ultra/bus/UltraBus.scala:11:14
);

  wire         _UartReceiver_RxD_data_ready;	// src/main/scala/ultra/bus/UltraBus.scala:20:28
  wire [7:0]   _UartReceiver_RxD_data;	// src/main/scala/ultra/bus/UltraBus.scala:20:28
  wire         _UartTransmitter_TxD_busy;	// src/main/scala/ultra/bus/UltraBus.scala:19:31
  reg  [7:0]   UT_data;	// src/main/scala/ultra/bus/UltraBus.scala:27:24
  reg          UT_start;	// src/main/scala/ultra/bus/UltraBus.scala:28:25
  reg          UR_clear;	// src/main/scala/ultra/bus/UltraBus.scala:29:25
  reg  [31:0]  baseramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
  reg  [19:0]  baseramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
  reg  [3:0]   baseramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
  reg          baseramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
  reg          baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
  reg          baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
  reg  [31:0]  extramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
  reg  [19:0]  extramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
  reg  [3:0]   extramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
  reg          extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
  reg          extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
  reg          extramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
  reg  [31:0]  iReqReg_pc;	// src/main/scala/ultra/bus/UltraBus.scala:48:24
  reg  [511:0] iRspnsReg_rdata;	// src/main/scala/ultra/bus/UltraBus.scala:52:26
  reg          iRspnsReg_rrdy;	// src/main/scala/ultra/bus/UltraBus.scala:52:26
  reg          iRspnsReg_rvalid;	// src/main/scala/ultra/bus/UltraBus.scala:52:26
  reg          dReqReg_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
  reg          dReqReg_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
  reg  [3:0]   dReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
  reg  [31:0]  dReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
  reg  [31:0]  dReqReg_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
  reg  [63:0]  dRspnsReg_rdata;	// src/main/scala/ultra/bus/UltraBus.scala:61:26
  reg          dRspnsReg_rrdy;	// src/main/scala/ultra/bus/UltraBus.scala:61:26
  reg          dRspnsReg_rvalid;	// src/main/scala/ultra/bus/UltraBus.scala:61:26
  reg          dRspnsReg_wrdy;	// src/main/scala/ultra/bus/UltraBus.scala:61:26
  reg  [1:0]   istat;	// src/main/scala/ultra/bus/UltraBus.scala:66:22
  reg  [3:0]   dstat;	// src/main/scala/ultra/bus/UltraBus.scala:69:22
  reg  [4:0]   iWordCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [1:0]   iCycleCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  reg  [511:0] idata;	// src/main/scala/ultra/bus/UltraBus.scala:99:22
  reg  [1:0]   dCycleCnt_value;	// src/main/scala/chisel3/util/Counter.scala:61:40
  always @(posedge clock) begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    if (reset) begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      UT_data <= 8'h0;	// src/main/scala/ultra/bus/UltraBus.scala:27:24
      UT_start <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:28:25
      UR_clear <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :29:25
      baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
      baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
      baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
      baseramReqReg_ce <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      baseramReqReg_oe <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      baseramReqReg_we <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
      extramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
      extramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
      extramReqReg_ce <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      extramReqReg_oe <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      extramReqReg_we <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      iReqReg_pc <= 32'h80000000;	// src/main/scala/ultra/bus/UltraBus.scala:48:24, src/main/scala/ultra/bus/UltraBusUtils.scala:19:13
      iRspnsReg_rdata <= 512'h0;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :99:22
      iRspnsReg_rrdy <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      iRspnsReg_rvalid <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :52:26
      dReqReg_rreq <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :57:24
      dReqReg_wreq <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :57:24
      dReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:57:24, :126:57
      dReqReg_addr <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:57:24, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
      dReqReg_wdata <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:57:24, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
      dRspnsReg_rdata <= 64'h0;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :155:22
      dRspnsReg_rrdy <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      dRspnsReg_rvalid <= 1'h0;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :61:26
      dRspnsReg_wrdy <= 1'h1;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
      istat <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:66:22
      dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57
      iWordCnt_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      iCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      idata <= 512'h0;	// src/main/scala/ultra/bus/UltraBus.scala:99:22
      dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      automatic logic            dHasReq;	// src/main/scala/ultra/bus/UltraBus.scala:55:25
      automatic logic            _isData2BaseRam_T_7;	// src/main/scala/ultra/bus/UltraBus.scala:73:13
      automatic logic            _isData2BaseRam_T_5;	// src/main/scala/ultra/bus/UltraBus.scala:74:13
      automatic logic            baseramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:73:26
      automatic logic            _isData2ExtRam_T_7;	// src/main/scala/ultra/bus/UltraBus.scala:77:11
      automatic logic            _isData2ExtRam_T_5;	// src/main/scala/ultra/bus/UltraBus.scala:78:13
      automatic logic            extramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:77:25
      automatic logic            isData2BaseRam;	// src/main/scala/ultra/bus/UltraBus.scala:83:27
      automatic logic            _GEN;	// src/main/scala/ultra/bus/UltraBus.scala:118:17
      automatic logic            _GEN_0;	// src/main/scala/ultra/bus/UltraBus.scala:123:29
      automatic logic [19:0]     baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:126:57
      automatic logic [1:0]      _GEN_1;	// src/main/scala/ultra/bus/UltraBus.scala:101:11, :123:45, :124:17
      automatic logic            _GEN_2;	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :121:21, :123:45
      automatic logic            _GEN_3;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
      automatic logic            _GEN_4;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
      automatic logic            _GEN_5;	// src/main/scala/ultra/bus/UltraBus.scala:118:17
      automatic logic            wrap_1;	// src/main/scala/ultra/bus/UltraBus.scala:131:27
      automatic logic            _GEN_6;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :112:20, :118:17, :131:41
      automatic logic            _GEN_7;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:41, :133:23
      automatic logic            _GEN_8;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:41, :133:23
      automatic logic            wrap;	// src/main/scala/chisel3/util/Counter.scala:73:24
      automatic logic [19:0]     _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:137:52
      automatic logic            _GEN_9;	// src/main/scala/ultra/bus/UltraBus.scala:118:17
      automatic logic [19:0]     baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:146:48
      automatic logic            _GEN_10;	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :118:17, :143:43
      automatic logic            _GEN_11;	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :121:21
      automatic logic            _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
      automatic logic            _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :121:21
      automatic logic            _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
      automatic logic            _GEN_15;	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :121:21
      automatic logic [3:0][1:0] _GEN_16;	// src/main/scala/ultra/bus/UltraBus.scala:66:22, :118:17, :121:21, :131:41, :143:43
      dHasReq = io_dChannel_in_rreq | io_dChannel_in_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:55:25
      _isData2BaseRam_T_7 = dstat == 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :73:13, :179:11
      _isData2BaseRam_T_5 = dstat == 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :74:13, :186:11
      baseramBusy = istat == 2'h2 | _isData2BaseRam_T_7 | _isData2BaseRam_T_5;	// src/main/scala/ultra/bus/UltraBus.scala:66:22, :72:11, :73:{13,26}, :74:13
      _isData2ExtRam_T_7 = dstat == 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :77:11
      _isData2ExtRam_T_5 = dstat == 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :78:13, :191:11
      extramBusy = _isData2ExtRam_T_7 | _isData2ExtRam_T_5;	// src/main/scala/ultra/bus/UltraBus.scala:77:{11,25}, :78:13
      isData2BaseRam =
        dHasReq & io_dChannel_in_addr[31:22] == 10'h200 | dstat == 4'h1
        | _isData2BaseRam_T_5 | _isData2BaseRam_T_7;	// src/main/scala/ultra/bus/UltraBus.scala:55:25, :69:22, :73:13, :74:13, :81:{14,36,44}, :82:13, :83:27, :212:17
      _GEN = istat == 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:66:22, :118:17
      _GEN_0 = isData2BaseRam | baseramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:73:26, :83:27, :123:29
      baseramReqReg_sig_addr = {io_iChannel_in_pc[21:6], 4'h0};	// src/main/scala/ultra/bus/UltraBus.scala:126:{39,57}
      _GEN_1 = _GEN_0 ? 2'h1 : 2'h2;	// src/main/scala/ultra/bus/UltraBus.scala:72:11, :101:11, :123:{29,45}, :124:17
      _GEN_2 = ~io_iChannel_in_rreq | _GEN_0;	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :121:21, :123:{29,45}
      _GEN_3 = _GEN_2 & baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
      _GEN_4 = io_iChannel_in_rreq & ~_GEN_0 | baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :105:19, :121:21, :123:{29,45}
      _GEN_5 = istat == 2'h2;	// src/main/scala/ultra/bus/UltraBus.scala:66:22, :72:11, :118:17
      wrap_1 = iWordCnt_value == 5'h10;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:131:27
      _GEN_6 = _GEN_5 & wrap_1;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :112:20, :118:17, :131:{27,41}
      _GEN_7 = wrap_1 | baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:{27,41}, :133:23
      _GEN_8 = wrap_1 | baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:{27,41}, :133:23
      wrap = iCycleCnt_value == 2'h2;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:72:11
      _baseramReqReg_addr_T = baseramReqReg_addr + 20'h1;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :137:52
      _GEN_9 = istat == 2'h1;	// src/main/scala/ultra/bus/UltraBus.scala:66:22, :118:17, :124:17
      baseramReqReg_sig_1_addr = {iReqReg_pc[21:6], 4'h0};	// src/main/scala/ultra/bus/UltraBus.scala:48:24, :126:57, :146:{30,48}
      _GEN_10 = ~_GEN_9 | _GEN_0;	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :118:17, :123:29, :143:43
      _GEN_11 =
        _GEN
          ? _GEN_2 & baseramReqReg_ce
          : _GEN_5 ? wrap_1 | baseramReqReg_ce : _GEN_10 & baseramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :121:21, :123:45, :131:{27,41}, :133:23, :143:43
      _GEN_12 = _GEN_10 & baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
      _GEN_13 = _GEN ? _GEN_3 : _GEN_5 ? _GEN_7 : _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :123:45, :131:41, :133:23, :143:43
      _GEN_14 = _GEN_9 & ~_GEN_0 | baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :105:19, :118:17, :123:{29,45}, :143:43
      _GEN_15 = _GEN ? _GEN_4 : _GEN_5 ? _GEN_8 : _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :123:45, :131:41, :133:23, :143:43
      if (dstat == 4'h0) begin	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57, :203:16
        automatic logic isData2ExtRam;	// src/main/scala/ultra/bus/UltraBus.scala:89:26
        automatic logic isData2Uart;	// src/main/scala/ultra/bus/UltraBus.scala:93:13
        automatic logic _GEN_17;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :209:27, :211:26, :212:17, :217:37
        automatic logic _GEN_18;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:214:37, :217:37
        automatic logic _GEN_19;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:209:27, :211:26
        automatic logic _GEN_20;	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :209:27, :211:26
        automatic logic _GEN_21;	// src/main/scala/ultra/bus/UltraBus.scala:209:27, :223:26, :225:25
        automatic logic _GEN_22;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :223:26, :225:25
        automatic logic _GEN_23;	// src/main/scala/ultra/bus/UltraBus.scala:244:43
        automatic logic _GEN_24;	// src/main/scala/ultra/bus/UltraBus.scala:244:43
        automatic logic _GEN_25;	// src/main/scala/ultra/bus/UltraBus.scala:223:26, :236:24, :243:34
        automatic logic _GEN_26;	// src/main/scala/ultra/bus/UltraBus.scala:223:26, :236:24, :238:34, :243:34, :244:43
        isData2ExtRam =
          dHasReq & io_dChannel_in_addr[31:22] == 10'h201 | dstat == 4'h2
          | _isData2ExtRam_T_5 | _isData2ExtRam_T_7;	// src/main/scala/ultra/bus/UltraBus.scala:55:25, :69:22, :77:11, :78:13, :81:36, :87:{14,44}, :88:13, :89:26, :226:17
        isData2Uart = dHasReq & io_dChannel_in_addr[31:24] == 8'hBF;	// src/main/scala/ultra/bus/UltraBus.scala:55:25, :93:{13,35,43}
        _GEN_17 = isData2BaseRam & baseramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :73:26, :83:27, :209:27, :211:26, :212:17, :217:37
        _GEN_18 = io_dChannel_in_wreq | io_dChannel_in_rreq;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:214:37, :217:37
        _GEN_19 = ~isData2BaseRam | baseramBusy | ~_GEN_18;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:73:26, :83:27, :209:27, :211:26, :214:37, :217:37
        _GEN_20 = ~isData2BaseRam | baseramBusy;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:73:26, :83:27, :118:17, :209:27, :211:26
        _GEN_21 = ~isData2ExtRam | extramBusy;	// src/main/scala/ultra/bus/UltraBus.scala:77:25, :89:26, :158:20, :209:27, :223:26, :225:25
        _GEN_22 = ~isData2ExtRam | extramBusy | ~_GEN_18;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:41:29, :77:25, :89:26, :158:20, :209:27, :211:26, :214:37, :217:37, :223:26, :225:25
        _GEN_23 = io_dChannel_in_addr[3:0] == 4'hC;	// src/main/scala/ultra/bus/UltraBus.scala:244:{37,43}
        _GEN_24 = io_dChannel_in_addr[3:0] == 4'h8;	// src/main/scala/ultra/bus/UltraBus.scala:244:{37,43}
        _GEN_25 =
          isData2Uart
            ? io_dChannel_in_rreq & (_GEN_23 | _GEN_24) | io_dChannel_in_wreq
            : ~isData2ExtRam & ~isData2BaseRam;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :83:27, :89:26, :93:13, :158:20, :165:20, :205:17, :209:27, :223:26, :236:24, :238:34, :243:34, :244:43, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
        _GEN_26 = isData2Uart & io_dChannel_in_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:93:13, :223:26, :236:24, :238:34, :243:34, :244:43
        UT_data <= isData2Uart & io_dChannel_in_wreq ? io_dChannel_in_wdata[7:0] : 8'h0;	// src/main/scala/ultra/bus/UltraBus.scala:27:24, :93:13, :208:15, :236:24, :238:34, :240:{19,42}
        UT_start <= isData2Uart & io_dChannel_in_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :93:13, :207:16, :236:24, :238:34
        UR_clear <= _GEN_26 & ~_GEN_23 & _GEN_24;	// src/main/scala/ultra/bus/UltraBus.scala:29:25, :206:16, :223:26, :236:24, :238:34, :243:34, :244:43
        if (_GEN_20) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :209:27, :211:26
          if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
            end
          end
          else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:131:27
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
            end
            else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
              baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :137:52
          end
          else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
            baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :146:48
          end
        end
        else if (io_dChannel_in_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          baseramReqReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
          baseramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :188:40
        end
        else if (io_dChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
          baseramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :180:39
        end
        else if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
          if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
            baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
          end
        end
        else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
          if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:131:27
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
            baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
          end
          else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
            baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :137:52
        end
        else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
          baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
          baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :146:48
        end
        if (_GEN_19) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:118:17, :209:27, :211:26
          if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
            end
            else	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
          end
          else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            if (wrap_1)	// src/main/scala/ultra/bus/UltraBus.scala:131:27
              baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
          end
          else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
          end
          else	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
        end
        else	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :209:27, :211:26
          baseramReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:40:30
        baseramReqReg_ce <= _GEN_19 & _GEN_11;	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :209:27, :211:26
        if (_GEN_20) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :209:27, :211:26
          if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            baseramReqReg_oe <= _GEN_3;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
            baseramReqReg_we <= _GEN_4;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
          end
          else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            baseramReqReg_oe <= _GEN_7;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:41, :133:23
            baseramReqReg_we <= _GEN_8;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:41, :133:23
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            baseramReqReg_oe <= _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
            baseramReqReg_we <= _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
          end
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :209:27, :211:26
          baseramReqReg_oe <= io_dChannel_in_wreq | ~io_dChannel_in_rreq & _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :180:19, :188:19, :214:37, :217:37
          baseramReqReg_we <= ~io_dChannel_in_wreq & (io_dChannel_in_rreq | _GEN_15);	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :180:19, :188:19, :214:37, :217:37
        end
        if (_GEN_21) begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :209:27, :223:26, :225:25
        end
        else if (io_dChannel_in_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          extramReqReg_wData <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
          extramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :200:39
        end
        else if (io_dChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
          extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
          extramReqReg_addr <= io_dChannel_in_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :192:38
        end
        if (_GEN_22) begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :223:26, :225:25
        end
        else	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :223:26, :225:25
          extramReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:41:29
        extramReqReg_ce <= _GEN_22 & extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :223:26, :225:25
        if (_GEN_21) begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :209:27, :223:26, :225:25
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :223:26, :225:25
          extramReqReg_oe <= io_dChannel_in_wreq | ~io_dChannel_in_rreq & extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :118:17, :180:19, :192:18, :200:18, :214:37, :228:36, :231:36
          extramReqReg_we <=
            ~io_dChannel_in_wreq & (io_dChannel_in_rreq | extramReqReg_we);	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :188:19, :192:18, :200:18, :214:37, :217:37, :228:36, :231:36
        end
        dRspnsReg_rdata <=
          _GEN_26
            ? (_GEN_23
                 ? {62'h0, _UartReceiver_RxD_data_ready, ~_UartTransmitter_TxD_busy}
                 : _GEN_24 ? {56'h0, _UartReceiver_RxD_data} : 64'h0)
            : 64'h0;	// src/main/scala/ultra/bus/UltraBus.scala:19:31, :20:28, :32:7, :61:26, :155:22, :168:21, :205:17, :223:26, :236:24, :238:34, :243:34, :244:43
        dRspnsReg_rrdy <= _GEN_25;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :223:26, :236:24, :243:34
        dRspnsReg_rvalid <= _GEN_26 & (_GEN_23 | _GEN_24);	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :167:22, :223:26, :236:24, :238:34, :243:34, :244:43
        dRspnsReg_wrdy <= _GEN_25;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :223:26, :236:24, :243:34
        if (isData2Uart) begin	// src/main/scala/ultra/bus/UltraBus.scala:93:13
          if (io_dChannel_in_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            if (_GEN_23 | _GEN_24 | io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:164:11, :171:11, :223:26, :238:34, :244:43
              dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57
            else if (isData2ExtRam) begin	// src/main/scala/ultra/bus/UltraBus.scala:89:26
              if (extramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:77:25
                dstat <= 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :226:17
              else	// src/main/scala/ultra/bus/UltraBus.scala:77:25
                dstat <= 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :191:11
            end
            else if (isData2BaseRam)	// src/main/scala/ultra/bus/UltraBus.scala:83:27
              dstat <= {2'h0, ~baseramBusy, 1'h1};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:69:22, :73:26, :211:26, :212:17, :217:37, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
          end
          else if (io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57
          else if (isData2ExtRam & extramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:77:25, :89:26, :209:27, :223:26, :225:25
            dstat <= 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :226:17
          else if (_GEN_17)	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :209:27, :211:26, :212:17, :217:37
            dstat <= 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :212:17
        end
        else if (isData2ExtRam) begin	// src/main/scala/ultra/bus/UltraBus.scala:89:26
          if (extramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:77:25
            dstat <= 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :226:17
          else if (io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :77:11
          else if (io_dChannel_in_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :191:11
          else if (_GEN_17)	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :209:27, :211:26, :212:17, :217:37
            dstat <= 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :212:17
        end
        else if (isData2BaseRam) begin	// src/main/scala/ultra/bus/UltraBus.scala:83:27
          if (baseramBusy)	// src/main/scala/ultra/bus/UltraBus.scala:73:26
            dstat <= 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :212:17
          else if (io_dChannel_in_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :186:11
          else if (io_dChannel_in_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
            dstat <= 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :179:11
        end
        if (_GEN_21) begin	// src/main/scala/ultra/bus/UltraBus.scala:209:27, :223:26, :225:25
          if (_GEN_19) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:209:27, :211:26
          end
          else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:209:27, :211:26
            dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        end
        else if (_GEN_18 | ~_GEN_19)	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:209:27, :211:26, :214:37, :217:37, :228:36, :231:36
          dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
      end
      else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic _GEN_27;	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic _GEN_28;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:258:28, :261:28
        automatic logic _GEN_29;	// src/main/scala/ultra/bus/UltraBus.scala:188:19, :258:28, :261:28
        automatic logic _GEN_30;	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic _GEN_31;	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic _GEN_32;	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic _GEN_33;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:279:24, :280:27, :283:27
        automatic logic _GEN_34;	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic wrap_4;	// src/main/scala/chisel3/util/Counter.scala:73:24
        automatic logic _GEN_35;	// src/main/scala/ultra/bus/UltraBus.scala:203:16
        automatic logic wrap_5;	// src/main/scala/chisel3/util/Counter.scala:73:24
        automatic logic _GEN_36;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :164:11, :203:16, :295:28
        automatic logic _GEN_37;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :164:11, :171:11, :203:16, :289:28, :295:28
        _GEN_27 = dstat == 4'h1;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :203:16, :212:17
        _GEN_28 = dReqReg_wreq | dReqReg_rreq;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:57:24, :258:28, :261:28
        _GEN_29 = dReqReg_wreq | dReqReg_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:57:24, :188:19, :258:28, :261:28
        _GEN_30 = dstat == 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :186:11, :203:16
        _GEN_31 = dstat == 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :179:11, :203:16
        _GEN_32 = dstat == 4'h2;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :203:16, :226:17
        _GEN_33 = ~extramBusy & _GEN_28;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:77:25, :258:28, :261:28, :279:{12,24}, :280:27, :283:27
        _GEN_34 = dstat == 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :77:11, :203:16
        wrap_4 = dCycleCnt_value == 2'h2;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:72:11
        _GEN_35 = dstat == 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :191:11, :203:16
        wrap_5 = dCycleCnt_value == 2'h2;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:72:11
        _GEN_36 = _GEN_35 & wrap_5;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:69:22, :164:11, :203:16, :295:28
        _GEN_37 = _GEN_34 ? wrap_4 : _GEN_36;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:69:22, :164:11, :171:11, :203:16, :289:28, :295:28
        if (_GEN_27) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
          automatic logic _GEN_38;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:257:25, :258:28, :261:28
          _GEN_38 = ~baseramBusy & _GEN_28;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:73:26, :257:{12,25}, :258:28, :261:28
          if (baseramBusy) begin	// src/main/scala/ultra/bus/UltraBus.scala:73:26
            if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
              end
              baseramReqReg_oe <= _GEN_3;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
              baseramReqReg_we <= _GEN_4;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
            end
            else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:131:27
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
              end
              else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :137:52
              baseramReqReg_oe <= _GEN_7;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:41, :133:23
              baseramReqReg_we <= _GEN_8;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :131:41, :133:23
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :146:48
              end
              baseramReqReg_oe <= _GEN_12;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
              baseramReqReg_we <= _GEN_14;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
            end
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:73:26
            if (dReqReg_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:57:24
              baseramReqReg_wData <= dReqReg_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :57:24
              baseramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :57:24, :188:40
            end
            else if (dReqReg_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:57:24
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              baseramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :57:24, :180:39
            end
            else if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
              end
            end
            else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:131:27
                baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
              end
              else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
                baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :137:52
            end
            else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :146:48
            end
            baseramReqReg_oe <= dReqReg_wreq | ~dReqReg_rreq & _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :57:24, :118:17, :121:21, :180:19, :188:19, :258:28, :261:28
            baseramReqReg_we <= ~dReqReg_wreq & (dReqReg_rreq | _GEN_15);	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :57:24, :118:17, :121:21, :180:19, :188:19, :258:28, :261:28
            if (dReqReg_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:57:24
              dstat <= 4'h5;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :186:11
            else if (dReqReg_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:57:24
              dstat <= 4'h3;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :179:11
          end
          if (baseramBusy | ~_GEN_29) begin	// src/main/scala/ultra/bus/UltraBus.scala:73:26, :118:17, :188:19, :257:25, :258:28, :261:28
            if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
              end
              else	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
                baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
            end
            else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
              if (wrap_1)	// src/main/scala/ultra/bus/UltraBus.scala:131:27
                baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
            end
            else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
            end
            else	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
          end
          else	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :257:25, :261:28
            baseramReqReg_byteSelN <= dReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :57:24
          baseramReqReg_ce <= ~_GEN_38 & _GEN_11;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :180:19, :188:19, :257:25, :258:28, :261:28
          if (_GEN_38)	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:257:25, :258:28, :261:28
            dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
          automatic logic wrap_2;	// src/main/scala/chisel3/util/Counter.scala:73:24
          automatic logic wrap_3;	// src/main/scala/chisel3/util/Counter.scala:73:24
          automatic logic _GEN_39;	// src/main/scala/ultra/bus/UltraBus.scala:118:17, :203:16, :273:28, :275:23
          wrap_2 = dCycleCnt_value == 2'h2;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:72:11
          wrap_3 = dCycleCnt_value == 2'h2;	// src/main/scala/chisel3/util/Counter.scala:61:40, :73:24, src/main/scala/ultra/bus/UltraBus.scala:72:11
          _GEN_39 = _GEN_31 & wrap_3;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:118:17, :203:16, :273:28, :275:23
          if (_GEN_30 ? wrap_2 : _GEN_39) begin	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:118:17, :203:16, :267:28, :269:23, :273:28, :275:23
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
            baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
            baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
          end
          else if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :121:21, :123:45
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :121:21, :123:45
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              baseramReqReg_addr <= baseramReqReg_sig_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
              baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
            end
          end
          else if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
            if (wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:131:27
              baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              baseramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
              baseramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
            end
            else if (wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
              baseramReqReg_addr <= _baseramReqReg_addr_T;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :137:52
          end
          else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :99:22, :118:17, :143:43
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :143:43
            baseramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
            baseramReqReg_addr <= baseramReqReg_sig_1_addr;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :146:48
            baseramReqReg_byteSelN <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :126:57
          end
          if (_GEN_30) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
            baseramReqReg_ce <= wrap_2 | _GEN_11;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :267:28, :269:23
            baseramReqReg_oe <= wrap_2 | _GEN_13;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :267:28, :269:23
            baseramReqReg_we <= wrap_2 | _GEN_15;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :267:28, :269:23
            if (wrap_2) begin	// src/main/scala/chisel3/util/Counter.scala:73:24
              dRspnsReg_rdata <= 64'h0;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :155:22
              dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57
              dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
            end
            else	// src/main/scala/chisel3/util/Counter.scala:73:24
              dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:124:17
            dRspnsReg_rrdy <= wrap_2 | dRspnsReg_rrdy;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :172:20, :267:28
            dRspnsReg_rvalid <= ~wrap_2 & dRspnsReg_rvalid;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :174:22, :267:28
            dRspnsReg_wrdy <= wrap_2 | dRspnsReg_wrdy;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :173:20, :267:28
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
            baseramReqReg_ce <= _GEN_39 | _GEN_11;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :203:16, :273:28, :275:23
            baseramReqReg_oe <= _GEN_39 | _GEN_13;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :203:16, :273:28, :275:23
            baseramReqReg_we <= _GEN_39 | _GEN_15;	// src/main/scala/ultra/bus/UltraBus.scala:40:30, :118:17, :121:21, :203:16, :273:28, :275:23
            if (_GEN_31) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
              if (wrap_3) begin	// src/main/scala/chisel3/util/Counter.scala:73:24
                dRspnsReg_rdata <= {32'h0, io_baseRam_in_rData};	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :168:21, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57
                dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
              end
              else	// src/main/scala/chisel3/util/Counter.scala:73:24
                dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:124:17
              dRspnsReg_rrdy <= wrap_3 | dRspnsReg_rrdy;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :165:20, :273:28
              dRspnsReg_rvalid <= wrap_3 | dRspnsReg_rvalid;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :167:22, :273:28
              dRspnsReg_wrdy <= wrap_3 | dRspnsReg_wrdy;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :166:20, :273:28
            end
            else if (_GEN_32) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
              if (~extramBusy) begin	// src/main/scala/ultra/bus/UltraBus.scala:77:25
                if (dReqReg_wreq)	// src/main/scala/ultra/bus/UltraBus.scala:57:24
                  dstat <= 4'h9;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :77:11
                else if (dReqReg_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:57:24
                  dstat <= 4'h4;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :191:11
              end
              if (_GEN_33)	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:279:24, :280:27, :283:27
                dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
              if (_GEN_34) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
                if (wrap_4) begin	// src/main/scala/chisel3/util/Counter.scala:73:24
                  dRspnsReg_rdata <= 64'h0;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :155:22
                  dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
                end
                else	// src/main/scala/chisel3/util/Counter.scala:73:24
                  dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:124:17
                dRspnsReg_rrdy <= wrap_4 | dRspnsReg_rrdy;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :172:20, :289:28
                dRspnsReg_rvalid <= ~wrap_4 & dRspnsReg_rvalid;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :174:22, :289:28
                dRspnsReg_wrdy <= wrap_4 | dRspnsReg_wrdy;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:61:26, :173:20, :289:28
              end
              else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
                if (_GEN_36)	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :164:11, :203:16, :295:28
                  dRspnsReg_rdata <= {32'h0, io_extRam_in_rData};	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :168:21, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                dRspnsReg_rrdy <= _GEN_36 | dRspnsReg_rrdy;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :69:22, :164:11, :165:20, :203:16, :295:28
                dRspnsReg_rvalid <= _GEN_36 | dRspnsReg_rvalid;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :69:22, :164:11, :167:22, :203:16, :295:28
                dRspnsReg_wrdy <= _GEN_36 | dRspnsReg_wrdy;	// src/main/scala/ultra/bus/UltraBus.scala:61:26, :69:22, :164:11, :166:20, :203:16, :295:28
                if (_GEN_35) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
                  if (wrap_5)	// src/main/scala/chisel3/util/Counter.scala:73:24
                    dCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
                  else	// src/main/scala/chisel3/util/Counter.scala:73:24
                    dCycleCnt_value <= dCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:124:17
                end
              end
              if (_GEN_37)	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :164:11, :171:11, :203:16, :289:28, :295:28
                dstat <= 4'h0;	// src/main/scala/ultra/bus/UltraBus.scala:69:22, :126:57
            end
          end
        end
        if (~(_GEN_27 | _GEN_30 | _GEN_31)) begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :203:16
          if (_GEN_32) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
            if (~extramBusy) begin	// src/main/scala/ultra/bus/UltraBus.scala:77:25
              if (dReqReg_wreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:57:24
                extramReqReg_wData <= dReqReg_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :57:24
                extramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :57:24, :200:39
              end
              else if (dReqReg_rreq) begin	// src/main/scala/ultra/bus/UltraBus.scala:57:24
                extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
                extramReqReg_addr <= dReqReg_addr[21:2];	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :57:24, :192:38
              end
              extramReqReg_oe <= dReqReg_wreq | ~dReqReg_rreq & extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :57:24, :118:17, :180:19, :192:18, :200:18, :258:28, :280:27, :283:27
              extramReqReg_we <= ~dReqReg_wreq & (dReqReg_rreq | extramReqReg_we);	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :57:24, :188:19, :192:18, :200:18, :258:28, :261:28, :280:27, :283:27
            end
            if (extramBusy | ~_GEN_29) begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :77:25, :118:17, :188:19, :257:25, :258:28, :261:28, :279:24, :283:27
            end
            else	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :279:24, :283:27
              extramReqReg_byteSelN <= dReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :57:24
            extramReqReg_ce <= ~_GEN_33 & extramReqReg_ce;	// src/main/scala/chisel3/util/Counter.scala:61:40, :98:11, src/main/scala/ultra/bus/UltraBus.scala:41:29, :192:18, :200:18, :279:24, :280:27, :283:27
          end
          else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
            if (_GEN_37) begin	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :69:22, :164:11, :171:11, :203:16, :289:28, :291:22, :295:28, :297:22
              extramReqReg_wData <= 32'h0;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:14:16
              extramReqReg_addr <= 20'h0;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:13:15
              extramReqReg_byteSelN <= 4'hF;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, src/main/scala/ultra/bus/sram/SramUtils.scala:12:19
            end
            if (_GEN_34) begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
              extramReqReg_ce <= wrap_4 | extramReqReg_ce;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:41:29, :289:28, :291:22
              extramReqReg_oe <= wrap_4 | extramReqReg_oe;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:41:29, :289:28, :291:22
              extramReqReg_we <= wrap_4 | extramReqReg_we;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:41:29, :289:28, :291:22
            end
            else begin	// src/main/scala/ultra/bus/UltraBus.scala:203:16
              extramReqReg_ce <= _GEN_36 | extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :69:22, :164:11, :203:16, :295:28, :297:22
              extramReqReg_oe <= _GEN_36 | extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :69:22, :164:11, :203:16, :295:28, :297:22
              extramReqReg_we <= _GEN_36 | extramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:41:29, :69:22, :164:11, :203:16, :295:28, :297:22
            end
          end
        end
      end
      if (io_iChannel_in_rreq)	// src/main/scala/ultra/bus/UltraBus.scala:11:14
        iReqReg_pc <= io_iChannel_in_pc;	// src/main/scala/ultra/bus/UltraBus.scala:48:24
      if (_GEN) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
        iRspnsReg_rdata <= 512'h0;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :99:22
        iRspnsReg_rrdy <= ~io_iChannel_in_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:28:25, :52:26, :108:20, :120:17, :121:21, src/main/scala/ultra/bus/sram/SramUtils.scala:9:13
        if (_GEN_2) begin	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :121:21, :123:45
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :121:21, :123:45
          iWordCnt_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
          iCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
          idata <= 512'h0;	// src/main/scala/ultra/bus/UltraBus.scala:99:22
        end
      end
      else begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
        if (_GEN_6)	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :112:20, :118:17, :131:41
          iRspnsReg_rdata <= idata;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :99:22
        iRspnsReg_rrdy <= _GEN_6 | iRspnsReg_rrdy;	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :112:20, :118:17, :131:41
        if (_GEN_5) begin	// src/main/scala/ultra/bus/UltraBus.scala:118:17
          automatic logic _GEN_40;	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :131:41, :135:32
          _GEN_40 = wrap_1 | ~wrap;	// src/main/scala/chisel3/util/Counter.scala:73:24, src/main/scala/ultra/bus/UltraBus.scala:99:22, :131:{27,41}, :135:32
          if (_GEN_40) begin	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:99:22, :131:41, :135:32
          end
          else	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:131:41, :135:32
            iWordCnt_value <= iWordCnt_value + 5'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
          if (~wrap_1) begin	// src/main/scala/ultra/bus/UltraBus.scala:131:27
            if (wrap)	// src/main/scala/chisel3/util/Counter.scala:73:24
              iCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
            else	// src/main/scala/chisel3/util/Counter.scala:73:24
              iCycleCnt_value <= iCycleCnt_value + 2'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24, src/main/scala/ultra/bus/UltraBus.scala:124:17
          end
          if (_GEN_40) begin	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :131:41, :135:32
          end
          else	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :131:41, :135:32
            idata <= {io_baseRam_in_rData, idata[511:32]};	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :136:{40,48}
        end
        else if (_GEN_10) begin	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :118:17, :143:43
        end
        else begin	// src/main/scala/ultra/bus/UltraBus.scala:99:22, :118:17, :143:43
          iWordCnt_value <= 5'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
          iCycleCnt_value <= 2'h0;	// src/main/scala/chisel3/util/Counter.scala:61:40
          idata <= 512'h0;	// src/main/scala/ultra/bus/UltraBus.scala:99:22
        end
      end
      iRspnsReg_rvalid <= ~_GEN & (_GEN_6 | iRspnsReg_rvalid);	// src/main/scala/ultra/bus/UltraBus.scala:52:26, :112:20, :113:22, :118:17, :121:21, :131:41
      if (dHasReq) begin	// src/main/scala/ultra/bus/UltraBus.scala:55:25
        dReqReg_rreq <= io_dChannel_in_rreq;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
        dReqReg_wreq <= io_dChannel_in_wreq;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
        dReqReg_byteSelN <= io_dChannel_in_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
        dReqReg_addr <= io_dChannel_in_addr;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
        dReqReg_wdata <= io_dChannel_in_wdata;	// src/main/scala/ultra/bus/UltraBus.scala:57:24
      end
      _GEN_16 =
        {{istat},
         {wrap_1 ? 2'h0 : istat},
         {_GEN_1},
         {io_iChannel_in_rreq ? _GEN_1 : istat}};	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:66:22, :101:11, :115:11, :118:17, :121:21, :123:45, :124:17, :131:{27,41}, :143:43
      istat <= _GEN_16[istat];	// src/main/scala/ultra/bus/UltraBus.scala:66:22, :118:17, :121:21, :131:41, :143:43
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      automatic logic [31:0] _RANDOM[0:41];	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        for (logic [5:0] i = 6'h0; i < 6'h2A; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        end	// src/main/scala/ultra/bus/UltraBus.scala:10:7
        UT_data = _RANDOM[6'h0][7:0];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :27:24
        UT_start = _RANDOM[6'h0][8];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :27:24, :28:25
        UR_clear = _RANDOM[6'h0][9];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :27:24, :29:25
        baseramReqReg_wData = {_RANDOM[6'h0][31:10], _RANDOM[6'h1][9:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :27:24, :40:30
        baseramReqReg_addr = _RANDOM[6'h1][29:10];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
        baseramReqReg_byteSelN = {_RANDOM[6'h1][31:30], _RANDOM[6'h2][1:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
        baseramReqReg_ce = _RANDOM[6'h2][2];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
        baseramReqReg_oe = _RANDOM[6'h2][3];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
        baseramReqReg_we = _RANDOM[6'h2][4];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
        extramReqReg_wData = {_RANDOM[6'h2][31:5], _RANDOM[6'h3][4:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30, :41:29
        extramReqReg_addr = _RANDOM[6'h3][24:5];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
        extramReqReg_byteSelN = _RANDOM[6'h3][28:25];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
        extramReqReg_ce = _RANDOM[6'h3][29];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
        extramReqReg_oe = _RANDOM[6'h3][30];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
        extramReqReg_we = _RANDOM[6'h3][31];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
        iReqReg_pc = _RANDOM[6'h4];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :48:24
        iRspnsReg_rdata =
          {_RANDOM[6'h5][31:1],
           _RANDOM[6'h6],
           _RANDOM[6'h7],
           _RANDOM[6'h8],
           _RANDOM[6'h9],
           _RANDOM[6'hA],
           _RANDOM[6'hB],
           _RANDOM[6'hC],
           _RANDOM[6'hD],
           _RANDOM[6'hE],
           _RANDOM[6'hF],
           _RANDOM[6'h10],
           _RANDOM[6'h11],
           _RANDOM[6'h12],
           _RANDOM[6'h13],
           _RANDOM[6'h14],
           _RANDOM[6'h15][0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26
        iRspnsReg_rrdy = _RANDOM[6'h15][1];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26
        iRspnsReg_rvalid = _RANDOM[6'h15][2];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26
        dReqReg_rreq = _RANDOM[6'h15][3];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26, :57:24
        dReqReg_wreq = _RANDOM[6'h15][4];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26, :57:24
        dReqReg_byteSelN = _RANDOM[6'h15][8:5];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26, :57:24
        dReqReg_addr = {_RANDOM[6'h15][31:9], _RANDOM[6'h16][8:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26, :57:24
        dReqReg_wdata = {_RANDOM[6'h16][31:9], _RANDOM[6'h17][8:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :57:24
        dRspnsReg_rdata = {_RANDOM[6'h17][31:9], _RANDOM[6'h18], _RANDOM[6'h19][8:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :57:24, :61:26
        dRspnsReg_rrdy = _RANDOM[6'h19][9];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
        dRspnsReg_rvalid = _RANDOM[6'h19][10];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
        dRspnsReg_wrdy = _RANDOM[6'h19][11];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
        istat = _RANDOM[6'h19][14:13];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26, :66:22
        dstat = _RANDOM[6'h19][18:15];	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26, :69:22
        iWordCnt_value = _RANDOM[6'h19][23:19];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
        iCycleCnt_value = _RANDOM[6'h19][25:24];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
        idata =
          {_RANDOM[6'h19][31:26],
           _RANDOM[6'h1A],
           _RANDOM[6'h1B],
           _RANDOM[6'h1C],
           _RANDOM[6'h1D],
           _RANDOM[6'h1E],
           _RANDOM[6'h1F],
           _RANDOM[6'h20],
           _RANDOM[6'h21],
           _RANDOM[6'h22],
           _RANDOM[6'h23],
           _RANDOM[6'h24],
           _RANDOM[6'h25],
           _RANDOM[6'h26],
           _RANDOM[6'h27],
           _RANDOM[6'h28],
           _RANDOM[6'h29][25:0]};	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26, :99:22
        dCycleCnt_value = _RANDOM[6'h29][29:28];	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/ultra/bus/UltraBus.scala:10:7, :99:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/bus/UltraBus.scala:10:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  async_transmitter #(
    .ClkFrequency(160000000)
  ) UartTransmitter (	// src/main/scala/ultra/bus/UltraBus.scala:19:31
    .clk       (clock),
    .TxD_start (UT_start),	// src/main/scala/ultra/bus/UltraBus.scala:28:25
    .TxD_data  (UT_data),	// src/main/scala/ultra/bus/UltraBus.scala:27:24
    .TxD       (io_uart_txd),
    .TxD_busy  (_UartTransmitter_TxD_busy)
  );
  async_receiver #(
    .ClkFrequency(160000000)
  ) UartReceiver (	// src/main/scala/ultra/bus/UltraBus.scala:20:28
    .clk            (clock),
    .RxD            (io_uart_rxd),
    .RxD_data_ready (_UartReceiver_RxD_data_ready),
    .RxD_clear      (UR_clear),	// src/main/scala/ultra/bus/UltraBus.scala:29:25
    .RxD_data       (_UartReceiver_RxD_data)
  );
  assign io_iChannel_out_rdata = iRspnsReg_rdata;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26
  assign io_iChannel_out_rrdy = iRspnsReg_rrdy;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26
  assign io_iChannel_out_rvalid = iRspnsReg_rvalid;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :52:26
  assign io_dChannel_out_rdata = dRspnsReg_rdata;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
  assign io_dChannel_out_rrdy = dRspnsReg_rrdy;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
  assign io_dChannel_out_rvalid = dRspnsReg_rvalid;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
  assign io_dChannel_out_wrdy = dRspnsReg_wrdy;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :61:26
  assign io_baseRam_out_wData = baseramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
  assign io_baseRam_out_addr = baseramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
  assign io_baseRam_out_byteSelN = baseramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
  assign io_baseRam_out_ce = baseramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
  assign io_baseRam_out_oe = baseramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
  assign io_baseRam_out_we = baseramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :40:30
  assign io_extRam_out_wData = extramReqReg_wData;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
  assign io_extRam_out_addr = extramReqReg_addr;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
  assign io_extRam_out_byteSelN = extramReqReg_byteSelN;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
  assign io_extRam_out_ce = extramReqReg_ce;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
  assign io_extRam_out_oe = extramReqReg_oe;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
  assign io_extRam_out_we = extramReqReg_we;	// src/main/scala/ultra/bus/UltraBus.scala:10:7, :41:29
endmodule

module UltraFetchStage(	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
  input         clock,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
                reset,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
                io_pipe_in_ack,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_pipe_out_req,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output [31:0] io_pipe_out_bits_pc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_pipe_out_bits_inst,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_pipe_out_bits_predictTaken,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_pipe_br_npc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output [31:0] io_aside_out_pc,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  output        io_aside_out_rreq,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_aside_in_inst,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_aside_in_rvalid,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
                io_aside_in_isInBuf,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input  [31:0] io_aside_in_pcOffset,	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
  input         io_aside_in_predictTaken	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
);

  reg         pipeOutReg_req;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_pc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
  reg         pipeOutReg_bits_predictTaken;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
  reg  [31:0] npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:14:20
  reg  [1:0]  fstat;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:26:22
  wire        _GEN = fstat == 2'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22, :60:18
  wire        _GEN_0 = fstat == 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22, :60:18
  wire        _GEN_1 = fstat == 2'h2;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22, :60:18
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    if (reset) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      pipeOutReg_req <= 1'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:33:16
      pipeOutReg_bits_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
      pipeOutReg_bits_inst <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
      pipeOutReg_bits_predictTaken <= 1'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:33:16
      npc <= 32'h80000000;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:14:20
      fstat <= 2'h0;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22
    end
    else begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      automatic logic _GEN_2;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :48:30, :60:18, :65:33, :70:29
      automatic logic _GEN_3 = io_pipe_br_isMispredict | _GEN;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:41:16, :55:32, :58:16, :60:18
      _GEN_2 = _GEN_0 ? io_aside_in_rvalid : _GEN_1 ? io_pipe_in_ack : (&fstat);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :26:22, :48:30, :60:18, :65:33, :70:29
      pipeOutReg_req <= ~_GEN_3 & (_GEN_2 ? io_aside_in_isInBuf : pipeOutReg_req);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :41:16, :48:30, :55:32, :58:16, :60:18, :65:33, :70:29
      if (_GEN_3) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:41:16, :55:32, :58:16, :60:18
        pipeOutReg_bits_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
        pipeOutReg_bits_inst <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27
      end
      else if (_GEN_2) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :48:30, :60:18, :65:33, :70:29
        pipeOutReg_bits_pc <= io_aside_in_isInBuf ? npc : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :14:20, :34:24, :41:16, :48:30
        pipeOutReg_bits_inst <= io_aside_in_isInBuf ? io_aside_in_inst : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeUtils.scala:33:13, src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :35:26, :41:16, :48:30
      end
      pipeOutReg_bits_predictTaken <=
        ~_GEN_3
        & (_GEN_2
             ? io_aside_in_isInBuf & io_aside_in_predictTaken
             : pipeOutReg_bits_predictTaken);	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :36:34, :41:16, :48:30, :55:32, :58:16, :60:18, :65:33, :70:29
      if (io_pipe_br_isMispredict) begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
        npc <= io_pipe_br_npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:14:20
        fstat <= 2'h3;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22
      end
      else begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:9:14
        automatic logic [3:0][31:0] _GEN_4;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:14:20, :60:18, :65:33, :70:29
        _GEN_4 =
          {{(&fstat) & io_aside_in_isInBuf ? io_aside_in_pcOffset + npc : npc},
           {io_pipe_in_ack & io_aside_in_isInBuf ? io_aside_in_pcOffset + npc : npc},
           {io_aside_in_rvalid & io_aside_in_isInBuf ? io_aside_in_pcOffset + npc : npc},
           {npc}};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:14:20, :26:22, :37:{9,41}, :48:30, :60:18, :65:33, :70:29
        npc <= _GEN_4[fstat];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:14:20, :26:22, :60:18, :65:33, :70:29
        if (_GEN)	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:60:18
          fstat <= 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22
        else if (_GEN_2)	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:11:27, :26:22, :48:30, :60:18, :65:33, :70:29
          fstat <= io_aside_in_isInBuf ? 2'h2 : 2'h1;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :26:22, :32:11, :44:11, :48:30
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      automatic logic [31:0] _RANDOM[0:3];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        end	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
        pipeOutReg_req = _RANDOM[2'h0][0];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
        pipeOutReg_bits_pc = {_RANDOM[2'h0][31:1], _RANDOM[2'h1][0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
        pipeOutReg_bits_inst = {_RANDOM[2'h1][31:1], _RANDOM[2'h2][0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
        pipeOutReg_bits_predictTaken = _RANDOM[2'h2][1];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
        npc = {_RANDOM[2'h2][31:2], _RANDOM[2'h3][1:0]};	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27, :14:20
        fstat = _RANDOM[2'h3][3:2];	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :14:20, :26:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_pipe_out_req = pipeOutReg_req;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
  assign io_pipe_out_bits_pc = pipeOutReg_bits_pc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
  assign io_pipe_out_bits_inst = pipeOutReg_bits_inst;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
  assign io_pipe_out_bits_predictTaken = pipeOutReg_bits_predictTaken;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :11:27
  assign io_aside_out_pc = npc;	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :14:20
  assign io_aside_out_rreq =
    ~io_pipe_br_isMispredict
    & (_GEN
       | (_GEN_0
            ? io_aside_in_rvalid & ~io_aside_in_isInBuf
            : _GEN_1
                ? io_pipe_in_ack & ~io_aside_in_isInBuf
                : (&fstat) & ~io_aside_in_isInBuf));	// src/main/scala/ultra/pipeline/fetch/UltraFetchStage.scala:8:7, :13:16, :26:22, :30:23, :44:11, :45:23, :48:30, :55:32, :60:18, :65:33, :70:29, src/main/scala/ultra/pipeline/fetch/UltraFetchUtils.scala:33:16
endmodule

// external module TagBlkMem

// external module DataBlkMem

module UltraIcache(	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
  input          clock,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
                 reset,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
  input  [31:0]  io_core_in_pc,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  input          io_core_in_rreq,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  output [511:0] io_core_out_rdata,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  output         io_core_out_rvalid,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  output [31:0]  io_bus_out_pc,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  output         io_bus_out_rreq,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  input  [511:0] io_bus_in_rdata,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  input          io_bus_in_rrdy,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
                 io_bus_in_rvalid,	// src/main/scala/ultra/caches/icache/UltraIcache.scala:16:14
  output [31:0]  io_pc	// src/main/scala/ultra/caches/icache/UltraIcache.scala:18:17
);

  wire         cacheWen;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :58:15
  wire [511:0] _dataRam_douta;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:38:23
  wire [12:0]  _tagRam_douta;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:31:22
  reg  [31:0]  pcOutReg;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:19:25
  reg  [511:0] rspns2coreReg_rdata;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30
  reg          rspns2coreReg_rvalid;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30
  reg  [31:0]  req2busReg_pc;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27
  reg          req2busReg_rreq;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27
  reg  [31:0]  iReqBuf_pc;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24
  reg          iReqBuf_rreq;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24
  reg  [1:0]   stat;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:46:21
  wire [3:0]   cacheAddr = cacheWen ? iReqBuf_pc[9:6] : io_core_in_pc[9:6];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :45:24, :47:17, :48:{15,28}, :50:{15,31}, :58:15
  wire         _GEN = stat == 2'h0;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:46:21, :58:15, :72:14
  wire         _GEN_0 = stat == 2'h1;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:46:21, :58:15, :62:14
  wire         _GEN_1 = stat == 2'h2;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:46:21, :58:15, :79:16
  wire         _GEN_2 = _GEN | _GEN_0 | _GEN_1;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :58:15
  assign cacheWen = ~_GEN_2 & (&stat) & io_bus_in_rvalid;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :46:21, :58:15
  wire         _GEN_3 = (&stat) & io_bus_in_rvalid;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:34:32, :46:21, :58:15, :91:29, :93:21
  wire         _GEN_4 = _GEN_2 | ~_GEN_3;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :34:32, :58:15, :91:29, :93:21
  always @(posedge clock) begin	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
    if (reset) begin	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      pcOutReg <= 32'h0;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:19:25
      rspns2coreReg_rdata <= 512'h0;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30, :41:30
      rspns2coreReg_rvalid <= 1'h0;	// src/main/scala/ultra/bus/UltraBusUtils.scala:24:16, src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30
      req2busReg_pc <= 32'h80000000;	// src/main/scala/ultra/bus/UltraBusUtils.scala:19:13, src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27
      req2busReg_rreq <= 1'h0;	// src/main/scala/ultra/bus/UltraBusUtils.scala:24:16, src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27
      iReqBuf_pc <= 32'h80000000;	// src/main/scala/ultra/bus/UltraBusUtils.scala:19:13, src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24
      iReqBuf_rreq <= 1'h0;	// src/main/scala/ultra/bus/UltraBusUtils.scala:24:16, src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24
      stat <= 2'h0;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:46:21, :72:14
    end
    else begin	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      automatic logic              _GEN_5;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:68:43
      automatic logic              _GEN_6;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :70:9, :75:29
      automatic logic              _GEN_7 = _GEN_1 | ~_GEN_3;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30, :34:32, :58:15, :91:29, :93:21
      automatic logic [3:0][31:0]  _GEN_8;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:19:25, :58:15, :70:9
      automatic logic [3:0][511:0] _GEN_9;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30, :58:15, :70:9
      automatic logic [3:0][31:0]  _GEN_10;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :58:15, :70:9, :84:27, :90:18
      automatic logic [3:0]        _GEN_11;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :58:15, :70:9, :84:27
      automatic logic [3:0][1:0]   _GEN_12;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:58:15, :61:28, :70:9, :84:27
      _GEN_5 = _tagRam_douta[12] & _tagRam_douta[11:0] == iReqBuf_pc[21:10];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:31:22, :45:24, :68:{24,43}, :69:{26,41,55}
      _GEN_6 = _GEN_5 | ~io_bus_in_rrdy;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :68:43, :70:9, :75:29
      _GEN_8 =
        {{_GEN_7 ? pcOutReg : iReqBuf_pc},
         {pcOutReg},
         {_GEN_5 ? iReqBuf_pc : pcOutReg},
         {pcOutReg}};	// src/main/scala/ultra/caches/icache/UltraIcache.scala:19:25, :22:30, :45:24, :56:14, :58:15, :68:43, :70:9
      pcOutReg <= _GEN_8[stat];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:19:25, :46:21, :58:15, :70:9
      _GEN_9 =
        {{_GEN_7 ? rspns2coreReg_rdata : io_bus_in_rdata},
         {rspns2coreReg_rdata},
         {_GEN_5 ? _dataRam_douta : rspns2coreReg_rdata},
         {rspns2coreReg_rdata}};	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30, :38:23, :54:25, :58:15, :68:43, :70:9
      rspns2coreReg_rdata <= _GEN_9[stat];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30, :46:21, :58:15, :70:9
      rspns2coreReg_rvalid <=
        ~_GEN
        & (_GEN_0
             ? _GEN_5 | rspns2coreReg_rvalid
             : ~_GEN_1 & _GEN_3 | rspns2coreReg_rvalid);	// src/main/scala/ultra/caches/icache/UltraIcache.scala:22:30, :34:32, :53:26, :58:15, :60:28, :68:43, :70:9, :91:29, :93:21
      _GEN_10 =
        {{32'h80000000},
         {io_bus_in_rrdy ? iReqBuf_pc : req2busReg_pc},
         {_GEN_6 ? req2busReg_pc : iReqBuf_pc},
         {req2busReg_pc}};	// src/main/scala/ultra/bus/UltraBusUtils.scala:19:13, src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :45:24, :58:15, :70:9, :75:29, :77:22, :84:27, :90:18
      req2busReg_pc <= _GEN_10[stat];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :46:21, :58:15, :70:9, :84:27, :90:18
      _GEN_11 =
        {{~(&stat) & req2busReg_rreq},
         {io_bus_in_rrdy ? iReqBuf_rreq : req2busReg_rreq},
         {_GEN_6 ? req2busReg_rreq : iReqBuf_rreq},
         {req2busReg_rreq}};	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :45:24, :46:21, :58:15, :70:9, :75:29, :77:22, :84:27, :90:18
      req2busReg_rreq <= _GEN_11[stat];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:23:27, :46:21, :58:15, :70:9, :84:27
      if (_GEN & io_core_in_rreq) begin	// src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24, :58:15, :61:28, :63:17
        iReqBuf_pc <= io_core_in_pc;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24
        iReqBuf_rreq <= io_core_in_rreq;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:45:24
      end
      _GEN_12 =
        {{_GEN_3 ? 2'h0 : stat},
         {io_bus_in_rrdy ? 2'h3 : stat},
         {_GEN_5 ? 2'h0 : {1'h1, io_bus_in_rrdy}},
         {io_core_in_rreq ? 2'h1 : stat}};	// src/main/scala/ultra/bus/UltraBusUtils.scala:26:15, src/main/scala/ultra/caches/icache/UltraIcache.scala:34:32, :46:21, :58:15, :61:28, :62:14, :68:43, :70:9, :72:14, :75:29, :76:16, :79:16, :84:27, :85:14, :91:29, :93:21, :96:14
      stat <= _GEN_12[stat];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:46:21, :58:15, :61:28, :70:9, :84:27
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      automatic logic [31:0] _RANDOM[0:19];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
        for (logic [4:0] i = 5'h0; i < 5'h14; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
        end	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
        pcOutReg = _RANDOM[5'h0];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :19:25
        rspns2coreReg_rdata =
          {_RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10]};	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :22:30
        rspns2coreReg_rvalid = _RANDOM[5'h11][1];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :22:30
        req2busReg_pc = {_RANDOM[5'h11][31:2], _RANDOM[5'h12][1:0]};	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :22:30, :23:27
        req2busReg_rreq = _RANDOM[5'h12][2];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :23:27
        iReqBuf_pc = {_RANDOM[5'h12][31:3], _RANDOM[5'h13][2:0]};	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :23:27, :45:24
        iReqBuf_rreq = _RANDOM[5'h13][3];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :45:24
        stat = _RANDOM[5'h13][5:4];	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :45:24, :46:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TagBlkMem tagRam (	// src/main/scala/ultra/caches/icache/UltraIcache.scala:31:22
    .addra (cacheAddr),	// src/main/scala/ultra/caches/icache/UltraIcache.scala:47:17, :48:15, :50:15
    .clka  (clock),
    .dina  (_GEN_4 ? 13'h0 : {1'h1, iReqBuf_pc[21:10]}),	// src/main/scala/ultra/bus/UltraBusUtils.scala:26:15, src/main/scala/ultra/caches/icache/UltraIcache.scala:34:32, :45:24, :58:15, :93:{33,46}
    .douta (_tagRam_douta),
    .wea   (cacheWen)	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :58:15
  );
  DataBlkMem dataRam (	// src/main/scala/ultra/caches/icache/UltraIcache.scala:38:23
    .addra (cacheAddr),	// src/main/scala/ultra/caches/icache/UltraIcache.scala:47:17, :48:15, :50:15
    .clka  (clock),
    .dina  (_GEN_4 ? 512'h0 : io_bus_in_rdata),	// src/main/scala/ultra/caches/icache/UltraIcache.scala:34:32, :41:30, :58:15
    .douta (_dataRam_douta),
    .wea   (cacheWen)	// src/main/scala/ultra/caches/icache/UltraIcache.scala:27:29, :58:15
  );
  assign io_core_out_rdata = rspns2coreReg_rdata;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :22:30
  assign io_core_out_rvalid = rspns2coreReg_rvalid;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :22:30
  assign io_bus_out_pc = req2busReg_pc;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :23:27
  assign io_bus_out_rreq = req2busReg_rreq;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :23:27
  assign io_pc = pcOutReg;	// src/main/scala/ultra/caches/icache/UltraIcache.scala:15:7, :19:25
endmodule

module IbufferUnit(	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
  input         clock,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
                reset,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
  input  [5:0]  io_in_index,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
  input         io_in_rvalid,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
  input  [31:0] io_in_inst,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
  output        io_out_isMatched,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
  output [31:0] io_out_bits_inst,	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
  output        io_out_bits_rvalid	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
);

  reg [31:0] buf_inst;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:11:20
  reg        buf_rvalid;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:11:20
  always @(posedge clock) begin	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
    if (reset) begin	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      buf_inst <= 32'h0;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:11:20, src/main/scala/ultra/caches/ibuffer/IbufferUtils.scala:8:15
      buf_rvalid <= 1'h0;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7, :11:20
    end
    else begin	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      if (io_in_rvalid)	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:8:14
        buf_inst <= io_in_inst;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:11:20
      buf_rvalid <= io_in_rvalid;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:11:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
        end	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
        buf_inst = _RANDOM[1'h0];	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7, :11:20
        buf_rvalid = _RANDOM[1'h1][0];	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7, :11:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_isMatched = {2'h0, io_in_pc[5:2]} == io_in_index;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7, :10:{31,49}
  assign io_out_bits_inst = buf_inst;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7, :11:20
  assign io_out_bits_rvalid = buf_rvalid;	// src/main/scala/ultra/caches/ibuffer/IbufferUnit.scala:7:7, :11:20
endmodule

module MultiMux1(	// src/main/scala/ultra/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_1_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_3_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_3_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_4_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_4_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_4_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_5_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_5_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_5_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_6_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_6_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_6_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_7_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_7_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_7_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_8_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_8_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_8_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_9_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_9_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_9_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_10_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_10_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_10_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_11_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_11_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_11_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_12_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_12_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_12_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_13_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_13_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_13_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_14_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_14_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_14_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_15_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_15_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_15_bits_rvalid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_inst,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_rvalid	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
);

  wire [32:0] _io_output_bits_T_14 =
    {io_inputs_0_valid ? io_inputs_0_bits_inst : 32'h0,
     io_inputs_0_valid & io_inputs_0_bits_rvalid}
    | {io_inputs_1_valid ? io_inputs_1_bits_inst : 32'h0,
       io_inputs_1_valid & io_inputs_1_bits_rvalid}
    | {io_inputs_2_valid ? io_inputs_2_bits_inst : 32'h0,
       io_inputs_2_valid & io_inputs_2_bits_rvalid}
    | {io_inputs_3_valid ? io_inputs_3_bits_inst : 32'h0,
       io_inputs_3_valid & io_inputs_3_bits_rvalid}
    | {io_inputs_4_valid ? io_inputs_4_bits_inst : 32'h0,
       io_inputs_4_valid & io_inputs_4_bits_rvalid}
    | {io_inputs_5_valid ? io_inputs_5_bits_inst : 32'h0,
       io_inputs_5_valid & io_inputs_5_bits_rvalid}
    | {io_inputs_6_valid ? io_inputs_6_bits_inst : 32'h0,
       io_inputs_6_valid & io_inputs_6_bits_rvalid}
    | {io_inputs_7_valid ? io_inputs_7_bits_inst : 32'h0,
       io_inputs_7_valid & io_inputs_7_bits_rvalid}
    | {io_inputs_8_valid ? io_inputs_8_bits_inst : 32'h0,
       io_inputs_8_valid & io_inputs_8_bits_rvalid}
    | {io_inputs_9_valid ? io_inputs_9_bits_inst : 32'h0,
       io_inputs_9_valid & io_inputs_9_bits_rvalid}
    | {io_inputs_10_valid ? io_inputs_10_bits_inst : 32'h0,
       io_inputs_10_valid & io_inputs_10_bits_rvalid}
    | {io_inputs_11_valid ? io_inputs_11_bits_inst : 32'h0,
       io_inputs_11_valid & io_inputs_11_bits_rvalid}
    | {io_inputs_12_valid ? io_inputs_12_bits_inst : 32'h0,
       io_inputs_12_valid & io_inputs_12_bits_rvalid}
    | {io_inputs_13_valid ? io_inputs_13_bits_inst : 32'h0,
       io_inputs_13_valid & io_inputs_13_bits_rvalid}
    | {io_inputs_14_valid ? io_inputs_14_bits_inst : 32'h0,
       io_inputs_14_valid & io_inputs_14_bits_rvalid}
    | {io_inputs_15_valid ? io_inputs_15_bits_inst : 32'h0,
       io_inputs_15_valid & io_inputs_15_bits_rvalid};	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:28:75, src/main/scala/ultra/helper/MultiMux1.scala:23:22, :26:{43,65}
  assign io_output_bits_inst = _io_output_bits_T_14[32:1];	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :26:{65,78}
  assign io_output_bits_rvalid = _io_output_bits_T_14[0];	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :26:{65,78}
endmodule

module Ibuffer(	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
  input          clock,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
                 reset,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
  input  [511:0] io_icache_in_rdata,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
  input          io_icache_in_rvalid,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
  input  [31:0]  io_icache_in_pc,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
                 io_core_in_pc,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
  output         io_core_out_hit,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
  output [31:0]  io_core_out_bits_inst,	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
  output         io_core_out_bits_rvalid	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
);

  wire        _ibufs_15_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_15_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_15_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_14_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_14_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_14_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_13_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_13_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_13_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_12_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_12_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_12_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_11_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_11_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_11_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_10_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_10_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_10_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_9_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_9_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_9_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_8_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_8_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_8_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_7_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_7_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_7_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_6_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_6_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_6_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_5_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_5_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_5_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_4_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_4_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_4_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_3_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_3_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_3_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_2_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_2_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_2_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_1_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_1_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_1_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_0_io_out_isMatched;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire [31:0] _ibufs_0_io_out_bits_inst;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  wire        _ibufs_0_io_out_bits_rvalid;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
  reg  [16:0] pcTag;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:14:22
  always @(posedge clock) begin	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
    if (reset)	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
      pcTag <= 17'h0;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:14:22
    else if (io_icache_in_rvalid)	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:10:14
      pcTag <= {1'h1, io_icache_in_pc[21:6]};	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7, :14:22, :16:{23,41}
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
      automatic logic [31:0] _RANDOM[0:0];	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
        pcTag = _RANDOM[/*Zero width*/ 1'b0][16:0];	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7, :14:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IbufferUnit ibufs_0 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h0),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[31:0]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_0_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_0_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_0_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_1 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h1),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[63:32]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_1_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_1_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_1_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_2 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h2),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[95:64]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_2_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_2_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_2_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_3 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h3),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[127:96]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_3_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_3_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_3_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_4 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h4),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[159:128]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_4_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_4_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_4_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_5 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h5),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[191:160]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_5_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_5_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_5_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_6 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h6),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[223:192]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_6_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_6_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_6_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_7 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h7),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[255:224]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_7_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_7_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_7_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_8 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h8),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[287:256]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_8_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_8_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_8_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_9 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'h9),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[319:288]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_9_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_9_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_9_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_10 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'hA),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[351:320]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_10_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_10_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_10_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_11 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'hB),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[383:352]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_11_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_11_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_11_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_12 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'hC),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[415:384]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_12_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_12_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_12_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_13 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'hD),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[447:416]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_13_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_13_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_13_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_14 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'hE),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[479:448]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_14_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_14_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_14_io_out_bits_rvalid)
  );
  IbufferUnit ibufs_15 (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .clock              (clock),
    .reset              (reset),
    .io_in_pc           (io_core_in_pc),
    .io_in_index        (6'hF),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:22:22
    .io_in_rvalid       (io_icache_in_rvalid),
    .io_in_inst         (io_icache_in_rdata[511:480]),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:24:42
    .io_out_isMatched   (_ibufs_15_io_out_isMatched),
    .io_out_bits_inst   (_ibufs_15_io_out_bits_inst),
    .io_out_bits_rvalid (_ibufs_15_io_out_bits_rvalid)
  );
  MultiMux1 ibufMux (	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:28:23
    .io_inputs_0_valid        (_ibufs_0_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_0_bits_inst    (_ibufs_0_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_0_bits_rvalid  (_ibufs_0_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_1_valid        (_ibufs_1_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_1_bits_inst    (_ibufs_1_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_1_bits_rvalid  (_ibufs_1_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_2_valid        (_ibufs_2_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_2_bits_inst    (_ibufs_2_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_2_bits_rvalid  (_ibufs_2_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_3_valid        (_ibufs_3_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_3_bits_inst    (_ibufs_3_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_3_bits_rvalid  (_ibufs_3_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_4_valid        (_ibufs_4_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_4_bits_inst    (_ibufs_4_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_4_bits_rvalid  (_ibufs_4_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_5_valid        (_ibufs_5_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_5_bits_inst    (_ibufs_5_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_5_bits_rvalid  (_ibufs_5_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_6_valid        (_ibufs_6_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_6_bits_inst    (_ibufs_6_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_6_bits_rvalid  (_ibufs_6_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_7_valid        (_ibufs_7_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_7_bits_inst    (_ibufs_7_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_7_bits_rvalid  (_ibufs_7_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_8_valid        (_ibufs_8_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_8_bits_inst    (_ibufs_8_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_8_bits_rvalid  (_ibufs_8_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_9_valid        (_ibufs_9_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_9_bits_inst    (_ibufs_9_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_9_bits_rvalid  (_ibufs_9_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_10_valid       (_ibufs_10_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_10_bits_inst   (_ibufs_10_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_10_bits_rvalid (_ibufs_10_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_11_valid       (_ibufs_11_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_11_bits_inst   (_ibufs_11_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_11_bits_rvalid (_ibufs_11_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_12_valid       (_ibufs_12_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_12_bits_inst   (_ibufs_12_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_12_bits_rvalid (_ibufs_12_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_13_valid       (_ibufs_13_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_13_bits_inst   (_ibufs_13_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_13_bits_rvalid (_ibufs_13_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_14_valid       (_ibufs_14_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_14_bits_inst   (_ibufs_14_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_14_bits_rvalid (_ibufs_14_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_15_valid       (_ibufs_15_io_out_isMatched),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_15_bits_inst   (_ibufs_15_io_out_bits_inst),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_inputs_15_bits_rvalid (_ibufs_15_io_out_bits_rvalid),	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:19:44
    .io_output_bits_inst      (io_core_out_bits_inst),
    .io_output_bits_rvalid    (io_core_out_bits_rvalid)
  );
  assign io_core_out_hit = pcTag[16] & pcTag[15:0] == io_core_in_pc[21:6];	// src/main/scala/ultra/caches/ibuffer/Ibuffer.scala:9:7, :14:22, :36:{10,29}, :37:{12,27,44}
endmodule

module BpUnit(	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
  input         clock,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
                reset,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
  input  [5:0]  io_in_index,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
  input         io_in_rvalid,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
  input  [31:0] io_in_inst,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
  output        io_out_isMatched,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
                io_out_bits_predictTaken,	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
  output [31:0] io_out_bits_offset	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
);

  reg        buf_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:13:20
  reg [31:0] buf_offset;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:13:20
  always @(posedge clock) begin	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
    if (reset) begin	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
      buf_predictTaken <= 1'h0;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :13:20
      buf_offset <= 32'h4;	// src/main/scala/ultra/caches/bpbuffer/BpBufferUtils.scala:9:17, src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:13:20
    end
    else if (io_in_rvalid) begin	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:10:14
      automatic logic _GEN =
        io_in_inst[31:26] == 6'h16 | io_in_inst[31:26] == 6'h19
        | io_in_inst[31:26] == 6'h17;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:19:{22,30}
      automatic logic _GEN_0 = io_in_inst[31:26] == 6'h15 | io_in_inst[31:26] == 6'h14;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:19:{22,30}
      buf_predictTaken <= _GEN ? io_in_inst[25] : _GEN_0;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:13:20, :19:30, :21:{24,37}
      buf_offset <=
        (_GEN ? io_in_inst[25] : _GEN_0)
          ? (io_in_rvalid
               ? (_GEN
                    ? (io_in_inst[25]
                         ? {{14{io_in_inst[25]}}, io_in_inst[25:10], 2'h0}
                         : 32'h0)
                    : _GEN_0
                        ? {{4{io_in_inst[9]}}, io_in_inst[9:0], io_in_inst[25:10], 2'h0}
                        : 32'h0)
               : 32'h0)
          : 32'h4;	// src/main/scala/ultra/caches/bpbuffer/BpBufferUtils.scala:9:17, src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :13:20, :15:28, :16:21, :17:9, :19:30, :21:{24,37}, :23:{19,33}, :24:22, :29:17, :30:21, :31:23, :34:20
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
      automatic logic [31:0] _RANDOM[0:1];	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
        for (logic [1:0] i = 2'h0; i < 2'h2; i += 2'h1) begin
          _RANDOM[i[0]] = `RANDOM;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
        end	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
        buf_predictTaken = _RANDOM[1'h0][0];	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :13:20
        buf_offset = {_RANDOM[1'h0][31:1], _RANDOM[1'h1][0]};	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :13:20
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_out_isMatched = {2'h0, io_in_pc[5:2]} == io_in_index;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :12:{31,49}
  assign io_out_bits_predictTaken = buf_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :13:20
  assign io_out_bits_offset = buf_offset;	// src/main/scala/ultra/caches/bpbuffer/BpUnit.scala:9:7, :13:20
endmodule

module MultiMux1_1(	// src/main/scala/ultra/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_0_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_1_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_3_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_4_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_4_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_4_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_5_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_5_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_5_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_6_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_6_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_6_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_7_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_7_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_7_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_8_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_8_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_8_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_9_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_9_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_9_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_10_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_10_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_10_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_11_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_11_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_11_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_12_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_12_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_12_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_13_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_13_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_13_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_14_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_14_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_14_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_15_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_15_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_15_bits_offset,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_predictTaken,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_offset	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
);

  wire [32:0] _io_output_bits_T_14 =
    {io_inputs_0_valid & io_inputs_0_bits_predictTaken,
     io_inputs_0_valid ? io_inputs_0_bits_offset : 32'h0}
    | {io_inputs_1_valid & io_inputs_1_bits_predictTaken,
       io_inputs_1_valid ? io_inputs_1_bits_offset : 32'h0}
    | {io_inputs_2_valid & io_inputs_2_bits_predictTaken,
       io_inputs_2_valid ? io_inputs_2_bits_offset : 32'h0}
    | {io_inputs_3_valid & io_inputs_3_bits_predictTaken,
       io_inputs_3_valid ? io_inputs_3_bits_offset : 32'h0}
    | {io_inputs_4_valid & io_inputs_4_bits_predictTaken,
       io_inputs_4_valid ? io_inputs_4_bits_offset : 32'h0}
    | {io_inputs_5_valid & io_inputs_5_bits_predictTaken,
       io_inputs_5_valid ? io_inputs_5_bits_offset : 32'h0}
    | {io_inputs_6_valid & io_inputs_6_bits_predictTaken,
       io_inputs_6_valid ? io_inputs_6_bits_offset : 32'h0}
    | {io_inputs_7_valid & io_inputs_7_bits_predictTaken,
       io_inputs_7_valid ? io_inputs_7_bits_offset : 32'h0}
    | {io_inputs_8_valid & io_inputs_8_bits_predictTaken,
       io_inputs_8_valid ? io_inputs_8_bits_offset : 32'h0}
    | {io_inputs_9_valid & io_inputs_9_bits_predictTaken,
       io_inputs_9_valid ? io_inputs_9_bits_offset : 32'h0}
    | {io_inputs_10_valid & io_inputs_10_bits_predictTaken,
       io_inputs_10_valid ? io_inputs_10_bits_offset : 32'h0}
    | {io_inputs_11_valid & io_inputs_11_bits_predictTaken,
       io_inputs_11_valid ? io_inputs_11_bits_offset : 32'h0}
    | {io_inputs_12_valid & io_inputs_12_bits_predictTaken,
       io_inputs_12_valid ? io_inputs_12_bits_offset : 32'h0}
    | {io_inputs_13_valid & io_inputs_13_bits_predictTaken,
       io_inputs_13_valid ? io_inputs_13_bits_offset : 32'h0}
    | {io_inputs_14_valid & io_inputs_14_bits_predictTaken,
       io_inputs_14_valid ? io_inputs_14_bits_offset : 32'h0}
    | {io_inputs_15_valid & io_inputs_15_bits_predictTaken,
       io_inputs_15_valid ? io_inputs_15_bits_offset : 32'h0};	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:22:71, src/main/scala/ultra/helper/MultiMux1.scala:23:22, :26:{43,65}
  assign io_output_bits_predictTaken = _io_output_bits_T_14[32];	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :26:{65,78}
  assign io_output_bits_offset = _io_output_bits_T_14[31:0];	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :26:{65,78}
endmodule

module BpBuffer(	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:10:7
  input          clock,	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:10:7
                 reset,	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:10:7
  input  [511:0] io_icache_in_rdata,	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:11:14
  input          io_icache_in_rvalid,	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:11:14
  input  [31:0]  io_core_in_pc,	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:11:14
  output         io_core_out_predictTaken,	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:11:14
  output [31:0]  io_core_out_offset	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:11:14
);

  wire        _bpers_15_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_15_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_15_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_14_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_14_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_14_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_13_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_13_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_13_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_12_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_12_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_12_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_11_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_11_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_11_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_10_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_10_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_10_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_9_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_9_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_9_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_8_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_8_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_8_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_7_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_7_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_7_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_6_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_6_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_6_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_5_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_5_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_5_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_4_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_4_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_4_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_3_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_3_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_3_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_2_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_2_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_2_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_1_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_1_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_1_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_0_io_out_isMatched;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire        _bpers_0_io_out_bits_predictTaken;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  wire [31:0] _bpers_0_io_out_bits_offset;	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
  BpUnit bpers_0 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h0),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[31:0]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_0_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_0_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_0_io_out_bits_offset)
  );
  BpUnit bpers_1 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h1),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[63:32]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_1_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_1_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_1_io_out_bits_offset)
  );
  BpUnit bpers_2 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h2),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[95:64]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_2_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_2_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_2_io_out_bits_offset)
  );
  BpUnit bpers_3 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h3),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[127:96]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_3_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_3_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_3_io_out_bits_offset)
  );
  BpUnit bpers_4 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h4),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[159:128]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_4_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_4_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_4_io_out_bits_offset)
  );
  BpUnit bpers_5 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h5),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[191:160]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_5_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_5_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_5_io_out_bits_offset)
  );
  BpUnit bpers_6 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h6),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[223:192]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_6_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_6_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_6_io_out_bits_offset)
  );
  BpUnit bpers_7 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h7),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[255:224]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_7_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_7_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_7_io_out_bits_offset)
  );
  BpUnit bpers_8 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h8),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[287:256]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_8_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_8_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_8_io_out_bits_offset)
  );
  BpUnit bpers_9 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'h9),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[319:288]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_9_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_9_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_9_io_out_bits_offset)
  );
  BpUnit bpers_10 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'hA),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[351:320]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_10_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_10_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_10_io_out_bits_offset)
  );
  BpUnit bpers_11 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'hB),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[383:352]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_11_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_11_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_11_io_out_bits_offset)
  );
  BpUnit bpers_12 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'hC),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[415:384]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_12_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_12_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_12_io_out_bits_offset)
  );
  BpUnit bpers_13 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'hD),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[447:416]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_13_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_13_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_13_io_out_bits_offset)
  );
  BpUnit bpers_14 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'hE),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[479:448]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_14_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_14_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_14_io_out_bits_offset)
  );
  BpUnit bpers_15 (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .clock                    (clock),
    .reset                    (reset),
    .io_in_pc                 (io_core_in_pc),
    .io_in_index              (6'hF),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:16:22
    .io_in_rvalid             (io_icache_in_rvalid),
    .io_in_inst               (io_icache_in_rdata[511:480]),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:18:42
    .io_out_isMatched         (_bpers_15_io_out_isMatched),
    .io_out_bits_predictTaken (_bpers_15_io_out_bits_predictTaken),
    .io_out_bits_offset       (_bpers_15_io_out_bits_offset)
  );
  MultiMux1_1 bpMux (	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:22:21
    .io_inputs_0_valid              (_bpers_0_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_0_bits_predictTaken  (_bpers_0_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_0_bits_offset        (_bpers_0_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_1_valid              (_bpers_1_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_1_bits_predictTaken  (_bpers_1_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_1_bits_offset        (_bpers_1_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_2_valid              (_bpers_2_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_2_bits_predictTaken  (_bpers_2_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_2_bits_offset        (_bpers_2_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_3_valid              (_bpers_3_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_3_bits_predictTaken  (_bpers_3_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_3_bits_offset        (_bpers_3_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_4_valid              (_bpers_4_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_4_bits_predictTaken  (_bpers_4_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_4_bits_offset        (_bpers_4_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_5_valid              (_bpers_5_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_5_bits_predictTaken  (_bpers_5_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_5_bits_offset        (_bpers_5_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_6_valid              (_bpers_6_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_6_bits_predictTaken  (_bpers_6_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_6_bits_offset        (_bpers_6_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_7_valid              (_bpers_7_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_7_bits_predictTaken  (_bpers_7_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_7_bits_offset        (_bpers_7_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_8_valid              (_bpers_8_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_8_bits_predictTaken  (_bpers_8_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_8_bits_offset        (_bpers_8_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_9_valid              (_bpers_9_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_9_bits_predictTaken  (_bpers_9_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_9_bits_offset        (_bpers_9_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_10_valid             (_bpers_10_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_10_bits_predictTaken (_bpers_10_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_10_bits_offset       (_bpers_10_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_11_valid             (_bpers_11_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_11_bits_predictTaken (_bpers_11_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_11_bits_offset       (_bpers_11_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_12_valid             (_bpers_12_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_12_bits_predictTaken (_bpers_12_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_12_bits_offset       (_bpers_12_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_13_valid             (_bpers_13_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_13_bits_predictTaken (_bpers_13_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_13_bits_offset       (_bpers_13_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_14_valid             (_bpers_14_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_14_bits_predictTaken (_bpers_14_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_14_bits_offset       (_bpers_14_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_15_valid             (_bpers_15_io_out_isMatched),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_15_bits_predictTaken (_bpers_15_io_out_bits_predictTaken),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_inputs_15_bits_offset       (_bpers_15_io_out_bits_offset),	// src/main/scala/ultra/caches/bpbuffer/BpBuffer.scala:13:44
    .io_output_bits_predictTaken    (io_core_out_predictTaken),
    .io_output_bits_offset          (io_core_out_offset)
  );
endmodule

module UltraFetchPlugin(	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:10:7
  input          clock,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:10:7
                 reset,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:10:7
  input  [31:0]  io_core_in_pc,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  input          io_core_in_rreq,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  output [31:0]  io_core_out_inst,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  output         io_core_out_rvalid,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
                 io_core_out_isInBuf,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  output [31:0]  io_core_out_pcOffset,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  output         io_core_out_predictTaken,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  output [31:0]  io_bus_out_pc,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  output         io_bus_out_rreq,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  input  [511:0] io_bus_in_rdata,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
  input          io_bus_in_rrdy,	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
                 io_bus_in_rvalid	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:11:14
);

  wire [511:0] _icache_io_core_out_rdata;	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
  wire         _icache_io_core_out_rvalid;	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
  wire [31:0]  _icache_io_pc;	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
  UltraIcache icache (	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
    .clock              (clock),
    .reset              (reset),
    .io_core_in_pc      (io_core_in_pc),
    .io_core_in_rreq    (io_core_in_rreq),
    .io_core_out_rdata  (_icache_io_core_out_rdata),
    .io_core_out_rvalid (_icache_io_core_out_rvalid),
    .io_bus_out_pc      (io_bus_out_pc),
    .io_bus_out_rreq    (io_bus_out_rreq),
    .io_bus_in_rdata    (io_bus_in_rdata),
    .io_bus_in_rrdy     (io_bus_in_rrdy),
    .io_bus_in_rvalid   (io_bus_in_rvalid),
    .io_pc              (_icache_io_pc)
  );
  Ibuffer ibuffer (	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:16:23
    .clock                   (clock),
    .reset                   (reset),
    .io_icache_in_rdata      (_icache_io_core_out_rdata),	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
    .io_icache_in_rvalid     (_icache_io_core_out_rvalid),	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
    .io_icache_in_pc         (_icache_io_pc),	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
    .io_core_in_pc           (io_core_in_pc),
    .io_core_out_hit         (io_core_out_isInBuf),
    .io_core_out_bits_inst   (io_core_out_inst),
    .io_core_out_bits_rvalid (io_core_out_rvalid)
  );
  BpBuffer bpBuffer (	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:17:24
    .clock                    (clock),
    .reset                    (reset),
    .io_icache_in_rdata       (_icache_io_core_out_rdata),	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
    .io_icache_in_rvalid      (_icache_io_core_out_rvalid),	// src/main/scala/ultra/caches/UltraFetchPlugin.scala:15:22
    .io_core_in_pc            (io_core_in_pc),
    .io_core_out_predictTaken (io_core_out_predictTaken),
    .io_core_out_offset       (io_core_out_pcOffset)
  );
endmodule

module Decoder_2RI12(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire [31:0] immSext = {{20{io_in_inst[21]}}, io_in_inst[21:10]};	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:9:37, :15:11
  wire        _GEN = io_in_inst[31:22] == 10'hA;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_0 = io_in_inst[31:22] == 10'h9;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_1 = io_in_inst[31:22] == 10'hD;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_2 = io_in_inst[31:22] == 10'hE;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_3 = io_in_inst[31:22] == 10'hA0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_4 = io_in_inst[31:22] == 10'hA2;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_5 = io_in_inst[31:22] == 10'hA4;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_6 = io_in_inst[31:22] == 10'hA6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:8:38, :23:18
  wire        _GEN_7 = _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :62:32, :70:32
  wire        _GEN_8 = _GEN_3 | _GEN_4;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :50:32, :56:32
  wire        _GEN_9 = _GEN_1 | _GEN_2;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:23:18, :38:32, :44:32
  wire        _GEN_10 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_8;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:19:24, :23:18, :50:32, :56:32
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :25:24, :31:24, :37:24, :43:24, :49:24, :55:24, :61:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 ? 4'h3 : _GEN_9 ? 4'h1 : _GEN_8 ? 4'h6 : _GEN_7 ? 4'h7 : 4'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :26:32, :32:32, :38:32, :44:32, :50:32, :56:32, :62:32, :70:32, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h2
          : _GEN_1
              ? 3'h3
              : _GEN_2
                  ? 3'h1
                  : _GEN_3 ? 3'h2 : _GEN_4 ? 3'h1 : _GEN_5 ? 3'h2 : {2'h0, _GEN_6};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :23:18, :27:32, :33:32, :39:32, :45:32, :51:32, :57:32, :63:32, :71:32
  assign io_out_bits_imm =
    _GEN | _GEN_0
      ? immSext
      : _GEN_9
          ? {20'h0, io_in_inst[21:10]}
          : _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 ? immSext : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :9:37, :15:11, :16:11, :23:18, :28:23, :38:32, :40:23, :44:32, :46:23, :52:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :10:34
  assign io_out_bits_reg_2_addr = _GEN_10 | ~_GEN_7 ? 5'h0 : io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :11:34, :19:24, :23:18, :62:32, :70:32, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_en = _GEN_10 | ~_GEN_5 & ~_GEN_6;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :18:22, :19:24, :23:18, :65:28, :73:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI12.scala:7:7, :11:34
endmodule

module Decoder_2RI16(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:26] == 6'h13;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_0 = io_in_inst[31:26] == 6'h16;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_1 = io_in_inst[31:26] == 6'h19;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_2 = io_in_inst[31:26] == 6'h17;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_3 = io_in_inst[31:26] == 6'h15;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  wire _GEN_4 = _GEN_0 | _GEN_1 | _GEN_2;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:19:19
  wire _GEN_5 = io_in_inst[31:26] == 6'h14;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:8:38, :19:19
  assign io_out_isMatched = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :21:24, :30:24, :36:24, :42:24, :48:24
  assign io_out_bits_exeOp_opType =
    _GEN ? 4'h5 : {1'h0, _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_5, 2'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :22:32, :24:31, :31:32, :37:32, :43:32, :49:32, :58:32
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0 ? 3'h2 : _GEN_1 ? 3'h3 : _GEN_2 ? 3'h1 : _GEN_3 ? 3'h5 : {_GEN_5, 2'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :22:32, :23:32, :24:31, :32:32, :38:32, :44:32, :50:32, :59:32
  assign io_out_bits_imm =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2
      ? {{14{io_in_inst[25]}}, io_in_inst[25:10], 2'h0}
      : _GEN_3 | _GEN_5
          ? {{4{io_in_inst[9]}}, io_in_inst[9:0], io_in_inst[25:10], 2'h0}
          : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :11:37, :12:30, :13:28, :19:19, :24:{15,31}, :45:15, :54:15, :60:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :9:34
  assign io_out_bits_reg_2_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :10:34
  assign io_out_bits_wCtrl_en = _GEN | ~_GEN_4 & _GEN_3;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :19:19, :25:28
  assign io_out_bits_wCtrl_addr = _GEN ? io_in_inst[4:0] : _GEN_4 ? 5'h0 : {4'h0, _GEN_3};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :10:34, :19:19, :26:30, :52:30, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_wCtrl_data =
    _GEN ? io_in_pc + 32'h4 : _GEN_4 | ~_GEN_3 ? 32'h0 : io_in_pc + 32'h4;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_2RI16.scala:7:7, :13:28, :19:19, :27:{30,42}, :53:42
endmodule

module Decoder_3R(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7
  input  [31:0] io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_hasImm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:15] == 17'h20;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_0 = io_in_inst[31:15] == 17'h22;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_1 = io_in_inst[31:15] == 17'h38;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_2 = io_in_inst[31:15] == 17'h29;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_3 = io_in_inst[31:15] == 17'h2A;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_4 = io_in_inst[31:15] == 17'h2B;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_5 = io_in_inst[31:15] == 17'h2F;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_6 = io_in_inst[31:15] == 17'h81;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_7 = io_in_inst[31:15] == 17'h89;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:8:43, :19:19
  wire _GEN_8 = _GEN_6 | _GEN_7;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:19:19, :59:26
  wire _GEN_9 = _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:19:19
  assign io_out_isMatched =
    _GEN | _GEN_0 | _GEN_1 | _GEN_2 | _GEN_3 | _GEN_4 | _GEN_5 | _GEN_6 | _GEN_7;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :21:24, :26:24, :31:24, :36:24, :41:24, :46:24, :51:24, :56:24
  assign io_out_bits_exeOp_opType =
    _GEN | _GEN_0 | _GEN_1
      ? 4'h3
      : _GEN_2 | _GEN_3 | _GEN_4 ? 4'h1 : {2'h0, _GEN_5 | _GEN_6 | _GEN_7, 1'h0};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :22:32, :27:32, :32:32, :37:32, :42:32, :47:32, :52:32, :57:32, :64:32, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:16:15
  assign io_out_bits_exeOp_opFunc =
    _GEN
      ? 3'h1
      : _GEN_0
          ? 3'h3
          : _GEN_1
              ? 3'h4
              : _GEN_2
                  ? 3'h3
                  : _GEN_3
                      ? 3'h1
                      : _GEN_4 ? 3'h2 : _GEN_5 ? 3'h1 : _GEN_6 ? 3'h2 : {2'h0, _GEN_7};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :23:32, :28:32, :33:32, :38:32, :43:32, :48:32, :52:32, :53:32, :57:32, :58:32, :64:32, :65:32
  assign io_out_bits_hasImm = ~_GEN_9 & _GEN_8;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :19:19, :59:26
  assign io_out_bits_imm = _GEN_9 | ~_GEN_8 ? 32'h0 : {27'h0, io_in_inst[14:10]};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43, :19:19, :59:26, :67:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_reg_1_addr = io_in_inst[9:5];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :10:43
  assign io_out_bits_reg_2_addr = io_in_inst[14:10];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :9:43
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_3R.scala:7:7, :11:43
endmodule

module Decoder_Special(	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_isMatched,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire _GEN = io_in_inst[31:25] == 7'hA;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:8:43, :18:19
  wire _GEN_0 = io_in_inst[31:25] == 7'hE;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:8:43, :18:19
  wire _GEN_1 = _GEN | _GEN_0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:18:19, :21:32, :27:32
  assign io_out_isMatched = _GEN | _GEN_0;	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :20:24
  assign io_out_bits_exeOp_opType = _GEN_1 ? 4'h3 : 4'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :21:32, :27:32, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
  assign io_out_bits_exeOp_opFunc = {2'h0, _GEN_1};	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :18:19, :21:32, :22:32, :27:32, :28:32
  assign io_out_bits_imm =
    _GEN
      ? {io_in_inst[24:5], 12'h0}
      : _GEN_0 ? {io_in_inst[24:5], 12'h0} + io_in_pc : 32'h0;	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:8:15, src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :9:43, :11:32, :18:19, :23:23, :29:{23,33}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:11:15
  assign io_out_bits_wCtrl_addr = io_in_inst[4:0];	// src/main/scala/ultra/pipeline/decode/decoders/Decoder_Special.scala:7:7, :10:43
endmodule

module MultiMux1_2(	// src/main/scala/ultra/helper/MultiMux1.scala:13:7
  input         io_inputs_0_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_0_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_0_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_0_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_0_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_0_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_0_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_1_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_1_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_1_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_1_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_1_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_1_bits_wCtrl_data,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_2_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_2_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_2_bits_hasImm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_2_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_2_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_inputs_2_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input         io_inputs_3_valid,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [3:0]  io_inputs_3_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [2:0]  io_inputs_3_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [31:0] io_inputs_3_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  input  [4:0]  io_inputs_3_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [3:0]  io_output_bits_exeOp_opType,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [2:0]  io_output_bits_exeOp_opFunc,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_hasImm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_imm,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_reg_1_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
                io_output_bits_reg_2_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output        io_output_bits_wCtrl_en,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [4:0]  io_output_bits_wCtrl_addr,	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
  output [31:0] io_output_bits_wCtrl_data	// src/main/scala/ultra/helper/MultiMux1.scala:14:14
);

  assign io_output_bits_exeOp_opType =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opType : 4'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opType : 4'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opType : 4'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opType : 4'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_exeOp_opFunc =
    (io_inputs_0_valid ? io_inputs_0_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_exeOp_opFunc : 3'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_exeOp_opFunc : 3'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_hasImm =
    io_inputs_0_valid | io_inputs_1_valid | io_inputs_2_valid & io_inputs_2_bits_hasImm
    | io_inputs_3_valid;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_imm =
    (io_inputs_0_valid ? io_inputs_0_bits_imm : 32'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_imm : 32'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_imm : 32'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_imm : 32'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22, :26:65
  assign io_output_bits_reg_1_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_1_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_1_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_1_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_reg_2_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_reg_2_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_reg_2_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_reg_2_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_wCtrl_en =
    io_inputs_0_valid & io_inputs_0_bits_wCtrl_en | io_inputs_1_valid
    & io_inputs_1_bits_wCtrl_en | io_inputs_2_valid | io_inputs_3_valid;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65
  assign io_output_bits_wCtrl_addr =
    (io_inputs_0_valid ? io_inputs_0_bits_wCtrl_addr : 5'h0)
    | (io_inputs_1_valid ? io_inputs_1_bits_wCtrl_addr : 5'h0)
    | (io_inputs_2_valid ? io_inputs_2_bits_wCtrl_addr : 5'h0)
    | (io_inputs_3_valid ? io_inputs_3_bits_wCtrl_addr : 5'h0);	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :23:22, :26:65, src/main/scala/ultra/pipeline/decode/Du.scala:16:78
  assign io_output_bits_wCtrl_data =
    io_inputs_1_valid ? io_inputs_1_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/helper/MultiMux1.scala:13:7, :14:14, :21:21, :23:22
endmodule

module Du(	// src/main/scala/ultra/pipeline/decode/Du.scala:7:7
  input  [31:0] io_in_pc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_in_inst,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [3:0]  io_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [2:0]  io_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_hasImm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_imm,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
                io_out_bits_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output        io_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [4:0]  io_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
  output [31:0] io_out_bits_wCtrl_data	// src/main/scala/ultra/pipeline/decode/decoders/BaseDecoder.scala:7:14
);

  wire        _decoders_3_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [3:0]  _decoders_3_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [2:0]  _decoders_3_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [31:0] _decoders_3_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire [4:0]  _decoders_3_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
  wire        _decoders_2_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [3:0]  _decoders_2_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [2:0]  _decoders_2_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire        _decoders_2_io_out_bits_hasImm;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [31:0] _decoders_2_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire [4:0]  _decoders_2_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
  wire        _decoders_1_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [3:0]  _decoders_1_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [2:0]  _decoders_1_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [31:0] _decoders_1_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire        _decoders_1_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [4:0]  _decoders_1_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire [31:0] _decoders_1_io_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
  wire        _decoders_0_io_out_isMatched;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [3:0]  _decoders_0_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [2:0]  _decoders_0_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [31:0] _decoders_0_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire        _decoders_0_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  wire [4:0]  _decoders_0_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
  Decoder_2RI12 decoders_0 (	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_0_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_0_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr)
  );
  Decoder_2RI16 decoders_1 (	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_1_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_1_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data)
  );
  Decoder_3R decoders_2 (	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_2_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_decoders_2_io_out_bits_hasImm),
    .io_out_bits_imm          (_decoders_2_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr)
  );
  Decoder_Special decoders_3 (	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_in_pc                 (io_in_pc),
    .io_in_inst               (io_in_inst),
    .io_out_isMatched         (_decoders_3_io_out_isMatched),
    .io_out_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),
    .io_out_bits_imm          (_decoders_3_io_out_bits_imm),
    .io_out_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr)
  );
  MultiMux1_2 dMux (	// src/main/scala/ultra/pipeline/decode/Du.scala:16:20
    .io_inputs_0_valid             (_decoders_0_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_exeOp_opType (_decoders_0_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_exeOp_opFunc (_decoders_0_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_imm          (_decoders_0_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_reg_1_addr   (_decoders_0_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_reg_2_addr   (_decoders_0_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_wCtrl_en     (_decoders_0_io_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_0_bits_wCtrl_addr   (_decoders_0_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:10:13
    .io_inputs_1_valid             (_decoders_1_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_exeOp_opType (_decoders_1_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_exeOp_opFunc (_decoders_1_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_imm          (_decoders_1_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_reg_1_addr   (_decoders_1_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_reg_2_addr   (_decoders_1_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_en     (_decoders_1_io_out_bits_wCtrl_en),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_addr   (_decoders_1_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_1_bits_wCtrl_data   (_decoders_1_io_out_bits_wCtrl_data),	// src/main/scala/ultra/pipeline/decode/Du.scala:11:13
    .io_inputs_2_valid             (_decoders_2_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_exeOp_opType (_decoders_2_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_exeOp_opFunc (_decoders_2_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_hasImm       (_decoders_2_io_out_bits_hasImm),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_imm          (_decoders_2_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_reg_1_addr   (_decoders_2_io_out_bits_reg_1_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_reg_2_addr   (_decoders_2_io_out_bits_reg_2_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_2_bits_wCtrl_addr   (_decoders_2_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:12:13
    .io_inputs_3_valid             (_decoders_3_io_out_isMatched),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_exeOp_opType (_decoders_3_io_out_bits_exeOp_opType),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_exeOp_opFunc (_decoders_3_io_out_bits_exeOp_opFunc),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_imm          (_decoders_3_io_out_bits_imm),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_inputs_3_bits_wCtrl_addr   (_decoders_3_io_out_bits_wCtrl_addr),	// src/main/scala/ultra/pipeline/decode/Du.scala:13:13
    .io_output_bits_exeOp_opType   (io_out_bits_exeOp_opType),
    .io_output_bits_exeOp_opFunc   (io_out_bits_exeOp_opFunc),
    .io_output_bits_hasImm         (io_out_bits_hasImm),
    .io_output_bits_imm            (io_out_bits_imm),
    .io_output_bits_reg_1_addr     (io_out_bits_reg_1_addr),
    .io_output_bits_reg_2_addr     (io_out_bits_reg_2_addr),
    .io_output_bits_wCtrl_en       (io_out_bits_wCtrl_en),
    .io_output_bits_wCtrl_addr     (io_out_bits_wCtrl_addr),
    .io_output_bits_wCtrl_data     (io_out_bits_wCtrl_data)
  );
endmodule

module UltraDecodeStage(	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
  input         clock,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
                reset,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
                io_pipe_fetch_in_req,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input  [31:0] io_pipe_fetch_in_bits_pc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_fetch_in_bits_inst,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_fetch_in_bits_predictTaken,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_fetch_out_ack,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_exe_in_ack,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [3:0]  io_pipe_exe_out_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [2:0]  io_pipe_exe_out_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_pipe_exe_out_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_bits_wCtrl_data,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_bits_operands_hasImm,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_bits_operands_imm,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_bits_operands_regData_1,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_bits_operands_regData_2,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_pipe_exe_out_readInfo_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_readInfo_reg_2_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [31:0] io_pipe_exe_out_fetchInfo_pc,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output        io_pipe_exe_out_fetchInfo_predictTaken,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_pipe_exe_out_req,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input         io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  input  [31:0] io_aside_in_regLeft,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_aside_in_regRight,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
  output [4:0]  io_aside_out_reg_1_addr,	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
                io_aside_out_reg_2_addr	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
);

  wire [3:0]  _du_io_out_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [2:0]  _du_io_out_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire        _du_io_out_bits_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [31:0] _du_io_out_bits_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire        _du_io_out_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [4:0]  _du_io_out_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  wire [31:0] _du_io_out_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
  reg  [3:0]  pipeOutReg_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [2:0]  pipeOutReg_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [4:0]  pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg  [31:0] pipeOutReg_fetchInfo_pc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         pipeOutReg_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27
  reg         dcstat;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23
  wire        _GEN = dcstat & io_pipe_exe_in_ack;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :70:33, :71:37
  wire        _GEN_0 = ~dcstat | _GEN;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :63:35, :70:33, :71:37
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    if (reset) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      pipeOutReg_bits_exeOp_opType <= 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
      pipeOutReg_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
      pipeOutReg_bits_wCtrl_en <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_bits_wCtrl_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_bits_wCtrl_data <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_hasImm <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_bits_operands_imm <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_1 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_bits_operands_regData_2 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_fetchInfo_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      pipeOutReg_fetchInfo_predictTaken <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      pipeOutReg_req <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :11:27
      dcstat <= 1'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:10:25, :36:23
    end
    else begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      automatic logic _GEN_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:61:19, :63:35
      _GEN_1 = ~dcstat | _GEN;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :61:19, :63:35, :70:33, :71:37
      if (io_pipe_br_isMispredict) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:8:14
        pipeOutReg_bits_exeOp_opType <= 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
        pipeOutReg_bits_exeOp_opFunc <= 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_bits_wCtrl_data <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_imm <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_1 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_2 <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_readInfo_reg_1_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_readInfo_reg_2_addr <= 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_fetchInfo_pc <= 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      end
      else if (_GEN_1) begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:61:19, :63:35
        pipeOutReg_bits_exeOp_opType <=
          io_pipe_fetch_in_req ? _du_io_out_bits_exeOp_opType : 4'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :50:27, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:19:17
        pipeOutReg_bits_exeOp_opFunc <=
          io_pipe_fetch_in_req ? _du_io_out_bits_exeOp_opFunc : 3'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :27:18, :39:16, :50:27, :63:35
        pipeOutReg_bits_wCtrl_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_wCtrl_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :51:27, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_bits_wCtrl_data <=
          io_pipe_fetch_in_req ? _du_io_out_bits_wCtrl_data : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :51:27, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_imm <=
          io_pipe_fetch_in_req ? _du_io_out_bits_imm : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :53:34, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_1 <=
          io_pipe_fetch_in_req ? io_aside_in_regLeft : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :54:40, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_bits_operands_regData_2 <=
          io_pipe_fetch_in_req ? io_aside_in_regRight : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :55:40, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
        pipeOutReg_readInfo_reg_1_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_reg_1_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :48:31, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_readInfo_reg_2_addr <=
          io_pipe_fetch_in_req ? _du_io_out_bits_reg_2_addr : 5'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :39:16, :49:31, :63:35, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        pipeOutReg_fetchInfo_pc <=
          io_pipe_fetch_in_req ? io_pipe_fetch_in_bits_pc : 32'h0;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :39:16, :47:26, :63:35, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:25:23
      end
      pipeOutReg_bits_wCtrl_en <=
        ~io_pipe_br_isMispredict
        & (_GEN_1
             ? io_pipe_fetch_in_req & _du_io_out_bits_wCtrl_en
             : pipeOutReg_bits_wCtrl_en);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :38:12, :39:16, :51:27, :58:32, :61:19, :63:35
      pipeOutReg_bits_operands_hasImm <=
        ~io_pipe_br_isMispredict
        & (_GEN_1
             ? io_pipe_fetch_in_req & _du_io_out_bits_hasImm
             : pipeOutReg_bits_operands_hasImm);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :27:18, :38:12, :39:16, :52:37, :58:32, :61:19, :63:35
      pipeOutReg_fetchInfo_predictTaken <=
        ~io_pipe_br_isMispredict
        & (_GEN_1
             ? io_pipe_fetch_in_req & io_pipe_fetch_in_bits_predictTaken
             : pipeOutReg_fetchInfo_predictTaken);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :38:12, :39:16, :47:26, :58:32, :61:19, :63:35
      pipeOutReg_req <=
        ~io_pipe_br_isMispredict & (_GEN_0 ? io_pipe_fetch_in_req : pipeOutReg_req);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:11:27, :36:23, :38:12, :39:16, :58:32, :61:19, :63:35, :70:33, :71:37
      dcstat <= ~io_pipe_br_isMispredict & (_GEN_0 ? io_pipe_fetch_in_req : dcstat);	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:36:23, :38:12, :58:32, :61:19, :63:35, :70:33, :71:37
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      automatic logic [31:0] _RANDOM[0:6];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        end	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
        pipeOutReg_bits_exeOp_opType = _RANDOM[3'h0][3:0];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_exeOp_opFunc = _RANDOM[3'h0][6:4];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_en = _RANDOM[3'h0][7];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_addr = _RANDOM[3'h0][12:8];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_wCtrl_data = {_RANDOM[3'h0][31:13], _RANDOM[3'h1][12:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_hasImm = _RANDOM[3'h1][13];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_imm = {_RANDOM[3'h1][31:14], _RANDOM[3'h2][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_regData_1 = {_RANDOM[3'h2][31:14], _RANDOM[3'h3][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_bits_operands_regData_2 = {_RANDOM[3'h3][31:14], _RANDOM[3'h4][13:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_readInfo_reg_1_addr = _RANDOM[3'h4][18:14];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_readInfo_reg_2_addr = _RANDOM[3'h4][23:19];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_fetchInfo_pc = {_RANDOM[3'h4][31:24], _RANDOM[3'h5][23:0]};	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_fetchInfo_predictTaken = _RANDOM[3'h6][24];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        pipeOutReg_req = _RANDOM[3'h6][25];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
        dcstat = _RANDOM[3'h6][26];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27, :36:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Du du (	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:27:18
    .io_in_pc                 (io_pipe_fetch_in_bits_pc),
    .io_in_inst               (io_pipe_fetch_in_bits_inst),
    .io_out_bits_exeOp_opType (_du_io_out_bits_exeOp_opType),
    .io_out_bits_exeOp_opFunc (_du_io_out_bits_exeOp_opFunc),
    .io_out_bits_hasImm       (_du_io_out_bits_hasImm),
    .io_out_bits_imm          (_du_io_out_bits_imm),
    .io_out_bits_reg_1_addr   (_du_io_out_bits_reg_1_addr),
    .io_out_bits_reg_2_addr   (_du_io_out_bits_reg_2_addr),
    .io_out_bits_wCtrl_en     (_du_io_out_bits_wCtrl_en),
    .io_out_bits_wCtrl_addr   (_du_io_out_bits_wCtrl_addr),
    .io_out_bits_wCtrl_data   (_du_io_out_bits_wCtrl_data)
  );
  assign io_pipe_fetch_out_ack = ~io_pipe_br_isMispredict & _GEN_0 & io_pipe_fetch_in_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :36:23, :38:12, :40:27, :58:32, :61:19, :63:35, :70:33, :71:37
  assign io_pipe_exe_out_bits_exeOp_opType = pipeOutReg_bits_exeOp_opType;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_exeOp_opFunc = pipeOutReg_bits_exeOp_opFunc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_en = pipeOutReg_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_addr = pipeOutReg_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_wCtrl_data = pipeOutReg_bits_wCtrl_data;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_hasImm = pipeOutReg_bits_operands_hasImm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_imm = pipeOutReg_bits_operands_imm;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_regData_1 = pipeOutReg_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_bits_operands_regData_2 = pipeOutReg_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_readInfo_reg_1_addr = pipeOutReg_readInfo_reg_1_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_readInfo_reg_2_addr = pipeOutReg_readInfo_reg_2_addr;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_fetchInfo_pc = pipeOutReg_fetchInfo_pc;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_fetchInfo_predictTaken = pipeOutReg_fetchInfo_predictTaken;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_pipe_exe_out_req = pipeOutReg_req;	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :11:27
  assign io_aside_out_reg_1_addr =
    io_pipe_fetch_in_bits_inst[31:28] == 4'h1 ? 5'h0 : io_pipe_fetch_in_bits_inst[9:5];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :14:{14,22,36}, :16:29, :18:{29,38}, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
  assign io_aside_out_reg_2_addr =
    io_pipe_fetch_in_bits_inst[31:24] == 8'h0
      ? io_pipe_fetch_in_bits_inst[14:10]
      : io_pipe_fetch_in_bits_inst[4:0];	// src/main/scala/ultra/pipeline/decode/UltraDecodeStage.scala:7:7, :20:{14,22,34}, :22:{29,38}, :24:{29,38}
endmodule

module Regfile(	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
  input         clock,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
                reset,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
  input  [4:0]  io_rChannel_1_in_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  output [31:0] io_rChannel_1_out,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [4:0]  io_rChannel_2_in_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  output [31:0] io_rChannel_2_out,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input         io_wChannel_en,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [4:0]  io_wChannel_addr,	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
  input  [31:0] io_wChannel_data	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:9:14
);

  reg  [31:0]       regs_0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_1;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_2;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_3;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_4;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_5;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_6;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_7;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_8;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_9;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_10;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_11;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_12;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_13;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_14;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_15;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_16;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_17;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_18;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_19;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_20;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_21;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_22;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_23;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_24;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_25;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_26;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_27;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_28;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_29;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_30;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  reg  [31:0]       regs_31;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
  wire [31:0][31:0] _GEN =
    {{regs_31},
     {regs_30},
     {regs_29},
     {regs_28},
     {regs_27},
     {regs_26},
     {regs_25},
     {regs_24},
     {regs_23},
     {regs_22},
     {regs_21},
     {regs_20},
     {regs_19},
     {regs_18},
     {regs_17},
     {regs_16},
     {regs_15},
     {regs_14},
     {regs_13},
     {regs_12},
     {regs_11},
     {regs_10},
     {regs_9},
     {regs_8},
     {regs_7},
     {regs_6},
     {regs_5},
     {regs_4},
     {regs_3},
     {regs_2},
     {regs_1},
     {regs_0}};	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21, :22:23
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    if (reset) begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      regs_0 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_1 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_2 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_3 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_4 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_5 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_6 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_7 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_8 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_9 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_10 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_11 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_12 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_13 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_14 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_15 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_16 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_17 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_18 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_19 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_20 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_21 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_22 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_23 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_24 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_25 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_26 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_27 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_28 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_29 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_30 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
      regs_31 <= 32'h0;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:{21,29}
    end
    else begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      if (io_wChannel_en & io_wChannel_addr == 5'h0)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_0 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_1 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h2)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_2 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h3)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_3 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h4)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_4 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h5)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_5 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h6)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_6 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h7)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_7 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h8)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_8 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h9)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_9 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hA)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_10 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hB)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_11 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hC)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_12 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hD)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_13 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hE)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_14 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'hF)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_15 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h10)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_16 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h11)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_17 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h12)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_18 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h13)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_19 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h14)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_20 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h15)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_21 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h16)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_22 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h17)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_23 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h18)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_24 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h19)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_25 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1A)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_26 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1B)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_27 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1C)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_28 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1D)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_29 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & io_wChannel_addr == 5'h1E)	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21, :36:25, :37:28
        regs_30 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
      if (io_wChannel_en & (&io_wChannel_addr))	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21, :36:25, :37:28
        regs_31 <= io_wChannel_data;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:12:21
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      automatic logic [31:0] _RANDOM[0:31];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM[i[4:0]] = `RANDOM;	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        end	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
        regs_0 = _RANDOM[5'h0];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_1 = _RANDOM[5'h1];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_2 = _RANDOM[5'h2];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_3 = _RANDOM[5'h3];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_4 = _RANDOM[5'h4];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_5 = _RANDOM[5'h5];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_6 = _RANDOM[5'h6];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_7 = _RANDOM[5'h7];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_8 = _RANDOM[5'h8];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_9 = _RANDOM[5'h9];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_10 = _RANDOM[5'hA];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_11 = _RANDOM[5'hB];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_12 = _RANDOM[5'hC];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_13 = _RANDOM[5'hD];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_14 = _RANDOM[5'hE];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_15 = _RANDOM[5'hF];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_16 = _RANDOM[5'h10];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_17 = _RANDOM[5'h11];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_18 = _RANDOM[5'h12];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_19 = _RANDOM[5'h13];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_20 = _RANDOM[5'h14];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_21 = _RANDOM[5'h15];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_22 = _RANDOM[5'h16];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_23 = _RANDOM[5'h17];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_24 = _RANDOM[5'h18];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_25 = _RANDOM[5'h19];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_26 = _RANDOM[5'h1A];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_27 = _RANDOM[5'h1B];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_28 = _RANDOM[5'h1C];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_29 = _RANDOM[5'h1D];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_30 = _RANDOM[5'h1E];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
        regs_31 = _RANDOM[5'h1F];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:21
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rChannel_1_out =
    io_rChannel_1_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_1_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_1_in_addr];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:29, :14:{31,40}, :15:23, :17:27, :18:5, :19:5, :20:23, :22:23
  assign io_rChannel_2_out =
    io_rChannel_2_in_addr == 5'h0
      ? 32'h0
      : io_rChannel_2_in_addr == io_wChannel_addr & io_wChannel_en
          ? io_wChannel_data
          : _GEN[io_rChannel_2_in_addr];	// src/main/scala/ultra/pipeline/regfile/Regfile.scala:8:7, :12:29, :22:23, :25:{31,40}, :26:23, :28:27, :29:7, :30:5, :31:23, :33:23
endmodule

module Alu(	// src/main/scala/ultra/pipeline/exe/Alu.scala:8:7
  input  [3:0]  io_in_op_opType,	// src/main/scala/ultra/pipeline/exe/Alu.scala:9:14
  input  [2:0]  io_in_op_opFunc,	// src/main/scala/ultra/pipeline/exe/Alu.scala:9:14
  input  [31:0] io_in_operand_left,	// src/main/scala/ultra/pipeline/exe/Alu.scala:9:14
                io_in_operand_right,	// src/main/scala/ultra/pipeline/exe/Alu.scala:9:14
  output [31:0] io_out_res	// src/main/scala/ultra/pipeline/exe/Alu.scala:9:14
);

  wire             _GEN = io_in_op_opFunc == 3'h0;	// src/main/scala/ultra/pipeline/exe/Alu.scala:20:32
  wire             _GEN_0 = io_in_op_opFunc == 3'h1;	// src/main/scala/ultra/pipeline/exe/Alu.scala:20:32
  wire             _GEN_1 = io_in_op_opFunc == 3'h2;	// src/main/scala/ultra/pipeline/exe/Alu.scala:20:32
  wire [7:0][31:0] _GEN_2 =
    {{32'h0},
     {32'h0},
     {32'h0},
     {io_in_operand_left * io_in_operand_right},
     {io_in_operand_left - io_in_operand_right},
     {{31'h0, io_in_operand_left < io_in_operand_right}},
     {io_in_operand_left + io_in_operand_right},
     {32'h0}};	// src/main/scala/ultra/pipeline/exe/Alu.scala:13:7, :20:32, :22:15, :25:{15,31}, :28:{15,28,37}, :31:{15,31}, :34:{15,31}
  wire [62:0]      _res_T_22 = {31'h0, io_in_operand_left} << io_in_operand_right[4:0];	// src/main/scala/ultra/pipeline/exe/Alu.scala:28:28, :60:{23,31}
  assign io_out_res =
    io_in_op_opType == 4'h0
      ? 32'h0
      : io_in_op_opType == 4'h3
          ? _GEN_2[io_in_op_opFunc]
          : io_in_op_opType == 4'h1
              ? (_GEN
                   ? 32'h0
                   : _GEN_0
                       ? io_in_operand_left | io_in_operand_right
                       : io_in_op_opFunc == 3'h3
                           ? io_in_operand_left & io_in_operand_right
                           : _GEN_1 ? io_in_operand_left ^ io_in_operand_right : 32'h0)
              : io_in_op_opType == 4'h2
                  ? (_GEN
                       ? 32'h0
                       : _GEN_1
                           ? _res_T_22[31:0]
                           : _GEN_0
                               ? io_in_operand_left >> io_in_operand_right[4:0]
                               : 32'h0)
                  : io_in_op_opType == 4'h6 | io_in_op_opType == 4'h7
                      ? io_in_operand_left + io_in_operand_right
                      : 32'h0;	// src/main/scala/ultra/pipeline/exe/Alu.scala:8:7, :13:7, :15:28, :17:11, :20:32, :22:15, :25:15, :28:15, :31:15, :34:15, :39:32, :41:15, :44:{15,23}, :47:{15,23}, :50:{15,23}, :55:32, :57:15, :60:{15,23}, :63:{15,23,31}, :68:{11,27}
endmodule

module ExeStage(	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
  input         clock,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
                reset,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
  input  [3:0]  io_pipe_decode_in_bits_exeOp_opType,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [2:0]  io_pipe_decode_in_bits_exeOp_opFunc,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input         io_pipe_decode_in_bits_wCtrl_en,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [4:0]  io_pipe_decode_in_bits_wCtrl_addr,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [31:0] io_pipe_decode_in_bits_wCtrl_data,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input         io_pipe_decode_in_bits_operands_hasImm,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [31:0] io_pipe_decode_in_bits_operands_imm,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_pipe_decode_in_bits_operands_regData_1,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_pipe_decode_in_bits_operands_regData_2,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [4:0]  io_pipe_decode_in_readInfo_reg_1_addr,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_pipe_decode_in_readInfo_reg_2_addr,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [31:0] io_pipe_decode_in_fetchInfo_pc,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input         io_pipe_decode_in_fetchInfo_predictTaken,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_pipe_decode_in_req,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output        io_pipe_decode_out_ack,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_pipe_wback_out_bits_en,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output [4:0]  io_pipe_wback_out_bits_addr,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output [31:0] io_pipe_wback_out_bits_data,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output        io_pipe_br_isMispredict,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output [31:0] io_pipe_br_npc,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input  [63:0] io_aside_in_rdata,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  input         io_aside_in_rrdy,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_aside_in_rvalid,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_aside_in_wrdy,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output        io_aside_out_rreq,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_aside_out_wreq,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output [3:0]  io_aside_out_byteSelN,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
  output [31:0] io_aside_out_addr,	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
                io_aside_out_wdata	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
);

  wire [31:0]     _alu_io_out_res;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:58:19
  wire [3:0][3:0] _GEN = '{4'h7, 4'hB, 4'hD, 4'hE};	// src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:62:31, :63:22, :65:18, :68:18, :71:18, :74:18
  reg             pipeOutReg_bits_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27
  reg  [4:0]      pipeOutReg_bits_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27
  reg  [31:0]     pipeOutReg_bits_data;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27
  reg             preResBuf_bits_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26
  reg  [4:0]      preResBuf_bits_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26
  reg  [31:0]     preResBuf_bits_data;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26
  reg  [2:0]      exstat;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:27:23
  wire [31:0]     regLeft_res =
    preResBuf_bits_en & preResBuf_bits_addr == io_pipe_decode_in_readInfo_reg_1_addr
      ? preResBuf_bits_data
      : io_pipe_decode_in_bits_operands_regData_1;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :40:25, :41:29, :42:6, :43:11, :45:11
  wire [31:0]     regRight_res =
    preResBuf_bits_en & preResBuf_bits_addr == io_pipe_decode_in_readInfo_reg_2_addr
      ? preResBuf_bits_data
      : io_pipe_decode_in_bits_operands_regData_2;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :40:25, :41:29, :42:6, :43:11, :45:11
  wire [31:0]     _branchTarget_T_2 =
    io_pipe_decode_in_fetchInfo_pc + io_pipe_decode_in_bits_operands_imm;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:87:32
  wire [31:0]     _defaultTarget_T_1 = io_pipe_decode_in_fetchInfo_pc + 32'h4;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:90:32
  wire            asideOutWire_rreq = io_pipe_decode_in_bits_exeOp_opType == 4'h6;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:137:49
  wire            asideOutWire_wreq = io_pipe_decode_in_bits_exeOp_opType == 4'h7;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:138:49, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:74:18
  wire            _GEN_0 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h2;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :141:30
  wire [31:0]     asideOutWire_byteSelN =
    _GEN_0 ? {28'h0, _GEN[_alu_io_out_res[1:0]]} : 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:38:26, :58:19, :141:30, :143:4, :144:27, :146:27, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:62:31, :63:{16,22}, :65:18, :68:18, :71:18, :74:18
  reg             asideOutBuf_rreq;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28
  reg             asideOutBuf_wreq;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28
  reg  [31:0]     asideOutBuf_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28
  reg  [31:0]     asideOutBuf_byteSelN;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28
  reg  [31:0]     asideOutBuf_wdata;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28
  reg             loadWctrlBuf_bits_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:189:29
  reg  [4:0]      loadWctrlBuf_bits_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:189:29
  wire            _GEN_1 = exstat == 3'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23, :191:17
  wire            _GEN_2 =
    io_pipe_decode_in_bits_exeOp_opType == 4'h3
    | io_pipe_decode_in_bits_exeOp_opType == 4'h2
    | io_pipe_decode_in_bits_exeOp_opType == 4'h1;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37
  wire            _GEN_3 = io_pipe_decode_in_bits_exeOp_opType == 4'h4;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37
  wire            _GEN_4 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h1;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :96:37
  wire            _GEN_5 = regLeft_res == regRight_res;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:42:6, :43:11, :45:11, :98:{22,35}, :99:26, :102:26
  wire            _GEN_6 = io_pipe_decode_in_bits_exeOp_opFunc == 3'h3;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :96:37
  wire            _GEN_7 = $signed(regLeft_res) >= $signed(regRight_res);	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:42:6, :43:11, :45:11, :107:29
  wire            _GEN_8 = io_pipe_decode_in_bits_exeOp_opType == 4'h5;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37
  wire            _GEN_9 = _GEN_3 | _GEN_8;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:31:16, :94:21, :129:21, :159:37
  wire            _GEN_10 = _GEN_2 | _GEN_9;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:31:16, :81:26, :94:21, :129:21, :159:37
  wire            _GEN_11 = io_pipe_decode_in_bits_exeOp_opType == 4'h6;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:137:49, :159:37
  wire            _GEN_12 = _GEN_1 & io_pipe_decode_in_req;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37, :189:29, :191:17, :194:23
  wire            _GEN_13 = io_pipe_decode_in_bits_exeOp_opType == 4'h7;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:74:18
  wire            _GEN_14 = _GEN_13 & io_aside_in_wrdy;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:33:18, :151:18, :159:37, :180:31
  wire            _GEN_15 =
    ~io_pipe_decode_in_req | _GEN_10 | ~(_GEN_11 ? io_aside_in_rrdy : _GEN_14);	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:31:16, :33:18, :81:26, :94:21, :129:21, :151:18, :155:18, :159:37, :172:31, :180:31, :194:23
  wire            _GEN_16 = exstat == 3'h2;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23, :191:17
  wire            _GEN_17 = exstat == 3'h3;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23, :191:17
  wire            _GEN_18 = exstat == 3'h4;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23, :191:17
  wire            _GEN_19 = _GEN_18 & io_aside_in_wrdy;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:33:18, :151:18, :191:17, :220:29
  wire            _GEN_20 = _GEN_17 | ~_GEN_19;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:33:18, :151:18, :191:17, :220:29
  always @(posedge clock) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
    if (reset) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      pipeOutReg_bits_en <= 1'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:9:13
      pipeOutReg_bits_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_bits_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27, :38:26
      preResBuf_bits_en <= 1'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:9:13
      preResBuf_bits_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      preResBuf_bits_data <= 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :38:26
      exstat <= 3'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23
      asideOutBuf_rreq <= 1'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:9:13
      asideOutBuf_wreq <= 1'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:9:13
      asideOutBuf_addr <= 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:38:26, :148:28
      asideOutBuf_byteSelN <= 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:38:26, :148:28
      asideOutBuf_wdata <= 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:38:26, :148:28
      loadWctrlBuf_bits_en <= 1'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:189:29, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:9:13
      loadWctrlBuf_bits_addr <= 5'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:189:29, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
    end
    else begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      automatic logic [2:0]  _GEN_21;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:154:12, :172:31, :175:18
      automatic logic [2:0]  _GEN_22;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:150:12, :180:31, :183:18
      automatic logic        _pipeOutReg_bits_data_T;	// src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:81:21
      automatic logic [31:0] _GEN_23;	// src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:80:26, :81:21, :95:13
      automatic logic        _GEN_24 = _GEN_17 & io_aside_in_rvalid;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:23, :191:17, :209:31
      automatic logic        _GEN_25;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :191:17
      _GEN_21 = {2'h1, io_aside_in_rrdy};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:154:12, :172:31, :175:18
      _GEN_22 = {~io_aside_in_wrdy, 2'h0};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:150:12, :180:31, :183:18
      _pipeOutReg_bits_data_T = asideOutBuf_byteSelN == 32'hE;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:81:21
      _GEN_23 = (|asideOutBuf_byteSelN) ? 32'h0 : io_aside_in_rdata[31:0];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:38:26, :148:28, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:80:26, :81:21, :95:13
      _GEN_25 = _GEN_16 | ~_GEN_24;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:23, :191:17, :209:31
      pipeOutReg_bits_en <=
        _GEN_1
          ? io_pipe_decode_in_req & (_GEN_2 | _GEN_9 & io_pipe_decode_in_bits_wCtrl_en)
          : ~_GEN_16 & _GEN_24 & loadWctrlBuf_bits_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27, :16:26, :31:16, :69:23, :80:24, :94:21, :129:21, :159:37, :189:29, :191:17, :194:23, :209:31
      pipeOutReg_bits_addr <=
        _GEN_1
          ? (io_pipe_decode_in_req & _GEN_10 ? io_pipe_decode_in_bits_wCtrl_addr : 5'h0)
          : _GEN_25 ? 5'h0 : loadWctrlBuf_bits_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27, :16:26, :31:16, :81:26, :94:21, :129:21, :159:37, :189:29, :191:17, :194:23, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
      pipeOutReg_bits_data <=
        _GEN_1
          ? (io_pipe_decode_in_req
               ? (_GEN_2
                    ? _alu_io_out_res
                    : _GEN_9 ? io_pipe_decode_in_bits_wCtrl_data : 32'h0)
               : 32'h0)
          : _GEN_25
              ? 32'h0
              : _pipeOutReg_bits_data_T
                  ? {24'h0, io_aside_in_rdata[7:0]}
                  : asideOutBuf_byteSelN == 32'hD
                      ? {24'h0, io_aside_in_rdata[15:8]}
                      : asideOutBuf_byteSelN == 32'hB
                          ? {24'h0, io_aside_in_rdata[23:16]}
                          : asideOutBuf_byteSelN == 32'h7
                              ? {24'h0, io_aside_in_rdata[31:24]}
                              : _GEN_23;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:14:27, :16:26, :31:16, :38:26, :58:19, :82:26, :94:21, :129:21, :148:28, :159:37, :191:17, :194:23, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:80:26, :81:21, :83:{13,20}, :86:{13,20}, :89:{13,20}, :92:{13,20}, :95:13
      if (_GEN_1) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:191:17
        if (io_pipe_decode_in_req) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:10:14
          if (_GEN_2) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37
            preResBuf_bits_en <= |io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:15
            preResBuf_bits_data <=
              (|io_pipe_decode_in_bits_wCtrl_addr) ? _alu_io_out_res : 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :38:26, :58:19, :69:{15,23}, :70:17, :74:27
          end
          else if (_GEN_3 | _GEN_8) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:69:23, :159:37
            preResBuf_bits_en <=
              (|io_pipe_decode_in_bits_wCtrl_addr) & io_pipe_decode_in_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:{15,23}, :70:17, :72:25
            preResBuf_bits_data <=
              (|io_pipe_decode_in_bits_wCtrl_addr)
                ? io_pipe_decode_in_bits_wCtrl_data
                : 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :38:26, :69:{15,23}, :70:17, :74:27
          end
        end
        if (io_pipe_decode_in_req & (_GEN_2 | _GEN_3 | _GEN_8))	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:23, :159:37, :194:23
          preResBuf_bits_addr <=
            (|io_pipe_decode_in_bits_wCtrl_addr)
              ? io_pipe_decode_in_bits_wCtrl_addr
              : 5'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:{15,23}, :70:17, :73:27, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
        exstat <=
          ~io_pipe_decode_in_req | _GEN_10
            ? 3'h0
            : _GEN_11 ? _GEN_21 : _GEN_13 ? _GEN_22 : 3'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23, :29:12, :31:16, :33:18, :81:26, :94:21, :129:21, :150:12, :154:12, :159:37, :172:31, :175:18, :180:31, :183:18, :194:23
      end
      else begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:191:17
        if (_GEN_25) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :191:17
        end
        else begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :191:17
          preResBuf_bits_en <= |loadWctrlBuf_bits_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:15, :189:29
          preResBuf_bits_addr <=
            (|loadWctrlBuf_bits_addr) ? loadWctrlBuf_bits_addr : 5'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :69:{15,23}, :70:17, :73:27, :189:29, src/main/scala/ultra/pipeline/regfile/RegfileUtils.scala:10:15
          preResBuf_bits_data <=
            (|loadWctrlBuf_bits_addr)
              ? (_pipeOutReg_bits_data_T
                   ? {24'h0, io_aside_in_rdata[7:0]}
                   : asideOutBuf_byteSelN == 32'hD
                       ? {24'h0, io_aside_in_rdata[15:8]}
                       : asideOutBuf_byteSelN == 32'hB
                           ? {24'h0, io_aside_in_rdata[23:16]}
                           : asideOutBuf_byteSelN == 32'h7
                               ? {24'h0, io_aside_in_rdata[31:24]}
                               : _GEN_23)
              : 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:16:26, :38:26, :69:{15,23}, :70:17, :74:27, :148:28, :189:29, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:80:26, :81:21, :83:{13,20}, :86:{13,20}, :89:{13,20}, :92:{13,20}, :95:13
        end
        if (_GEN_16)	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:191:17
          exstat <= _GEN_21;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:27:23, :154:12, :172:31, :175:18
        else if (_GEN_17)	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:191:17
          exstat <= io_aside_in_rvalid ? 3'h0 : 3'h3;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23, :209:31, :210:16, :215:16
        else if (_GEN_18)	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:191:17
          exstat <= _GEN_22;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:27:23, :150:12, :180:31, :183:18
        else	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:191:17
          exstat <= 3'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :27:23
      end
      if (~_GEN_12 | _GEN_10 | ~(_GEN_11 | _GEN_13)) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:31:16, :81:26, :94:21, :129:21, :148:28, :159:37, :171:21, :179:21, :189:29, :191:17, :194:23
      end
      else begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:148:28, :159:37, :191:17, :194:23
        asideOutBuf_rreq <= asideOutWire_rreq;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:137:49, :148:28
        asideOutBuf_wreq <= asideOutWire_wreq;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:138:49, :148:28
        asideOutBuf_addr <= _alu_io_out_res;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:58:19, :148:28
        asideOutBuf_byteSelN <= asideOutWire_byteSelN;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:143:4, :144:27, :146:27, :148:28
        asideOutBuf_wdata <= regRight_res;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:42:6, :43:11, :45:11, :148:28
      end
      if (~_GEN_12 | _GEN_10 | ~_GEN_11) begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:31:16, :81:26, :94:21, :129:21, :159:37, :189:29, :191:17, :194:23
      end
      else begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:159:37, :189:29, :191:17, :194:23
        loadWctrlBuf_bits_en <= io_pipe_decode_in_bits_wCtrl_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:189:29
        loadWctrlBuf_bits_addr <= io_pipe_decode_in_bits_wCtrl_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:189:29
      end
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
    `ifdef FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      `FIRRTL_BEFORE_INITIAL	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      automatic logic [31:0] _RANDOM[0:5];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      `ifdef INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
        `INIT_RANDOM_PROLOG_	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
        for (logic [2:0] i = 3'h0; i < 3'h6; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
        end	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
        pipeOutReg_bits_en = _RANDOM[3'h0][0];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27
        pipeOutReg_bits_addr = _RANDOM[3'h0][5:1];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27
        pipeOutReg_bits_data = {_RANDOM[3'h0][31:6], _RANDOM[3'h1][5:0]};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27
        preResBuf_bits_en = _RANDOM[3'h1][6];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27, :16:26
        preResBuf_bits_addr = _RANDOM[3'h1][11:7];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27, :16:26
        preResBuf_bits_data = {_RANDOM[3'h1][31:12], _RANDOM[3'h2][11:0]};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27, :16:26
        exstat = _RANDOM[3'h2][14:12];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :16:26, :27:23
        asideOutBuf_rreq = _RANDOM[3'h2][15];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :16:26, :148:28
        asideOutBuf_wreq = _RANDOM[3'h2][16];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :16:26, :148:28
        asideOutBuf_addr = {_RANDOM[3'h2][31:17], _RANDOM[3'h3][16:0]};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :16:26, :148:28
        asideOutBuf_byteSelN = {_RANDOM[3'h3][31:17], _RANDOM[3'h4][16:0]};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :148:28
        asideOutBuf_wdata = {_RANDOM[3'h4][31:17], _RANDOM[3'h5][16:0]};	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :148:28
        loadWctrlBuf_bits_en = _RANDOM[3'h5][17];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :148:28, :189:29
        loadWctrlBuf_bits_addr = _RANDOM[3'h5][22:18];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :148:28, :189:29
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
      `FIRRTL_AFTER_INITIAL	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Alu alu (	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:58:19
    .io_in_op_opType     (io_pipe_decode_in_bits_exeOp_opType),
    .io_in_op_opFunc     (io_pipe_decode_in_bits_exeOp_opFunc),
    .io_in_operand_left  (regLeft_res),	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:42:6, :43:11, :45:11
    .io_in_operand_right
      (io_pipe_decode_in_bits_operands_hasImm
         ? io_pipe_decode_in_bits_operands_imm
         : regRight_res),	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:42:6, :43:11, :45:11, :61:36, :62:29, :64:29
    .io_out_res          (_alu_io_out_res)
  );
  assign io_pipe_decode_out_ack = _GEN_1 & io_pipe_decode_in_req;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :191:17, :194:23
  assign io_pipe_wback_out_bits_en = pipeOutReg_bits_en;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27
  assign io_pipe_wback_out_bits_addr = pipeOutReg_bits_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27
  assign io_pipe_wback_out_bits_data = pipeOutReg_bits_data;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :14:27
  assign io_pipe_br_isMispredict =
    _GEN_12 & ~_GEN_2
    & (_GEN_3
         ? (_GEN_4
              ? _GEN_5 ^ ~io_pipe_decode_in_fetchInfo_predictTaken
              : _GEN_6
                  ? _GEN_7 ^ io_pipe_decode_in_fetchInfo_predictTaken
                  : _GEN_0 & (_GEN_5 ^ io_pipe_decode_in_fetchInfo_predictTaken))
         : _GEN_8);	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :32:16, :96:37, :98:{22,35}, :99:26, :100:35, :102:26, :103:35, :107:{29,48}, :109:35, :112:35, :116:35, :118:35, :121:35, :141:30, :159:37, :189:29, :191:17, :194:23
  assign io_pipe_br_npc =
    ~_GEN_12 | _GEN_2
      ? 32'h0
      : _GEN_3
          ? (_GEN_4
               ? (_GEN_5 ? _defaultTarget_T_1 : _branchTarget_T_2)
               : _GEN_6
                   ? (_GEN_7 ? _branchTarget_T_2 : _defaultTarget_T_1)
                   : _GEN_0 ? (_GEN_5 ? _branchTarget_T_2 : _defaultTarget_T_1) : 32'h0)
          : _GEN_8 ? regLeft_res + io_pipe_decode_in_bits_operands_imm : 32'h0;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :32:16, :38:26, :42:6, :43:11, :45:11, :87:32, :90:32, :96:37, :98:{22,35}, :99:26, :102:26, :107:{29,48}, :108:26, :111:26, :116:35, :117:26, :120:26, :132:{20,39}, :141:30, :159:37, :189:29, :191:17, :194:23
  assign io_aside_out_rreq =
    _GEN_1
      ? io_pipe_decode_in_req & ~_GEN_10
        & (_GEN_11 ? io_aside_in_rrdy & asideOutWire_rreq : _GEN_14 & asideOutWire_rreq)
      : _GEN_16
          ? io_aside_in_rrdy & asideOutBuf_rreq
          : ~_GEN_17 & _GEN_19 & asideOutBuf_rreq;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :31:16, :33:18, :81:26, :94:21, :129:21, :137:49, :148:28, :151:18, :155:18, :159:37, :172:31, :180:31, :191:17, :194:23, :201:29, :220:29
  assign io_aside_out_wreq =
    _GEN_1
      ? io_pipe_decode_in_req & ~_GEN_10
        & (_GEN_11 ? io_aside_in_rrdy & asideOutWire_wreq : _GEN_14 & asideOutWire_wreq)
      : _GEN_16
          ? io_aside_in_rrdy & asideOutBuf_wreq
          : ~_GEN_17 & _GEN_19 & asideOutBuf_wreq;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :31:16, :33:18, :81:26, :94:21, :129:21, :138:49, :148:28, :151:18, :155:18, :159:37, :172:31, :180:31, :191:17, :194:23, :201:29, :220:29
  assign io_aside_out_byteSelN =
    _GEN_1
      ? (_GEN_15 ? 4'h0 : asideOutWire_byteSelN[3:0])
      : _GEN_16
          ? (io_aside_in_rrdy ? asideOutBuf_byteSelN[3:0] : 4'h0)
          : _GEN_20 ? 4'h0 : asideOutBuf_byteSelN[3:0];	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :33:18, :143:4, :144:27, :146:27, :148:28, :155:18, :159:37, :191:17, :194:23, :201:29, src/main/scala/ultra/pipeline/exe/UltraExeUtils.scala:62:31
  assign io_aside_out_addr =
    _GEN_1
      ? (_GEN_15 ? 32'h0 : _alu_io_out_res)
      : _GEN_16
          ? (io_aside_in_rrdy ? asideOutBuf_addr : 32'h0)
          : _GEN_20 ? 32'h0 : asideOutBuf_addr;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :33:18, :38:26, :58:19, :148:28, :155:18, :159:37, :191:17, :194:23, :201:29
  assign io_aside_out_wdata =
    _GEN_1
      ? (_GEN_15 ? 32'h0 : regRight_res)
      : _GEN_16
          ? (io_aside_in_rrdy ? asideOutBuf_wdata : 32'h0)
          : _GEN_20 ? 32'h0 : asideOutBuf_wdata;	// src/main/scala/ultra/pipeline/exe/ExeStage.scala:9:7, :33:18, :38:26, :42:6, :43:11, :45:11, :148:28, :155:18, :159:37, :191:17, :194:23, :201:29
endmodule

module UltraCpu(	// src/main/scala/ultra/UltraCpu.scala:10:7
  input         clock,	// src/main/scala/ultra/UltraCpu.scala:10:7
                reset,	// src/main/scala/ultra/UltraCpu.scala:10:7
  output [31:0] io_baseSram_req_wData,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output [19:0] io_baseSram_req_addr,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output [3:0]  io_baseSram_req_byteSelN,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output        io_baseSram_req_ce,	// src/main/scala/ultra/UltraCpu.scala:11:14
                io_baseSram_req_oe,	// src/main/scala/ultra/UltraCpu.scala:11:14
                io_baseSram_req_we,	// src/main/scala/ultra/UltraCpu.scala:11:14
  input  [31:0] io_baseSram_rspns_rData,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output [31:0] io_extSram_req_wData,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output [19:0] io_extSram_req_addr,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output [3:0]  io_extSram_req_byteSelN,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output        io_extSram_req_ce,	// src/main/scala/ultra/UltraCpu.scala:11:14
                io_extSram_req_oe,	// src/main/scala/ultra/UltraCpu.scala:11:14
                io_extSram_req_we,	// src/main/scala/ultra/UltraCpu.scala:11:14
  input  [31:0] io_extSram_rspns_rData,	// src/main/scala/ultra/UltraCpu.scala:11:14
  output        io_uart_txd,	// src/main/scala/ultra/UltraCpu.scala:11:14
  input         io_uart_rxd	// src/main/scala/ultra/UltraCpu.scala:11:14
);

  wire         _exeStage_io_pipe_decode_out_ack;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire         _exeStage_io_pipe_wback_out_bits_en;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [4:0]   _exeStage_io_pipe_wback_out_bits_addr;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [31:0]  _exeStage_io_pipe_wback_out_bits_data;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire         _exeStage_io_pipe_br_isMispredict;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [31:0]  _exeStage_io_pipe_br_npc;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire         _exeStage_io_aside_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire         _exeStage_io_aside_out_wreq;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [3:0]   _exeStage_io_aside_out_byteSelN;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [31:0]  _exeStage_io_aside_out_addr;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [31:0]  _exeStage_io_aside_out_wdata;	// src/main/scala/ultra/UltraCpu.scala:51:24
  wire [31:0]  _regfile_io_rChannel_1_out;	// src/main/scala/ultra/UltraCpu.scala:42:23
  wire [31:0]  _regfile_io_rChannel_2_out;	// src/main/scala/ultra/UltraCpu.scala:42:23
  wire         _decodeStage_io_pipe_fetch_out_ack;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [3:0]   _decodeStage_io_pipe_exe_out_bits_exeOp_opType;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [2:0]   _decodeStage_io_pipe_exe_out_bits_exeOp_opFunc;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire         _decodeStage_io_pipe_exe_out_bits_wCtrl_en;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [4:0]   _decodeStage_io_pipe_exe_out_bits_wCtrl_addr;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [31:0]  _decodeStage_io_pipe_exe_out_bits_wCtrl_data;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire         _decodeStage_io_pipe_exe_out_bits_operands_hasImm;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [31:0]  _decodeStage_io_pipe_exe_out_bits_operands_imm;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [31:0]  _decodeStage_io_pipe_exe_out_bits_operands_regData_1;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [31:0]  _decodeStage_io_pipe_exe_out_bits_operands_regData_2;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [4:0]   _decodeStage_io_pipe_exe_out_readInfo_reg_1_addr;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [4:0]   _decodeStage_io_pipe_exe_out_readInfo_reg_2_addr;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [31:0]  _decodeStage_io_pipe_exe_out_fetchInfo_pc;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire         _decodeStage_io_pipe_exe_out_fetchInfo_predictTaken;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire         _decodeStage_io_pipe_exe_out_req;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [4:0]   _decodeStage_io_aside_out_reg_1_addr;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [4:0]   _decodeStage_io_aside_out_reg_2_addr;	// src/main/scala/ultra/UltraCpu.scala:41:27
  wire [31:0]  _fetchPlugin_io_core_out_inst;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire         _fetchPlugin_io_core_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire         _fetchPlugin_io_core_out_isInBuf;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire [31:0]  _fetchPlugin_io_core_out_pcOffset;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire         _fetchPlugin_io_core_out_predictTaken;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire [31:0]  _fetchPlugin_io_bus_out_pc;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire         _fetchPlugin_io_bus_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:35:27
  wire         _fetchStage_io_pipe_out_req;	// src/main/scala/ultra/UltraCpu.scala:34:26
  wire [31:0]  _fetchStage_io_pipe_out_bits_pc;	// src/main/scala/ultra/UltraCpu.scala:34:26
  wire [31:0]  _fetchStage_io_pipe_out_bits_inst;	// src/main/scala/ultra/UltraCpu.scala:34:26
  wire         _fetchStage_io_pipe_out_bits_predictTaken;	// src/main/scala/ultra/UltraCpu.scala:34:26
  wire [31:0]  _fetchStage_io_aside_out_pc;	// src/main/scala/ultra/UltraCpu.scala:34:26
  wire         _fetchStage_io_aside_out_rreq;	// src/main/scala/ultra/UltraCpu.scala:34:26
  wire [511:0] _bus_io_iChannel_out_rdata;	// src/main/scala/ultra/UltraCpu.scala:25:19
  wire         _bus_io_iChannel_out_rrdy;	// src/main/scala/ultra/UltraCpu.scala:25:19
  wire         _bus_io_iChannel_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:25:19
  wire [63:0]  _bus_io_dChannel_out_rdata;	// src/main/scala/ultra/UltraCpu.scala:25:19
  wire         _bus_io_dChannel_out_rrdy;	// src/main/scala/ultra/UltraCpu.scala:25:19
  wire         _bus_io_dChannel_out_rvalid;	// src/main/scala/ultra/UltraCpu.scala:25:19
  wire         _bus_io_dChannel_out_wrdy;	// src/main/scala/ultra/UltraCpu.scala:25:19
  UltraBus bus (	// src/main/scala/ultra/UltraCpu.scala:25:19
    .clock                   (clock),
    .reset                   (reset),
    .io_iChannel_in_pc       (_fetchPlugin_io_bus_out_pc),	// src/main/scala/ultra/UltraCpu.scala:35:27
    .io_iChannel_in_rreq     (_fetchPlugin_io_bus_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:35:27
    .io_iChannel_out_rdata   (_bus_io_iChannel_out_rdata),
    .io_iChannel_out_rrdy    (_bus_io_iChannel_out_rrdy),
    .io_iChannel_out_rvalid  (_bus_io_iChannel_out_rvalid),
    .io_dChannel_in_rreq     (_exeStage_io_aside_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_dChannel_in_wreq     (_exeStage_io_aside_out_wreq),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_dChannel_in_byteSelN (_exeStage_io_aside_out_byteSelN),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_dChannel_in_addr     (_exeStage_io_aside_out_addr),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_dChannel_in_wdata    (_exeStage_io_aside_out_wdata),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_dChannel_out_rdata   (_bus_io_dChannel_out_rdata),
    .io_dChannel_out_rrdy    (_bus_io_dChannel_out_rrdy),
    .io_dChannel_out_rvalid  (_bus_io_dChannel_out_rvalid),
    .io_dChannel_out_wrdy    (_bus_io_dChannel_out_wrdy),
    .io_baseRam_in_rData     (io_baseSram_rspns_rData),
    .io_baseRam_out_wData    (io_baseSram_req_wData),
    .io_baseRam_out_addr     (io_baseSram_req_addr),
    .io_baseRam_out_byteSelN (io_baseSram_req_byteSelN),
    .io_baseRam_out_ce       (io_baseSram_req_ce),
    .io_baseRam_out_oe       (io_baseSram_req_oe),
    .io_baseRam_out_we       (io_baseSram_req_we),
    .io_extRam_in_rData      (io_extSram_rspns_rData),
    .io_extRam_out_wData     (io_extSram_req_wData),
    .io_extRam_out_addr      (io_extSram_req_addr),
    .io_extRam_out_byteSelN  (io_extSram_req_byteSelN),
    .io_extRam_out_ce        (io_extSram_req_ce),
    .io_extRam_out_oe        (io_extSram_req_oe),
    .io_extRam_out_we        (io_extSram_req_we),
    .io_uart_txd             (io_uart_txd),
    .io_uart_rxd             (io_uart_rxd)
  );
  UltraFetchStage fetchStage (	// src/main/scala/ultra/UltraCpu.scala:34:26
    .clock                         (clock),
    .reset                         (reset),
    .io_pipe_in_ack                (_decodeStage_io_pipe_fetch_out_ack),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_out_req               (_fetchStage_io_pipe_out_req),
    .io_pipe_out_bits_pc           (_fetchStage_io_pipe_out_bits_pc),
    .io_pipe_out_bits_inst         (_fetchStage_io_pipe_out_bits_inst),
    .io_pipe_out_bits_predictTaken (_fetchStage_io_pipe_out_bits_predictTaken),
    .io_pipe_br_isMispredict       (_exeStage_io_pipe_br_isMispredict),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_pipe_br_npc                (_exeStage_io_pipe_br_npc),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_aside_out_pc               (_fetchStage_io_aside_out_pc),
    .io_aside_out_rreq             (_fetchStage_io_aside_out_rreq),
    .io_aside_in_inst              (_fetchPlugin_io_core_out_inst),	// src/main/scala/ultra/UltraCpu.scala:35:27
    .io_aside_in_rvalid            (_fetchPlugin_io_core_out_rvalid),	// src/main/scala/ultra/UltraCpu.scala:35:27
    .io_aside_in_isInBuf           (_fetchPlugin_io_core_out_isInBuf),	// src/main/scala/ultra/UltraCpu.scala:35:27
    .io_aside_in_pcOffset          (_fetchPlugin_io_core_out_pcOffset),	// src/main/scala/ultra/UltraCpu.scala:35:27
    .io_aside_in_predictTaken      (_fetchPlugin_io_core_out_predictTaken)	// src/main/scala/ultra/UltraCpu.scala:35:27
  );
  UltraFetchPlugin fetchPlugin (	// src/main/scala/ultra/UltraCpu.scala:35:27
    .clock                    (clock),
    .reset                    (reset),
    .io_core_in_pc            (_fetchStage_io_aside_out_pc),	// src/main/scala/ultra/UltraCpu.scala:34:26
    .io_core_in_rreq          (_fetchStage_io_aside_out_rreq),	// src/main/scala/ultra/UltraCpu.scala:34:26
    .io_core_out_inst         (_fetchPlugin_io_core_out_inst),
    .io_core_out_rvalid       (_fetchPlugin_io_core_out_rvalid),
    .io_core_out_isInBuf      (_fetchPlugin_io_core_out_isInBuf),
    .io_core_out_pcOffset     (_fetchPlugin_io_core_out_pcOffset),
    .io_core_out_predictTaken (_fetchPlugin_io_core_out_predictTaken),
    .io_bus_out_pc            (_fetchPlugin_io_bus_out_pc),
    .io_bus_out_rreq          (_fetchPlugin_io_bus_out_rreq),
    .io_bus_in_rdata          (_bus_io_iChannel_out_rdata),	// src/main/scala/ultra/UltraCpu.scala:25:19
    .io_bus_in_rrdy           (_bus_io_iChannel_out_rrdy),	// src/main/scala/ultra/UltraCpu.scala:25:19
    .io_bus_in_rvalid         (_bus_io_iChannel_out_rvalid)	// src/main/scala/ultra/UltraCpu.scala:25:19
  );
  UltraDecodeStage decodeStage (	// src/main/scala/ultra/UltraCpu.scala:41:27
    .clock                                   (clock),
    .reset                                   (reset),
    .io_pipe_fetch_in_req                    (_fetchStage_io_pipe_out_req),	// src/main/scala/ultra/UltraCpu.scala:34:26
    .io_pipe_fetch_in_bits_pc                (_fetchStage_io_pipe_out_bits_pc),	// src/main/scala/ultra/UltraCpu.scala:34:26
    .io_pipe_fetch_in_bits_inst              (_fetchStage_io_pipe_out_bits_inst),	// src/main/scala/ultra/UltraCpu.scala:34:26
    .io_pipe_fetch_in_bits_predictTaken      (_fetchStage_io_pipe_out_bits_predictTaken),	// src/main/scala/ultra/UltraCpu.scala:34:26
    .io_pipe_fetch_out_ack                   (_decodeStage_io_pipe_fetch_out_ack),
    .io_pipe_exe_in_ack                      (_exeStage_io_pipe_decode_out_ack),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_pipe_exe_out_bits_exeOp_opType
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opType),
    .io_pipe_exe_out_bits_exeOp_opFunc
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opFunc),
    .io_pipe_exe_out_bits_wCtrl_en           (_decodeStage_io_pipe_exe_out_bits_wCtrl_en),
    .io_pipe_exe_out_bits_wCtrl_addr
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_addr),
    .io_pipe_exe_out_bits_wCtrl_data
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_data),
    .io_pipe_exe_out_bits_operands_hasImm
      (_decodeStage_io_pipe_exe_out_bits_operands_hasImm),
    .io_pipe_exe_out_bits_operands_imm
      (_decodeStage_io_pipe_exe_out_bits_operands_imm),
    .io_pipe_exe_out_bits_operands_regData_1
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_1),
    .io_pipe_exe_out_bits_operands_regData_2
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_2),
    .io_pipe_exe_out_readInfo_reg_1_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_1_addr),
    .io_pipe_exe_out_readInfo_reg_2_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_2_addr),
    .io_pipe_exe_out_fetchInfo_pc            (_decodeStage_io_pipe_exe_out_fetchInfo_pc),
    .io_pipe_exe_out_fetchInfo_predictTaken
      (_decodeStage_io_pipe_exe_out_fetchInfo_predictTaken),
    .io_pipe_exe_out_req                     (_decodeStage_io_pipe_exe_out_req),
    .io_pipe_br_isMispredict                 (_exeStage_io_pipe_br_isMispredict),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_aside_in_regLeft                     (_regfile_io_rChannel_1_out),	// src/main/scala/ultra/UltraCpu.scala:42:23
    .io_aside_in_regRight                    (_regfile_io_rChannel_2_out),	// src/main/scala/ultra/UltraCpu.scala:42:23
    .io_aside_out_reg_1_addr                 (_decodeStage_io_aside_out_reg_1_addr),
    .io_aside_out_reg_2_addr                 (_decodeStage_io_aside_out_reg_2_addr)
  );
  Regfile regfile (	// src/main/scala/ultra/UltraCpu.scala:42:23
    .clock                 (clock),
    .reset                 (reset),
    .io_rChannel_1_in_addr (_decodeStage_io_aside_out_reg_1_addr),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_rChannel_1_out     (_regfile_io_rChannel_1_out),
    .io_rChannel_2_in_addr (_decodeStage_io_aside_out_reg_2_addr),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_rChannel_2_out     (_regfile_io_rChannel_2_out),
    .io_wChannel_en        (_exeStage_io_pipe_wback_out_bits_en),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_wChannel_addr      (_exeStage_io_pipe_wback_out_bits_addr),	// src/main/scala/ultra/UltraCpu.scala:51:24
    .io_wChannel_data      (_exeStage_io_pipe_wback_out_bits_data)	// src/main/scala/ultra/UltraCpu.scala:51:24
  );
  ExeStage exeStage (	// src/main/scala/ultra/UltraCpu.scala:51:24
    .clock                                     (clock),
    .reset                                     (reset),
    .io_pipe_decode_in_bits_exeOp_opType
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opType),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_exeOp_opFunc
      (_decodeStage_io_pipe_exe_out_bits_exeOp_opFunc),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_wCtrl_en
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_en),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_wCtrl_addr
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_addr),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_wCtrl_data
      (_decodeStage_io_pipe_exe_out_bits_wCtrl_data),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_operands_hasImm
      (_decodeStage_io_pipe_exe_out_bits_operands_hasImm),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_operands_imm
      (_decodeStage_io_pipe_exe_out_bits_operands_imm),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_operands_regData_1
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_1),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_bits_operands_regData_2
      (_decodeStage_io_pipe_exe_out_bits_operands_regData_2),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_readInfo_reg_1_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_1_addr),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_readInfo_reg_2_addr
      (_decodeStage_io_pipe_exe_out_readInfo_reg_2_addr),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_fetchInfo_pc
      (_decodeStage_io_pipe_exe_out_fetchInfo_pc),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_fetchInfo_predictTaken
      (_decodeStage_io_pipe_exe_out_fetchInfo_predictTaken),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_in_req                     (_decodeStage_io_pipe_exe_out_req),	// src/main/scala/ultra/UltraCpu.scala:41:27
    .io_pipe_decode_out_ack                    (_exeStage_io_pipe_decode_out_ack),
    .io_pipe_wback_out_bits_en                 (_exeStage_io_pipe_wback_out_bits_en),
    .io_pipe_wback_out_bits_addr               (_exeStage_io_pipe_wback_out_bits_addr),
    .io_pipe_wback_out_bits_data               (_exeStage_io_pipe_wback_out_bits_data),
    .io_pipe_br_isMispredict                   (_exeStage_io_pipe_br_isMispredict),
    .io_pipe_br_npc                            (_exeStage_io_pipe_br_npc),
    .io_aside_in_rdata                         (_bus_io_dChannel_out_rdata),	// src/main/scala/ultra/UltraCpu.scala:25:19
    .io_aside_in_rrdy                          (_bus_io_dChannel_out_rrdy),	// src/main/scala/ultra/UltraCpu.scala:25:19
    .io_aside_in_rvalid                        (_bus_io_dChannel_out_rvalid),	// src/main/scala/ultra/UltraCpu.scala:25:19
    .io_aside_in_wrdy                          (_bus_io_dChannel_out_wrdy),	// src/main/scala/ultra/UltraCpu.scala:25:19
    .io_aside_out_rreq                         (_exeStage_io_aside_out_rreq),
    .io_aside_out_wreq                         (_exeStage_io_aside_out_wreq),
    .io_aside_out_byteSelN                     (_exeStage_io_aside_out_byteSelN),
    .io_aside_out_addr                         (_exeStage_io_aside_out_addr),
    .io_aside_out_wdata                        (_exeStage_io_aside_out_wdata)
  );
endmodule

