--- /workspace/Megaprocessor-ASM-Android/Megaprocessor_defs.lst	2026-02-13 14:13:02.907653147 +0000
+++ /workspace/Megaprocessor-ASM-Android/linux_cpp_compiled_outputs/generated/Megaprocessor_defs.lst	2026-02-13 16:27:43.138810206 +0000
@@ -1,116 +1,77 @@
- 1:    2 [0000]                          - // ===============================================================
- 1:    3 [0000]                          - // 
- 1:    4 [0000]                          - // Megaprocessor
- 1:    5 [0000]                          - // =============
- 1:    6 [0000]                          - // This file holds definitions useful for writing assembler
- 1:    7 [0000]                          - // programs for the Megaprocessor.
- 1:    8 [0000]                          - //
- 1:    9 [0000]                          - // This version : 15th May 2016
- 1:   10 [0000]                          - //
- 1:   11 [0000]                          - // ================================================================
- 1:   12 [0000]                          - //
- 1:   13 [0000]                          - // Coding
- 1:   14 [0000]                          - // =======
- 1:   15 [0000]                          - // definition for interrupt enable bit
- 1:   15 [0000]                          - PS_INT_ENABLE_BIT               equ     0x01;
- 1:   17 [0000]                          - 
- 1:   18 [0000]                          - // ================================================================
- 1:   19 [0000]                          - //
- 1:   20 [0000]                          - // To handle the 256 bytes of RAM built from discrete components:
- 1:   20 [0000]                          - INT_RAM_START                   equ     0xA000;
- 1:   21 [0000]                          - INT_RAM_LEN                     equ     0x0100;
- 1:   23 [0000]                          - 
- 1:   23 [0000]                          - INT_RAM_BYTES_ACROSS            equ     4;
- 1:   24 [0000]                          - INT_RAM_BYTES_HEIGHT_AS_SHIFT   equ     6;
- 1:   25 [0000]                          - INT_RAM_BYTES_HEIGHT            equ     64;// 1 << INT_RAM_BYTES_HEIGHT_AS_SHIFT
- 1:   27 [0000]                          - 
- 1:   28 [0000]                          - // ================================================================
- 1:   29 [0000]                          - //
- 1:   30 [0000]                          - // To handle the peripherals:
- 1:   30 [0000]                          - PERIPHERALS_BASE                equ     0x8000;
- 1:   31 [0000]                          - TIMER_BASE                      equ     PERIPHERALS_BASE + 0x00;
- 1:   32 [0000]                          - UART_BASE                       equ     PERIPHERALS_BASE + 0x10;
- 1:   33 [0000]                          - INTERRUPT_BASE                  equ     PERIPHERALS_BASE + 0x20;
- 1:   34 [0000]                          - GEN_IO_BASE                     equ     PERIPHERALS_BASE + 0x30;
- 1:   36 [0000]                          - 
- 1:   37 [0000]                          - // register locations for the GPIO...
- 1:   37 [0000]                          - GEN_IO_OUTPUT                   equ     GEN_IO_BASE + 0;
- 1:   38 [0000]                          - GEN_IO_INPUT                    equ     GEN_IO_BASE + 2;
- 1:   39 [0000]                          - GEN_IO_CTR                      equ     GEN_IO_BASE + 4;
- 1:   41 [0000]                          - 
- 1:   42 [0000]                          - // register locations for the Timer...
- 1:   42 [0000]                          - TIME_BLK_COUNTER                equ     TIMER_BASE + 0x00;
- 1:   43 [0000]                          - TIME_BLK_TIMER                  equ     TIMER_BASE + 0x02;
- 1:   44 [0000]                          - TIME_BLK_TIMER_CTRL             equ     TIMER_BASE + 0x04;
- 1:   46 [0000]                          - // bit definitions for timer control register
- 1:   46 [0000]                          - TIME_BLK_TIMER_CTRL_EN_TIMER    equ     0x01;
- 1:   47 [0000]                          - TIME_BLK_TIMER_CTRL_CLR_COUNT   equ     0x02;
- 1:   48 [0000]                          - TIME_BLK_TIMER_CTRL_CLR_TIMER   equ     0x04;
- 1:   50 [0000]                          - 
- 1:   51 [0000]                          - // masks for selecting switch value on Venom Arcade Stick
- 1:   52 [0000]                          - // (Switches are HIGH by "default", and go LOW on being pressed).
- 1:   52 [0000]                          - IO_SWITCH_FLAG_UP               EQU     0x0001;
- 1:   53 [0000]                          - IO_SWITCH_FLAG_DOWN             EQU     0x0002;
- 1:   54 [0000]                          - IO_SWITCH_FLAG_LEFT             EQU     0x0004;
- 1:   55 [0000]                          - IO_SWITCH_FLAG_RIGHT            EQU     0x0008;
- 1:   56 [0000]                          - IO_SWITCH_FLAG_SQUARE           EQU     0x0010;
- 1:   57 [0000]                          - IO_SWITCH_FLAG_TRIANGLE         EQU     0x0020;
- 1:   58 [0000]                          - IO_SWITCH_FLAG_CIRCLE           EQU     0x0040;
- 1:   59 [0000]                          - IO_SWITCH_FLAG_CROSS            EQU     0x0080;
- 1:   60 [0000]                          - IO_SWITCH_FLAG_L1               EQU     0x0100;
- 1:   61 [0000]                          - IO_SWITCH_FLAG_L2               EQU     0x0200;
- 1:   62 [0000]                          - IO_SWITCH_FLAG_R1               EQU     0x0400;
- 1:   63 [0000]                          - IO_SWITCH_FLAG_R2               EQU     0x0800;
- 1:   65 [0000]                          - 
- 1:   66 [0000]                          - // register locations for the Interrupt controller...
- 1:   66 [0000]                          - INTERRUPT_SOURCE                EQU     INTERRUPT_BASE + 0x00;
- 1:   67 [0000]                          - INTERRUPT_MASK                  EQU     INTERRUPT_BASE + 0x01;
- 1:   69 [0000]                          - 
- 1:   70 [0000]                          - // interrupt souurce enable/value bit masks
- 1:   70 [0000]                          - INTERRUPT_BIT_USER              EQU     0x01;
- 1:   71 [0000]                          - INTERRUPT_BIT_UART_SPACE        EQU     0x02;
- 1:   72 [0000]                          - INTERRUPT_BIT_UART_RX_DATA      EQU     0x04;
- 1:   73 [0000]                          - INTERRUPT_BIT_TIMER             EQU     0x08;
- 1:   74 [0000]                          - INTERRUPT_BIT_COUNTER           EQU     0x10;
- 1:   75 [0000]                          - INTERRUPT_BIT_INPUT_CHANGE      EQU     0x20;
-                         - 
-                             GEN_IO_BASE  = 0x00008030,    32816   : Integer. Decl File  1, Line   34
-                              GEN_IO_CTR  = 0x00008034,    32820   : Integer. Decl File  1, Line   39
-                            GEN_IO_INPUT  = 0x00008032,    32818   : Integer. Decl File  1, Line   38
-                           GEN_IO_OUTPUT  = 0x00008030,    32816   : Integer. Decl File  1, Line   37
-                          INTERRUPT_BASE  = 0x00008020,    32800   : Integer. Decl File  1, Line   33
-                   INTERRUPT_BIT_COUNTER  = 0x00000010,       16   : Integer. Decl File  1, Line   74
-              INTERRUPT_BIT_INPUT_CHANGE  = 0x00000020,       32   : Integer. Decl File  1, Line   75
-                     INTERRUPT_BIT_TIMER  = 0x00000008,        8   : Integer. Decl File  1, Line   73
-              INTERRUPT_BIT_UART_RX_DATA  = 0x00000004,        4   : Integer. Decl File  1, Line   72
-                INTERRUPT_BIT_UART_SPACE  = 0x00000002,        2   : Integer. Decl File  1, Line   71
-                      INTERRUPT_BIT_USER  = 0x00000001,        1   : Integer. Decl File  1, Line   70
-                          INTERRUPT_MASK  = 0x00008021,    32801   : Integer. Decl File  1, Line   67
-                        INTERRUPT_SOURCE  = 0x00008020,    32800   : Integer. Decl File  1, Line   66
-                    INT_RAM_BYTES_ACROSS  = 0x00000004,        4   : Integer. Decl File  1, Line   23
-                    INT_RAM_BYTES_HEIGHT  = 0x00000040,       64   : Integer. Decl File  1, Line   25
-           INT_RAM_BYTES_HEIGHT_AS_SHIFT  = 0x00000006,        6   : Integer. Decl File  1, Line   24
-                             INT_RAM_LEN  = 0x00000100,      256   : Integer. Decl File  1, Line   21
-                           INT_RAM_START  = 0x0000A000,    40960   : Integer. Decl File  1, Line   20
-                   IO_SWITCH_FLAG_CIRCLE  = 0x00000040,       64   : Integer. Decl File  1, Line   58
-                    IO_SWITCH_FLAG_CROSS  = 0x00000080,      128   : Integer. Decl File  1, Line   59
-                     IO_SWITCH_FLAG_DOWN  = 0x00000002,        2   : Integer. Decl File  1, Line   53
-                       IO_SWITCH_FLAG_L1  = 0x00000100,      256   : Integer. Decl File  1, Line   60
-                       IO_SWITCH_FLAG_L2  = 0x00000200,      512   : Integer. Decl File  1, Line   61
-                     IO_SWITCH_FLAG_LEFT  = 0x00000004,        4   : Integer. Decl File  1, Line   54
-                       IO_SWITCH_FLAG_R1  = 0x00000400,     1024   : Integer. Decl File  1, Line   62
-                       IO_SWITCH_FLAG_R2  = 0x00000800,     2048   : Integer. Decl File  1, Line   63
-                    IO_SWITCH_FLAG_RIGHT  = 0x00000008,        8   : Integer. Decl File  1, Line   55
-                   IO_SWITCH_FLAG_SQUARE  = 0x00000010,       16   : Integer. Decl File  1, Line   56
-                 IO_SWITCH_FLAG_TRIANGLE  = 0x00000020,       32   : Integer. Decl File  1, Line   57
-                       IO_SWITCH_FLAG_UP  = 0x00000001,        1   : Integer. Decl File  1, Line   52
-                        PERIPHERALS_BASE  = 0x00008000,    32768   : Integer. Decl File  1, Line   30
-                       PS_INT_ENABLE_BIT  = 0x00000001,        1   : Integer. Decl File  1, Line   15
-                              TIMER_BASE  = 0x00008000,    32768   : Integer. Decl File  1, Line   31
-                        TIME_BLK_COUNTER  = 0x00008000,    32768   : Integer. Decl File  1, Line   42
-                          TIME_BLK_TIMER  = 0x00008002,    32770   : Integer. Decl File  1, Line   43
-                     TIME_BLK_TIMER_CTRL  = 0x00008004,    32772   : Integer. Decl File  1, Line   44
-           TIME_BLK_TIMER_CTRL_CLR_COUNT  = 0x00000002,        2   : Integer. Decl File  1, Line   47
-           TIME_BLK_TIMER_CTRL_CLR_TIMER  = 0x00000004,        4   : Integer. Decl File  1, Line   48
-            TIME_BLK_TIMER_CTRL_EN_TIMER  = 0x00000001,        1   : Integer. Decl File  1, Line   46
-                               UART_BASE  = 0x00008010,    32784   : Integer. Decl File  1, Line   32
+   1:                    // ===============================================================
+   2:                    //
+   3:                    // Megaprocessor
+   4:                    // =============
+   5:                    // This file holds definitions useful for writing assembler
+   6:                    // programs for the Megaprocessor.
+   7:                    //
+   8:                    // This version : 15th May 2016
+   9:                    //
+  10:                    // ================================================================
+  11:                    //
+  12:                    // Coding
+  13:                    // =======
+  14:                    // definition for interrupt enable bit
+  15: 0001               PS_INT_ENABLE_BIT               equ     0x01;
+  16:                    
+  17:                    // ================================================================
+  18:                    //
+  19:                    // To handle the 256 bytes of RAM built from discrete components:
+  20: A000               INT_RAM_START                   equ     0xA000;
+  21: 0100               INT_RAM_LEN                     equ     0x0100;
+  22:                    
+  23: 0004               INT_RAM_BYTES_ACROSS            equ     4;
+  24: 0006               INT_RAM_BYTES_HEIGHT_AS_SHIFT   equ     6;
+  25: 0040               INT_RAM_BYTES_HEIGHT            equ     64;// 1 << INT_RAM_BYTES_HEIGHT_AS_SHIFT
+  26:                    
+  27:                    // ================================================================
+  28:                    //
+  29:                    // To handle the peripherals:
+  30: 8000               PERIPHERALS_BASE                equ     0x8000;
+  31: 8000               TIMER_BASE                      equ     PERIPHERALS_BASE + 0x00;
+  32: 8010               UART_BASE                       equ     PERIPHERALS_BASE + 0x10;
+  33: 8020               INTERRUPT_BASE                  equ     PERIPHERALS_BASE + 0x20;
+  34: 8030               GEN_IO_BASE                     equ     PERIPHERALS_BASE + 0x30;
+  35:                    
+  36:                    // register locations for the GPIO...
+  37: 8030               GEN_IO_OUTPUT                   equ     GEN_IO_BASE + 0;
+  38: 8032               GEN_IO_INPUT                    equ     GEN_IO_BASE + 2;
+  39: 8034               GEN_IO_CTR                      equ     GEN_IO_BASE + 4;
+  40:                    
+  41:                    // register locations for the Timer...
+  42: 8000               TIME_BLK_COUNTER                equ     TIMER_BASE + 0x00;
+  43: 8002               TIME_BLK_TIMER                  equ     TIMER_BASE + 0x02;
+  44: 8004               TIME_BLK_TIMER_CTRL             equ     TIMER_BASE + 0x04;
+  45:                    // bit definitions for timer control register
+  46: 0001               TIME_BLK_TIMER_CTRL_EN_TIMER    equ     0x01;
+  47: 0002               TIME_BLK_TIMER_CTRL_CLR_COUNT   equ     0x02;
+  48: 0004               TIME_BLK_TIMER_CTRL_CLR_TIMER   equ     0x04;
+  49:                    
+  50:                    // masks for selecting switch value on Venom Arcade Stick
+  51:                    // (Switches are HIGH by "default", and go LOW on being pressed).
+  52: 0001               IO_SWITCH_FLAG_UP               EQU     0x0001;
+  53: 0002               IO_SWITCH_FLAG_DOWN             EQU     0x0002;
+  54: 0004               IO_SWITCH_FLAG_LEFT             EQU     0x0004;
+  55: 0008               IO_SWITCH_FLAG_RIGHT            EQU     0x0008;
+  56: 0010               IO_SWITCH_FLAG_SQUARE           EQU     0x0010;
+  57: 0020               IO_SWITCH_FLAG_TRIANGLE         EQU     0x0020;
+  58: 0040               IO_SWITCH_FLAG_CIRCLE           EQU     0x0040;
+  59: 0080               IO_SWITCH_FLAG_CROSS            EQU     0x0080;
+  60: 0100               IO_SWITCH_FLAG_L1               EQU     0x0100;
+  61: 0200               IO_SWITCH_FLAG_L2               EQU     0x0200;
+  62: 0400               IO_SWITCH_FLAG_R1               EQU     0x0400;
+  63: 0800               IO_SWITCH_FLAG_R2               EQU     0x0800;
+  64:                    
+  65:                    // register locations for the Interrupt controller...
+  66: 8020               INTERRUPT_SOURCE                EQU     INTERRUPT_BASE + 0x00;
+  67: 8021               INTERRUPT_MASK                  EQU     INTERRUPT_BASE + 0x01;
+  68:                    
+  69:                    // interrupt souurce enable/value bit masks
+  70: 0001               INTERRUPT_BIT_USER              EQU     0x01;
+  71: 0002               INTERRUPT_BIT_UART_SPACE        EQU     0x02;
+  72: 0004               INTERRUPT_BIT_UART_RX_DATA      EQU     0x04;
+  73: 0008               INTERRUPT_BIT_TIMER             EQU     0x08;
+  74: 0010               INTERRUPT_BIT_COUNTER           EQU     0x10;
+  75: 0020               INTERRUPT_BIT_INPUT_CHANGE      EQU     0x20;
+  76:                    
+  77:                    
