<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>Reset_Delay</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>Reset_Delay</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9817b49e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>Reset_Delay</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9817b49e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dc5faf49</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>926d7529</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst_n_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>FREQ_HZ</spirit:name>
        <spirit:displayName>Freq Hz</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FREQ_HZ">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RST_MS_MAX</spirit:name>
        <spirit:displayName>Rst Ms Max</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RST_MS_MAX">20</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Reset_Delay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_9817b49e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Reset_Delay.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/Reset_Delay_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dc5faf49</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Reset_Delay_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>RST_MS_MAX</spirit:name>
      <spirit:displayName>Rst Ms Max</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RST_MS_MAX" spirit:minimum="1" spirit:maximum="1000" spirit:rangeType="long">20</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Reset_Delay_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Reset_Delay_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>3</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2023-06-26T02:14:36Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e178af_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38aaf7d0_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8082a99_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24ddc316_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c69836e_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce0dce5_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6a2c70_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c08ac6_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458410ca_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc77c5b_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ce51fcc_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2400ba1a_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7011660c_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49664b71_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606f40b_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4b735e_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35b2ca3d_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26e97acb_ARCHIVE_LOCATION">c:/Users/txzing/Desktop/1_FPGA_Design/2_Microblaze_35T/1_hello_world/ip_repo/Reset_Delay</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a88d4390"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="dca9449c"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1bf715f3"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="368086f3"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7b9d9c32"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
