Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 14 15:32:40 2020
| Host         : DESKTOP-ECPARC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     81.069        0.000                      0                    9        0.174        0.000                      0                    9       41.160        0.000                       0                     6  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        81.069        0.000                      0                    9        0.174        0.000                      0                    9       41.160        0.000                       0                     6  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       81.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             81.069ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           0.715     6.316    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.299     6.615 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.587     7.203    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_CE)      -0.205    88.272    SPI_Write/r_SPI_Bits_reg[0]
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                 81.069    

Slack (MET) :             81.069ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           0.715     6.316    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.299     6.615 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.587     7.203    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_CE)      -0.205    88.272    SPI_Write/r_SPI_Bits_reg[1]
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                 81.069    

Slack (MET) :             81.069ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           0.715     6.316    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.299     6.615 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.587     7.203    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_CE)      -0.205    88.272    SPI_Write/r_SPI_Bits_reg[2]
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                 81.069    

Slack (MET) :             81.069ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.021ns  (logic 0.718ns (35.534%)  route 1.303ns (64.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           0.715     6.316    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT5 (Prop_lut5_I2_O)        0.299     6.615 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.587     7.203    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_CE)      -0.205    88.272    SPI_Write/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                 81.069    

Slack (MET) :             81.552ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.818ns  (logic 0.746ns (41.031%)  route 1.072ns (58.969%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           1.072     6.673    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT2 (Prop_lut2_I1_O)        0.327     7.000 r  SPI_Write/r_SPI_Bits[1]_i_1/O
                         net (fo=1, routed)           0.000     7.000    SPI_Write/r_SPI_Bits[1]_i_1_n_0
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.075    88.552    SPI_Write/r_SPI_Bits_reg[1]
  -------------------------------------------------------------------
                         required time                         88.552    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                 81.552    

Slack (MET) :             81.571ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.718ns (40.921%)  route 1.037ns (59.079%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           1.037     6.638    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT3 (Prop_lut3_I0_O)        0.299     6.937 r  SPI_Write/r_SPI_Bits[2]_i_1/O
                         net (fo=1, routed)           0.000     6.937    SPI_Write/r_SPI_Bits[2]_i_1_n_0
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.031    88.508    SPI_Write/r_SPI_Bits_reg[2]
  -------------------------------------------------------------------
                         required time                         88.508    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                 81.571    

Slack (MET) :             81.589ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.781ns  (logic 0.744ns (41.784%)  route 1.037ns (58.216%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           1.037     6.638    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X65Y45         LUT4 (Prop_lut4_I2_O)        0.325     6.963 r  SPI_Write/r_SPI_Bits[3]_i_2/O
                         net (fo=1, routed)           0.000     6.963    SPI_Write/r_SPI_Bits[3]_i_2_n_0
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.075    88.552    SPI_Write/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                         88.552    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                 81.589    

Slack (MET) :             81.736ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_Current_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.613ns  (logic 0.718ns (44.503%)  route 0.895ns (55.497%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.419     5.601 r  SPI_Write/r_SPI_Bits_reg[1]/Q
                         net (fo=5, routed)           0.895     6.496    SPI_Write/r_SPI_Bits_reg[1]
    SLICE_X64Y45         LUT5 (Prop_lut5_I2_O)        0.299     6.795 r  SPI_Write/r_Current_Edge_i_1/O
                         net (fo=1, routed)           0.000     6.795    SPI_Write/r_Current_Edge_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  SPI_Write/r_Current_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X64Y45         FDCE                                         r  SPI_Write/r_Current_Edge_reg/C
                         clock pessimism              0.276    88.490    
                         clock uncertainty           -0.035    88.455    
    SLICE_X64Y45         FDCE (Setup_fdce_C_D)        0.077    88.532    SPI_Write/r_Current_Edge_reg
  -------------------------------------------------------------------
                         required time                         88.532    
                         arrival time                          -6.795    
  -------------------------------------------------------------------
                         slack                                 81.736    

Slack (MET) :             82.216ns  (required time - arrival time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.580ns (52.373%)  route 0.527ns (47.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 88.214 - 83.330 ) 
    Source Clock Delay      (SCD):    5.182ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.638     5.182    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.456     5.638 f  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.527     6.165    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.124     6.289 r  SPI_Write/r_SPI_Bits[0]_i_1/O
                         net (fo=1, routed)           0.000     6.289    SPI_Write/r_SPI_Bits0[0]
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  i_Clk (IN)
                         net (fo=0)                   0.000    83.330    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           1.519    88.214    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
                         clock pessimism              0.298    88.512    
                         clock uncertainty           -0.035    88.477    
    SLICE_X65Y45         FDCE (Setup_fdce_C_D)        0.029    88.506    SPI_Write/r_SPI_Bits_reg[0]
  -------------------------------------------------------------------
                         required time                         88.506    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 82.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_Current_Edge_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.121     1.761    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X64Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.806 r  SPI_Write/r_Current_Edge_i_1/O
                         net (fo=1, routed)           0.000     1.806    SPI_Write/r_Current_Edge_i_1_n_0
    SLICE_X64Y45         FDCE                                         r  SPI_Write/r_Current_Edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X64Y45         FDCE                                         r  SPI_Write/r_Current_Edge_reg/C
                         clock pessimism             -0.503     1.512    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.120     1.632    SPI_Write/r_Current_Edge_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.003%)  route 0.190ns (50.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.190     1.830    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT2 (Prop_lut2_I0_O)        0.042     1.872 r  SPI_Write/r_SPI_Bits[1]_i_1/O
                         net (fo=1, routed)           0.000     1.872    SPI_Write/r_SPI_Bits[1]_i_1_n_0
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.107     1.606    SPI_Write/r_SPI_Bits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.184ns (48.878%)  route 0.192ns (51.122%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.192     1.832    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT4 (Prop_lut4_I1_O)        0.043     1.875 r  SPI_Write/r_SPI_Bits[3]_i_2/O
                         net (fo=1, routed)           0.000     1.875    SPI_Write/r_SPI_Bits[3]_i_2_n_0
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.107     1.606    SPI_Write/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.409%)  route 0.190ns (50.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 f  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.190     1.830    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.875 r  SPI_Write/r_SPI_Bits[0]_i_1/O
                         net (fo=1, routed)           0.000     1.875    SPI_Write/r_SPI_Bits0[0]
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.091     1.590    SPI_Write/r_SPI_Bits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.192     1.832    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT3 (Prop_lut3_I1_O)        0.045     1.877 r  SPI_Write/r_SPI_Bits[2]_i_1/O
                         net (fo=1, routed)           0.000     1.877    SPI_Write/r_SPI_Bits[2]_i_1_n_0
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_D)         0.092     1.591    SPI_Write/r_SPI_Bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.210%)  route 0.358ns (65.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.169     1.809    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.188     2.042    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_CE)       -0.039     1.460    SPI_Write/r_SPI_Bits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.210%)  route 0.358ns (65.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.169     1.809    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.188     2.042    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[1]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_CE)       -0.039     1.460    SPI_Write/r_SPI_Bits_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.210%)  route 0.358ns (65.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.169     1.809    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.188     2.042    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[2]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_CE)       -0.039     1.460    SPI_Write/r_SPI_Bits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 SPI_Write/r_SPI_Bits_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            SPI_Write/r_SPI_Bits_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.210%)  route 0.358ns (65.790%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.595     1.499    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  SPI_Write/r_SPI_Bits_reg[0]/Q
                         net (fo=6, routed)           0.169     1.809    SPI_Write/r_SPI_Bits_reg[0]
    SLICE_X65Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.854 r  SPI_Write/r_SPI_Bits[3]_i_1/O
                         net (fo=4, routed)           0.188     2.042    SPI_Write/r_SPI_Bits
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=5, routed)           0.866     2.015    SPI_Write/i_Clk
    SLICE_X65Y45         FDCE                                         r  SPI_Write/r_SPI_Bits_reg[3]/C
                         clock pessimism             -0.516     1.499    
    SLICE_X65Y45         FDCE (Hold_fdce_C_CE)       -0.039     1.460    SPI_Write/r_SPI_Bits_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.583    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X64Y45   SPI_Write/r_Current_Edge_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y45   SPI_Write/r_Current_Edge_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X64Y45   SPI_Write/r_Current_Edge_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y45   SPI_Write/r_Current_Edge_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X64Y45   SPI_Write/r_Current_Edge_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X65Y45   SPI_Write/r_SPI_Bits_reg[3]/C



