----------------------------------------
main start
mr90xx_init
mr90xx_OpenSession
InitInstrData
SetZSamplRate(0x7b011ce0)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
OpenSession(vxi,126,1)
function_10003844
OpenSession v6=0x0
SetInterfaceType(1)
function_10003f7a
VISA_OpenSessionStep
viOpenDefaultRM()
	viOpen(vxi,126)
dd_iOpen
iopen returned ID=1
imap returned valid pointer f040df80
Vendor ID: 0xbece
Device type: 0x100
	viopen() -> 1
_initEngine

dd_wsCommand(command=0xc8ff,readAnswer=1)

dd_viOut16TO(word=0xc8ff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 50us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 192us (158 tries).
Response: 0xfffe

dd_wsCommand(command=0xfcff,readAnswer=1)

dd_viOut16TO(word=0xfcff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 35us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7b00,readAnswer=0)

dd_viOut16TO(word=0x7b00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_p1Command(0x0)
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 59 us
	WRITEREADY after 6 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 76 us
	WRITEREADY2 after 30 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 54us (2 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 54 us
	WRITEREADY2 after 3 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 54us (2 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (3 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 59 us
	WRITEREADY2 after 8 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 54us (2 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (4 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 38 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 78 us
	WRITEREADY2 after 30 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 54us (2 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK
viSetAttribute(1, 1073676314, 10000)
viSetBuf(1,3,4000)
viSetAttribute(1, 1073676333, 1)
viSetAttribute(1, 1073676330, 1)
VISA_InitEngine
SetTimeoutWait(100)
_sendCommand: ffffc8ff=ABORT NORMAL OPERATION
_doSendWord c8ff=ABORT NORMAL OPERATION
InitTimeoutLoop(2063838372)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xc8ff=ABORT NORMAL OPERATION)

dd_wsCommand(command=0xc8ff,readAnswer=1)

dd_viOut16TO(word=0xc8ff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 37us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 188us (153 tries).
Response: 0xfffe
	WScmdAlike() -> ret=0x0, response=0xfffe, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838372)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xfffe
_sendCommand: fffffcff=BEGIN NORMAL OPERATION
_doSendWord fcff=BEGIN NORMAL OPERATION
InitTimeoutLoop(2063838372)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xfcff=BEGIN NORMAL OPERATION)

dd_wsCommand(command=0xfcff,readAnswer=1)

dd_viOut16TO(word=0xfcff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4b80 mask=0x400 masked=0, ,WR
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff
	WScmdAlike() -> ret=0x0, response=0xffff, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838372)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xffff
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7fac=P2?,0x7fac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7fac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
_sendCommand: 7c00=VXI_GETVERSION
_doSendWord 7c00=VXI_GETVERSION
InitTimeoutLoop(2063838372)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7c00=VXI_GETVERSION)

dd_wsCommand(command=0x7c00,readAnswer=1)

dd_viOut16TO(word=0x7c00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 6383us (7448 tries).
Response: 0x14
	WScmdAlike() -> ret=0x0, response=0x14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838372)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0x14


sa.c:BreakSweep, mode=0

sa.c:SendCommand 7
VISA_SendCommand(7=ENG_TERMINATE, 1, 7b03ac00)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(7=ENG_TERMINATE, 1, 7b03ac00)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x7)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 36 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 61 us
	WRITEREADY2 after 8 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 78 us
	WRITEREADY2 after 27 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838948)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 36us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838948)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7eac
	readStatusReg() -> v2: 0x0, response: 0x7eac
SetErrorStatus(3)
	checkDLFMBitSet 2 --> 3
SetErrorStatus(3)
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
Patching v3 from 0x0 to 1 - TBC
SetSwpIdx(0)
CommTrigDetect
detect_code: 36
sweep_code: 5
num_cells: 501

detect_code1: 36
sweep_code1: 5
num_cells1: 0

detect_code1: 36
sweep_code1: 5
num_cells1: 0

detect_codeV: 0
sweep_codeV: 0
num_cellsV: 501

RdSweepCode() --> 0x40000005
ComTrigDetect exit ->a1->trig_norm_flag != IE_FALSE =>  NOP ???

sa.c:SendCommand 4
VISA_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
wordPtr[0]=0x24
wordPtr[1]=0x5
wordPtr[2]=0x0
wordPtr[3]=0x1f5
wordPtr[4]=0x0
wordPtr[5]=0x0
wordPtr[6]=0x0
wordPtr[7]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
words[0]=0x24
words[1]=0x5
words[2]=0x0
words[3]=0x1f5
words[4]=0x0
words[5]=0x0
words[6]=0x0
words[7]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa01
ACK

dd_p1Command(0x4)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 67 us
	WRITEREADY2 after 16 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00

dd_p1Command(0x24)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 76 us
	WRITEREADY2 after 27 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x5)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 70 us
	WRITEREADY2 after 20 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 70 us
	WRITEREADY2 after 21 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 39us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x1f5)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 62 us
	WRITEREADY2 after 11 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (3 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 71 us
	WRITEREADY2 after 21 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 68 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 35us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 19 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa14
?
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063839012)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa14
	WScmdAlike() -> ret=0x0, response=0xaa14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063839012)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa14
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=14
SetEngineReplyCode(14)
dd_readEngineStatus
DLFMModeOff(unused=0x14)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x14) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063839012)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa14
	WScmdAlike() -> ret=0x0, response=0xaa14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063839012)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa14
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=14
SetEngineReplyCode(14)
VISA_CheckSWStatus -> 14
VISA_SendCommand may have failed(?), status=20.


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
ComTrigDetect --> 0x40
CommInterrupts

sa.c:SendCommand 6
VISA_SendCommand(6=ENG_SET_INTMODE, 1, 7b03abe8)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(6=ENG_SET_INTMODE, 1, 7b03abe8)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 613us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa14
?

dd_p1Command(0x6)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 62 us
	WRITEREADY2 after 11 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 77 us
	WRITEREADY2 after 27 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838948)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4b80 mask=0x400 masked=0, ,WR
Timeout occurred during wait for READREADY.
	WScmdAlike() -> ret=0xffff, response=0x0, rpe=0x1. Returning 0xffff
SetErrorStatus(1)
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=0
SetEngineReplyCode(0)
dd_readEngineStatus
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838948)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 36us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838948)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7eac
	readStatusReg() -> v2: 0x0, response: 0x7eac
SetErrorStatus(3)
	checkDLFMBitSet 2 --> 3
SetErrorStatus(3)
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
CommInterrupts --> 0x40
VISA_InitEngine result --> 0xffff
VISA_OpenSessionStep --> 0x0
OpenSession v5=0x0, should be 0
OpenSession@1 --> 0x0
mr90xx_OpenSession, using session id: 0x1
mr90xx_OpenSession, session added to position 1.
mr90xx_init, session_id got: 1
mr90xx_SetEngineModel(0x100)
SetEngineModel(0x100)
mapVisaErrorToAPIError(0x0)
mr90xx_SetEngineModel --> 0x0
mr90xx_InitEngine
sessionForId2
InitEngine
VISA_InitEngine
SetTimeoutWait(100)
_sendCommand: ffffc8ff=ABORT NORMAL OPERATION
_doSendWord c8ff=ABORT NORMAL OPERATION
InitTimeoutLoop(2063837860)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xc8ff=ABORT NORMAL OPERATION)

dd_wsCommand(command=0xc8ff,readAnswer=1)

dd_viOut16TO(word=0xc8ff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 188us (158 tries).
Response: 0xfffe
	WScmdAlike() -> ret=0x0, response=0xfffe, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837860)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xfffe
_sendCommand: fffffcff=BEGIN NORMAL OPERATION
_doSendWord fcff=BEGIN NORMAL OPERATION
InitTimeoutLoop(2063837860)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xfcff=BEGIN NORMAL OPERATION)

dd_wsCommand(command=0xfcff,readAnswer=1)

dd_viOut16TO(word=0xfcff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff
	WScmdAlike() -> ret=0x0, response=0xffff, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837860)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xffff
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7fac=P2?,0x7fac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7fac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
_sendCommand: 7c00=VXI_GETVERSION
_doSendWord 7c00=VXI_GETVERSION
InitTimeoutLoop(2063837860)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7c00=VXI_GETVERSION)

dd_wsCommand(command=0x7c00,readAnswer=1)

dd_viOut16TO(word=0x7c00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 6377us (7441 tries).
Response: 0x14
	WScmdAlike() -> ret=0x0, response=0x14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837860)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0x14


sa.c:BreakSweep, mode=0

sa.c:SendCommand 7
VISA_SendCommand(7=ENG_TERMINATE, 1, 7b03aa00)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(7=ENG_TERMINATE, 1, 7b03aa00)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 38us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa01
ACK

dd_p1Command(0x7)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 36 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 88 us
	WRITEREADY2 after 2 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (3 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 77 us
	WRITEREADY2 after 27 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838436)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 35us (1 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838436)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
Patching v3 from 0x0 to 1 - TBC
SetSwpIdx(0)
CommTrigDetect
ftol(256.000000) -> 256
detect_code: 36
sweep_code: 5
num_cells: 501

detect_code1: 36
sweep_code1: 5
num_cells1: 0

detect_code1: 36
sweep_code1: 5
num_cells1: 0

detect_codeV: 0
sweep_codeV: 0
num_cellsV: 501

RdSweepCode() --> 0x40000005
ComTrigDetect exit ->a1->trig_norm_flag != IE_FALSE =>  NOP ???

sa.c:SendCommand 4
VISA_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
wordPtr[0]=0x24
wordPtr[1]=0x5
wordPtr[2]=0x0
wordPtr[3]=0x1f5
wordPtr[4]=0x0
wordPtr[5]=0x0
wordPtr[6]=0x0
wordPtr[7]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
words[0]=0x24
words[1]=0x5
words[2]=0x0
words[3]=0x1f5
words[4]=0x0
words[5]=0x0
words[6]=0x0
words[7]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x4)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 79 us
	WRITEREADY2 after 29 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00

dd_p1Command(0x24)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 73 us
	WRITEREADY2 after 25 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x5)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 67 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 68 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 43us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 36us (1 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x1f5)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 79 us
	WRITEREADY2 after 28 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 35us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 19 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 57us (4 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 73 us
	WRITEREADY2 after 22 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 161us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 67 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa14
?
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838500)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa14
	WScmdAlike() -> ret=0x0, response=0xaa14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838500)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa14
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=14
SetEngineReplyCode(14)
dd_readEngineStatus
DLFMModeOff(unused=0x14)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x14) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838500)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa14
	WScmdAlike() -> ret=0x0, response=0xaa14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838500)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa14
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=14
SetEngineReplyCode(14)
VISA_CheckSWStatus -> 14
VISA_SendCommand may have failed(?), status=20.


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
ComTrigDetect --> 0x40
CommInterrupts

sa.c:SendCommand 6
VISA_SendCommand(6=ENG_SET_INTMODE, 1, 7b03a9e8)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(6=ENG_SET_INTMODE, 1, 7b03a9e8)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 37us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa14
?

dd_p1Command(0x6)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 82 us
	WRITEREADY2 after 32 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 78 us
	WRITEREADY2 after 30 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (5 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838436)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (3 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838436)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
CommInterrupts --> 0x40
VISA_InitEngine result --> 0xffff
mapVisaErrorToAPIError(0xffffffff)
mr90xx_InitEngine --> 0xbffc082f
mr90xx_init, mr90xx_InitEngine returned: 0xbffc082f
mr90xx_reset
mr90xx_ResetEngine
sessionForId2
ResetEngine
VISA_ResetEngine
_sendCommand: ffffcaff=READ INTERRUPTERS
_doSendWord caff=READ INTERRUPTERS
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xcaff=READ INTERRUPTERS)

dd_wsCommand(command=0xcaff,readAnswer=1)

dd_viOut16TO(word=0xcaff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xfff9
	WScmdAlike() -> ret=0x0, response=0xfff9, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xfff9
mapVisaErrorToAPIError(0x40)
mr90xx_ResetEngine --> 0xbffc082f
mr90xx_InitEngine
sessionForId2
InitEngine
VISA_InitEngine
SetTimeoutWait(100)
_sendCommand: ffffc8ff=ABORT NORMAL OPERATION
_doSendWord c8ff=ABORT NORMAL OPERATION
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xc8ff=ABORT NORMAL OPERATION)

dd_wsCommand(command=0xc8ff,readAnswer=1)

dd_viOut16TO(word=0xc8ff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 185us (153 tries).
Response: 0xfffe
	WScmdAlike() -> ret=0x0, response=0xfffe, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xfffe
_sendCommand: fffffcff=BEGIN NORMAL OPERATION
_doSendWord fcff=BEGIN NORMAL OPERATION
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0xfcff=BEGIN NORMAL OPERATION)

dd_wsCommand(command=0xfcff,readAnswer=1)

dd_viOut16TO(word=0xfcff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4b80 mask=0x400 masked=0, ,WR
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 74us (3 tries).
Response: 0xffff
	WScmdAlike() -> ret=0x0, response=0xffff, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xffff
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7fac=P2?,0x7fac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7fac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
_sendCommand: 7c00=VXI_GETVERSION
_doSendWord 7c00=VXI_GETVERSION
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7c00=VXI_GETVERSION)

dd_wsCommand(command=0x7c00,readAnswer=1)

dd_viOut16TO(word=0x7c00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 6403us (7343 tries).
Response: 0x14
	WScmdAlike() -> ret=0x0, response=0x14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063837988)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0x14


sa.c:BreakSweep, mode=0

sa.c:SendCommand 7
VISA_SendCommand(7=ENG_TERMINATE, 1, 7b03aa80)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(7=ENG_TERMINATE, 1, 7b03aa80)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 604us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x7)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 61 us
	WRITEREADY2 after 9 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 201us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 35 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 57 us
	WRITEREADY2 after 3 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838564)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838564)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
Patching v3 from 0x0 to 1 - TBC
SetSwpIdx(0)
CommTrigDetect
ftol(256.000000) -> 256
detect_code: 36
sweep_code: 5
num_cells: 501

detect_code1: 36
sweep_code1: 5
num_cells1: 0

detect_code1: 36
sweep_code1: 5
num_cells1: 0

detect_codeV: 0
sweep_codeV: 0
num_cellsV: 501

RdSweepCode() --> 0x40000005
ComTrigDetect exit ->a1->trig_norm_flag != IE_FALSE =>  NOP ???

sa.c:SendCommand 4
VISA_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
wordPtr[0]=0x24
wordPtr[1]=0x5
wordPtr[2]=0x0
wordPtr[3]=0x1f5
wordPtr[4]=0x0
wordPtr[5]=0x0
wordPtr[6]=0x0
wordPtr[7]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
words[0]=0x24
words[1]=0x5
words[2]=0x0
words[3]=0x1f5
words[4]=0x0
words[5]=0x0
words[6]=0x0
words[7]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 35us (1 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 35us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x4)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 56 us
	WRITEREADY2 after 3 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (4 tries).
Response: 0xaa00

dd_p1Command(0x24)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 79 us
	WRITEREADY2 after 30 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x5)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 66 us
	WRITEREADY2 after 16 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 66 us
	WRITEREADY2 after 16 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 38us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x1f5)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 58 us
	WRITEREADY2 after 6 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 64 us
	WRITEREADY2 after 14 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (3 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 193 us
	WRITEREADY2 after 20 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 54us (2 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 55 us
	WRITEREADY2 after 3 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 66 us
	WRITEREADY2 after 17 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (4 tries).
Response: 0xaa14
?
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838628)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa14
	WScmdAlike() -> ret=0x0, response=0xaa14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838628)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa14
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=14
SetEngineReplyCode(14)
dd_readEngineStatus
DLFMModeOff(unused=0x14)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x14) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838628)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa14
	WScmdAlike() -> ret=0x0, response=0xaa14, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838628)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa14
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=14
SetEngineReplyCode(14)
VISA_CheckSWStatus -> 14
VISA_SendCommand may have failed(?), status=20.


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
ComTrigDetect --> 0x40
CommInterrupts

sa.c:SendCommand 6
VISA_SendCommand(6=ENG_SET_INTMODE, 1, 7b03aa68)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7dac
	readStatusReg() -> v2: 0x0, response: 0x7dac
SetErrorStatus(3)
	checkDLFMBitClear() --> 3
SetErrorStatus(3)
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(6=ENG_SET_INTMODE, 1, 7b03aa68)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa14
?

dd_p1Command(0x6)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 60 us
	WRITEREADY2 after 8 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 76 us
	WRITEREADY2 after 27 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (3 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838564)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838564)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7eac
	readStatusReg() -> v2: 0x0, response: 0x7eac
SetErrorStatus(3)
	checkDLFMBitSet 2 --> 3
SetErrorStatus(3)
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
CommInterrupts --> 0x40
VISA_InitEngine result --> 0xffff
mapVisaErrorToAPIError(0xffffffff)
mr90xx_InitEngine --> 0xbffc082f
mr90xx_SetTimeoutWait
sessionForId2
SetTimeoutWait(300)
mapVisaErrorToAPIError(0x0)
mr90xx_reset 2 --> 0x0
mr90xx_init, mr90xx_reset returned: 0x0
mr90xx_init --> 0x0
mr90xx_init OK

mr90xx_SetEngineModel(0x200)
SetEngineModel(0x200)
mapVisaErrorToAPIError(0x0)
mr90xx_SetEngineModel --> 0x0
mr90xx_SetEngineModel OK

InitGuiSweep()
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(149000000.000000) -> 1
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(150000000.000000) -> 1
SetAutoCell(0x0)
SetCellMode(1)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
StepSizeMode(mode=1, unused=0x0)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SwpTimeMode(mode=0x1, unused=0x0)
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetRBWmode(mode=0x1)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetVBWmode(0x1)
ConfigStartFreq(149000000.000000)
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(149000000.000000) -> 1
SetFuncStatusCode(fffd)
ConfigStartFreq(150000000.000000)
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(150000000.000000) -> 1
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetRefLevel(2)
SetNumCells(40)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetSwpIdx(0)
SetDefltPts(501,0)
SetDetectLog(0)
SetRefLevel(2)
SetSweepCode(5)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetTrigMode(0,1,0)
mapVisaErrorToAPIError(0x0)
mr90xx_InitGuiSweep OK

MeasureAmplWithFreq
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(149000000.000000) -> 1
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(150000000.000000) -> 1
SetSweepCode(1)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetRBWmode(mode=0x1)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetVBWmode(0x1)
ConfigStartFreq(149000000.000000)
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(149000000.000000) -> 1
SetFuncStatusCode(fffd)
ConfigStartFreq(150000000.000000)
RdMinFreqLimit 3 --> 0x40000000
FreqInRange(150000000.000000) -> 1
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
SetRefLevel(2)
SetNumCells(40)
RBWFreqFromCode(0); frequencyLimit_rbwFrequency was set to: 300.000000 
VBWFreqFromCode(7); frequencyLimit was set to: 3000000.000000 
VBWFreqFromCode(1); frequencyLimit was set to: 3.000000 
ftol(0.000000) -> 0
IsValidStep() -> 1
DefltSetTimeRBW(0) -> 6000
DefltSetTimeVBW(1) -> 250000
RdNumSwpPts --> 40


sa.c:BreakSweep, mode=0

sa.c:SendCommand 7
VISA_SendCommand(7=ENG_TERMINATE, 1, 7b03a980)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(7=ENG_TERMINATE, 1, 7b03a980)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 35us (1 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x7)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 57 us
	WRITEREADY2 after 4 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 35us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 74 us
	WRITEREADY2 after 24 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838308)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (3 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838308)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
Patching v3 from 0x0 to 1 - TBC
SetSwpIdx(0)
StartSweep
ftol(512.000000) -> 512
ftol(512.000000) -> 512
ftol(512.000000) -> 512


sa.c:BreakSweep, mode=0

sa.c:SendCommand 7
VISA_SendCommand(7=ENG_TERMINATE, 1, 7b03aa00)
wordPtr[0]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(7=ENG_TERMINATE, 1, 7b03aa00)
words[0]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x7)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 56 us
	WRITEREADY2 after 5 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 75 us
	WRITEREADY2 after 27 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838436)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838436)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
Patching v3 from 0x0 to 1 - TBC
SetSwpIdx(0)
ClearDataFIFO
VISA_ClearDataFIFO
function_10001b08() basic read function when fetching data from the engine  
InitTimeoutLoop(2063837876)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
SetErrorStatus(1)
	readResponseReg(a2=0x400) --> 32772
SetErrorStatus(1)
function_10001b08() readResponseRegT gave error --> 0x1
RdErrorStatus() --> 1 1
VISA_ClearDataFIFO - finished 1
CommTrigDetect
ftol(512.000000) -> 512
detect_code: 70
sweep_code: 1
num_cells: 40

detect_code1: 70
sweep_code1: 1
num_cells1: 0

detect_code1: 70
sweep_code1: 1
num_cells1: 0

detect_codeV: 0
sweep_codeV: 0
num_cellsV: 40

RdSweepCode() --> 0x40000001

sa.c:SendCommand 4
VISA_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
wordPtr[0]=0x46
wordPtr[1]=0x1
wordPtr[2]=0x0
wordPtr[3]=0x28
wordPtr[4]=0x0
wordPtr[5]=0x0
wordPtr[6]=0x0
wordPtr[7]=0x0
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(4=ENG_SET_TRIGDET, 8, 40003b08)
words[0]=0x46
words[1]=0x1
words[2]=0x0
words[3]=0x28
words[4]=0x0
words[5]=0x0
words[6]=0x0
words[7]=0x0

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 37us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 56us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x4)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 35 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 55 us
	WRITEREADY2 after 3 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00

dd_p1Command(0x46)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 77 us
	WRITEREADY2 after 30 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 38us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (3 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x1)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 16 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 73 us
	WRITEREADY2 after 22 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 82us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x28)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 54 us
	WRITEREADY2 after 3 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 19 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 68 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 67 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 67 us
	WRITEREADY2 after 17 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa01
ACK
VISA_CheckSWStatus: 
dd_readEngineStatus
DLFMModeOff(unused=0x3a88)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7cac=P2?,0x7cac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7cac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x3a88) 1 --> -2
_sendCommand: 7e00=VXI_GETSTATUS
_doSendWord 7e00=VXI_GETSTATUS
InitTimeoutLoop(2063838500)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	WScmdAlike(1, 1, 14, 0x7e00=VXI_GETSTATUS)

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa01
	WScmdAlike() -> ret=0x0, response=0xaa01, rpe=0x0. Returning 0x0
InitTimeoutLoop(2063838500)
	m_viIn16(1, 0x1, 0xa) --> 0x4b80
	readResponseReg(a2=0x200) --> 1
	m_viIn16(1, 0x1, 0xe) --> 0xaa01
	DLFMModeOn
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	write2StatusReg(word 7eac=P2?,0x7eac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7eac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	checkDLFMBitSet 2 --> 0
	DLFMModeOn leave 1 --> 0xfffffffe
dd_readEngineStatus result=1
SetEngineReplyCode(1)
VISA_CheckSWStatus -> 1


sa.c:SendCommand done --> 0x0
FuncStatusFromEngineReply(0x0)
ComTrigDetect --> 0x40
Patching v5 from 0x400000 to 0x41000 - TBC

sa.c:SendCommand 1
VISA_SendCommand(1=ENG_START_SWP, 12, 7b03a988)
wordPtr[0]=0x0
wordPtr[1]=0xa97c
wordPtr[2]=0x7b03
wordPtr[3]=0xa950
wordPtr[4]=0x7b03
wordPtr[5]=0xa950
wordPtr[6]=0x0
wordPtr[7]=0x0
wordPtr[8]=0x2
wordPtr[9]=0xa2f0
wordPtr[10]=0x0
wordPtr[11]=0x2a
DLFMModeOff(unused=0x0)
	m_viIn16(1, 0x1, 0x4) --> 0x7fac
	readStatusReg() -> v2: 0x0, response: 0x7fac
	write2StatusReg(word 7dac=P2?,0x7dac, 0x0)
	m_viOut16(1, 0x1, 0x4, 0x7dac)
InitTimeoutLoop(0)
	m_viIn16(1, 0x1, 0x4) --> 0x7cac
	readStatusReg() -> v2: 0x0, response: 0x7cac
	checkDLFMBitClear() --> 0
DLFMModeOff(unused=0x0) 1 --> -2

dd_SendCommand(1=ENG_START_SWP, 12, 7b03a988)
words[0]=0x0
words[1]=0xa97c
words[2]=0x7b03
words[3]=0xa950
words[4]=0x7b03
words[5]=0xa950
words[6]=0x0
words[7]=0x0
words[8]=0x2
words[9]=0xa2f0
words[10]=0x0
words[11]=0x2a

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 57us (3 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 190us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xaa01
ACK

dd_p1Command(0x1)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 35 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 56 us
	WRITEREADY2 after 4 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 74 us
	WRITEREADY2 after 24 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0xa97c)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 67 us
	WRITEREADY2 after 17 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x7b03)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 68 us
	WRITEREADY2 after 18 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 35us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 58us (6 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xaa00
BUSY

dd_p1Command(0xa950)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 60 us
	WRITEREADY2 after 7 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x7b03)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 69 us
	WRITEREADY2 after 19 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 34us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0xa950)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 34 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 70 us
	WRITEREADY2 after 21 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 70 us
	WRITEREADY2 after 21 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 54us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1)

dd_viOut16TO(word=0x7e00)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 34us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 33us (1 tries).
Response: 0xaa00
BUSY

dd_p1Command(0x0)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR time: 33 us
	WRITEREADY after 1 tries.
	reg[0x5]=0x4980 mask=0x200 masked=0, ,
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WR2 time: 71 us
	WRITEREADY2 after 22 tries.

dd_wsCommand(command=0xcdff,readAnswer=1)

dd_viOut16TO(word=0xcdff)
	reg[0x5]=0x4b80 mask=0x200 masked=200, ,WR
	WRITEREADY after 33us (1 tries).

dd_viIn16TO()
	reg[0x5]=0x4980 mask=0x400 masked=0, ,
	reg[0x5]=0x4f80 mask=0x400 masked=400, RR,WR
	READREADY after 55us (2 tries).
Response: 0xffff

dd_wsCommand(command=0x7e00,readAnswer=1