{"vcs1":{"timestamp_begin":1765116022.956482926, "rt":0.44, "ut":0.09, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765116022.351813320}
{"VCS_COMP_START_TIME": 1765116022.351813320}
{"VCS_COMP_END_TIME": 1765116023.494888956}
{"VCS_USER_OPTIONS": "-sverilog testbed_dwconv.sv -R -full64 -debug_access+all +v2k +define+RTL -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 313628}}
