
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//lsns_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402298 <.init>:
  402298:	stp	x29, x30, [sp, #-16]!
  40229c:	mov	x29, sp
  4022a0:	bl	403b28 <ferror@plt+0x11b8>
  4022a4:	ldp	x29, x30, [sp], #16
  4022a8:	ret

Disassembly of section .plt:

00000000004022b0 <memcpy@plt-0x20>:
  4022b0:	stp	x16, x30, [sp, #-16]!
  4022b4:	adrp	x16, 419000 <ferror@plt+0x16690>
  4022b8:	ldr	x17, [x16, #4088]
  4022bc:	add	x16, x16, #0xff8
  4022c0:	br	x17
  4022c4:	nop
  4022c8:	nop
  4022cc:	nop

00000000004022d0 <memcpy@plt>:
  4022d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4022d4:	ldr	x17, [x16]
  4022d8:	add	x16, x16, #0x0
  4022dc:	br	x17

00000000004022e0 <scols_column_set_json_type@plt>:
  4022e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4022e4:	ldr	x17, [x16, #8]
  4022e8:	add	x16, x16, #0x8
  4022ec:	br	x17

00000000004022f0 <_exit@plt>:
  4022f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4022f4:	ldr	x17, [x16, #16]
  4022f8:	add	x16, x16, #0x10
  4022fc:	br	x17

0000000000402300 <strtoul@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402304:	ldr	x17, [x16, #24]
  402308:	add	x16, x16, #0x18
  40230c:	br	x17

0000000000402310 <strlen@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402314:	ldr	x17, [x16, #32]
  402318:	add	x16, x16, #0x20
  40231c:	br	x17

0000000000402320 <fputs@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402324:	ldr	x17, [x16, #40]
  402328:	add	x16, x16, #0x28
  40232c:	br	x17

0000000000402330 <mbstowcs@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402334:	ldr	x17, [x16, #48]
  402338:	add	x16, x16, #0x30
  40233c:	br	x17

0000000000402340 <exit@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402344:	ldr	x17, [x16, #56]
  402348:	add	x16, x16, #0x38
  40234c:	br	x17

0000000000402350 <dup@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402354:	ldr	x17, [x16, #64]
  402358:	add	x16, x16, #0x40
  40235c:	br	x17

0000000000402360 <scols_line_refer_data@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402364:	ldr	x17, [x16, #72]
  402368:	add	x16, x16, #0x48
  40236c:	br	x17

0000000000402370 <mnt_new_table_from_file@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402374:	ldr	x17, [x16, #80]
  402378:	add	x16, x16, #0x50
  40237c:	br	x17

0000000000402380 <getegid@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402384:	ldr	x17, [x16, #88]
  402388:	add	x16, x16, #0x58
  40238c:	br	x17

0000000000402390 <scols_table_set_name@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402394:	ldr	x17, [x16, #96]
  402398:	add	x16, x16, #0x60
  40239c:	br	x17

00000000004023a0 <strtod@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023a4:	ldr	x17, [x16, #104]
  4023a8:	add	x16, x16, #0x68
  4023ac:	br	x17

00000000004023b0 <geteuid@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023b4:	ldr	x17, [x16, #112]
  4023b8:	add	x16, x16, #0x70
  4023bc:	br	x17

00000000004023c0 <scols_table_enable_noheadings@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023c4:	ldr	x17, [x16, #120]
  4023c8:	add	x16, x16, #0x78
  4023cc:	br	x17

00000000004023d0 <scols_table_new_column@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023d4:	ldr	x17, [x16, #128]
  4023d8:	add	x16, x16, #0x80
  4023dc:	br	x17

00000000004023e0 <sprintf@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023e4:	ldr	x17, [x16, #136]
  4023e8:	add	x16, x16, #0x88
  4023ec:	br	x17

00000000004023f0 <getuid@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4023f4:	ldr	x17, [x16, #144]
  4023f8:	add	x16, x16, #0x90
  4023fc:	br	x17

0000000000402400 <opendir@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402404:	ldr	x17, [x16, #152]
  402408:	add	x16, x16, #0x98
  40240c:	br	x17

0000000000402410 <__cxa_atexit@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402414:	ldr	x17, [x16, #160]
  402418:	add	x16, x16, #0xa0
  40241c:	br	x17

0000000000402420 <fputc@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402424:	ldr	x17, [x16, #168]
  402428:	add	x16, x16, #0xa8
  40242c:	br	x17

0000000000402430 <scols_table_enable_raw@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402434:	ldr	x17, [x16, #176]
  402438:	add	x16, x16, #0xb0
  40243c:	br	x17

0000000000402440 <asprintf@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402444:	ldr	x17, [x16, #184]
  402448:	add	x16, x16, #0xb8
  40244c:	br	x17

0000000000402450 <mnt_new_iter@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402454:	ldr	x17, [x16, #192]
  402458:	add	x16, x16, #0xc0
  40245c:	br	x17

0000000000402460 <snprintf@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402464:	ldr	x17, [x16, #200]
  402468:	add	x16, x16, #0xc8
  40246c:	br	x17

0000000000402470 <localeconv@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402474:	ldr	x17, [x16, #208]
  402478:	add	x16, x16, #0xd0
  40247c:	br	x17

0000000000402480 <fileno@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402484:	ldr	x17, [x16, #216]
  402488:	add	x16, x16, #0xd8
  40248c:	br	x17

0000000000402490 <scols_wrapnl_chunksize@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402494:	ldr	x17, [x16, #224]
  402498:	add	x16, x16, #0xe0
  40249c:	br	x17

00000000004024a0 <fclose@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024a4:	ldr	x17, [x16, #232]
  4024a8:	add	x16, x16, #0xe8
  4024ac:	br	x17

00000000004024b0 <getpid@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024b4:	ldr	x17, [x16, #240]
  4024b8:	add	x16, x16, #0xf0
  4024bc:	br	x17

00000000004024c0 <malloc@plt>:
  4024c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024c4:	ldr	x17, [x16, #248]
  4024c8:	add	x16, x16, #0xf8
  4024cc:	br	x17

00000000004024d0 <open@plt>:
  4024d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024d4:	ldr	x17, [x16, #256]
  4024d8:	add	x16, x16, #0x100
  4024dc:	br	x17

00000000004024e0 <wcswidth@plt>:
  4024e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024e4:	ldr	x17, [x16, #264]
  4024e8:	add	x16, x16, #0x108
  4024ec:	br	x17

00000000004024f0 <__strtol_internal@plt>:
  4024f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4024f4:	ldr	x17, [x16, #272]
  4024f8:	add	x16, x16, #0x110
  4024fc:	br	x17

0000000000402500 <strncmp@plt>:
  402500:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402504:	ldr	x17, [x16, #280]
  402508:	add	x16, x16, #0x118
  40250c:	br	x17

0000000000402510 <bindtextdomain@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402514:	ldr	x17, [x16, #288]
  402518:	add	x16, x16, #0x120
  40251c:	br	x17

0000000000402520 <__libc_start_main@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402524:	ldr	x17, [x16, #296]
  402528:	add	x16, x16, #0x128
  40252c:	br	x17

0000000000402530 <fgetc@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402534:	ldr	x17, [x16, #304]
  402538:	add	x16, x16, #0x130
  40253c:	br	x17

0000000000402540 <memset@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402544:	ldr	x17, [x16, #312]
  402548:	add	x16, x16, #0x138
  40254c:	br	x17

0000000000402550 <fdopen@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402554:	ldr	x17, [x16, #320]
  402558:	add	x16, x16, #0x140
  40255c:	br	x17

0000000000402560 <scols_new_table@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402564:	ldr	x17, [x16, #328]
  402568:	add	x16, x16, #0x148
  40256c:	br	x17

0000000000402570 <scols_wrapnl_nextchunk@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402574:	ldr	x17, [x16, #336]
  402578:	add	x16, x16, #0x150
  40257c:	br	x17

0000000000402580 <__strtoul_internal@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402584:	ldr	x17, [x16, #344]
  402588:	add	x16, x16, #0x158
  40258c:	br	x17

0000000000402590 <calloc@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402594:	ldr	x17, [x16, #352]
  402598:	add	x16, x16, #0x160
  40259c:	br	x17

00000000004025a0 <mnt_fs_get_target@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025a4:	ldr	x17, [x16, #360]
  4025a8:	add	x16, x16, #0x168
  4025ac:	br	x17

00000000004025b0 <mnt_fs_get_root@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025b4:	ldr	x17, [x16, #368]
  4025b8:	add	x16, x16, #0x170
  4025bc:	br	x17

00000000004025c0 <readdir@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025c4:	ldr	x17, [x16, #376]
  4025c8:	add	x16, x16, #0x178
  4025cc:	br	x17

00000000004025d0 <strdup@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025d4:	ldr	x17, [x16, #384]
  4025d8:	add	x16, x16, #0x180
  4025dc:	br	x17

00000000004025e0 <scols_table_new_line@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025e4:	ldr	x17, [x16, #392]
  4025e8:	add	x16, x16, #0x188
  4025ec:	br	x17

00000000004025f0 <closedir@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4025f4:	ldr	x17, [x16, #400]
  4025f8:	add	x16, x16, #0x190
  4025fc:	br	x17

0000000000402600 <scols_unref_table@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402604:	ldr	x17, [x16, #408]
  402608:	add	x16, x16, #0x198
  40260c:	br	x17

0000000000402610 <close@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402614:	ldr	x17, [x16, #416]
  402618:	add	x16, x16, #0x1a0
  40261c:	br	x17

0000000000402620 <strrchr@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402624:	ldr	x17, [x16, #424]
  402628:	add	x16, x16, #0x1a8
  40262c:	br	x17

0000000000402630 <recv@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402634:	ldr	x17, [x16, #432]
  402638:	add	x16, x16, #0x1b0
  40263c:	br	x17

0000000000402640 <__gmon_start__@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402644:	ldr	x17, [x16, #440]
  402648:	add	x16, x16, #0x1b8
  40264c:	br	x17

0000000000402650 <abort@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402654:	ldr	x17, [x16, #448]
  402658:	add	x16, x16, #0x1c0
  40265c:	br	x17

0000000000402660 <textdomain@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402664:	ldr	x17, [x16, #456]
  402668:	add	x16, x16, #0x1c8
  40266c:	br	x17

0000000000402670 <getopt_long@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402674:	ldr	x17, [x16, #464]
  402678:	add	x16, x16, #0x1d0
  40267c:	br	x17

0000000000402680 <strcmp@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402684:	ldr	x17, [x16, #472]
  402688:	add	x16, x16, #0x1d8
  40268c:	br	x17

0000000000402690 <getpwuid@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402694:	ldr	x17, [x16, #480]
  402698:	add	x16, x16, #0x1e0
  40269c:	br	x17

00000000004026a0 <warn@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026a4:	ldr	x17, [x16, #488]
  4026a8:	add	x16, x16, #0x1e8
  4026ac:	br	x17

00000000004026b0 <__ctype_b_loc@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026b4:	ldr	x17, [x16, #496]
  4026b8:	add	x16, x16, #0x1f0
  4026bc:	br	x17

00000000004026c0 <strtol@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026c4:	ldr	x17, [x16, #504]
  4026c8:	add	x16, x16, #0x1f8
  4026cc:	br	x17

00000000004026d0 <mnt_free_iter@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026d4:	ldr	x17, [x16, #512]
  4026d8:	add	x16, x16, #0x200
  4026dc:	br	x17

00000000004026e0 <free@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026e4:	ldr	x17, [x16, #520]
  4026e8:	add	x16, x16, #0x208
  4026ec:	br	x17

00000000004026f0 <getgid@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4026f4:	ldr	x17, [x16, #528]
  4026f8:	add	x16, x16, #0x210
  4026fc:	br	x17

0000000000402700 <mnt_table_find_next_fs@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402704:	ldr	x17, [x16, #536]
  402708:	add	x16, x16, #0x218
  40270c:	br	x17

0000000000402710 <scols_table_enable_json@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402714:	ldr	x17, [x16, #544]
  402718:	add	x16, x16, #0x220
  40271c:	br	x17

0000000000402720 <strncasecmp@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402724:	ldr	x17, [x16, #552]
  402728:	add	x16, x16, #0x228
  40272c:	br	x17

0000000000402730 <nanosleep@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402734:	ldr	x17, [x16, #560]
  402738:	add	x16, x16, #0x230
  40273c:	br	x17

0000000000402740 <vasprintf@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402744:	ldr	x17, [x16, #568]
  402748:	add	x16, x16, #0x238
  40274c:	br	x17

0000000000402750 <send@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402754:	ldr	x17, [x16, #576]
  402758:	add	x16, x16, #0x240
  40275c:	br	x17

0000000000402760 <strndup@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402764:	ldr	x17, [x16, #584]
  402768:	add	x16, x16, #0x248
  40276c:	br	x17

0000000000402770 <strspn@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402774:	ldr	x17, [x16, #592]
  402778:	add	x16, x16, #0x250
  40277c:	br	x17

0000000000402780 <strchr@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402784:	ldr	x17, [x16, #600]
  402788:	add	x16, x16, #0x258
  40278c:	br	x17

0000000000402790 <mnt_fs_match_fstype@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402794:	ldr	x17, [x16, #608]
  402798:	add	x16, x16, #0x260
  40279c:	br	x17

00000000004027a0 <socket@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027a4:	ldr	x17, [x16, #616]
  4027a8:	add	x16, x16, #0x268
  4027ac:	br	x17

00000000004027b0 <fflush@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027b4:	ldr	x17, [x16, #624]
  4027b8:	add	x16, x16, #0x270
  4027bc:	br	x17

00000000004027c0 <dirfd@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027c4:	ldr	x17, [x16, #632]
  4027c8:	add	x16, x16, #0x278
  4027cc:	br	x17

00000000004027d0 <scols_print_table@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027d4:	ldr	x17, [x16, #640]
  4027d8:	add	x16, x16, #0x280
  4027dc:	br	x17

00000000004027e0 <warnx@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027e4:	ldr	x17, [x16, #648]
  4027e8:	add	x16, x16, #0x288
  4027ec:	br	x17

00000000004027f0 <read@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4027f4:	ldr	x17, [x16, #656]
  4027f8:	add	x16, x16, #0x290
  4027fc:	br	x17

0000000000402800 <scols_column_set_wrapfunc@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402804:	ldr	x17, [x16, #664]
  402808:	add	x16, x16, #0x298
  40280c:	br	x17

0000000000402810 <__fxstat@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402814:	ldr	x17, [x16, #672]
  402818:	add	x16, x16, #0x2a0
  40281c:	br	x17

0000000000402820 <strstr@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402824:	ldr	x17, [x16, #680]
  402828:	add	x16, x16, #0x2a8
  40282c:	br	x17

0000000000402830 <dcgettext@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402834:	ldr	x17, [x16, #688]
  402838:	add	x16, x16, #0x2b0
  40283c:	br	x17

0000000000402840 <__isoc99_sscanf@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402844:	ldr	x17, [x16, #696]
  402848:	add	x16, x16, #0x2b8
  40284c:	br	x17

0000000000402850 <scols_column_set_safechars@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402854:	ldr	x17, [x16, #704]
  402858:	add	x16, x16, #0x2c0
  40285c:	br	x17

0000000000402860 <errx@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402864:	ldr	x17, [x16, #712]
  402868:	add	x16, x16, #0x2c8
  40286c:	br	x17

0000000000402870 <strcspn@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402874:	ldr	x17, [x16, #720]
  402878:	add	x16, x16, #0x2d0
  40287c:	br	x17

0000000000402880 <vfprintf@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402884:	ldr	x17, [x16, #728]
  402888:	add	x16, x16, #0x2d8
  40288c:	br	x17

0000000000402890 <openat@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402894:	ldr	x17, [x16, #736]
  402898:	add	x16, x16, #0x2e0
  40289c:	br	x17

00000000004028a0 <printf@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028a4:	ldr	x17, [x16, #744]
  4028a8:	add	x16, x16, #0x2e8
  4028ac:	br	x17

00000000004028b0 <__assert_fail@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028b4:	ldr	x17, [x16, #752]
  4028b8:	add	x16, x16, #0x2f0
  4028bc:	br	x17

00000000004028c0 <__errno_location@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028c4:	ldr	x17, [x16, #760]
  4028c8:	add	x16, x16, #0x2f8
  4028cc:	br	x17

00000000004028d0 <mnt_free_table@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028d4:	ldr	x17, [x16, #768]
  4028d8:	add	x16, x16, #0x300
  4028dc:	br	x17

00000000004028e0 <getenv@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028e4:	ldr	x17, [x16, #776]
  4028e8:	add	x16, x16, #0x308
  4028ec:	br	x17

00000000004028f0 <getgrgid@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x17690>
  4028f4:	ldr	x17, [x16, #784]
  4028f8:	add	x16, x16, #0x310
  4028fc:	br	x17

0000000000402900 <__getdelim@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402904:	ldr	x17, [x16, #792]
  402908:	add	x16, x16, #0x318
  40290c:	br	x17

0000000000402910 <fprintf@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402914:	ldr	x17, [x16, #800]
  402918:	add	x16, x16, #0x320
  40291c:	br	x17

0000000000402920 <fgets@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402924:	ldr	x17, [x16, #808]
  402928:	add	x16, x16, #0x328
  40292c:	br	x17

0000000000402930 <scols_init_debug@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402934:	ldr	x17, [x16, #816]
  402938:	add	x16, x16, #0x330
  40293c:	br	x17

0000000000402940 <err@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402944:	ldr	x17, [x16, #824]
  402948:	add	x16, x16, #0x338
  40294c:	br	x17

0000000000402950 <setlocale@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402954:	ldr	x17, [x16, #832]
  402958:	add	x16, x16, #0x340
  40295c:	br	x17

0000000000402960 <__fxstatat@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402964:	ldr	x17, [x16, #840]
  402968:	add	x16, x16, #0x348
  40296c:	br	x17

0000000000402970 <ferror@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x17690>
  402974:	ldr	x17, [x16, #848]
  402978:	add	x16, x16, #0x350
  40297c:	br	x17

Disassembly of section .text:

0000000000402980 <.text>:
  402980:	stp	x29, x30, [sp, #-432]!
  402984:	mov	x29, sp
  402988:	stp	x19, x20, [sp, #16]
  40298c:	mov	w20, w0
  402990:	mov	w0, #0x6                   	// #6
  402994:	stp	x21, x22, [sp, #32]
  402998:	mov	x21, x1
  40299c:	adrp	x1, 407000 <ferror@plt+0x4690>
  4029a0:	add	x1, x1, #0xaa0
  4029a4:	stp	x23, x24, [sp, #48]
  4029a8:	adrp	x19, 407000 <ferror@plt+0x4690>
  4029ac:	stp	x25, x26, [sp, #64]
  4029b0:	add	x19, x19, #0xa40
  4029b4:	adrp	x26, 41a000 <ferror@plt+0x17690>
  4029b8:	stp	x27, x28, [sp, #80]
  4029bc:	str	xzr, [sp, #136]
  4029c0:	bl	402950 <setlocale@plt>
  4029c4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4029c8:	add	x1, x1, #0xa28
  4029cc:	mov	x0, x19
  4029d0:	bl	402510 <bindtextdomain@plt>
  4029d4:	mov	x0, x19
  4029d8:	bl	402660 <textdomain@plt>
  4029dc:	adrp	x0, 404000 <ferror@plt+0x1690>
  4029e0:	add	x0, x0, #0xe40
  4029e4:	bl	407740 <ferror@plt+0x4dd0>
  4029e8:	adrp	x0, 407000 <ferror@plt+0x4690>
  4029ec:	add	x0, x0, #0xa50
  4029f0:	bl	4028e0 <getenv@plt>
  4029f4:	ldr	w2, [x26, #928]
  4029f8:	tbnz	w2, #1, 402a34 <ferror@plt+0xc4>
  4029fc:	cbz	x0, 4032a4 <ferror@plt+0x934>
  402a00:	add	x1, sp, #0x108
  402a04:	mov	w2, #0x0                   	// #0
  402a08:	bl	402300 <strtoul@plt>
  402a0c:	mov	x19, x0
  402a10:	ldr	x0, [sp, #264]
  402a14:	cbz	x0, 402a30 <ferror@plt+0xc0>
  402a18:	adrp	x1, 407000 <ferror@plt+0x4690>
  402a1c:	add	x1, x1, #0xa60
  402a20:	bl	402680 <strcmp@plt>
  402a24:	cmp	w0, #0x0
  402a28:	mov	w1, #0xffff                	// #65535
  402a2c:	csel	w19, w19, w1, ne  // ne = any
  402a30:	str	w19, [x26, #928]
  402a34:	ldr	w19, [x26, #928]
  402a38:	cbnz	w19, 40325c <ferror@plt+0x8ec>
  402a3c:	add	x24, sp, #0xa0
  402a40:	ldr	w1, [x26, #928]
  402a44:	add	x25, x26, #0x3a0
  402a48:	adrp	x19, 408000 <ferror@plt+0x5690>
  402a4c:	add	x19, x19, #0x240
  402a50:	orr	w1, w1, #0x2
  402a54:	adrp	x22, 407000 <ferror@plt+0x4690>
  402a58:	adrp	x27, 407000 <ferror@plt+0x4690>
  402a5c:	add	x23, x19, #0x2b0
  402a60:	add	x22, x22, #0xee8
  402a64:	add	x27, x27, #0xaf0
  402a68:	stp	xzr, xzr, [sp, #192]
  402a6c:	add	x3, x24, #0x10
  402a70:	add	x2, x25, #0x10
  402a74:	str	w1, [x26, #928]
  402a78:	adrp	x28, 407000 <ferror@plt+0x4690>
  402a7c:	add	x1, x28, #0xaf8
  402a80:	stp	x2, x2, [x25, #16]
  402a84:	stp	xzr, xzr, [x24, #48]
  402a88:	stp	xzr, xzr, [x24, #64]
  402a8c:	stp	xzr, xzr, [x24, #80]
  402a90:	stp	xzr, x1, [sp, #104]
  402a94:	str	wzr, [sp, #120]
  402a98:	stp	x24, x24, [sp, #160]
  402a9c:	stp	x3, x3, [sp, #176]
  402aa0:	mov	x3, x23
  402aa4:	mov	x2, x22
  402aa8:	mov	x1, x21
  402aac:	mov	w0, w20
  402ab0:	mov	x4, #0x0                   	// #0
  402ab4:	bl	402670 <getopt_long@plt>
  402ab8:	cmn	w0, #0x1
  402abc:	b.eq	402b34 <ferror@plt+0x1c4>  // b.none
  402ac0:	cmp	w0, #0x49
  402ac4:	add	x2, x19, #0x230
  402ac8:	mov	w1, #0x4a                  	// #74
  402acc:	b.le	402ae8 <ferror@plt+0x178>
  402ad0:	cmp	w0, w1
  402ad4:	b.eq	402d1c <ferror@plt+0x3ac>  // b.none
  402ad8:	ldr	w1, [x2, #4]!
  402adc:	cmp	w1, #0x0
  402ae0:	ccmp	w0, w1, #0x1, ne  // ne = any
  402ae4:	b.ge	402ad0 <ferror@plt+0x160>  // b.tcont
  402ae8:	cmp	w0, #0x6f
  402aec:	b.eq	402d30 <ferror@plt+0x3c0>  // b.none
  402af0:	b.gt	402e14 <ferror@plt+0x4a4>
  402af4:	cmp	w0, #0x57
  402af8:	b.eq	40324c <ferror@plt+0x8dc>  // b.none
  402afc:	b.le	402dfc <ferror@plt+0x48c>
  402b00:	cmp	w0, #0x6c
  402b04:	b.ne	402de4 <ferror@plt+0x474>  // b.any
  402b08:	ldrb	w0, [sp, #240]
  402b0c:	mov	x3, x23
  402b10:	mov	x2, x22
  402b14:	mov	x1, x21
  402b18:	orr	w0, w0, #0x8
  402b1c:	mov	x4, #0x0                   	// #0
  402b20:	strb	w0, [sp, #240]
  402b24:	mov	w0, w20
  402b28:	bl	402670 <getopt_long@plt>
  402b2c:	cmn	w0, #0x1
  402b30:	b.ne	402ac0 <ferror@plt+0x150>  // b.any
  402b34:	ldr	w0, [sp, #236]
  402b38:	cbnz	w0, 402b54 <ferror@plt+0x1e4>
  402b3c:	movi	v0.4s, #0x1
  402b40:	mov	x1, #0x100000001           	// #4294967297
  402b44:	mov	w0, #0x1                   	// #1
  402b48:	str	x1, [sp, #224]
  402b4c:	str	w0, [sp, #232]
  402b50:	str	q0, [sp, #208]
  402b54:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402b58:	ldr	w0, [x0, #896]
  402b5c:	cmp	w0, w20
  402b60:	b.ge	403398 <ferror@plt+0xa28>  // b.tcont
  402b64:	ldr	w1, [sp, #192]
  402b68:	cbnz	w1, 403ab8 <ferror@plt+0x1148>
  402b6c:	ldr	x20, [x21, w0, sxtw #3]
  402b70:	mov	w2, #0x5                   	// #5
  402b74:	adrp	x1, 407000 <ferror@plt+0x4690>
  402b78:	mov	x0, #0x0                   	// #0
  402b7c:	add	x1, x1, #0xf28
  402b80:	bl	402830 <dcgettext@plt>
  402b84:	mov	x1, x0
  402b88:	mov	x0, x20
  402b8c:	bl	405d88 <ferror@plt+0x3418>
  402b90:	str	x0, [sp, #200]
  402b94:	ldrb	w1, [sp, #240]
  402b98:	ldr	x3, [x25, #32]
  402b9c:	eor	x2, x1, #0x8
  402ba0:	ubfx	x2, x2, #3, #1
  402ba4:	bfi	w1, w2, #2, #1
  402ba8:	strb	w1, [sp, #240]
  402bac:	cbz	x3, 4034e4 <ferror@plt+0xb74>
  402bb0:	ldr	x0, [sp, #104]
  402bb4:	cbz	x0, 402bd8 <ferror@plt+0x268>
  402bb8:	ldr	x0, [sp, #104]
  402bbc:	adrp	x4, 403000 <ferror@plt+0x690>
  402bc0:	add	x3, x25, #0x20
  402bc4:	add	x4, x4, #0xdd0
  402bc8:	add	x1, x25, #0x30
  402bcc:	mov	x2, #0x16                  	// #22
  402bd0:	bl	406700 <ferror@plt+0x3d90>
  402bd4:	tbnz	w0, #31, 403664 <ferror@plt+0xcf4>
  402bd8:	mov	w0, #0x0                   	// #0
  402bdc:	bl	402930 <scols_init_debug@plt>
  402be0:	bl	4050e8 <ferror@plt+0x2778>
  402be4:	str	x0, [x25, #8]
  402be8:	cbz	x0, 403a9c <ferror@plt+0x112c>
  402bec:	ldr	x1, [x25, #32]
  402bf0:	add	x3, x25, #0x30
  402bf4:	mov	x0, #0x0                   	// #0
  402bf8:	cbnz	x1, 402c0c <ferror@plt+0x29c>
  402bfc:	b	402c74 <ferror@plt+0x304>
  402c00:	add	x0, x0, #0x1
  402c04:	cmp	x0, x1
  402c08:	b.eq	402c38 <ferror@plt+0x2c8>  // b.none
  402c0c:	ldr	w2, [x3, x0, lsl #2]
  402c10:	cmp	w2, #0x9
  402c14:	b.ne	402c00 <ferror@plt+0x290>  // b.any
  402c18:	mov	w2, #0x0                   	// #0
  402c1c:	mov	w1, #0x3                   	// #3
  402c20:	mov	w0, #0x10                  	// #16
  402c24:	bl	4027a0 <socket@plt>
  402c28:	adrp	x2, 41a000 <ferror@plt+0x17690>
  402c2c:	ldr	x1, [x25, #32]
  402c30:	str	w0, [x2, #872]
  402c34:	cbz	x1, 402c74 <ferror@plt+0x304>
  402c38:	add	x3, x25, #0x30
  402c3c:	mov	x0, #0x0                   	// #0
  402c40:	b	402c50 <ferror@plt+0x2e0>
  402c44:	add	x0, x0, #0x1
  402c48:	cmp	x0, x1
  402c4c:	b.cs	402c74 <ferror@plt+0x304>  // b.hs, b.nlast
  402c50:	ldr	w2, [x3, x0, lsl #2]
  402c54:	cmp	w2, #0xa
  402c58:	b.ne	402c44 <ferror@plt+0x2d4>  // b.any
  402c5c:	adrp	x20, 407000 <ferror@plt+0x4690>
  402c60:	add	x20, x20, #0xf80
  402c64:	mov	x0, x20
  402c68:	bl	402370 <mnt_new_table_from_file@plt>
  402c6c:	str	x0, [sp, #248]
  402c70:	cbz	x0, 403a7c <ferror@plt+0x110c>
  402c74:	ldr	w0, [x26, #928]
  402c78:	tbnz	w0, #2, 4034a4 <ferror@plt+0xb34>
  402c7c:	bl	4073f0 <ferror@plt+0x4a80>
  402c80:	mov	x22, x0
  402c84:	cbz	x0, 403684 <ferror@plt+0xd14>
  402c88:	add	x21, sp, #0x108
  402c8c:	b	402cb0 <ferror@plt+0x340>
  402c90:	ldr	w1, [sp, #264]
  402c94:	mov	x0, x24
  402c98:	bl	404088 <ferror@plt+0x1718>
  402c9c:	mov	w20, w0
  402ca0:	add	w0, w0, #0x2
  402ca4:	tst	w0, #0xfffffffd
  402ca8:	ccmn	w20, #0xd, #0x4, ne  // ne = any
  402cac:	b.ne	403594 <ferror@plt+0xc24>  // b.any
  402cb0:	mov	x1, x21
  402cb4:	mov	x0, x22
  402cb8:	bl	4074b8 <ferror@plt+0x4b48>
  402cbc:	cbz	w0, 402c90 <ferror@plt+0x320>
  402cc0:	ldr	w0, [x26, #928]
  402cc4:	tbnz	w0, #2, 4035e8 <ferror@plt+0xc78>
  402cc8:	mov	x0, x22
  402ccc:	bl	407450 <ferror@plt+0x4ae0>
  402cd0:	ldr	w0, [x26, #928]
  402cd4:	tbnz	w0, #3, 403510 <ferror@plt+0xba0>
  402cd8:	adrp	x22, 407000 <ferror@plt+0x4690>
  402cdc:	add	x0, x22, #0x7b8
  402ce0:	ldr	x22, [sp, #160]
  402ce4:	add	x27, x24, #0x10
  402ce8:	str	x0, [sp, #112]
  402cec:	cmp	x22, x24
  402cf0:	b.eq	4036f8 <ferror@plt+0xd88>  // b.none
  402cf4:	sub	x26, x22, #0xc0
  402cf8:	sub	x7, x22, #0xa8
  402cfc:	mov	x28, #0x0                   	// #0
  402d00:	ldr	x21, [x7, x28, lsl #3]
  402d04:	cbnz	x21, 4032ac <ferror@plt+0x93c>
  402d08:	add	x28, x28, #0x1
  402d0c:	cmp	x28, #0x7
  402d10:	b.ne	402d00 <ferror@plt+0x390>  // b.any
  402d14:	ldr	x22, [x22]
  402d18:	b	402cec <ferror@plt+0x37c>
  402d1c:	ldr	w1, [sp, #136]
  402d20:	cbnz	w1, 402d40 <ferror@plt+0x3d0>
  402d24:	str	w0, [sp, #136]
  402d28:	cmp	w0, #0x6f
  402d2c:	b.ne	402af0 <ferror@plt+0x180>  // b.any
  402d30:	adrp	x0, 41a000 <ferror@plt+0x17690>
  402d34:	ldr	x0, [x0, #888]
  402d38:	str	x0, [sp, #104]
  402d3c:	b	402aa0 <ferror@plt+0x130>
  402d40:	cmp	w0, w1
  402d44:	b.eq	402ae8 <ferror@plt+0x178>  // b.none
  402d48:	adrp	x23, 41a000 <ferror@plt+0x17690>
  402d4c:	mov	w2, #0x5                   	// #5
  402d50:	adrp	x1, 407000 <ferror@plt+0x4690>
  402d54:	mov	x0, #0x0                   	// #0
  402d58:	ldr	x20, [x23, #880]
  402d5c:	add	x1, x1, #0xaa8
  402d60:	bl	402830 <dcgettext@plt>
  402d64:	adrp	x21, 407000 <ferror@plt+0x4690>
  402d68:	adrp	x2, 41a000 <ferror@plt+0x17690>
  402d6c:	adrp	x24, 408000 <ferror@plt+0x5690>
  402d70:	add	x22, x19, #0x230
  402d74:	add	x21, x21, #0xa20
  402d78:	ldr	x2, [x2, #912]
  402d7c:	add	x24, x24, #0x8
  402d80:	mov	x1, x0
  402d84:	mov	x0, x20
  402d88:	mov	x20, #0x0                   	// #0
  402d8c:	bl	402910 <fprintf@plt>
  402d90:	ldr	w3, [x20, x22]
  402d94:	cbz	w3, 402dd0 <ferror@plt+0x460>
  402d98:	mov	x2, x21
  402d9c:	add	x0, x19, #0x2b0
  402da0:	b	402dac <ferror@plt+0x43c>
  402da4:	ldr	x2, [x0, #32]!
  402da8:	cbz	x2, 403550 <ferror@plt+0xbe0>
  402dac:	ldr	w1, [x0, #24]
  402db0:	cmp	w3, w1
  402db4:	b.ne	402da4 <ferror@plt+0x434>  // b.any
  402db8:	ldr	x0, [x23, #880]
  402dbc:	mov	x1, x24
  402dc0:	bl	402910 <fprintf@plt>
  402dc4:	add	x20, x20, #0x4
  402dc8:	cmp	x20, #0x3c
  402dcc:	b.ne	402d90 <ferror@plt+0x420>  // b.any
  402dd0:	ldr	x1, [x23, #880]
  402dd4:	mov	w0, #0xa                   	// #10
  402dd8:	bl	402420 <fputc@plt>
  402ddc:	mov	w0, #0x1                   	// #1
  402de0:	bl	402340 <exit@plt>
  402de4:	cmp	w0, #0x6e
  402de8:	b.ne	402e38 <ferror@plt+0x4c8>  // b.any
  402dec:	ldrb	w0, [sp, #240]
  402df0:	orr	w0, w0, #0x20
  402df4:	strb	w0, [sp, #240]
  402df8:	b	402aa0 <ferror@plt+0x130>
  402dfc:	cmp	w0, #0x4a
  402e00:	b.ne	4030d0 <ferror@plt+0x760>  // b.any
  402e04:	ldrb	w0, [sp, #240]
  402e08:	orr	w0, w0, #0x2
  402e0c:	strb	w0, [sp, #240]
  402e10:	b	402aa0 <ferror@plt+0x130>
  402e14:	cmp	w0, #0x74
  402e18:	b.eq	403198 <ferror@plt+0x828>  // b.none
  402e1c:	b.le	403144 <ferror@plt+0x7d4>
  402e20:	cmp	w0, #0x75
  402e24:	b.ne	403108 <ferror@plt+0x798>  // b.any
  402e28:	ldrb	w0, [sp, #240]
  402e2c:	orr	w0, w0, #0x10
  402e30:	strb	w0, [sp, #240]
  402e34:	b	402aa0 <ferror@plt+0x130>
  402e38:	cmp	w0, #0x68
  402e3c:	b.ne	403a3c <ferror@plt+0x10cc>  // b.any
  402e40:	adrp	x3, 41a000 <ferror@plt+0x17690>
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	adrp	x1, 407000 <ferror@plt+0x4690>
  402e4c:	mov	x0, #0x0                   	// #0
  402e50:	ldr	x20, [x3, #904]
  402e54:	add	x1, x1, #0xb48
  402e58:	bl	402830 <dcgettext@plt>
  402e5c:	adrp	x23, 407000 <ferror@plt+0x4690>
  402e60:	mov	x1, x20
  402e64:	bl	402320 <fputs@plt>
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	adrp	x1, 407000 <ferror@plt+0x4690>
  402e70:	mov	x0, #0x0                   	// #0
  402e74:	add	x1, x1, #0xb58
  402e78:	bl	402830 <dcgettext@plt>
  402e7c:	mov	x1, x0
  402e80:	adrp	x2, 41a000 <ferror@plt+0x17690>
  402e84:	mov	x0, x20
  402e88:	add	x19, x19, #0x78
  402e8c:	add	x23, x23, #0xe60
  402e90:	ldr	x2, [x2, #912]
  402e94:	mov	x21, #0x0                   	// #0
  402e98:	bl	402910 <fprintf@plt>
  402e9c:	mov	x1, x20
  402ea0:	mov	w0, #0xa                   	// #10
  402ea4:	bl	402420 <fputc@plt>
  402ea8:	mov	w2, #0x5                   	// #5
  402eac:	adrp	x1, 407000 <ferror@plt+0x4690>
  402eb0:	mov	x0, #0x0                   	// #0
  402eb4:	add	x1, x1, #0xb78
  402eb8:	bl	402830 <dcgettext@plt>
  402ebc:	mov	x1, x20
  402ec0:	bl	402320 <fputs@plt>
  402ec4:	mov	w2, #0x5                   	// #5
  402ec8:	adrp	x1, 407000 <ferror@plt+0x4690>
  402ecc:	mov	x0, #0x0                   	// #0
  402ed0:	add	x1, x1, #0xb98
  402ed4:	bl	402830 <dcgettext@plt>
  402ed8:	mov	x1, x20
  402edc:	bl	402320 <fputs@plt>
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	adrp	x1, 407000 <ferror@plt+0x4690>
  402ee8:	mov	x0, #0x0                   	// #0
  402eec:	add	x1, x1, #0xba8
  402ef0:	bl	402830 <dcgettext@plt>
  402ef4:	mov	x1, x20
  402ef8:	bl	402320 <fputs@plt>
  402efc:	mov	w2, #0x5                   	// #5
  402f00:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f04:	mov	x0, #0x0                   	// #0
  402f08:	add	x1, x1, #0xbd8
  402f0c:	bl	402830 <dcgettext@plt>
  402f10:	mov	x1, x20
  402f14:	bl	402320 <fputs@plt>
  402f18:	mov	w2, #0x5                   	// #5
  402f1c:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f20:	mov	x0, #0x0                   	// #0
  402f24:	add	x1, x1, #0xc08
  402f28:	bl	402830 <dcgettext@plt>
  402f2c:	mov	x1, x20
  402f30:	bl	402320 <fputs@plt>
  402f34:	mov	w2, #0x5                   	// #5
  402f38:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f3c:	mov	x0, #0x0                   	// #0
  402f40:	add	x1, x1, #0xc38
  402f44:	bl	402830 <dcgettext@plt>
  402f48:	mov	x1, x20
  402f4c:	bl	402320 <fputs@plt>
  402f50:	mov	w2, #0x5                   	// #5
  402f54:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f58:	mov	x0, #0x0                   	// #0
  402f5c:	add	x1, x1, #0xc78
  402f60:	bl	402830 <dcgettext@plt>
  402f64:	mov	x1, x20
  402f68:	bl	402320 <fputs@plt>
  402f6c:	mov	w2, #0x5                   	// #5
  402f70:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f74:	mov	x0, #0x0                   	// #0
  402f78:	add	x1, x1, #0xca8
  402f7c:	bl	402830 <dcgettext@plt>
  402f80:	mov	x1, x20
  402f84:	bl	402320 <fputs@plt>
  402f88:	mov	w2, #0x5                   	// #5
  402f8c:	adrp	x1, 407000 <ferror@plt+0x4690>
  402f90:	mov	x0, #0x0                   	// #0
  402f94:	add	x1, x1, #0xce0
  402f98:	bl	402830 <dcgettext@plt>
  402f9c:	mov	x1, x20
  402fa0:	bl	402320 <fputs@plt>
  402fa4:	mov	w2, #0x5                   	// #5
  402fa8:	adrp	x1, 407000 <ferror@plt+0x4690>
  402fac:	mov	x0, #0x0                   	// #0
  402fb0:	add	x1, x1, #0xd18
  402fb4:	bl	402830 <dcgettext@plt>
  402fb8:	mov	x1, x20
  402fbc:	bl	402320 <fputs@plt>
  402fc0:	mov	w2, #0x5                   	// #5
  402fc4:	adrp	x1, 407000 <ferror@plt+0x4690>
  402fc8:	mov	x0, #0x0                   	// #0
  402fcc:	add	x1, x1, #0xd50
  402fd0:	bl	402830 <dcgettext@plt>
  402fd4:	mov	x1, x20
  402fd8:	bl	402320 <fputs@plt>
  402fdc:	mov	w2, #0x5                   	// #5
  402fe0:	adrp	x1, 407000 <ferror@plt+0x4690>
  402fe4:	mov	x0, #0x0                   	// #0
  402fe8:	add	x1, x1, #0xd90
  402fec:	bl	402830 <dcgettext@plt>
  402ff0:	mov	x1, x20
  402ff4:	bl	402320 <fputs@plt>
  402ff8:	mov	x1, x20
  402ffc:	mov	w0, #0xa                   	// #10
  403000:	bl	402420 <fputc@plt>
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 407000 <ferror@plt+0x4690>
  40300c:	mov	x0, #0x0                   	// #0
  403010:	add	x1, x1, #0xde0
  403014:	bl	402830 <dcgettext@plt>
  403018:	mov	x22, x0
  40301c:	mov	w2, #0x5                   	// #5
  403020:	adrp	x1, 407000 <ferror@plt+0x4690>
  403024:	mov	x0, #0x0                   	// #0
  403028:	add	x1, x1, #0xdf8
  40302c:	bl	402830 <dcgettext@plt>
  403030:	mov	x4, x0
  403034:	adrp	x3, 407000 <ferror@plt+0x4690>
  403038:	add	x3, x3, #0xe08
  40303c:	mov	x2, x22
  403040:	adrp	x1, 407000 <ferror@plt+0x4690>
  403044:	adrp	x0, 407000 <ferror@plt+0x4690>
  403048:	add	x1, x1, #0xe18
  40304c:	add	x0, x0, #0xe28
  403050:	bl	4028a0 <printf@plt>
  403054:	mov	w2, #0x5                   	// #5
  403058:	adrp	x1, 407000 <ferror@plt+0x4690>
  40305c:	mov	x0, #0x0                   	// #0
  403060:	add	x1, x1, #0xe40
  403064:	bl	402830 <dcgettext@plt>
  403068:	mov	x1, x20
  40306c:	bl	402320 <fputs@plt>
  403070:	ldr	x1, [x19, #24]
  403074:	mov	w2, #0x5                   	// #5
  403078:	ldr	x22, [x19]
  40307c:	mov	x0, #0x0                   	// #0
  403080:	bl	402830 <dcgettext@plt>
  403084:	add	x21, x21, #0x1
  403088:	mov	x3, x0
  40308c:	mov	x2, x22
  403090:	mov	x1, x23
  403094:	mov	x0, x20
  403098:	bl	402910 <fprintf@plt>
  40309c:	add	x19, x19, #0x28
  4030a0:	cmp	x21, #0xb
  4030a4:	b.ne	403070 <ferror@plt+0x700>  // b.any
  4030a8:	mov	w2, #0x5                   	// #5
  4030ac:	adrp	x1, 407000 <ferror@plt+0x4690>
  4030b0:	mov	x0, #0x0                   	// #0
  4030b4:	add	x1, x1, #0xe70
  4030b8:	bl	402830 <dcgettext@plt>
  4030bc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4030c0:	add	x1, x1, #0xe90
  4030c4:	bl	4028a0 <printf@plt>
  4030c8:	mov	w0, #0x0                   	// #0
  4030cc:	bl	402340 <exit@plt>
  4030d0:	cmp	w0, #0x56
  4030d4:	b.ne	403a3c <ferror@plt+0x10cc>  // b.any
  4030d8:	mov	w2, #0x5                   	// #5
  4030dc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4030e0:	mov	x0, #0x0                   	// #0
  4030e4:	add	x1, x1, #0xe98
  4030e8:	bl	402830 <dcgettext@plt>
  4030ec:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4030f0:	adrp	x2, 407000 <ferror@plt+0x4690>
  4030f4:	add	x2, x2, #0xea8
  4030f8:	ldr	x1, [x1, #912]
  4030fc:	bl	4028a0 <printf@plt>
  403100:	mov	w0, #0x0                   	// #0
  403104:	bl	402340 <exit@plt>
  403108:	cmp	w0, #0x80
  40310c:	b.ne	403a3c <ferror@plt+0x10cc>  // b.any
  403110:	adrp	x1, 408000 <ferror@plt+0x5690>
  403114:	adrp	x0, 408000 <ferror@plt+0x5690>
  403118:	adrp	x2, 408000 <ferror@plt+0x5690>
  40311c:	ldr	q2, [x1, #512]
  403120:	mov	w1, #0xa                   	// #10
  403124:	ldr	q0, [x0, #496]
  403128:	str	w1, [x25, #88]
  40312c:	ldr	d1, [x2, #560]
  403130:	mov	x2, #0xb                   	// #11
  403134:	str	x2, [x25, #32]
  403138:	stp	q0, q2, [x25, #48]
  40313c:	str	d1, [x25, #80]
  403140:	b	402aa0 <ferror@plt+0x130>
  403144:	cmp	w0, #0x70
  403148:	b.ne	40317c <ferror@plt+0x80c>  // b.any
  40314c:	adrp	x3, 41a000 <ferror@plt+0x17690>
  403150:	mov	w2, #0x5                   	// #5
  403154:	adrp	x1, 407000 <ferror@plt+0x4690>
  403158:	mov	x0, #0x0                   	// #0
  40315c:	ldr	x28, [x3, #888]
  403160:	add	x1, x1, #0xad8
  403164:	bl	402830 <dcgettext@plt>
  403168:	mov	x1, x0
  40316c:	mov	x0, x28
  403170:	bl	405cc0 <ferror@plt+0x3350>
  403174:	str	w0, [sp, #192]
  403178:	b	402aa0 <ferror@plt+0x130>
  40317c:	cmp	w0, #0x72
  403180:	b.ne	403a3c <ferror@plt+0x10cc>  // b.any
  403184:	ldrb	w0, [sp, #240]
  403188:	mov	w1, #0x41                  	// #65
  40318c:	orr	w0, w0, w1
  403190:	strb	w0, [sp, #240]
  403194:	b	402aa0 <ferror@plt+0x130>
  403198:	adrp	x1, 41a000 <ferror@plt+0x17690>
  40319c:	mov	x0, x27
  4031a0:	ldr	x28, [x1, #888]
  4031a4:	mov	x1, x28
  4031a8:	bl	402680 <strcmp@plt>
  4031ac:	cbz	w0, 403574 <ferror@plt+0xc04>
  4031b0:	ldr	x0, [sp, #112]
  4031b4:	mov	x1, x28
  4031b8:	bl	402680 <strcmp@plt>
  4031bc:	cbz	w0, 403638 <ferror@plt+0xcc8>
  4031c0:	adrp	x0, 407000 <ferror@plt+0x4690>
  4031c4:	mov	x1, x28
  4031c8:	add	x0, x0, #0xb00
  4031cc:	bl	402680 <strcmp@plt>
  4031d0:	cbz	w0, 403654 <ferror@plt+0xce4>
  4031d4:	adrp	x0, 407000 <ferror@plt+0x4690>
  4031d8:	mov	x1, x28
  4031dc:	add	x0, x0, #0xb08
  4031e0:	bl	402680 <strcmp@plt>
  4031e4:	cbz	w0, 40365c <ferror@plt+0xcec>
  4031e8:	adrp	x0, 407000 <ferror@plt+0x4690>
  4031ec:	mov	x1, x28
  4031f0:	add	x0, x0, #0xb10
  4031f4:	bl	402680 <strcmp@plt>
  4031f8:	cbz	w0, 40366c <ferror@plt+0xcfc>
  4031fc:	adrp	x0, 407000 <ferror@plt+0x4690>
  403200:	mov	x1, x28
  403204:	add	x0, x0, #0xb18
  403208:	bl	402680 <strcmp@plt>
  40320c:	cbz	w0, 403674 <ferror@plt+0xd04>
  403210:	adrp	x0, 407000 <ferror@plt+0x4690>
  403214:	mov	x1, x28
  403218:	add	x0, x0, #0xb20
  40321c:	bl	402680 <strcmp@plt>
  403220:	cbz	w0, 40367c <ferror@plt+0xd0c>
  403224:	mov	w2, #0x5                   	// #5
  403228:	adrp	x1, 407000 <ferror@plt+0x4690>
  40322c:	mov	x0, #0x0                   	// #0
  403230:	add	x1, x1, #0xb28
  403234:	bl	402830 <dcgettext@plt>
  403238:	adrp	x1, 41a000 <ferror@plt+0x17690>
  40323c:	ldr	x2, [x1, #888]
  403240:	mov	x1, x0
  403244:	mov	w0, #0x1                   	// #1
  403248:	bl	402860 <errx@plt>
  40324c:	ldrb	w0, [sp, #240]
  403250:	orr	w0, w0, #0x40
  403254:	strb	w0, [sp, #240]
  403258:	b	402aa0 <ferror@plt+0x130>
  40325c:	bl	4023f0 <getuid@plt>
  403260:	mov	w22, w0
  403264:	bl	4023b0 <geteuid@plt>
  403268:	cmp	w22, w0
  40326c:	b.eq	403380 <ferror@plt+0xa10>  // b.none
  403270:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403274:	orr	w19, w19, #0x1000000
  403278:	str	w19, [x26, #928]
  40327c:	ldr	x19, [x0, #880]
  403280:	bl	4024b0 <getpid@plt>
  403284:	adrp	x3, 407000 <ferror@plt+0x4690>
  403288:	mov	w2, w0
  40328c:	add	x3, x3, #0x830
  403290:	mov	x0, x19
  403294:	adrp	x1, 407000 <ferror@plt+0x4690>
  403298:	add	x1, x1, #0xa68
  40329c:	bl	402910 <fprintf@plt>
  4032a0:	b	402a3c <ferror@plt+0xcc>
  4032a4:	str	wzr, [x26, #928]
  4032a8:	b	402a3c <ferror@plt+0xcc>
  4032ac:	ldr	x1, [sp, #176]
  4032b0:	cmp	x1, x27
  4032b4:	b.ne	4032c8 <ferror@plt+0x958>  // b.any
  4032b8:	b	4033f4 <ferror@plt+0xa84>
  4032bc:	ldr	x1, [x1]
  4032c0:	cmp	x1, x27
  4032c4:	b.eq	4033f4 <ferror@plt+0xa84>  // b.none
  4032c8:	ldur	x0, [x1, #-32]
  4032cc:	sub	x2, x1, #0x20
  4032d0:	cmp	x21, x0
  4032d4:	b.ne	4032bc <ferror@plt+0x94c>  // b.any
  4032d8:	mov	x23, x2
  4032dc:	add	x20, x1, #0x10
  4032e0:	ldr	w0, [x25]
  4032e4:	tbnz	w0, #3, 403444 <ferror@plt+0xad4>
  4032e8:	ldr	x1, [sp, #160]
  4032ec:	cmp	x1, x24
  4032f0:	b.eq	403334 <ferror@plt+0x9c4>  // b.none
  4032f4:	ldr	w4, [x26, #4]
  4032f8:	b	40331c <ferror@plt+0x9ac>
  4032fc:	ldur	w2, [x1, #-188]
  403300:	ldr	w0, [x26]
  403304:	cmp	w2, w0
  403308:	b.ne	403310 <ferror@plt+0x9a0>  // b.any
  40330c:	str	x26, [x3, #216]
  403310:	ldr	x1, [x1]
  403314:	cmp	x1, x24
  403318:	b.eq	403334 <ferror@plt+0x9c4>  // b.none
  40331c:	ldur	w2, [x1, #-192]
  403320:	sub	x3, x1, #0xc0
  403324:	cmp	w2, w4
  403328:	b.ne	4032fc <ferror@plt+0x98c>  // b.any
  40332c:	str	x3, [x26, #216]
  403330:	b	403310 <ferror@plt+0x9a0>
  403334:	ldrsw	x0, [x23, #8]
  403338:	ldr	x3, [x23, #56]
  40333c:	add	x1, x0, #0x5
  403340:	add	x0, x22, x0, lsl #4
  403344:	ldr	w2, [x23, #12]
  403348:	add	x1, x26, x1, lsl #4
  40334c:	str	x1, [x23, #56]
  403350:	ldr	x4, [x23, #24]
  403354:	stp	x20, x3, [x0, #-112]
  403358:	add	w0, w2, #0x1
  40335c:	str	x1, [x3]
  403360:	str	w0, [x23, #12]
  403364:	cbz	x4, 403378 <ferror@plt+0xa08>
  403368:	ldr	w1, [x4]
  40336c:	ldr	w0, [x26]
  403370:	cmp	w1, w0
  403374:	b.le	402d08 <ferror@plt+0x398>
  403378:	str	x26, [x23, #24]
  40337c:	b	402d08 <ferror@plt+0x398>
  403380:	bl	4026f0 <getgid@plt>
  403384:	mov	w22, w0
  403388:	bl	402380 <getegid@plt>
  40338c:	cmp	w22, w0
  403390:	b.ne	403270 <ferror@plt+0x900>  // b.any
  403394:	b	402a3c <ferror@plt+0xcc>
  403398:	ldr	x0, [x25, #32]
  40339c:	cbnz	x0, 402bb0 <ferror@plt+0x240>
  4033a0:	adrp	x1, 408000 <ferror@plt+0x5690>
  4033a4:	mov	w2, #0x8                   	// #8
  4033a8:	str	w2, [x25, #64]
  4033ac:	ldr	q0, [x1, #544]
  4033b0:	mov	x1, #0x5                   	// #5
  4033b4:	str	x1, [x25, #32]
  4033b8:	ldr	w1, [sp, #120]
  4033bc:	str	q0, [x25, #48]
  4033c0:	cbz	w1, 4033d8 <ferror@plt+0xa68>
  4033c4:	adrp	x1, 408000 <ferror@plt+0x5690>
  4033c8:	ldr	d0, [x1, #568]
  4033cc:	mov	x1, #0x7                   	// #7
  4033d0:	str	x1, [x25, #32]
  4033d4:	stur	d0, [x25, #68]
  4033d8:	ldr	x1, [x25, #32]
  4033dc:	add	x0, x25, #0x30
  4033e0:	mov	w2, #0x6                   	// #6
  4033e4:	add	x3, x1, #0x1
  4033e8:	str	x3, [x25, #32]
  4033ec:	str	w2, [x0, x1, lsl #2]
  4033f0:	b	402bb0 <ferror@plt+0x240>
  4033f4:	mov	x1, #0x40                  	// #64
  4033f8:	mov	x0, #0x1                   	// #1
  4033fc:	str	x7, [sp, #104]
  403400:	bl	402590 <calloc@plt>
  403404:	mov	x23, x0
  403408:	cbz	x0, 4034fc <ferror@plt+0xb8c>
  40340c:	ldr	w0, [x25]
  403410:	mov	w5, w28
  403414:	ldr	x7, [sp, #104]
  403418:	tbnz	w0, #3, 40369c <ferror@plt+0xd2c>
  40341c:	ldr	x0, [sp, #184]
  403420:	add	x1, x23, #0x20
  403424:	add	x20, x23, #0x30
  403428:	str	x21, [x23]
  40342c:	str	w5, [x23, #8]
  403430:	stp	x27, x0, [x23, #32]
  403434:	stp	x20, x20, [x23, #48]
  403438:	str	x1, [sp, #184]
  40343c:	str	x1, [x0]
  403440:	b	4032e0 <ferror@plt+0x970>
  403444:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403448:	str	x7, [sp, #104]
  40344c:	ldr	x21, [x0, #880]
  403450:	bl	4024b0 <getpid@plt>
  403454:	ldr	x4, [sp, #112]
  403458:	mov	w2, w0
  40345c:	adrp	x3, 407000 <ferror@plt+0x4690>
  403460:	mov	x0, x21
  403464:	add	x3, x3, #0x830
  403468:	adrp	x1, 407000 <ferror@plt+0x4690>
  40346c:	add	x1, x1, #0x838
  403470:	bl	402910 <fprintf@plt>
  403474:	ldrsw	x2, [x23, #8]
  403478:	add	x0, x19, #0x20
  40347c:	ldr	w3, [x26]
  403480:	adrp	x1, 407000 <ferror@plt+0x4690>
  403484:	ldr	x5, [x23]
  403488:	add	x1, x1, #0xfe0
  40348c:	ldr	x4, [x0, x2, lsl #3]
  403490:	mov	x2, x26
  403494:	mov	x0, x23
  403498:	bl	403be8 <ferror@plt+0x1278>
  40349c:	ldr	x7, [sp, #104]
  4034a0:	b	4032e8 <ferror@plt+0x978>
  4034a4:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4034a8:	ldr	x20, [x0, #880]
  4034ac:	bl	4024b0 <getpid@plt>
  4034b0:	adrp	x4, 407000 <ferror@plt+0x4690>
  4034b4:	mov	w2, w0
  4034b8:	add	x4, x4, #0x828
  4034bc:	adrp	x3, 407000 <ferror@plt+0x4690>
  4034c0:	adrp	x1, 407000 <ferror@plt+0x4690>
  4034c4:	add	x3, x3, #0x830
  4034c8:	add	x1, x1, #0x838
  4034cc:	mov	x0, x20
  4034d0:	bl	402910 <fprintf@plt>
  4034d4:	adrp	x0, 407000 <ferror@plt+0x4690>
  4034d8:	add	x0, x0, #0xf98
  4034dc:	bl	403cb0 <ferror@plt+0x1340>
  4034e0:	b	402c7c <ferror@plt+0x30c>
  4034e4:	adrp	x0, 408000 <ferror@plt+0x5690>
  4034e8:	ldr	q0, [x0, #528]
  4034ec:	mov	x0, #0x4                   	// #4
  4034f0:	str	x0, [x25, #32]
  4034f4:	str	q0, [x25, #48]
  4034f8:	b	402bb0 <ferror@plt+0x240>
  4034fc:	adrp	x1, 407000 <ferror@plt+0x4690>
  403500:	mov	x2, #0x40                  	// #64
  403504:	add	x1, x1, #0x868
  403508:	mov	w0, #0x1                   	// #1
  40350c:	bl	402940 <err@plt>
  403510:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403514:	ldr	x20, [x0, #880]
  403518:	bl	4024b0 <getpid@plt>
  40351c:	adrp	x4, 407000 <ferror@plt+0x4690>
  403520:	mov	w2, w0
  403524:	add	x4, x4, #0x7b8
  403528:	adrp	x3, 407000 <ferror@plt+0x4690>
  40352c:	adrp	x1, 407000 <ferror@plt+0x4690>
  403530:	add	x3, x3, #0x830
  403534:	add	x1, x1, #0x838
  403538:	mov	x0, x20
  40353c:	bl	402910 <fprintf@plt>
  403540:	adrp	x0, 407000 <ferror@plt+0x4690>
  403544:	add	x0, x0, #0xfb8
  403548:	bl	403cb0 <ferror@plt+0x1340>
  40354c:	b	402cd8 <ferror@plt+0x368>
  403550:	sub	w0, w3, #0x21
  403554:	cmp	w0, #0x5d
  403558:	b.hi	402dc4 <ferror@plt+0x454>  // b.pmore
  40355c:	ldr	x0, [x23, #880]
  403560:	mov	w2, w3
  403564:	adrp	x1, 407000 <ferror@plt+0x4690>
  403568:	add	x1, x1, #0xad0
  40356c:	bl	402910 <fprintf@plt>
  403570:	b	402dc4 <ferror@plt+0x454>
  403574:	mov	x1, #0x0                   	// #0
  403578:	add	x1, x1, #0xc
  40357c:	ldr	w0, [sp, #236]
  403580:	mov	w2, #0x1                   	// #1
  403584:	add	w0, w0, w2
  403588:	str	w0, [sp, #236]
  40358c:	str	w2, [x24, x1, lsl #2]
  403590:	b	402aa0 <ferror@plt+0x130>
  403594:	ldr	w0, [x26, #928]
  403598:	tbnz	w0, #2, 4035ec <ferror@plt+0xc7c>
  40359c:	mov	x0, x22
  4035a0:	bl	407450 <ferror@plt+0x4ae0>
  4035a4:	ldr	x0, [sp, #248]
  4035a8:	bl	4028d0 <mnt_free_table@plt>
  4035ac:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4035b0:	ldr	w0, [x0, #872]
  4035b4:	tbnz	w0, #31, 4035bc <ferror@plt+0xc4c>
  4035b8:	bl	402610 <close@plt>
  4035bc:	ldr	x0, [x25, #8]
  4035c0:	bl	4050f8 <ferror@plt+0x2788>
  4035c4:	cmp	w20, #0x0
  4035c8:	cset	w0, ne  // ne = any
  4035cc:	ldp	x19, x20, [sp, #16]
  4035d0:	ldp	x21, x22, [sp, #32]
  4035d4:	ldp	x23, x24, [sp, #48]
  4035d8:	ldp	x25, x26, [sp, #64]
  4035dc:	ldp	x27, x28, [sp, #80]
  4035e0:	ldp	x29, x30, [sp], #432
  4035e4:	ret
  4035e8:	mov	w20, #0x0                   	// #0
  4035ec:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4035f0:	ldr	x21, [x0, #880]
  4035f4:	bl	4024b0 <getpid@plt>
  4035f8:	adrp	x4, 407000 <ferror@plt+0x4690>
  4035fc:	mov	w2, w0
  403600:	add	x4, x4, #0x828
  403604:	adrp	x3, 407000 <ferror@plt+0x4690>
  403608:	adrp	x1, 407000 <ferror@plt+0x4690>
  40360c:	add	x3, x3, #0x830
  403610:	add	x1, x1, #0x838
  403614:	mov	x0, x21
  403618:	bl	402910 <fprintf@plt>
  40361c:	adrp	x0, 407000 <ferror@plt+0x4690>
  403620:	add	x0, x0, #0xfa8
  403624:	bl	403cb0 <ferror@plt+0x1340>
  403628:	mov	x0, x22
  40362c:	bl	407450 <ferror@plt+0x4ae0>
  403630:	cbnz	w20, 4035a4 <ferror@plt+0xc34>
  403634:	b	402cd0 <ferror@plt+0x360>
  403638:	ldr	w0, [sp, #236]
  40363c:	mov	w1, #0x1                   	// #1
  403640:	str	w1, [sp, #120]
  403644:	add	w0, w0, w1
  403648:	str	w1, [sp, #212]
  40364c:	str	w0, [sp, #236]
  403650:	b	402aa0 <ferror@plt+0x130>
  403654:	mov	x1, #0x2                   	// #2
  403658:	b	403578 <ferror@plt+0xc08>
  40365c:	mov	x1, #0x3                   	// #3
  403660:	b	403578 <ferror@plt+0xc08>
  403664:	mov	w0, #0x1                   	// #1
  403668:	b	4035cc <ferror@plt+0xc5c>
  40366c:	mov	x1, #0x4                   	// #4
  403670:	b	403578 <ferror@plt+0xc08>
  403674:	mov	x1, #0x5                   	// #5
  403678:	b	403578 <ferror@plt+0xc08>
  40367c:	mov	x1, #0x6                   	// #6
  403680:	b	403578 <ferror@plt+0xc08>
  403684:	bl	4028c0 <__errno_location@plt>
  403688:	ldr	w20, [x0]
  40368c:	ldr	w1, [x26, #928]
  403690:	neg	w20, w20
  403694:	tbz	w1, #2, 403628 <ferror@plt+0xcb8>
  403698:	b	4035ec <ferror@plt+0xc7c>
  40369c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4036a0:	str	w28, [sp, #104]
  4036a4:	str	x7, [sp, #120]
  4036a8:	ldr	x20, [x0, #880]
  4036ac:	bl	4024b0 <getpid@plt>
  4036b0:	ldr	x4, [sp, #112]
  4036b4:	mov	w2, w0
  4036b8:	adrp	x3, 407000 <ferror@plt+0x4690>
  4036bc:	mov	x0, x20
  4036c0:	add	x3, x3, #0x830
  4036c4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4036c8:	add	x1, x1, #0x838
  4036cc:	bl	402910 <fprintf@plt>
  4036d0:	add	x2, x19, #0x20
  4036d4:	mov	x3, x21
  4036d8:	mov	x0, x23
  4036dc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4036e0:	add	x1, x1, #0xfd0
  4036e4:	ldr	x2, [x2, x28, lsl #3]
  4036e8:	bl	403be8 <ferror@plt+0x1278>
  4036ec:	ldr	w5, [sp, #104]
  4036f0:	ldr	x7, [sp, #120]
  4036f4:	b	40341c <ferror@plt+0xaac>
  4036f8:	ldr	x1, [sp, #176]
  4036fc:	add	x0, x24, #0x10
  403700:	cmp	x1, x0
  403704:	b.eq	4037f8 <ferror@plt+0xe88>  // b.none
  403708:	add	x21, sp, #0x108
  40370c:	mov	x2, #0xa8                  	// #168
  403710:	mov	x0, x21
  403714:	mov	w1, #0x0                   	// #0
  403718:	bl	402540 <memset@plt>
  40371c:	ldr	x0, [sp, #184]
  403720:	mov	x9, #0x0                   	// #0
  403724:	str	xzr, [x0]
  403728:	ldr	x0, [sp, #176]
  40372c:	cbz	x0, 403984 <ferror@plt+0x1014>
  403730:	mov	x7, x21
  403734:	mov	x8, #0x0                   	// #0
  403738:	ldr	x10, [x0]
  40373c:	str	xzr, [x0]
  403740:	ldr	x1, [x7]
  403744:	cbz	x1, 4038b8 <ferror@plt+0xf48>
  403748:	cbz	x0, 4038d8 <ferror@plt+0xf68>
  40374c:	add	x4, sp, #0x90
  403750:	sub	x6, x1, #0x20
  403754:	sub	x5, x0, #0x20
  403758:	ldr	x2, [x5]
  40375c:	ldr	x3, [x6]
  403760:	cmp	x3, x2
  403764:	b.hi	403790 <ferror@plt+0xe20>  // b.pmore
  403768:	str	x1, [x4]
  40376c:	ldr	x2, [x1]
  403770:	cbz	x2, 4037ac <ferror@plt+0xe3c>
  403774:	sub	x6, x2, #0x20
  403778:	mov	x4, x1
  40377c:	mov	x1, x2
  403780:	ldr	x3, [x6]
  403784:	ldr	x2, [x5]
  403788:	cmp	x3, x2
  40378c:	b.ls	403768 <ferror@plt+0xdf8>  // b.plast
  403790:	str	x0, [x4]
  403794:	ldr	x2, [x0]
  403798:	cbz	x2, 4037b8 <ferror@plt+0xe48>
  40379c:	mov	x4, x0
  4037a0:	sub	x5, x2, #0x20
  4037a4:	mov	x0, x2
  4037a8:	b	403758 <ferror@plt+0xde8>
  4037ac:	mov	x2, x1
  4037b0:	mov	x1, x0
  4037b4:	mov	x0, x2
  4037b8:	str	x1, [x0]
  4037bc:	add	x8, x8, #0x1
  4037c0:	str	xzr, [x7], #8
  4037c4:	ldr	x0, [sp, #144]
  4037c8:	b	403740 <ferror@plt+0xdd0>
  4037cc:	cmp	x2, #0x0
  4037d0:	csel	x0, x0, x2, eq  // eq = none
  4037d4:	str	x0, [x1]
  4037d8:	mov	x2, x1
  4037dc:	ldr	x1, [x1]
  4037e0:	ldr	x0, [x1]
  4037e4:	str	x2, [x1, #8]
  4037e8:	cbnz	x0, 4037d8 <ferror@plt+0xe68>
  4037ec:	add	x0, x24, #0x10
  4037f0:	str	x0, [x1]
  4037f4:	str	x1, [sp, #184]
  4037f8:	ldr	x1, [sp, #200]
  4037fc:	cbz	x1, 4038e0 <ferror@plt+0xf70>
  403800:	add	x2, x24, #0x10
  403804:	ldr	x19, [sp, #176]
  403808:	b	403820 <ferror@plt+0xeb0>
  40380c:	ldur	x0, [x19, #-32]
  403810:	sub	x21, x19, #0x20
  403814:	cmp	x1, x0
  403818:	b.eq	40384c <ferror@plt+0xedc>  // b.none
  40381c:	ldr	x19, [x19]
  403820:	cmp	x19, x2
  403824:	b.ne	40380c <ferror@plt+0xe9c>  // b.any
  403828:	mov	w2, #0x5                   	// #5
  40382c:	adrp	x1, 408000 <ferror@plt+0x5690>
  403830:	mov	x0, #0x0                   	// #0
  403834:	add	x1, x1, #0x10
  403838:	bl	402830 <dcgettext@plt>
  40383c:	mov	x1, x0
  403840:	ldr	x2, [sp, #200]
  403844:	mov	w0, #0x1                   	// #1
  403848:	bl	402860 <errx@plt>
  40384c:	mov	x0, x24
  403850:	bl	404be0 <ferror@plt+0x2270>
  403854:	mov	x22, x0
  403858:	cbz	x0, 403a74 <ferror@plt+0x1104>
  40385c:	ldr	x20, [x21, #48]
  403860:	add	x19, x19, #0x10
  403864:	cmp	x20, x19
  403868:	b.eq	4038a0 <ferror@plt+0xf30>  // b.none
  40386c:	ldrsw	x2, [x21, #8]
  403870:	add	x2, x2, #0x5
  403874:	sub	x2, x20, x2, lsl #4
  403878:	ldr	x3, [x2, #208]
  40387c:	cbz	x3, 403888 <ferror@plt+0xf18>
  403880:	ldr	x20, [x20]
  403884:	b	403864 <ferror@plt+0xef4>
  403888:	mov	x3, x21
  40388c:	mov	x1, x22
  403890:	mov	x0, x24
  403894:	bl	404b58 <ferror@plt+0x21e8>
  403898:	ldr	x20, [x20]
  40389c:	b	403864 <ferror@plt+0xef4>
  4038a0:	mov	x0, x22
  4038a4:	bl	4027d0 <scols_print_table@plt>
  4038a8:	mov	x0, x22
  4038ac:	mov	w20, #0x0                   	// #0
  4038b0:	bl	402600 <scols_unref_table@plt>
  4038b4:	b	4035a4 <ferror@plt+0xc34>
  4038b8:	cmp	x8, x9
  4038bc:	b.ls	4038cc <ferror@plt+0xf5c>  // b.plast
  4038c0:	cmp	x8, #0x14
  4038c4:	b.eq	403978 <ferror@plt+0x1008>  // b.none
  4038c8:	mov	x9, x8
  4038cc:	str	x0, [x21, x8, lsl #3]
  4038d0:	mov	x0, x10
  4038d4:	b	40372c <ferror@plt+0xdbc>
  4038d8:	add	x0, sp, #0x90
  4038dc:	b	4037b8 <ferror@plt+0xe48>
  4038e0:	mov	x0, x24
  4038e4:	add	x20, x24, #0x10
  4038e8:	bl	404be0 <ferror@plt+0x2270>
  4038ec:	mov	x21, x0
  4038f0:	ldr	x19, [sp, #176]
  4038f4:	cbz	x0, 403a74 <ferror@plt+0x1104>
  4038f8:	cmp	x19, x20
  4038fc:	b.eq	403960 <ferror@plt+0xff0>  // b.none
  403900:	ldr	w4, [sp, #192]
  403904:	sub	x2, x19, #0x20
  403908:	cbnz	w4, 403924 <ferror@plt+0xfb4>
  40390c:	ldr	x3, [x2, #24]
  403910:	mov	x1, x21
  403914:	mov	x0, x24
  403918:	bl	404618 <ferror@plt+0x1ca8>
  40391c:	ldr	x19, [x19]
  403920:	b	4038f8 <ferror@plt+0xf88>
  403924:	ldr	x0, [x2, #48]
  403928:	add	x6, x19, #0x10
  40392c:	cmp	x6, x0
  403930:	b.eq	40391c <ferror@plt+0xfac>  // b.none
  403934:	ldrsw	x5, [x2, #8]
  403938:	add	x5, x5, #0x5
  40393c:	neg	x5, x5, lsl #4
  403940:	ldr	w3, [x0, x5]
  403944:	cmp	w4, w3
  403948:	b.eq	40390c <ferror@plt+0xf9c>  // b.none
  40394c:	ldr	x0, [x0]
  403950:	cmp	x6, x0
  403954:	b.ne	403940 <ferror@plt+0xfd0>  // b.any
  403958:	ldr	x19, [x19]
  40395c:	b	4038f8 <ferror@plt+0xf88>
  403960:	mov	x0, x21
  403964:	bl	4027d0 <scols_print_table@plt>
  403968:	mov	x0, x21
  40396c:	mov	w20, #0x0                   	// #0
  403970:	bl	402600 <scols_unref_table@plt>
  403974:	b	4035a4 <ferror@plt+0xc34>
  403978:	mov	x9, #0x13                  	// #19
  40397c:	mov	x8, x9
  403980:	b	4038cc <ferror@plt+0xf5c>
  403984:	mov	x5, #0x0                   	// #0
  403988:	cmp	x9, x5
  40398c:	b.eq	4039f0 <ferror@plt+0x1080>  // b.none
  403990:	ldr	x1, [x21, x5, lsl #3]
  403994:	cbz	x1, 4039e8 <ferror@plt+0x1078>
  403998:	add	x2, sp, #0x90
  40399c:	cmp	x1, #0x0
  4039a0:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4039a4:	b.eq	4039d8 <ferror@plt+0x1068>  // b.none
  4039a8:	ldur	x3, [x0, #-32]
  4039ac:	ldur	x4, [x1, #-32]
  4039b0:	cmp	x4, x3
  4039b4:	b.hi	4039c8 <ferror@plt+0x1058>  // b.pmore
  4039b8:	str	x1, [x2]
  4039bc:	ldr	x1, [x1]
  4039c0:	ldr	x2, [x2]
  4039c4:	b	40399c <ferror@plt+0x102c>
  4039c8:	str	x0, [x2]
  4039cc:	ldr	x0, [x0]
  4039d0:	ldr	x2, [x2]
  4039d4:	b	40399c <ferror@plt+0x102c>
  4039d8:	cmp	x1, #0x0
  4039dc:	csel	x0, x0, x1, eq  // eq = none
  4039e0:	str	x0, [x2]
  4039e4:	ldr	x0, [sp, #144]
  4039e8:	add	x5, x5, #0x1
  4039ec:	b	403988 <ferror@plt+0x1018>
  4039f0:	ldr	x2, [x21, x9, lsl #3]
  4039f4:	add	x1, x24, #0x10
  4039f8:	cmp	x2, #0x0
  4039fc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  403a00:	b.eq	4037cc <ferror@plt+0xe5c>  // b.none
  403a04:	ldur	x3, [x0, #-32]
  403a08:	ldur	x4, [x2, #-32]
  403a0c:	cmp	x4, x3
  403a10:	b.hi	403a28 <ferror@plt+0x10b8>  // b.pmore
  403a14:	str	x2, [x1]
  403a18:	str	x1, [x2, #8]
  403a1c:	ldr	x2, [x2]
  403a20:	ldr	x1, [x1]
  403a24:	b	4039f8 <ferror@plt+0x1088>
  403a28:	str	x0, [x1]
  403a2c:	str	x1, [x0, #8]
  403a30:	ldr	x0, [x0]
  403a34:	ldr	x1, [x1]
  403a38:	b	4039f8 <ferror@plt+0x1088>
  403a3c:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	adrp	x1, 407000 <ferror@plt+0x4690>
  403a48:	add	x1, x1, #0xec0
  403a4c:	ldr	x19, [x0, #880]
  403a50:	mov	x0, #0x0                   	// #0
  403a54:	bl	402830 <dcgettext@plt>
  403a58:	mov	x1, x0
  403a5c:	adrp	x2, 41a000 <ferror@plt+0x17690>
  403a60:	mov	x0, x19
  403a64:	ldr	x2, [x2, #912]
  403a68:	bl	402910 <fprintf@plt>
  403a6c:	mov	w0, #0x1                   	// #1
  403a70:	bl	402340 <exit@plt>
  403a74:	mov	w20, #0xfffffff4            	// #-12
  403a78:	b	4035a4 <ferror@plt+0xc34>
  403a7c:	mov	w2, #0x5                   	// #5
  403a80:	adrp	x1, 407000 <ferror@plt+0x4690>
  403a84:	add	x1, x1, #0xf68
  403a88:	bl	402830 <dcgettext@plt>
  403a8c:	mov	x2, x20
  403a90:	mov	x1, x0
  403a94:	mov	w0, #0x20                  	// #32
  403a98:	bl	402940 <err@plt>
  403a9c:	mov	w2, #0x5                   	// #5
  403aa0:	adrp	x1, 407000 <ferror@plt+0x4690>
  403aa4:	add	x1, x1, #0xf48
  403aa8:	bl	402830 <dcgettext@plt>
  403aac:	mov	x1, x0
  403ab0:	mov	w0, #0x1                   	// #1
  403ab4:	bl	402940 <err@plt>
  403ab8:	mov	w2, #0x5                   	// #5
  403abc:	adrp	x1, 407000 <ferror@plt+0x4690>
  403ac0:	mov	x0, #0x0                   	// #0
  403ac4:	add	x1, x1, #0xef8
  403ac8:	bl	402830 <dcgettext@plt>
  403acc:	mov	x1, x0
  403ad0:	mov	w0, #0x1                   	// #1
  403ad4:	bl	402860 <errx@plt>
  403ad8:	mov	x29, #0x0                   	// #0
  403adc:	mov	x30, #0x0                   	// #0
  403ae0:	mov	x5, x0
  403ae4:	ldr	x1, [sp]
  403ae8:	add	x2, sp, #0x8
  403aec:	mov	x6, sp
  403af0:	movz	x0, #0x0, lsl #48
  403af4:	movk	x0, #0x0, lsl #32
  403af8:	movk	x0, #0x40, lsl #16
  403afc:	movk	x0, #0x2980
  403b00:	movz	x3, #0x0, lsl #48
  403b04:	movk	x3, #0x0, lsl #32
  403b08:	movk	x3, #0x40, lsl #16
  403b0c:	movk	x3, #0x76b8
  403b10:	movz	x4, #0x0, lsl #48
  403b14:	movk	x4, #0x0, lsl #32
  403b18:	movk	x4, #0x40, lsl #16
  403b1c:	movk	x4, #0x7738
  403b20:	bl	402520 <__libc_start_main@plt>
  403b24:	bl	402650 <abort@plt>
  403b28:	adrp	x0, 419000 <ferror@plt+0x16690>
  403b2c:	ldr	x0, [x0, #4064]
  403b30:	cbz	x0, 403b38 <ferror@plt+0x11c8>
  403b34:	b	402640 <__gmon_start__@plt>
  403b38:	ret
  403b3c:	nop
  403b40:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403b44:	add	x0, x0, #0x370
  403b48:	adrp	x1, 41a000 <ferror@plt+0x17690>
  403b4c:	add	x1, x1, #0x370
  403b50:	cmp	x1, x0
  403b54:	b.eq	403b6c <ferror@plt+0x11fc>  // b.none
  403b58:	adrp	x1, 407000 <ferror@plt+0x4690>
  403b5c:	ldr	x1, [x1, #1896]
  403b60:	cbz	x1, 403b6c <ferror@plt+0x11fc>
  403b64:	mov	x16, x1
  403b68:	br	x16
  403b6c:	ret
  403b70:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403b74:	add	x0, x0, #0x370
  403b78:	adrp	x1, 41a000 <ferror@plt+0x17690>
  403b7c:	add	x1, x1, #0x370
  403b80:	sub	x1, x1, x0
  403b84:	lsr	x2, x1, #63
  403b88:	add	x1, x2, x1, asr #3
  403b8c:	cmp	xzr, x1, asr #1
  403b90:	asr	x1, x1, #1
  403b94:	b.eq	403bac <ferror@plt+0x123c>  // b.none
  403b98:	adrp	x2, 407000 <ferror@plt+0x4690>
  403b9c:	ldr	x2, [x2, #1904]
  403ba0:	cbz	x2, 403bac <ferror@plt+0x123c>
  403ba4:	mov	x16, x2
  403ba8:	br	x16
  403bac:	ret
  403bb0:	stp	x29, x30, [sp, #-32]!
  403bb4:	mov	x29, sp
  403bb8:	str	x19, [sp, #16]
  403bbc:	adrp	x19, 41a000 <ferror@plt+0x17690>
  403bc0:	ldrb	w0, [x19, #920]
  403bc4:	cbnz	w0, 403bd4 <ferror@plt+0x1264>
  403bc8:	bl	403b40 <ferror@plt+0x11d0>
  403bcc:	mov	w0, #0x1                   	// #1
  403bd0:	strb	w0, [x19, #920]
  403bd4:	ldr	x19, [sp, #16]
  403bd8:	ldp	x29, x30, [sp], #32
  403bdc:	ret
  403be0:	b	403b70 <ferror@plt+0x1200>
  403be4:	nop
  403be8:	stp	x29, x30, [sp, #-272]!
  403bec:	mov	x29, sp
  403bf0:	stp	x19, x20, [sp, #16]
  403bf4:	mov	x19, x1
  403bf8:	adrp	x20, 41a000 <ferror@plt+0x17690>
  403bfc:	str	q0, [sp, #96]
  403c00:	str	q1, [sp, #112]
  403c04:	str	q2, [sp, #128]
  403c08:	str	q3, [sp, #144]
  403c0c:	str	q4, [sp, #160]
  403c10:	str	q5, [sp, #176]
  403c14:	str	q6, [sp, #192]
  403c18:	str	q7, [sp, #208]
  403c1c:	stp	x2, x3, [sp, #224]
  403c20:	stp	x4, x5, [sp, #240]
  403c24:	stp	x6, x7, [sp, #256]
  403c28:	cbz	x0, 403c3c <ferror@plt+0x12cc>
  403c2c:	mov	x8, x0
  403c30:	adrp	x0, 41a000 <ferror@plt+0x17690>
  403c34:	ldr	w0, [x0, #928]
  403c38:	tbz	w0, #24, 403c94 <ferror@plt+0x1324>
  403c3c:	add	x1, sp, #0x110
  403c40:	add	x2, sp, #0x110
  403c44:	stp	x1, x2, [sp, #64]
  403c48:	mov	w3, #0xffffff80            	// #-128
  403c4c:	add	x5, sp, #0xe0
  403c50:	mov	w4, #0xffffffd0            	// #-48
  403c54:	str	x5, [sp, #80]
  403c58:	stp	w4, w3, [sp, #88]
  403c5c:	add	x2, sp, #0x20
  403c60:	ldp	x4, x5, [sp, #64]
  403c64:	stp	x4, x5, [sp, #32]
  403c68:	mov	x1, x19
  403c6c:	ldp	x4, x5, [sp, #80]
  403c70:	stp	x4, x5, [sp, #48]
  403c74:	ldr	x0, [x20, #880]
  403c78:	bl	402880 <vfprintf@plt>
  403c7c:	ldr	x1, [x20, #880]
  403c80:	mov	w0, #0xa                   	// #10
  403c84:	bl	402420 <fputc@plt>
  403c88:	ldp	x19, x20, [sp, #16]
  403c8c:	ldp	x29, x30, [sp], #272
  403c90:	ret
  403c94:	ldr	x0, [x20, #880]
  403c98:	mov	x2, x8
  403c9c:	adrp	x1, 407000 <ferror@plt+0x4690>
  403ca0:	add	x1, x1, #0x778
  403ca4:	bl	402910 <fprintf@plt>
  403ca8:	b	403c3c <ferror@plt+0x12cc>
  403cac:	nop
  403cb0:	stp	x29, x30, [sp, #-288]!
  403cb4:	mov	w9, #0xffffffc8            	// #-56
  403cb8:	mov	w8, #0xffffff80            	// #-128
  403cbc:	mov	x29, sp
  403cc0:	add	x11, sp, #0xe0
  403cc4:	add	x12, sp, #0x120
  403cc8:	stp	x12, x12, [sp, #64]
  403ccc:	mov	x10, x0
  403cd0:	str	x11, [sp, #80]
  403cd4:	stp	w9, w8, [sp, #88]
  403cd8:	str	x19, [sp, #16]
  403cdc:	adrp	x19, 41a000 <ferror@plt+0x17690>
  403ce0:	ldp	x12, x13, [sp, #64]
  403ce4:	stp	x12, x13, [sp, #32]
  403ce8:	ldp	x8, x9, [sp, #80]
  403cec:	stp	x8, x9, [sp, #48]
  403cf0:	ldr	x0, [x19, #880]
  403cf4:	str	q0, [sp, #96]
  403cf8:	str	q1, [sp, #112]
  403cfc:	str	q2, [sp, #128]
  403d00:	str	q3, [sp, #144]
  403d04:	str	q4, [sp, #160]
  403d08:	str	q5, [sp, #176]
  403d0c:	str	q6, [sp, #192]
  403d10:	str	q7, [sp, #208]
  403d14:	stp	x1, x2, [sp, #232]
  403d18:	mov	x1, x10
  403d1c:	add	x2, sp, #0x20
  403d20:	stp	x3, x4, [sp, #248]
  403d24:	stp	x5, x6, [sp, #264]
  403d28:	str	x7, [sp, #280]
  403d2c:	bl	402880 <vfprintf@plt>
  403d30:	ldr	x1, [x19, #880]
  403d34:	mov	w0, #0xa                   	// #10
  403d38:	bl	402420 <fputc@plt>
  403d3c:	ldr	x19, [sp, #16]
  403d40:	ldp	x29, x30, [sp], #288
  403d44:	ret
  403d48:	stp	x29, x30, [sp, #-256]!
  403d4c:	mov	w9, #0xffffffd0            	// #-48
  403d50:	mov	w8, #0xffffff80            	// #-128
  403d54:	mov	x29, sp
  403d58:	add	x10, sp, #0xd0
  403d5c:	add	x11, sp, #0x100
  403d60:	stp	x11, x11, [sp, #48]
  403d64:	str	x10, [sp, #64]
  403d68:	stp	w9, w8, [sp, #72]
  403d6c:	ldp	x10, x11, [sp, #48]
  403d70:	stp	x10, x11, [sp, #16]
  403d74:	ldp	x8, x9, [sp, #64]
  403d78:	stp	x8, x9, [sp, #32]
  403d7c:	str	q0, [sp, #80]
  403d80:	str	q1, [sp, #96]
  403d84:	str	q2, [sp, #112]
  403d88:	str	q3, [sp, #128]
  403d8c:	str	q4, [sp, #144]
  403d90:	str	q5, [sp, #160]
  403d94:	str	q6, [sp, #176]
  403d98:	str	q7, [sp, #192]
  403d9c:	stp	x2, x3, [sp, #208]
  403da0:	add	x2, sp, #0x10
  403da4:	stp	x4, x5, [sp, #224]
  403da8:	stp	x6, x7, [sp, #240]
  403dac:	bl	402740 <vasprintf@plt>
  403db0:	tbnz	w0, #31, 403dbc <ferror@plt+0x144c>
  403db4:	ldp	x29, x30, [sp], #256
  403db8:	ret
  403dbc:	adrp	x1, 407000 <ferror@plt+0x4690>
  403dc0:	mov	w0, #0x1                   	// #1
  403dc4:	add	x1, x1, #0x780
  403dc8:	bl	402940 <err@plt>
  403dcc:	nop
  403dd0:	stp	x29, x30, [sp, #-48]!
  403dd4:	mov	x29, sp
  403dd8:	stp	x19, x20, [sp, #16]
  403ddc:	str	x21, [sp, #32]
  403de0:	cbz	x0, 403ffc <ferror@plt+0x168c>
  403de4:	mov	x19, x1
  403de8:	adrp	x21, 407000 <ferror@plt+0x4690>
  403dec:	add	x21, x21, #0x7b8
  403df0:	mov	x20, x0
  403df4:	mov	x1, x21
  403df8:	mov	x2, x19
  403dfc:	bl	402720 <strncasecmp@plt>
  403e00:	cbnz	w0, 403e0c <ferror@plt+0x149c>
  403e04:	ldrsb	w0, [x19, x21]
  403e08:	cbz	w0, 403fac <ferror@plt+0x163c>
  403e0c:	adrp	x21, 407000 <ferror@plt+0x4690>
  403e10:	add	x21, x21, #0x7c0
  403e14:	mov	x1, x21
  403e18:	mov	x2, x19
  403e1c:	mov	x0, x20
  403e20:	bl	402720 <strncasecmp@plt>
  403e24:	cbnz	w0, 403e30 <ferror@plt+0x14c0>
  403e28:	ldrsb	w0, [x19, x21]
  403e2c:	cbz	w0, 403fb4 <ferror@plt+0x1644>
  403e30:	adrp	x21, 407000 <ferror@plt+0x4690>
  403e34:	add	x21, x21, #0x7c8
  403e38:	mov	x1, x21
  403e3c:	mov	x2, x19
  403e40:	mov	x0, x20
  403e44:	bl	402720 <strncasecmp@plt>
  403e48:	cbnz	w0, 403e54 <ferror@plt+0x14e4>
  403e4c:	ldrsb	w0, [x19, x21]
  403e50:	cbz	w0, 403fbc <ferror@plt+0x164c>
  403e54:	adrp	x21, 407000 <ferror@plt+0x4690>
  403e58:	add	x21, x21, #0x7d0
  403e5c:	mov	x1, x21
  403e60:	mov	x2, x19
  403e64:	mov	x0, x20
  403e68:	bl	402720 <strncasecmp@plt>
  403e6c:	cbnz	w0, 403e78 <ferror@plt+0x1508>
  403e70:	ldrsb	w0, [x19, x21]
  403e74:	cbz	w0, 403fc4 <ferror@plt+0x1654>
  403e78:	adrp	x21, 408000 <ferror@plt+0x5690>
  403e7c:	add	x21, x21, #0x180
  403e80:	mov	x1, x21
  403e84:	mov	x2, x19
  403e88:	mov	x0, x20
  403e8c:	bl	402720 <strncasecmp@plt>
  403e90:	cbnz	w0, 403e9c <ferror@plt+0x152c>
  403e94:	ldrsb	w0, [x19, x21]
  403e98:	cbz	w0, 403fcc <ferror@plt+0x165c>
  403e9c:	adrp	x21, 407000 <ferror@plt+0x4690>
  403ea0:	add	x21, x21, #0x7d8
  403ea4:	mov	x1, x21
  403ea8:	mov	x2, x19
  403eac:	mov	x0, x20
  403eb0:	bl	402720 <strncasecmp@plt>
  403eb4:	cbnz	w0, 403ec0 <ferror@plt+0x1550>
  403eb8:	ldrsb	w0, [x19, x21]
  403ebc:	cbz	w0, 403fd4 <ferror@plt+0x1664>
  403ec0:	adrp	x21, 407000 <ferror@plt+0x4690>
  403ec4:	add	x21, x21, #0x7e0
  403ec8:	mov	x1, x21
  403ecc:	mov	x2, x19
  403ed0:	mov	x0, x20
  403ed4:	bl	402720 <strncasecmp@plt>
  403ed8:	cbnz	w0, 403ee4 <ferror@plt+0x1574>
  403edc:	ldrsb	w0, [x19, x21]
  403ee0:	cbz	w0, 403fdc <ferror@plt+0x166c>
  403ee4:	adrp	x21, 407000 <ferror@plt+0x4690>
  403ee8:	add	x21, x21, #0x7e8
  403eec:	mov	x1, x21
  403ef0:	mov	x2, x19
  403ef4:	mov	x0, x20
  403ef8:	bl	402720 <strncasecmp@plt>
  403efc:	cbnz	w0, 403f08 <ferror@plt+0x1598>
  403f00:	ldrsb	w0, [x19, x21]
  403f04:	cbz	w0, 403fe4 <ferror@plt+0x1674>
  403f08:	adrp	x21, 407000 <ferror@plt+0x4690>
  403f0c:	add	x21, x21, #0x7f0
  403f10:	mov	x1, x21
  403f14:	mov	x2, x19
  403f18:	mov	x0, x20
  403f1c:	bl	402720 <strncasecmp@plt>
  403f20:	cbnz	w0, 403f2c <ferror@plt+0x15bc>
  403f24:	ldrsb	w0, [x19, x21]
  403f28:	cbz	w0, 403fec <ferror@plt+0x167c>
  403f2c:	adrp	x21, 407000 <ferror@plt+0x4690>
  403f30:	add	x21, x21, #0x7f8
  403f34:	mov	x1, x21
  403f38:	mov	x2, x19
  403f3c:	mov	x0, x20
  403f40:	bl	402720 <strncasecmp@plt>
  403f44:	cbnz	w0, 403f50 <ferror@plt+0x15e0>
  403f48:	ldrsb	w0, [x19, x21]
  403f4c:	cbz	w0, 403ff4 <ferror@plt+0x1684>
  403f50:	adrp	x21, 407000 <ferror@plt+0x4690>
  403f54:	add	x21, x21, #0x800
  403f58:	mov	x1, x21
  403f5c:	mov	x2, x19
  403f60:	mov	x0, x20
  403f64:	bl	402720 <strncasecmp@plt>
  403f68:	cbz	w0, 403f9c <ferror@plt+0x162c>
  403f6c:	mov	w2, #0x5                   	// #5
  403f70:	adrp	x1, 407000 <ferror@plt+0x4690>
  403f74:	mov	x0, #0x0                   	// #0
  403f78:	add	x1, x1, #0x808
  403f7c:	bl	402830 <dcgettext@plt>
  403f80:	mov	x1, x20
  403f84:	bl	4027e0 <warnx@plt>
  403f88:	mov	w0, #0xffffffff            	// #-1
  403f8c:	ldp	x19, x20, [sp, #16]
  403f90:	ldr	x21, [sp, #32]
  403f94:	ldp	x29, x30, [sp], #48
  403f98:	ret
  403f9c:	ldrsb	w0, [x19, x21]
  403fa0:	cbnz	w0, 403f6c <ferror@plt+0x15fc>
  403fa4:	mov	x0, #0xa                   	// #10
  403fa8:	b	403f8c <ferror@plt+0x161c>
  403fac:	mov	x0, #0x0                   	// #0
  403fb0:	b	403f8c <ferror@plt+0x161c>
  403fb4:	mov	x0, #0x1                   	// #1
  403fb8:	b	403f8c <ferror@plt+0x161c>
  403fbc:	mov	x0, #0x2                   	// #2
  403fc0:	b	403f8c <ferror@plt+0x161c>
  403fc4:	mov	x0, #0x3                   	// #3
  403fc8:	b	403f8c <ferror@plt+0x161c>
  403fcc:	mov	x0, #0x4                   	// #4
  403fd0:	b	403f8c <ferror@plt+0x161c>
  403fd4:	mov	x0, #0x5                   	// #5
  403fd8:	b	403f8c <ferror@plt+0x161c>
  403fdc:	mov	x0, #0x6                   	// #6
  403fe0:	b	403f8c <ferror@plt+0x161c>
  403fe4:	mov	x0, #0x7                   	// #7
  403fe8:	b	403f8c <ferror@plt+0x161c>
  403fec:	mov	x0, #0x8                   	// #8
  403ff0:	b	403f8c <ferror@plt+0x161c>
  403ff4:	mov	x0, #0x9                   	// #9
  403ff8:	b	403f8c <ferror@plt+0x161c>
  403ffc:	adrp	x3, 408000 <ferror@plt+0x5690>
  404000:	adrp	x1, 407000 <ferror@plt+0x4690>
  404004:	adrp	x0, 407000 <ferror@plt+0x4690>
  404008:	add	x3, x3, #0x240
  40400c:	add	x1, x1, #0x798
  404010:	add	x0, x0, #0x7b0
  404014:	mov	w2, #0xd7                  	// #215
  404018:	bl	4028b0 <__assert_fail@plt>
  40401c:	nop
  404020:	stp	x29, x30, [sp, #-32]!
  404024:	mov	x29, sp
  404028:	stp	x19, x20, [sp, #16]
  40402c:	mov	x20, x1
  404030:	mov	x19, x0
  404034:	adrp	x1, 407000 <ferror@plt+0x4690>
  404038:	add	x1, x1, #0x820
  40403c:	bl	402790 <mnt_fs_match_fstype@plt>
  404040:	cbnz	w0, 404054 <ferror@plt+0x16e4>
  404044:	mov	w0, #0x0                   	// #0
  404048:	ldp	x19, x20, [sp, #16]
  40404c:	ldp	x29, x30, [sp], #32
  404050:	ret
  404054:	mov	x0, x19
  404058:	bl	4025b0 <mnt_fs_get_root@plt>
  40405c:	cbz	x0, 404044 <ferror@plt+0x16d4>
  404060:	mov	x0, x19
  404064:	bl	4025b0 <mnt_fs_get_root@plt>
  404068:	mov	x1, x20
  40406c:	bl	402680 <strcmp@plt>
  404070:	cmp	w0, #0x0
  404074:	cset	w0, eq  // eq = none
  404078:	ldp	x19, x20, [sp, #16]
  40407c:	ldp	x29, x30, [sp], #32
  404080:	ret
  404084:	nop
  404088:	mov	x12, #0x2180                	// #8576
  40408c:	sub	sp, sp, x12
  404090:	stp	x29, x30, [sp]
  404094:	mov	x29, sp
  404098:	stp	x21, x22, [sp, #32]
  40409c:	adrp	x22, 41a000 <ferror@plt+0x17690>
  4040a0:	mov	x21, x0
  4040a4:	ldr	w0, [x22, #928]
  4040a8:	stp	x19, x20, [sp, #16]
  4040ac:	mov	w19, w1
  4040b0:	stp	x23, x24, [sp, #48]
  4040b4:	tbnz	w0, #2, 4042dc <ferror@plt+0x196c>
  4040b8:	mov	w3, w19
  4040bc:	adrp	x2, 407000 <ferror@plt+0x4690>
  4040c0:	add	x2, x2, #0x858
  4040c4:	mov	x1, #0x2000                	// #8192
  4040c8:	add	x0, sp, #0x180
  4040cc:	bl	402460 <snprintf@plt>
  4040d0:	add	x0, sp, #0x180
  4040d4:	bl	402400 <opendir@plt>
  4040d8:	mov	x19, x0
  4040dc:	cbz	x0, 404320 <ferror@plt+0x19b0>
  4040e0:	mov	x1, #0xe8                  	// #232
  4040e4:	mov	x0, #0x1                   	// #1
  4040e8:	bl	402590 <calloc@plt>
  4040ec:	mov	x20, x0
  4040f0:	cbz	x0, 404288 <ferror@plt+0x1918>
  4040f4:	mov	w1, #0xfffffffe            	// #-2
  4040f8:	str	w1, [x20, #224]
  4040fc:	mov	x0, x19
  404100:	bl	4027c0 <dirfd@plt>
  404104:	mov	w1, w0
  404108:	add	x2, sp, #0x80
  40410c:	mov	w0, #0x0                   	// #0
  404110:	bl	402810 <__fxstat@plt>
  404114:	cbz	w0, 404394 <ferror@plt+0x1a24>
  404118:	mov	x0, x19
  40411c:	bl	4027c0 <dirfd@plt>
  404120:	adrp	x1, 407000 <ferror@plt+0x4690>
  404124:	mov	w2, #0x0                   	// #0
  404128:	add	x1, x1, #0x888
  40412c:	bl	402890 <openat@plt>
  404130:	tbnz	w0, #31, 4042a4 <ferror@plt+0x1934>
  404134:	adrp	x1, 407000 <ferror@plt+0x4690>
  404138:	add	x1, x1, #0x890
  40413c:	bl	402550 <fdopen@plt>
  404140:	mov	x23, x0
  404144:	cbz	x0, 4042a4 <ferror@plt+0x1934>
  404148:	add	x1, sp, #0x100
  40414c:	add	x0, sp, #0x70
  404150:	mov	x3, x23
  404154:	mov	w2, #0xa                   	// #10
  404158:	stp	x25, x26, [sp, #64]
  40415c:	str	xzr, [sp, #112]
  404160:	str	xzr, [sp, #256]
  404164:	bl	402900 <__getdelim@plt>
  404168:	tbnz	x0, #63, 4043f4 <ferror@plt+0x1a84>
  40416c:	ldr	x25, [sp, #112]
  404170:	mov	w1, #0x29                  	// #41
  404174:	mov	x0, x25
  404178:	bl	402620 <strrchr@plt>
  40417c:	mov	x24, x0
  404180:	mov	x0, x25
  404184:	cbz	x24, 404350 <ferror@plt+0x19e0>
  404188:	mov	x2, x20
  40418c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404190:	add	x1, x1, #0x898
  404194:	bl	402840 <__isoc99_sscanf@plt>
  404198:	cmp	w0, #0x1
  40419c:	b.ne	40434c <ferror@plt+0x19dc>  // b.any
  4041a0:	mov	x0, x24
  4041a4:	add	x3, x20, #0x4
  4041a8:	add	x2, x20, #0xc
  4041ac:	adrp	x1, 407000 <ferror@plt+0x4690>
  4041b0:	add	x1, x1, #0x8a0
  4041b4:	bl	402840 <__isoc99_sscanf@plt>
  4041b8:	cmp	w0, #0x2
  4041bc:	b.ne	40434c <ferror@plt+0x19dc>  // b.any
  4041c0:	ldr	x0, [sp, #112]
  4041c4:	stp	x27, x28, [sp, #80]
  4041c8:	bl	4026e0 <free@plt>
  4041cc:	adrp	x24, 408000 <ferror@plt+0x5690>
  4041d0:	add	x24, x24, #0x240
  4041d4:	add	x24, x24, #0x20
  4041d8:	add	x28, x20, #0x50
  4041dc:	add	x26, x21, #0x2c
  4041e0:	mov	x25, #0x1                   	// #1
  4041e4:	b	40420c <ferror@plt+0x189c>
  4041e8:	add	x0, x20, #0x10
  4041ec:	ldr	x1, [sp, #264]
  4041f0:	str	x1, [x0, x25, lsl #3]
  4041f4:	cmp	x25, #0x2
  4041f8:	b.eq	404418 <ferror@plt+0x1aa8>  // b.none
  4041fc:	cmp	x25, #0x7
  404200:	b.eq	4043b0 <ferror@plt+0x1a40>  // b.none
  404204:	add	x28, x28, #0x10
  404208:	add	x25, x25, #0x1
  40420c:	ldr	w0, [x26, x25, lsl #2]
  404210:	stp	x28, x28, [x28]
  404214:	cbz	w0, 4041fc <ferror@plt+0x188c>
  404218:	mov	x0, x19
  40421c:	bl	4027c0 <dirfd@plt>
  404220:	add	x3, x24, x25, lsl #3
  404224:	mov	w27, w0
  404228:	mov	x1, #0x10                  	// #16
  40422c:	add	x0, sp, #0x70
  404230:	adrp	x2, 407000 <ferror@plt+0x4690>
  404234:	add	x2, x2, #0x8b0
  404238:	ldur	x3, [x3, #-8]
  40423c:	bl	402460 <snprintf@plt>
  404240:	mov	w1, w27
  404244:	add	x3, sp, #0x100
  404248:	add	x2, sp, #0x70
  40424c:	mov	w4, #0x0                   	// #0
  404250:	mov	w0, #0x0                   	// #0
  404254:	bl	402960 <__fxstatat@plt>
  404258:	cbz	w0, 4041e8 <ferror@plt+0x1878>
  40425c:	bl	4028c0 <__errno_location@plt>
  404260:	ldr	w0, [x0]
  404264:	tst	w0, #0xfffffffd
  404268:	ccmp	w0, #0xd, #0x4, ne  // ne = any
  40426c:	b.eq	4041f4 <ferror@plt+0x1884>  // b.none
  404270:	ldp	x27, x28, [sp, #80]
  404274:	neg	w24, w0
  404278:	mov	x0, x23
  40427c:	bl	4024a0 <fclose@plt>
  404280:	ldp	x25, x26, [sp, #64]
  404284:	b	4042b0 <ferror@plt+0x1940>
  404288:	adrp	x1, 407000 <ferror@plt+0x4690>
  40428c:	mov	x2, #0xe8                  	// #232
  404290:	add	x1, x1, #0x868
  404294:	mov	w0, #0x1                   	// #1
  404298:	stp	x25, x26, [sp, #64]
  40429c:	stp	x27, x28, [sp, #80]
  4042a0:	bl	402940 <err@plt>
  4042a4:	bl	4028c0 <__errno_location@plt>
  4042a8:	ldr	w24, [x0]
  4042ac:	neg	w24, w24
  4042b0:	mov	x0, x19
  4042b4:	bl	4025f0 <closedir@plt>
  4042b8:	cbnz	w24, 40436c <ferror@plt+0x19fc>
  4042bc:	mov	w0, w24
  4042c0:	mov	x12, #0x2180                	// #8576
  4042c4:	ldp	x29, x30, [sp]
  4042c8:	ldp	x19, x20, [sp, #16]
  4042cc:	ldp	x21, x22, [sp, #32]
  4042d0:	ldp	x23, x24, [sp, #48]
  4042d4:	add	sp, sp, x12
  4042d8:	ret
  4042dc:	adrp	x0, 41a000 <ferror@plt+0x17690>
  4042e0:	ldr	x20, [x0, #880]
  4042e4:	bl	4024b0 <getpid@plt>
  4042e8:	adrp	x4, 407000 <ferror@plt+0x4690>
  4042ec:	mov	w2, w0
  4042f0:	add	x4, x4, #0x828
  4042f4:	adrp	x3, 407000 <ferror@plt+0x4690>
  4042f8:	add	x3, x3, #0x830
  4042fc:	mov	x0, x20
  404300:	adrp	x1, 407000 <ferror@plt+0x4690>
  404304:	add	x1, x1, #0x838
  404308:	bl	402910 <fprintf@plt>
  40430c:	mov	w1, w19
  404310:	adrp	x0, 407000 <ferror@plt+0x4690>
  404314:	add	x0, x0, #0x848
  404318:	bl	403cb0 <ferror@plt+0x1340>
  40431c:	b	4040b8 <ferror@plt+0x1748>
  404320:	bl	4028c0 <__errno_location@plt>
  404324:	ldr	w24, [x0]
  404328:	mov	x12, #0x2180                	// #8576
  40432c:	neg	w24, w24
  404330:	mov	w0, w24
  404334:	ldp	x29, x30, [sp]
  404338:	ldp	x19, x20, [sp, #16]
  40433c:	ldp	x21, x22, [sp, #32]
  404340:	ldp	x23, x24, [sp, #48]
  404344:	add	sp, sp, x12
  404348:	ret
  40434c:	ldr	x0, [sp, #112]
  404350:	bl	4026e0 <free@plt>
  404354:	mov	x0, x23
  404358:	bl	4024a0 <fclose@plt>
  40435c:	mov	x0, x19
  404360:	bl	4025f0 <closedir@plt>
  404364:	ldp	x25, x26, [sp, #64]
  404368:	mov	w24, #0xffffffea            	// #-22
  40436c:	mov	x0, x20
  404370:	bl	4026e0 <free@plt>
  404374:	mov	w0, w24
  404378:	mov	x12, #0x2180                	// #8576
  40437c:	ldp	x29, x30, [sp]
  404380:	ldp	x19, x20, [sp, #16]
  404384:	ldp	x21, x22, [sp, #32]
  404388:	ldp	x23, x24, [sp, #48]
  40438c:	add	sp, sp, x12
  404390:	ret
  404394:	add	x0, x22, #0x3a0
  404398:	ldr	w1, [sp, #152]
  40439c:	str	w1, [x20, #16]
  4043a0:	mov	w1, w1
  4043a4:	ldr	x0, [x0, #8]
  4043a8:	bl	405148 <ferror@plt+0x27d8>
  4043ac:	b	404118 <ferror@plt+0x17a8>
  4043b0:	add	x25, x20, #0xc0
  4043b4:	ldr	w0, [x22, #928]
  4043b8:	dup	v0.2d, x25
  4043bc:	str	q0, [x20, #192]
  4043c0:	tbnz	w0, #2, 404468 <ferror@plt+0x1af8>
  4043c4:	ldr	x1, [x21, #8]
  4043c8:	str	x25, [x21, #8]
  4043cc:	stp	x21, x1, [x20, #192]
  4043d0:	mov	x0, x23
  4043d4:	mov	w24, #0x0                   	// #0
  4043d8:	str	x25, [x1]
  4043dc:	bl	4024a0 <fclose@plt>
  4043e0:	mov	x0, x19
  4043e4:	bl	4025f0 <closedir@plt>
  4043e8:	ldp	x25, x26, [sp, #64]
  4043ec:	ldp	x27, x28, [sp, #80]
  4043f0:	b	4042bc <ferror@plt+0x194c>
  4043f4:	bl	4028c0 <__errno_location@plt>
  4043f8:	ldr	w25, [x0]
  4043fc:	ldr	x0, [sp, #112]
  404400:	neg	w24, w25
  404404:	bl	4026e0 <free@plt>
  404408:	cmp	w25, #0x0
  40440c:	b.gt	404278 <ferror@plt+0x1908>
  404410:	stp	x27, x28, [sp, #80]
  404414:	b	4041cc <ferror@plt+0x185c>
  404418:	mov	x0, x19
  40441c:	bl	4027c0 <dirfd@plt>
  404420:	adrp	x1, 41a000 <ferror@plt+0x17690>
  404424:	add	x3, x1, #0x3a0
  404428:	ldr	x27, [x20, #32]
  40442c:	ldr	x1, [x3, #16]!
  404430:	cmp	x1, x3
  404434:	b.ne	404448 <ferror@plt+0x1ad8>  // b.any
  404438:	b	4044b0 <ferror@plt+0x1b40>
  40443c:	ldr	x1, [x1]
  404440:	cmp	x1, x3
  404444:	b.eq	4044b0 <ferror@plt+0x1b40>  // b.none
  404448:	ldur	x2, [x1, #-16]
  40444c:	cmp	x27, x2
  404450:	b.ne	40443c <ferror@plt+0x1acc>  // b.any
  404454:	ldur	w0, [x1, #-8]
  404458:	str	w0, [sp, #108]
  40445c:	ldr	w0, [sp, #108]
  404460:	str	w0, [x20, #224]
  404464:	b	404204 <ferror@plt+0x1894>
  404468:	adrp	x0, 41a000 <ferror@plt+0x17690>
  40446c:	ldr	x22, [x0, #880]
  404470:	bl	4024b0 <getpid@plt>
  404474:	adrp	x4, 407000 <ferror@plt+0x4690>
  404478:	mov	w2, w0
  40447c:	add	x4, x4, #0x828
  404480:	mov	x0, x22
  404484:	adrp	x3, 407000 <ferror@plt+0x4690>
  404488:	adrp	x1, 407000 <ferror@plt+0x4690>
  40448c:	add	x3, x3, #0x830
  404490:	add	x1, x1, #0x838
  404494:	bl	402910 <fprintf@plt>
  404498:	ldr	w2, [x20]
  40449c:	mov	x0, x20
  4044a0:	adrp	x1, 407000 <ferror@plt+0x4690>
  4044a4:	add	x1, x1, #0x8c0
  4044a8:	bl	403be8 <ferror@plt+0x1278>
  4044ac:	b	4043c4 <ferror@plt+0x1a54>
  4044b0:	adrp	x4, 41a000 <ferror@plt+0x17690>
  4044b4:	ldr	w1, [x4, #872]
  4044b8:	tbnz	w1, #31, 404608 <ferror@plt+0x1c98>
  4044bc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4044c0:	mov	w2, #0x0                   	// #0
  4044c4:	add	x1, x1, #0x8b8
  4044c8:	bl	402890 <openat@plt>
  4044cc:	mov	w8, w0
  4044d0:	tbnz	w0, #31, 404608 <ferror@plt+0x1c98>
  4044d4:	adrp	x4, 41a000 <ferror@plt+0x17690>
  4044d8:	add	x1, sp, #0x100
  4044dc:	mov	w3, #0x0                   	// #0
  4044e0:	mov	x2, #0x1c                  	// #28
  4044e4:	ldr	w0, [x4, #872]
  4044e8:	mov	x4, #0x1c                  	// #28
  4044ec:	movk	x4, #0x5a, lsl #32
  4044f0:	str	w8, [sp, #108]
  4044f4:	movk	x4, #0x1, lsl #48
  4044f8:	str	x4, [sp, #256]
  4044fc:	mov	w4, #0x8                   	// #8
  404500:	strb	wzr, [sp, #272]
  404504:	movk	w4, #0x3, lsl #16
  404508:	str	w4, [sp, #276]
  40450c:	str	w8, [sp, #280]
  404510:	bl	402750 <send@plt>
  404514:	ldr	w8, [sp, #108]
  404518:	adrp	x4, 41a000 <ferror@plt+0x17690>
  40451c:	tbnz	x0, #63, 4045fc <ferror@plt+0x1c8c>
  404520:	ldr	w0, [x4, #872]
  404524:	add	x1, sp, #0x100
  404528:	mov	w3, #0x0                   	// #0
  40452c:	mov	x2, #0x2c                  	// #44
  404530:	str	w8, [sp, #108]
  404534:	bl	402630 <recv@plt>
  404538:	ldr	w8, [sp, #108]
  40453c:	tbnz	x0, #63, 4045fc <ferror@plt+0x1c8c>
  404540:	cmp	x0, #0xf
  404544:	b.le	4045fc <ferror@plt+0x1c8c>
  404548:	ldr	w1, [sp, #256]
  40454c:	cmp	w1, #0xf
  404550:	b.ls	4045fc <ferror@plt+0x1c8c>  // b.plast
  404554:	cmp	x0, w1, uxtw
  404558:	b.cc	4045fc <ferror@plt+0x1c8c>  // b.lo, b.ul, b.last
  40455c:	ldrh	w0, [sp, #260]
  404560:	cmp	w0, #0x58
  404564:	b.ne	4045fc <ferror@plt+0x1c8c>  // b.any
  404568:	sub	w1, w1, #0x14
  40456c:	cmp	w1, #0x3
  404570:	b.le	4045fc <ferror@plt+0x1c8c>
  404574:	ldrh	w0, [sp, #276]
  404578:	cmp	w0, #0x3
  40457c:	b.ls	4045fc <ferror@plt+0x1c8c>  // b.plast
  404580:	cmp	w1, w0
  404584:	b.lt	4045fc <ferror@plt+0x1c8c>  // b.tstop
  404588:	ldrh	w0, [sp, #278]
  40458c:	cmp	w0, #0x1
  404590:	b.ne	4045fc <ferror@plt+0x1c8c>  // b.any
  404594:	ldr	w0, [sp, #280]
  404598:	str	w0, [sp, #108]
  40459c:	mov	w0, w8
  4045a0:	bl	402610 <close@plt>
  4045a4:	mov	x1, #0x20                  	// #32
  4045a8:	mov	x0, #0x1                   	// #1
  4045ac:	bl	402590 <calloc@plt>
  4045b0:	cbnz	x0, 4045c8 <ferror@plt+0x1c58>
  4045b4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4045b8:	mov	x2, #0x20                  	// #32
  4045bc:	add	x1, x1, #0x868
  4045c0:	mov	w0, #0x1                   	// #1
  4045c4:	bl	402940 <err@plt>
  4045c8:	adrp	x1, 41a000 <ferror@plt+0x17690>
  4045cc:	add	x1, x1, #0x3a0
  4045d0:	ldr	w2, [sp, #108]
  4045d4:	adrp	x4, 41a000 <ferror@plt+0x17690>
  4045d8:	str	w2, [x0, #8]
  4045dc:	add	x4, x4, #0x3a0
  4045e0:	ldr	x2, [x1, #16]!
  4045e4:	str	x27, [x0]
  4045e8:	add	x3, x0, #0x10
  4045ec:	str	x3, [x4, #16]
  4045f0:	str	x3, [x2, #8]
  4045f4:	stp	x2, x1, [x0, #16]
  4045f8:	b	40445c <ferror@plt+0x1aec>
  4045fc:	mov	w0, #0xfffffffe            	// #-2
  404600:	str	w0, [sp, #108]
  404604:	b	40459c <ferror@plt+0x1c2c>
  404608:	mov	w0, #0xfffffffe            	// #-2
  40460c:	str	w0, [sp, #108]
  404610:	b	4045a4 <ferror@plt+0x1c34>
  404614:	nop
  404618:	stp	x29, x30, [sp, #-192]!
  40461c:	mov	x29, sp
  404620:	stp	x3, x2, [sp, #104]
  404624:	str	x0, [sp, #144]
  404628:	cbz	x2, 404ae4 <ferror@plt+0x2174>
  40462c:	mov	x0, x1
  404630:	cbz	x1, 404b1c <ferror@plt+0x21ac>
  404634:	ldr	x1, [sp, #144]
  404638:	stp	x23, x24, [sp, #48]
  40463c:	ldrb	w2, [x1, #80]
  404640:	mov	x1, #0x0                   	// #0
  404644:	tbnz	w2, #2, 404a58 <ferror@plt+0x20e8>
  404648:	bl	4025e0 <scols_table_new_line@plt>
  40464c:	mov	x24, x0
  404650:	cbz	x0, 404a68 <ferror@plt+0x20f8>
  404654:	stp	x19, x20, [sp, #16]
  404658:	adrp	x20, 41a000 <ferror@plt+0x17690>
  40465c:	add	x20, x20, #0x3a0
  404660:	ldr	x1, [x20, #32]
  404664:	cbz	x1, 404a40 <ferror@plt+0x20d0>
  404668:	adrp	x0, 408000 <ferror@plt+0x5690>
  40466c:	add	x0, x0, #0x240
  404670:	add	x0, x0, #0x20
  404674:	mov	x19, #0x0                   	// #0
  404678:	stp	x21, x22, [sp, #32]
  40467c:	stp	x25, x26, [sp, #64]
  404680:	stp	x27, x28, [sp, #80]
  404684:	str	x0, [sp, #120]
  404688:	mov	x0, #0x0                   	// #0
  40468c:	str	xzr, [sp, #160]
  404690:	cmp	x1, w0, sxtw
  404694:	b.ls	404aa4 <ferror@plt+0x2134>  // b.plast
  404698:	add	x1, x20, #0x30
  40469c:	ldr	w0, [x1, x0, lsl #2]
  4046a0:	cmp	w0, #0xa
  4046a4:	b.gt	404a80 <ferror@plt+0x2110>
  4046a8:	cmp	w0, #0x5
  4046ac:	b.eq	4049dc <ferror@plt+0x206c>  // b.none
  4046b0:	b.gt	404778 <ferror@plt+0x1e08>
  4046b4:	cmp	w0, #0x2
  4046b8:	b.eq	4049e8 <ferror@plt+0x2078>  // b.none
  4046bc:	b.le	404748 <ferror@plt+0x1dd8>
  4046c0:	cmp	w0, #0x3
  4046c4:	b.eq	4049d0 <ferror@plt+0x2060>  // b.none
  4046c8:	cmp	w0, #0x4
  4046cc:	b.ne	404700 <ferror@plt+0x1d90>  // b.any
  4046d0:	ldr	x0, [sp, #104]
  4046d4:	ldr	w2, [x0]
  4046d8:	add	x0, sp, #0xa0
  4046dc:	adrp	x1, 407000 <ferror@plt+0x4690>
  4046e0:	add	x1, x1, #0x850
  4046e4:	bl	403d48 <ferror@plt+0x13d8>
  4046e8:	ldr	x2, [sp, #160]
  4046ec:	cbz	x2, 404700 <ferror@plt+0x1d90>
  4046f0:	mov	x1, x19
  4046f4:	mov	x0, x24
  4046f8:	bl	402360 <scols_line_refer_data@plt>
  4046fc:	cbnz	w0, 404ac8 <ferror@plt+0x2158>
  404700:	ldr	x1, [x20, #32]
  404704:	add	x19, x19, #0x1
  404708:	cmp	x1, x19
  40470c:	b.ls	404a34 <ferror@plt+0x20c4>  // b.plast
  404710:	str	xzr, [sp, #160]
  404714:	mov	x2, #0x80000000            	// #2147483648
  404718:	sxtw	x0, w19
  40471c:	cmp	x19, x2
  404720:	b.ne	404690 <ferror@plt+0x1d20>  // b.any
  404724:	adrp	x3, 408000 <ferror@plt+0x5690>
  404728:	add	x3, x3, #0x240
  40472c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404730:	adrp	x0, 407000 <ferror@plt+0x4690>
  404734:	add	x3, x3, #0x68
  404738:	add	x1, x1, #0x798
  40473c:	add	x0, x0, #0x900
  404740:	mov	w2, #0xf0                  	// #240
  404744:	bl	4028b0 <__assert_fail@plt>
  404748:	cbz	w0, 404a14 <ferror@plt+0x20a4>
  40474c:	cmp	w0, #0x1
  404750:	b.ne	404700 <ferror@plt+0x1d90>  // b.any
  404754:	ldp	x0, x3, [sp, #112]
  404758:	adrp	x1, 407000 <ferror@plt+0x4690>
  40475c:	add	x1, x1, #0xb40
  404760:	ldrsw	x2, [x0, #8]
  404764:	add	x0, sp, #0xa0
  404768:	ldr	x2, [x3, x2, lsl #3]
  40476c:	bl	403d48 <ferror@plt+0x13d8>
  404770:	ldr	x2, [sp, #160]
  404774:	b	4046ec <ferror@plt+0x1d7c>
  404778:	cmp	w0, #0x8
  40477c:	b.eq	404970 <ferror@plt+0x2000>  // b.none
  404780:	b.le	4048c0 <ferror@plt+0x1f50>
  404784:	cmp	w0, #0x9
  404788:	b.eq	40492c <ferror@plt+0x1fbc>  // b.none
  40478c:	ldr	x3, [sp, #144]
  404790:	mov	w1, #0xa                   	// #10
  404794:	mov	w22, #0x2c                  	// #44
  404798:	mov	w0, #0x0                   	// #0
  40479c:	adrp	x23, 404000 <ferror@plt+0x1690>
  4047a0:	adrp	x28, 407000 <ferror@plt+0x4690>
  4047a4:	ldrb	w2, [x3, #80]
  4047a8:	add	x23, x23, #0x20
  4047ac:	ldr	x26, [x3, #88]
  4047b0:	tst	x2, #0x40
  4047b4:	csel	w22, w22, w1, ne  // ne = any
  4047b8:	bl	402450 <mnt_new_iter@plt>
  4047bc:	mov	x21, x0
  4047c0:	ldp	x1, x4, [sp, #112]
  4047c4:	add	x0, sp, #0xa8
  4047c8:	str	xzr, [sp, #176]
  4047cc:	ldrsw	x2, [x1, #8]
  4047d0:	ldr	x3, [x1]
  4047d4:	adrp	x1, 407000 <ferror@plt+0x4690>
  4047d8:	add	x1, x1, #0x978
  4047dc:	ldr	x2, [x4, x2, lsl #3]
  4047e0:	bl	403d48 <ferror@plt+0x13d8>
  4047e4:	str	xzr, [sp, #160]
  4047e8:	add	x0, x28, #0x988
  4047ec:	str	x0, [sp, #136]
  4047f0:	adrp	x0, 407000 <ferror@plt+0x4690>
  4047f4:	add	x0, x0, #0xb40
  4047f8:	str	x0, [sp, #152]
  4047fc:	ldr	x3, [sp, #168]
  404800:	add	x4, sp, #0xb0
  404804:	mov	x2, x23
  404808:	mov	x1, x21
  40480c:	mov	x0, x26
  404810:	bl	402700 <mnt_table_find_next_fs@plt>
  404814:	cbnz	w0, 4048a8 <ferror@plt+0x1f38>
  404818:	ldr	x0, [sp, #176]
  40481c:	bl	4025a0 <mnt_fs_get_target@plt>
  404820:	mov	x27, x0
  404824:	ldr	x28, [sp, #160]
  404828:	cbz	x28, 404918 <ferror@plt+0x1fa8>
  40482c:	mov	x1, x0
  404830:	mov	x0, x28
  404834:	bl	402820 <strstr@plt>
  404838:	mov	x25, x0
  40483c:	cbz	x0, 404860 <ferror@plt+0x1ef0>
  404840:	mov	x0, x27
  404844:	bl	402310 <strlen@plt>
  404848:	cmp	x28, x25
  40484c:	mov	x4, x0
  404850:	b.eq	4048f0 <ferror@plt+0x1f80>  // b.none
  404854:	ldursb	w0, [x25, #-1]
  404858:	cmp	w0, w22
  40485c:	b.eq	4048dc <ferror@plt+0x1f6c>  // b.none
  404860:	ldr	x1, [sp, #136]
  404864:	mov	x4, x27
  404868:	mov	x2, x28
  40486c:	mov	w3, w22
  404870:	add	x0, sp, #0xb8
  404874:	str	xzr, [sp, #184]
  404878:	bl	403d48 <ferror@plt+0x13d8>
  40487c:	ldr	x0, [sp, #160]
  404880:	bl	4026e0 <free@plt>
  404884:	ldr	x3, [sp, #168]
  404888:	add	x4, sp, #0xb0
  40488c:	ldr	x0, [sp, #184]
  404890:	mov	x2, x23
  404894:	mov	x1, x21
  404898:	str	x0, [sp, #160]
  40489c:	mov	x0, x26
  4048a0:	bl	402700 <mnt_table_find_next_fs@plt>
  4048a4:	cbz	w0, 404818 <ferror@plt+0x1ea8>
  4048a8:	ldr	x0, [sp, #168]
  4048ac:	bl	4026e0 <free@plt>
  4048b0:	mov	x0, x21
  4048b4:	bl	4026d0 <mnt_free_iter@plt>
  4048b8:	ldr	x2, [sp, #160]
  4048bc:	b	4046ec <ferror@plt+0x1d7c>
  4048c0:	cmp	w0, #0x6
  4048c4:	b.eq	4049a0 <ferror@plt+0x2030>  // b.none
  4048c8:	cmp	w0, #0x7
  4048cc:	b.ne	404700 <ferror@plt+0x1d90>  // b.any
  4048d0:	ldr	x0, [sp, #104]
  4048d4:	ldr	w2, [x0, #16]
  4048d8:	b	4046d8 <ferror@plt+0x1d68>
  4048dc:	ldrsb	w0, [x25, x4]
  4048e0:	cmp	w0, #0x0
  4048e4:	ccmp	w22, w0, #0x4, ne  // ne = any
  4048e8:	b.ne	404860 <ferror@plt+0x1ef0>  // b.any
  4048ec:	b	4047fc <ferror@plt+0x1e8c>
  4048f0:	mov	x0, x28
  4048f4:	str	x4, [sp, #128]
  4048f8:	bl	402310 <strlen@plt>
  4048fc:	ldr	x4, [sp, #128]
  404900:	cmp	x4, x0
  404904:	b.eq	4047fc <ferror@plt+0x1e8c>  // b.none
  404908:	ldrsb	w0, [x28, x4]
  40490c:	cmp	w0, w22
  404910:	b.ne	404854 <ferror@plt+0x1ee4>  // b.any
  404914:	b	4047fc <ferror@plt+0x1e8c>
  404918:	ldr	x1, [sp, #152]
  40491c:	mov	x2, x0
  404920:	add	x0, sp, #0xa0
  404924:	bl	403d48 <ferror@plt+0x13d8>
  404928:	b	4047fc <ferror@plt+0x1e8c>
  40492c:	ldr	x0, [sp, #112]
  404930:	ldr	w0, [x0, #8]
  404934:	cmp	w0, #0x1
  404938:	b.ne	404700 <ferror@plt+0x1d90>  // b.any
  40493c:	ldr	x0, [sp, #104]
  404940:	ldr	w2, [x0, #224]
  404944:	tbz	w2, #31, 4046d8 <ferror@plt+0x1d68>
  404948:	cmn	w2, #0x1
  40494c:	b.ne	404700 <ferror@plt+0x1d90>  // b.any
  404950:	add	x0, sp, #0xa0
  404954:	adrp	x2, 407000 <ferror@plt+0x4690>
  404958:	adrp	x1, 407000 <ferror@plt+0x4690>
  40495c:	add	x2, x2, #0x968
  404960:	add	x1, x1, #0xb40
  404964:	bl	403d48 <ferror@plt+0x13d8>
  404968:	ldr	x2, [sp, #160]
  40496c:	b	4046ec <ferror@plt+0x1d7c>
  404970:	ldr	x0, [sp, #104]
  404974:	ldr	w1, [x0, #16]
  404978:	ldr	x0, [x20, #8]
  40497c:	bl	4050b8 <ferror@plt+0x2748>
  404980:	mov	x2, x0
  404984:	adrp	x1, 407000 <ferror@plt+0x4690>
  404988:	add	x0, sp, #0xa0
  40498c:	add	x1, x1, #0xb40
  404990:	ldr	x2, [x2, #8]
  404994:	bl	403d48 <ferror@plt+0x13d8>
  404998:	ldr	x2, [sp, #160]
  40499c:	b	4046ec <ferror@plt+0x1d7c>
  4049a0:	ldr	x0, [sp, #104]
  4049a4:	ldr	w0, [x0]
  4049a8:	bl	4073d0 <ferror@plt+0x4a60>
  4049ac:	str	x0, [sp, #160]
  4049b0:	mov	x2, x0
  4049b4:	cbnz	x0, 4046f0 <ferror@plt+0x1d80>
  4049b8:	ldr	x0, [sp, #104]
  4049bc:	ldr	w0, [x0]
  4049c0:	bl	4073e0 <ferror@plt+0x4a70>
  4049c4:	mov	x2, x0
  4049c8:	str	x0, [sp, #160]
  4049cc:	b	4046ec <ferror@plt+0x1d7c>
  4049d0:	ldr	x0, [sp, #112]
  4049d4:	ldr	w2, [x0, #12]
  4049d8:	b	4046d8 <ferror@plt+0x1d68>
  4049dc:	ldr	x0, [sp, #104]
  4049e0:	ldr	w2, [x0, #4]
  4049e4:	b	4046d8 <ferror@plt+0x1d68>
  4049e8:	ldp	x0, x4, [sp, #112]
  4049ec:	adrp	x1, 407000 <ferror@plt+0x4690>
  4049f0:	add	x1, x1, #0x958
  4049f4:	ldrsw	x3, [x0, #8]
  4049f8:	ldr	x0, [sp, #104]
  4049fc:	ldr	x3, [x4, x3, lsl #3]
  404a00:	ldr	w2, [x0]
  404a04:	add	x0, sp, #0xa0
  404a08:	bl	403d48 <ferror@plt+0x13d8>
  404a0c:	ldr	x2, [sp, #160]
  404a10:	b	4046ec <ferror@plt+0x1d7c>
  404a14:	ldr	x0, [sp, #112]
  404a18:	adrp	x1, 407000 <ferror@plt+0x4690>
  404a1c:	add	x1, x1, #0x950
  404a20:	ldr	x2, [x0]
  404a24:	add	x0, sp, #0xa0
  404a28:	bl	403d48 <ferror@plt+0x13d8>
  404a2c:	ldr	x2, [sp, #160]
  404a30:	b	4046ec <ferror@plt+0x1d7c>
  404a34:	ldp	x21, x22, [sp, #32]
  404a38:	ldp	x25, x26, [sp, #64]
  404a3c:	ldp	x27, x28, [sp, #80]
  404a40:	ldr	x0, [sp, #104]
  404a44:	ldp	x19, x20, [sp, #16]
  404a48:	str	x24, [x0, #208]
  404a4c:	ldp	x23, x24, [sp, #48]
  404a50:	ldp	x29, x30, [sp], #192
  404a54:	ret
  404a58:	ldr	x1, [x3, #216]
  404a5c:	cbz	x1, 404648 <ferror@plt+0x1cd8>
  404a60:	ldr	x1, [x1, #208]
  404a64:	b	404648 <ferror@plt+0x1cd8>
  404a68:	adrp	x1, 407000 <ferror@plt+0x4690>
  404a6c:	add	x1, x1, #0x8e0
  404a70:	mov	w2, #0x5                   	// #5
  404a74:	bl	402830 <dcgettext@plt>
  404a78:	bl	4026a0 <warn@plt>
  404a7c:	b	404a4c <ferror@plt+0x20dc>
  404a80:	adrp	x3, 408000 <ferror@plt+0x5690>
  404a84:	add	x3, x3, #0x240
  404a88:	adrp	x1, 407000 <ferror@plt+0x4690>
  404a8c:	adrp	x0, 407000 <ferror@plt+0x4690>
  404a90:	add	x3, x3, #0x68
  404a94:	add	x1, x1, #0x798
  404a98:	add	x0, x0, #0x928
  404a9c:	mov	w2, #0xf2                  	// #242
  404aa0:	bl	4028b0 <__assert_fail@plt>
  404aa4:	adrp	x3, 408000 <ferror@plt+0x5690>
  404aa8:	add	x3, x3, #0x240
  404aac:	adrp	x1, 407000 <ferror@plt+0x4690>
  404ab0:	adrp	x0, 407000 <ferror@plt+0x4690>
  404ab4:	add	x3, x3, #0x68
  404ab8:	add	x1, x1, #0x798
  404abc:	add	x0, x0, #0x910
  404ac0:	mov	w2, #0xf1                  	// #241
  404ac4:	bl	4028b0 <__assert_fail@plt>
  404ac8:	adrp	x2, 407000 <ferror@plt+0x4690>
  404acc:	adrp	x1, 407000 <ferror@plt+0x4690>
  404ad0:	add	x2, x2, #0x798
  404ad4:	add	x1, x1, #0x990
  404ad8:	mov	w3, #0x300                 	// #768
  404adc:	mov	w0, #0x1                   	// #1
  404ae0:	bl	402940 <err@plt>
  404ae4:	adrp	x3, 408000 <ferror@plt+0x5690>
  404ae8:	add	x3, x3, #0x240
  404aec:	adrp	x1, 407000 <ferror@plt+0x4690>
  404af0:	adrp	x0, 407000 <ferror@plt+0x4690>
  404af4:	add	x3, x3, #0x58
  404af8:	add	x1, x1, #0x798
  404afc:	add	x0, x0, #0x8d0
  404b00:	mov	w2, #0x2c9                 	// #713
  404b04:	stp	x19, x20, [sp, #16]
  404b08:	stp	x21, x22, [sp, #32]
  404b0c:	stp	x23, x24, [sp, #48]
  404b10:	stp	x25, x26, [sp, #64]
  404b14:	stp	x27, x28, [sp, #80]
  404b18:	bl	4028b0 <__assert_fail@plt>
  404b1c:	adrp	x3, 408000 <ferror@plt+0x5690>
  404b20:	add	x3, x3, #0x240
  404b24:	adrp	x1, 407000 <ferror@plt+0x4690>
  404b28:	adrp	x0, 407000 <ferror@plt+0x4690>
  404b2c:	add	x3, x3, #0x58
  404b30:	add	x1, x1, #0x798
  404b34:	add	x0, x0, #0x8d8
  404b38:	mov	w2, #0x2ca                 	// #714
  404b3c:	stp	x19, x20, [sp, #16]
  404b40:	stp	x21, x22, [sp, #32]
  404b44:	stp	x23, x24, [sp, #48]
  404b48:	stp	x25, x26, [sp, #64]
  404b4c:	stp	x27, x28, [sp, #80]
  404b50:	bl	4028b0 <__assert_fail@plt>
  404b54:	nop
  404b58:	stp	x29, x30, [sp, #-48]!
  404b5c:	mov	x29, sp
  404b60:	stp	x19, x20, [sp, #16]
  404b64:	mov	x20, x2
  404b68:	ldrb	w2, [x0, #80]
  404b6c:	stp	x21, x22, [sp, #32]
  404b70:	mov	x19, x0
  404b74:	mov	x22, x1
  404b78:	mov	x21, x3
  404b7c:	tbz	w2, #2, 404b90 <ferror@plt+0x2220>
  404b80:	ldr	x2, [x20, #216]
  404b84:	cbz	x2, 404b90 <ferror@plt+0x2220>
  404b88:	ldr	x4, [x2, #208]
  404b8c:	cbz	x4, 404bb0 <ferror@plt+0x2240>
  404b90:	mov	x3, x20
  404b94:	mov	x2, x21
  404b98:	mov	x1, x22
  404b9c:	mov	x0, x19
  404ba0:	ldp	x19, x20, [sp, #16]
  404ba4:	ldp	x21, x22, [sp, #32]
  404ba8:	ldp	x29, x30, [sp], #48
  404bac:	b	404618 <ferror@plt+0x1ca8>
  404bb0:	ldrsw	x4, [x3, #8]
  404bb4:	add	x4, x4, #0x2
  404bb8:	lsl	x4, x4, #3
  404bbc:	add	x5, x2, x4
  404bc0:	add	x4, x20, x4
  404bc4:	ldr	x5, [x5, #8]
  404bc8:	ldr	x4, [x4, #8]
  404bcc:	cmp	x5, x4
  404bd0:	b.ne	404b90 <ferror@plt+0x2220>  // b.any
  404bd4:	bl	404b58 <ferror@plt+0x21e8>
  404bd8:	b	404b90 <ferror@plt+0x2220>
  404bdc:	nop
  404be0:	stp	x29, x30, [sp, #-112]!
  404be4:	mov	x29, sp
  404be8:	stp	x19, x20, [sp, #16]
  404bec:	mov	x20, x0
  404bf0:	stp	x21, x22, [sp, #32]
  404bf4:	bl	402560 <scols_new_table@plt>
  404bf8:	mov	x21, x0
  404bfc:	cbz	x0, 404dd4 <ferror@plt+0x2464>
  404c00:	ldrb	w1, [x20, #80]
  404c04:	and	w1, w1, #0x1
  404c08:	bl	402430 <scols_table_enable_raw@plt>
  404c0c:	ldrb	w1, [x20, #80]
  404c10:	mov	x0, x21
  404c14:	ubfx	x1, x1, #1, #1
  404c18:	bl	402710 <scols_table_enable_json@plt>
  404c1c:	ldrb	w1, [x20, #80]
  404c20:	mov	x0, x21
  404c24:	ubfx	x1, x1, #5, #1
  404c28:	bl	4023c0 <scols_table_enable_noheadings@plt>
  404c2c:	ldrb	w0, [x20, #80]
  404c30:	tbnz	w0, #1, 404dc0 <ferror@plt+0x2450>
  404c34:	adrp	x22, 41a000 <ferror@plt+0x17690>
  404c38:	add	x22, x22, #0x3a0
  404c3c:	ldr	x0, [x22, #32]
  404c40:	cbz	x0, 404d7c <ferror@plt+0x240c>
  404c44:	stp	x25, x26, [sp, #64]
  404c48:	adrp	x25, 402000 <memcpy@plt-0x2d0>
  404c4c:	add	x1, x25, #0x490
  404c50:	adrp	x26, 402000 <memcpy@plt-0x2d0>
  404c54:	add	x26, x26, #0x570
  404c58:	stp	x23, x24, [sp, #48]
  404c5c:	adrp	x24, 408000 <ferror@plt+0x5690>
  404c60:	add	x23, x22, #0x30
  404c64:	add	x24, x24, #0x240
  404c68:	stp	x27, x28, [sp, #80]
  404c6c:	mov	x27, #0x0                   	// #0
  404c70:	str	x1, [sp, #104]
  404c74:	mov	w1, #0x0                   	// #0
  404c78:	b	404ca0 <ferror@plt+0x2330>
  404c7c:	ldr	x0, [x22, #32]
  404c80:	tbz	w1, #6, 404d2c <ferror@plt+0x23bc>
  404c84:	add	x27, x27, #0x1
  404c88:	cmp	x27, x0
  404c8c:	b.cs	404d70 <ferror@plt+0x2400>  // b.hs, b.nlast
  404c90:	mov	x2, #0x80000000            	// #2147483648
  404c94:	mov	w1, w27
  404c98:	cmp	x27, x2
  404c9c:	b.eq	404e24 <ferror@plt+0x24b4>  // b.none
  404ca0:	cmp	x0, w1, sxtw
  404ca4:	sxtw	x19, w1
  404ca8:	b.ls	404dec <ferror@plt+0x247c>  // b.plast
  404cac:	ldr	w3, [x23, x19, lsl #2]
  404cb0:	cmp	w3, #0xa
  404cb4:	b.gt	404e08 <ferror@plt+0x2498>
  404cb8:	sbfiz	x2, x3, #2, #32
  404cbc:	add	x1, x24, #0x78
  404cc0:	add	x2, x2, w3, sxtw
  404cc4:	ldrb	w4, [x20, #80]
  404cc8:	mov	x0, x21
  404ccc:	add	x25, x1, x2, lsl #3
  404cd0:	ldr	x1, [x1, x2, lsl #3]
  404cd4:	tst	x4, #0x10
  404cd8:	ldr	w2, [x25, #16]
  404cdc:	ldr	d0, [x25, #8]
  404ce0:	and	w6, w2, #0xfffffffe
  404ce4:	csel	w2, w6, w2, ne  // ne = any
  404ce8:	tst	x4, #0x4
  404cec:	ccmp	w3, #0x6, #0x0, ne  // ne = any
  404cf0:	orr	w3, w2, #0x2
  404cf4:	csel	w2, w3, w2, eq  // eq = none
  404cf8:	tst	x4, #0x40
  404cfc:	and	w3, w2, #0xffffffbf
  404d00:	csel	w2, w3, w2, ne  // ne = any
  404d04:	bl	4023d0 <scols_table_new_column@plt>
  404d08:	mov	x28, x0
  404d0c:	cbz	x0, 404d90 <ferror@plt+0x2420>
  404d10:	ldrb	w1, [x20, #80]
  404d14:	tbz	w1, #1, 404c7c <ferror@plt+0x230c>
  404d18:	ldr	w1, [x25, #32]
  404d1c:	bl	4022e0 <scols_column_set_json_type@plt>
  404d20:	ldrb	w1, [x20, #80]
  404d24:	ldr	x0, [x22, #32]
  404d28:	tbnz	w1, #6, 404c84 <ferror@plt+0x2314>
  404d2c:	cmp	x19, x0
  404d30:	b.cs	404dec <ferror@plt+0x247c>  // b.hs, b.nlast
  404d34:	ldr	w1, [x23, x19, lsl #2]
  404d38:	cmp	w1, #0xa
  404d3c:	b.gt	404e08 <ferror@plt+0x2498>
  404d40:	b.ne	404c84 <ferror@plt+0x2314>  // b.any
  404d44:	ldr	x1, [sp, #104]
  404d48:	mov	x2, x26
  404d4c:	mov	x3, #0x0                   	// #0
  404d50:	mov	x0, x28
  404d54:	bl	402800 <scols_column_set_wrapfunc@plt>
  404d58:	mov	x0, x28
  404d5c:	adrp	x1, 407000 <ferror@plt+0x4690>
  404d60:	add	x1, x1, #0xcd8
  404d64:	bl	402850 <scols_column_set_safechars@plt>
  404d68:	ldr	x0, [x22, #32]
  404d6c:	b	404c84 <ferror@plt+0x2314>
  404d70:	ldp	x23, x24, [sp, #48]
  404d74:	ldp	x25, x26, [sp, #64]
  404d78:	ldp	x27, x28, [sp, #80]
  404d7c:	mov	x0, x21
  404d80:	ldp	x19, x20, [sp, #16]
  404d84:	ldp	x21, x22, [sp, #32]
  404d88:	ldp	x29, x30, [sp], #112
  404d8c:	ret
  404d90:	adrp	x1, 407000 <ferror@plt+0x4690>
  404d94:	add	x1, x1, #0x9e8
  404d98:	mov	w2, #0x5                   	// #5
  404d9c:	bl	402830 <dcgettext@plt>
  404da0:	bl	4027e0 <warnx@plt>
  404da4:	mov	x0, x21
  404da8:	mov	x21, #0x0                   	// #0
  404dac:	bl	402600 <scols_unref_table@plt>
  404db0:	ldp	x23, x24, [sp, #48]
  404db4:	ldp	x25, x26, [sp, #64]
  404db8:	ldp	x27, x28, [sp, #80]
  404dbc:	b	404d7c <ferror@plt+0x240c>
  404dc0:	mov	x0, x21
  404dc4:	adrp	x1, 407000 <ferror@plt+0x4690>
  404dc8:	add	x1, x1, #0x9d8
  404dcc:	bl	402390 <scols_table_set_name@plt>
  404dd0:	b	404c34 <ferror@plt+0x22c4>
  404dd4:	adrp	x1, 407000 <ferror@plt+0x4690>
  404dd8:	add	x1, x1, #0x9b0
  404ddc:	mov	w2, #0x5                   	// #5
  404de0:	bl	402830 <dcgettext@plt>
  404de4:	bl	4026a0 <warn@plt>
  404de8:	b	404d7c <ferror@plt+0x240c>
  404dec:	adrp	x1, 407000 <ferror@plt+0x4690>
  404df0:	adrp	x0, 407000 <ferror@plt+0x4690>
  404df4:	add	x3, x24, #0x68
  404df8:	add	x1, x1, #0x798
  404dfc:	add	x0, x0, #0x910
  404e00:	mov	w2, #0xf1                  	// #241
  404e04:	bl	4028b0 <__assert_fail@plt>
  404e08:	adrp	x1, 407000 <ferror@plt+0x4690>
  404e0c:	adrp	x0, 407000 <ferror@plt+0x4690>
  404e10:	add	x3, x24, #0x68
  404e14:	add	x1, x1, #0x798
  404e18:	add	x0, x0, #0x928
  404e1c:	mov	w2, #0xf2                  	// #242
  404e20:	bl	4028b0 <__assert_fail@plt>
  404e24:	adrp	x1, 407000 <ferror@plt+0x4690>
  404e28:	adrp	x0, 407000 <ferror@plt+0x4690>
  404e2c:	add	x3, x24, #0x68
  404e30:	add	x1, x1, #0x798
  404e34:	add	x0, x0, #0x900
  404e38:	mov	w2, #0xf0                  	// #240
  404e3c:	bl	4028b0 <__assert_fail@plt>
  404e40:	stp	x29, x30, [sp, #-32]!
  404e44:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404e48:	mov	x29, sp
  404e4c:	stp	x19, x20, [sp, #16]
  404e50:	ldr	x20, [x0, #904]
  404e54:	bl	4028c0 <__errno_location@plt>
  404e58:	mov	x19, x0
  404e5c:	mov	x0, x20
  404e60:	str	wzr, [x19]
  404e64:	bl	402970 <ferror@plt>
  404e68:	cbz	w0, 404f08 <ferror@plt+0x2598>
  404e6c:	ldr	w0, [x19]
  404e70:	cmp	w0, #0x9
  404e74:	b.ne	404eb8 <ferror@plt+0x2548>  // b.any
  404e78:	adrp	x0, 41a000 <ferror@plt+0x17690>
  404e7c:	ldr	x20, [x0, #880]
  404e80:	str	wzr, [x19]
  404e84:	mov	x0, x20
  404e88:	bl	402970 <ferror@plt>
  404e8c:	cbnz	w0, 404ea0 <ferror@plt+0x2530>
  404e90:	mov	x0, x20
  404e94:	bl	4027b0 <fflush@plt>
  404e98:	cbz	w0, 404ee8 <ferror@plt+0x2578>
  404e9c:	nop
  404ea0:	ldr	w0, [x19]
  404ea4:	cmp	w0, #0x9
  404ea8:	b.ne	404ee0 <ferror@plt+0x2570>  // b.any
  404eac:	ldp	x19, x20, [sp, #16]
  404eb0:	ldp	x29, x30, [sp], #32
  404eb4:	ret
  404eb8:	cmp	w0, #0x20
  404ebc:	b.eq	404e78 <ferror@plt+0x2508>  // b.none
  404ec0:	adrp	x1, 407000 <ferror@plt+0x4690>
  404ec4:	mov	w2, #0x5                   	// #5
  404ec8:	add	x1, x1, #0xa10
  404ecc:	cbz	w0, 404f34 <ferror@plt+0x25c4>
  404ed0:	mov	x0, #0x0                   	// #0
  404ed4:	bl	402830 <dcgettext@plt>
  404ed8:	bl	4026a0 <warn@plt>
  404edc:	nop
  404ee0:	mov	w0, #0x1                   	// #1
  404ee4:	bl	4022f0 <_exit@plt>
  404ee8:	mov	x0, x20
  404eec:	bl	402480 <fileno@plt>
  404ef0:	tbnz	w0, #31, 404ea0 <ferror@plt+0x2530>
  404ef4:	bl	402350 <dup@plt>
  404ef8:	tbnz	w0, #31, 404ea0 <ferror@plt+0x2530>
  404efc:	bl	402610 <close@plt>
  404f00:	cbz	w0, 404eac <ferror@plt+0x253c>
  404f04:	b	404ea0 <ferror@plt+0x2530>
  404f08:	mov	x0, x20
  404f0c:	bl	4027b0 <fflush@plt>
  404f10:	cbnz	w0, 404e6c <ferror@plt+0x24fc>
  404f14:	mov	x0, x20
  404f18:	bl	402480 <fileno@plt>
  404f1c:	tbnz	w0, #31, 404e6c <ferror@plt+0x24fc>
  404f20:	bl	402350 <dup@plt>
  404f24:	tbnz	w0, #31, 404e6c <ferror@plt+0x24fc>
  404f28:	bl	402610 <close@plt>
  404f2c:	cbz	w0, 404e78 <ferror@plt+0x2508>
  404f30:	b	404e6c <ferror@plt+0x24fc>
  404f34:	mov	x0, #0x0                   	// #0
  404f38:	bl	402830 <dcgettext@plt>
  404f3c:	bl	4027e0 <warnx@plt>
  404f40:	b	404ee0 <ferror@plt+0x2570>
  404f44:	nop
  404f48:	sub	sp, sp, #0x450
  404f4c:	stp	x29, x30, [sp]
  404f50:	mov	x29, sp
  404f54:	stp	x21, x22, [sp, #32]
  404f58:	mov	x22, x1
  404f5c:	mov	x21, x2
  404f60:	mov	x1, #0x18                  	// #24
  404f64:	stp	x23, x24, [sp, #48]
  404f68:	mov	x23, x0
  404f6c:	mov	x24, x3
  404f70:	mov	x0, #0x1                   	// #1
  404f74:	bl	402590 <calloc@plt>
  404f78:	cbz	x0, 40501c <ferror@plt+0x26ac>
  404f7c:	stp	x19, x20, [sp, #16]
  404f80:	mov	x19, x0
  404f84:	str	x24, [x0]
  404f88:	cbz	x21, 4050ac <ferror@plt+0x273c>
  404f8c:	add	x20, sp, #0x48
  404f90:	mov	x1, x21
  404f94:	mov	x0, x20
  404f98:	mov	x2, #0x100                 	// #256
  404f9c:	bl	402330 <mbstowcs@plt>
  404fa0:	cbnz	x0, 405030 <ferror@plt+0x26c0>
  404fa4:	mov	x0, x21
  404fa8:	bl	402310 <strlen@plt>
  404fac:	mov	w20, w0
  404fb0:	cmp	w20, #0x0
  404fb4:	b.gt	40504c <ferror@plt+0x26dc>
  404fb8:	adrp	x1, 408000 <ferror@plt+0x5690>
  404fbc:	mov	x2, x24
  404fc0:	add	x0, x19, #0x8
  404fc4:	add	x1, x1, #0x690
  404fc8:	bl	402440 <asprintf@plt>
  404fcc:	tbnz	w0, #31, 40505c <ferror@plt+0x26ec>
  404fd0:	ldr	x2, [x23]
  404fd4:	cbz	x2, 404fe8 <ferror@plt+0x2678>
  404fd8:	ldr	x3, [x2, #16]
  404fdc:	cbz	x3, 405078 <ferror@plt+0x2708>
  404fe0:	mov	x2, x3
  404fe4:	cbnz	x2, 404fd8 <ferror@plt+0x2668>
  404fe8:	str	x19, [x23]
  404fec:	cmp	w20, #0x0
  404ff0:	b.gt	405084 <ferror@plt+0x2714>
  404ff4:	ldr	x0, [x19, #8]
  404ff8:	mov	w20, #0x0                   	// #0
  404ffc:	cbz	x0, 405084 <ferror@plt+0x2714>
  405000:	bl	402310 <strlen@plt>
  405004:	mov	w20, w0
  405008:	ldr	w0, [x22]
  40500c:	cmp	w0, w20
  405010:	csel	w0, w0, w20, ge  // ge = tcont
  405014:	ldp	x19, x20, [sp, #16]
  405018:	str	w0, [x22]
  40501c:	ldp	x29, x30, [sp]
  405020:	ldp	x21, x22, [sp, #32]
  405024:	ldp	x23, x24, [sp, #48]
  405028:	add	sp, sp, #0x450
  40502c:	ret
  405030:	mov	x0, x20
  405034:	mov	x1, #0x100                 	// #256
  405038:	str	wzr, [sp, #1096]
  40503c:	bl	4024e0 <wcswidth@plt>
  405040:	mov	w20, w0
  405044:	cmp	w20, #0x0
  405048:	b.le	404fb8 <ferror@plt+0x2648>
  40504c:	mov	x0, x21
  405050:	bl	4025d0 <strdup@plt>
  405054:	str	x0, [x19, #8]
  405058:	cbnz	x0, 404fd0 <ferror@plt+0x2660>
  40505c:	mov	x0, x19
  405060:	ldp	x29, x30, [sp]
  405064:	ldp	x19, x20, [sp, #16]
  405068:	ldp	x21, x22, [sp, #32]
  40506c:	ldp	x23, x24, [sp, #48]
  405070:	add	sp, sp, #0x450
  405074:	b	4026e0 <free@plt>
  405078:	str	x19, [x2, #16]
  40507c:	cmp	w20, #0x0
  405080:	b.le	404ff4 <ferror@plt+0x2684>
  405084:	ldr	w0, [x22]
  405088:	ldp	x29, x30, [sp]
  40508c:	cmp	w0, w20
  405090:	csel	w0, w0, w20, ge  // ge = tcont
  405094:	ldp	x19, x20, [sp, #16]
  405098:	str	w0, [x22]
  40509c:	ldp	x21, x22, [sp, #32]
  4050a0:	ldp	x23, x24, [sp, #48]
  4050a4:	add	sp, sp, #0x450
  4050a8:	ret
  4050ac:	mov	w20, #0x0                   	// #0
  4050b0:	b	404fb8 <ferror@plt+0x2648>
  4050b4:	nop
  4050b8:	cbz	x0, 4050e0 <ferror@plt+0x2770>
  4050bc:	ldr	x0, [x0]
  4050c0:	cbnz	x0, 4050d0 <ferror@plt+0x2760>
  4050c4:	b	4050dc <ferror@plt+0x276c>
  4050c8:	ldr	x0, [x0, #16]
  4050cc:	cbz	x0, 4050dc <ferror@plt+0x276c>
  4050d0:	ldr	x2, [x0]
  4050d4:	cmp	x2, x1
  4050d8:	b.ne	4050c8 <ferror@plt+0x2758>  // b.any
  4050dc:	ret
  4050e0:	mov	x0, #0x0                   	// #0
  4050e4:	ret
  4050e8:	mov	x1, #0x10                  	// #16
  4050ec:	mov	x0, #0x1                   	// #1
  4050f0:	b	402590 <calloc@plt>
  4050f4:	nop
  4050f8:	stp	x29, x30, [sp, #-48]!
  4050fc:	mov	x29, sp
  405100:	stp	x19, x20, [sp, #16]
  405104:	ldr	x19, [x0]
  405108:	str	x21, [sp, #32]
  40510c:	mov	x21, x0
  405110:	cbz	x19, 405134 <ferror@plt+0x27c4>
  405114:	nop
  405118:	mov	x20, x19
  40511c:	ldr	x19, [x19, #16]
  405120:	ldr	x0, [x20, #8]
  405124:	bl	4026e0 <free@plt>
  405128:	mov	x0, x20
  40512c:	bl	4026e0 <free@plt>
  405130:	cbnz	x19, 405118 <ferror@plt+0x27a8>
  405134:	mov	x0, x21
  405138:	ldp	x19, x20, [sp, #16]
  40513c:	ldr	x21, [sp, #32]
  405140:	ldp	x29, x30, [sp], #48
  405144:	b	4026e0 <free@plt>
  405148:	stp	x29, x30, [sp, #-32]!
  40514c:	mov	x29, sp
  405150:	stp	x19, x20, [sp, #16]
  405154:	mov	x19, x0
  405158:	mov	x20, x1
  40515c:	bl	4050b8 <ferror@plt+0x2748>
  405160:	cbz	x0, 405170 <ferror@plt+0x2800>
  405164:	ldp	x19, x20, [sp, #16]
  405168:	ldp	x29, x30, [sp], #32
  40516c:	ret
  405170:	mov	w0, w20
  405174:	bl	402690 <getpwuid@plt>
  405178:	mov	x2, x0
  40517c:	cbz	x0, 405184 <ferror@plt+0x2814>
  405180:	ldr	x2, [x0]
  405184:	mov	x3, x20
  405188:	add	x1, x19, #0x8
  40518c:	mov	x0, x19
  405190:	ldp	x19, x20, [sp, #16]
  405194:	ldp	x29, x30, [sp], #32
  405198:	b	404f48 <ferror@plt+0x25d8>
  40519c:	nop
  4051a0:	stp	x29, x30, [sp, #-32]!
  4051a4:	mov	x29, sp
  4051a8:	stp	x19, x20, [sp, #16]
  4051ac:	mov	x19, x0
  4051b0:	mov	x20, x1
  4051b4:	bl	4050b8 <ferror@plt+0x2748>
  4051b8:	cbz	x0, 4051c8 <ferror@plt+0x2858>
  4051bc:	ldp	x19, x20, [sp, #16]
  4051c0:	ldp	x29, x30, [sp], #32
  4051c4:	ret
  4051c8:	mov	w0, w20
  4051cc:	bl	4028f0 <getgrgid@plt>
  4051d0:	mov	x2, x0
  4051d4:	cbz	x0, 4051dc <ferror@plt+0x286c>
  4051d8:	ldr	x2, [x0]
  4051dc:	mov	x3, x20
  4051e0:	add	x1, x19, #0x8
  4051e4:	mov	x0, x19
  4051e8:	ldp	x19, x20, [sp, #16]
  4051ec:	ldp	x29, x30, [sp], #32
  4051f0:	b	404f48 <ferror@plt+0x25d8>
  4051f4:	nop
  4051f8:	stp	x29, x30, [sp, #-32]!
  4051fc:	mov	x29, sp
  405200:	stp	x19, x20, [sp, #16]
  405204:	mov	x19, x1
  405208:	mov	x20, x0
  40520c:	bl	4028c0 <__errno_location@plt>
  405210:	mov	x4, x0
  405214:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405218:	mov	w5, #0x22                  	// #34
  40521c:	adrp	x1, 408000 <ferror@plt+0x5690>
  405220:	mov	x3, x20
  405224:	ldr	w0, [x0, #876]
  405228:	mov	x2, x19
  40522c:	str	w5, [x4]
  405230:	add	x1, x1, #0x698
  405234:	bl	402940 <err@plt>
  405238:	adrp	x1, 41a000 <ferror@plt+0x17690>
  40523c:	str	w0, [x1, #876]
  405240:	ret
  405244:	nop
  405248:	stp	x29, x30, [sp, #-128]!
  40524c:	mov	x29, sp
  405250:	stp	x19, x20, [sp, #16]
  405254:	mov	x20, x0
  405258:	stp	x21, x22, [sp, #32]
  40525c:	mov	x22, x1
  405260:	stp	x23, x24, [sp, #48]
  405264:	mov	x23, x2
  405268:	str	xzr, [x1]
  40526c:	bl	4028c0 <__errno_location@plt>
  405270:	mov	x21, x0
  405274:	cbz	x20, 405510 <ferror@plt+0x2ba0>
  405278:	ldrsb	w19, [x20]
  40527c:	cbz	w19, 405510 <ferror@plt+0x2ba0>
  405280:	bl	4026b0 <__ctype_b_loc@plt>
  405284:	mov	x24, x0
  405288:	ldr	x0, [x0]
  40528c:	ubfiz	x1, x19, #1, #8
  405290:	ldrh	w1, [x0, x1]
  405294:	tbz	w1, #13, 4052b0 <ferror@plt+0x2940>
  405298:	mov	x1, x20
  40529c:	nop
  4052a0:	ldrsb	w19, [x1, #1]!
  4052a4:	ubfiz	x2, x19, #1, #8
  4052a8:	ldrh	w2, [x0, x2]
  4052ac:	tbnz	w2, #13, 4052a0 <ferror@plt+0x2930>
  4052b0:	cmp	w19, #0x2d
  4052b4:	b.eq	405510 <ferror@plt+0x2ba0>  // b.none
  4052b8:	stp	x25, x26, [sp, #64]
  4052bc:	mov	x0, x20
  4052c0:	mov	w3, #0x0                   	// #0
  4052c4:	stp	x27, x28, [sp, #80]
  4052c8:	add	x27, sp, #0x78
  4052cc:	mov	x1, x27
  4052d0:	str	wzr, [x21]
  4052d4:	mov	w2, #0x0                   	// #0
  4052d8:	str	xzr, [sp, #120]
  4052dc:	bl	402580 <__strtoul_internal@plt>
  4052e0:	mov	x25, x0
  4052e4:	ldr	x28, [sp, #120]
  4052e8:	ldr	w0, [x21]
  4052ec:	cmp	x28, x20
  4052f0:	b.eq	405500 <ferror@plt+0x2b90>  // b.none
  4052f4:	cbnz	w0, 405530 <ferror@plt+0x2bc0>
  4052f8:	cbz	x28, 4055a4 <ferror@plt+0x2c34>
  4052fc:	ldrsb	w0, [x28]
  405300:	mov	w20, #0x0                   	// #0
  405304:	mov	x26, #0x0                   	// #0
  405308:	cbz	w0, 4055a4 <ferror@plt+0x2c34>
  40530c:	nop
  405310:	ldrsb	w0, [x28, #1]
  405314:	cmp	w0, #0x69
  405318:	b.eq	4053c4 <ferror@plt+0x2a54>  // b.none
  40531c:	and	w1, w0, #0xffffffdf
  405320:	cmp	w1, #0x42
  405324:	b.ne	405594 <ferror@plt+0x2c24>  // b.any
  405328:	ldrsb	w0, [x28, #2]
  40532c:	cbz	w0, 4055dc <ferror@plt+0x2c6c>
  405330:	bl	402470 <localeconv@plt>
  405334:	cbz	x0, 405508 <ferror@plt+0x2b98>
  405338:	ldr	x1, [x0]
  40533c:	cbz	x1, 405508 <ferror@plt+0x2b98>
  405340:	mov	x0, x1
  405344:	str	x1, [sp, #104]
  405348:	bl	402310 <strlen@plt>
  40534c:	mov	x19, x0
  405350:	cbnz	x26, 405508 <ferror@plt+0x2b98>
  405354:	ldrsb	w0, [x28]
  405358:	cbz	w0, 405508 <ferror@plt+0x2b98>
  40535c:	ldr	x1, [sp, #104]
  405360:	mov	x2, x19
  405364:	mov	x0, x1
  405368:	mov	x1, x28
  40536c:	bl	402500 <strncmp@plt>
  405370:	cbnz	w0, 405508 <ferror@plt+0x2b98>
  405374:	ldrsb	w4, [x28, x19]
  405378:	add	x1, x28, x19
  40537c:	cmp	w4, #0x30
  405380:	b.ne	4055b8 <ferror@plt+0x2c48>  // b.any
  405384:	add	w0, w20, #0x1
  405388:	mov	x19, x1
  40538c:	nop
  405390:	sub	w3, w19, w1
  405394:	ldrsb	w4, [x19, #1]!
  405398:	add	w20, w3, w0
  40539c:	cmp	w4, #0x30
  4053a0:	b.eq	405390 <ferror@plt+0x2a20>  // b.none
  4053a4:	ldr	x0, [x24]
  4053a8:	ldrh	w0, [x0, w4, sxtw #1]
  4053ac:	tbnz	w0, #11, 405544 <ferror@plt+0x2bd4>
  4053b0:	mov	x28, x19
  4053b4:	str	x19, [sp, #120]
  4053b8:	ldrsb	w0, [x28, #1]
  4053bc:	cmp	w0, #0x69
  4053c0:	b.ne	40531c <ferror@plt+0x29ac>  // b.any
  4053c4:	ldrsb	w0, [x28, #2]
  4053c8:	and	w0, w0, #0xffffffdf
  4053cc:	cmp	w0, #0x42
  4053d0:	b.ne	405330 <ferror@plt+0x29c0>  // b.any
  4053d4:	ldrsb	w0, [x28, #3]
  4053d8:	cbnz	w0, 405330 <ferror@plt+0x29c0>
  4053dc:	mov	x19, #0x400                 	// #1024
  4053e0:	ldrsb	w27, [x28]
  4053e4:	adrp	x24, 408000 <ferror@plt+0x5690>
  4053e8:	add	x24, x24, #0x6a8
  4053ec:	mov	x0, x24
  4053f0:	mov	w1, w27
  4053f4:	bl	402780 <strchr@plt>
  4053f8:	cbz	x0, 4055e4 <ferror@plt+0x2c74>
  4053fc:	sub	x1, x0, x24
  405400:	add	w1, w1, #0x1
  405404:	cbz	w1, 405600 <ferror@plt+0x2c90>
  405408:	umulh	x0, x25, x19
  40540c:	cbnz	x0, 4055d0 <ferror@plt+0x2c60>
  405410:	sub	w0, w1, #0x2
  405414:	b	405424 <ferror@plt+0x2ab4>
  405418:	umulh	x2, x25, x19
  40541c:	sub	w0, w0, #0x1
  405420:	cbnz	x2, 4055d0 <ferror@plt+0x2c60>
  405424:	mul	x25, x25, x19
  405428:	cmn	w0, #0x1
  40542c:	b.ne	405418 <ferror@plt+0x2aa8>  // b.any
  405430:	mov	w0, #0x0                   	// #0
  405434:	cbz	x23, 40543c <ferror@plt+0x2acc>
  405438:	str	w1, [x23]
  40543c:	cmp	x26, #0x0
  405440:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405444:	b.eq	4054ec <ferror@plt+0x2b7c>  // b.none
  405448:	sub	w1, w1, #0x2
  40544c:	mov	x5, #0x1                   	// #1
  405450:	b	405460 <ferror@plt+0x2af0>
  405454:	umulh	x2, x5, x19
  405458:	sub	w1, w1, #0x1
  40545c:	cbnz	x2, 40546c <ferror@plt+0x2afc>
  405460:	mul	x5, x5, x19
  405464:	cmn	w1, #0x1
  405468:	b.ne	405454 <ferror@plt+0x2ae4>  // b.any
  40546c:	cmp	x26, #0xa
  405470:	mov	x1, #0xa                   	// #10
  405474:	b.ls	405488 <ferror@plt+0x2b18>  // b.plast
  405478:	add	x1, x1, x1, lsl #2
  40547c:	cmp	x26, x1, lsl #1
  405480:	lsl	x1, x1, #1
  405484:	b.hi	405478 <ferror@plt+0x2b08>  // b.pmore
  405488:	cbz	w20, 4054a4 <ferror@plt+0x2b34>
  40548c:	mov	w2, #0x0                   	// #0
  405490:	add	x1, x1, x1, lsl #2
  405494:	add	w2, w2, #0x1
  405498:	cmp	w20, w2
  40549c:	lsl	x1, x1, #1
  4054a0:	b.ne	405490 <ferror@plt+0x2b20>  // b.any
  4054a4:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  4054a8:	mov	x4, #0x1                   	// #1
  4054ac:	movk	x8, #0xcccd
  4054b0:	umulh	x6, x26, x8
  4054b4:	add	x7, x4, x4, lsl #2
  4054b8:	mov	x3, x4
  4054bc:	cmp	x26, #0x9
  4054c0:	lsl	x4, x7, #1
  4054c4:	lsr	x2, x6, #3
  4054c8:	add	x2, x2, x2, lsl #2
  4054cc:	sub	x2, x26, x2, lsl #1
  4054d0:	lsr	x26, x6, #3
  4054d4:	cbz	x2, 4054e8 <ferror@plt+0x2b78>
  4054d8:	udiv	x3, x1, x3
  4054dc:	udiv	x2, x3, x2
  4054e0:	udiv	x2, x5, x2
  4054e4:	add	x25, x25, x2
  4054e8:	b.hi	4054b0 <ferror@plt+0x2b40>  // b.pmore
  4054ec:	str	x25, [x22]
  4054f0:	tbnz	w0, #31, 4055c0 <ferror@plt+0x2c50>
  4054f4:	ldp	x25, x26, [sp, #64]
  4054f8:	ldp	x27, x28, [sp, #80]
  4054fc:	b	40551c <ferror@plt+0x2bac>
  405500:	cbnz	w0, 40553c <ferror@plt+0x2bcc>
  405504:	nop
  405508:	ldp	x25, x26, [sp, #64]
  40550c:	ldp	x27, x28, [sp, #80]
  405510:	mov	w1, #0x16                  	// #22
  405514:	mov	w0, #0xffffffea            	// #-22
  405518:	str	w1, [x21]
  40551c:	ldp	x19, x20, [sp, #16]
  405520:	ldp	x21, x22, [sp, #32]
  405524:	ldp	x23, x24, [sp, #48]
  405528:	ldp	x29, x30, [sp], #128
  40552c:	ret
  405530:	sub	x1, x25, #0x1
  405534:	cmn	x1, #0x3
  405538:	b.ls	4052f8 <ferror@plt+0x2988>  // b.plast
  40553c:	neg	w0, w0
  405540:	b	4054f0 <ferror@plt+0x2b80>
  405544:	str	wzr, [x21]
  405548:	mov	x1, x27
  40554c:	mov	x0, x19
  405550:	mov	w3, #0x0                   	// #0
  405554:	mov	w2, #0x0                   	// #0
  405558:	str	xzr, [sp, #120]
  40555c:	bl	402580 <__strtoul_internal@plt>
  405560:	mov	x26, x0
  405564:	ldr	x28, [sp, #120]
  405568:	ldr	w0, [x21]
  40556c:	cmp	x28, x19
  405570:	b.eq	405500 <ferror@plt+0x2b90>  // b.none
  405574:	cbz	w0, 40559c <ferror@plt+0x2c2c>
  405578:	sub	x1, x26, #0x1
  40557c:	cmn	x1, #0x3
  405580:	b.hi	40553c <ferror@plt+0x2bcc>  // b.pmore
  405584:	cbz	x28, 405508 <ferror@plt+0x2b98>
  405588:	ldrsb	w0, [x28]
  40558c:	cbnz	w0, 405310 <ferror@plt+0x29a0>
  405590:	b	405508 <ferror@plt+0x2b98>
  405594:	cbnz	w0, 405330 <ferror@plt+0x29c0>
  405598:	b	4053dc <ferror@plt+0x2a6c>
  40559c:	cbnz	x26, 405584 <ferror@plt+0x2c14>
  4055a0:	b	405310 <ferror@plt+0x29a0>
  4055a4:	mov	w0, #0x0                   	// #0
  4055a8:	ldp	x27, x28, [sp, #80]
  4055ac:	str	x25, [x22]
  4055b0:	ldp	x25, x26, [sp, #64]
  4055b4:	b	40551c <ferror@plt+0x2bac>
  4055b8:	mov	x19, x1
  4055bc:	b	4053a4 <ferror@plt+0x2a34>
  4055c0:	neg	w1, w0
  4055c4:	ldp	x25, x26, [sp, #64]
  4055c8:	ldp	x27, x28, [sp, #80]
  4055cc:	b	405518 <ferror@plt+0x2ba8>
  4055d0:	mov	w0, #0xffffffde            	// #-34
  4055d4:	cbnz	x23, 405438 <ferror@plt+0x2ac8>
  4055d8:	b	40543c <ferror@plt+0x2acc>
  4055dc:	mov	x19, #0x3e8                 	// #1000
  4055e0:	b	4053e0 <ferror@plt+0x2a70>
  4055e4:	adrp	x1, 408000 <ferror@plt+0x5690>
  4055e8:	add	x24, x1, #0x6b8
  4055ec:	mov	x0, x24
  4055f0:	mov	w1, w27
  4055f4:	bl	402780 <strchr@plt>
  4055f8:	cbnz	x0, 4053fc <ferror@plt+0x2a8c>
  4055fc:	b	405508 <ferror@plt+0x2b98>
  405600:	mov	w0, #0x0                   	// #0
  405604:	cbnz	x23, 405438 <ferror@plt+0x2ac8>
  405608:	ldp	x27, x28, [sp, #80]
  40560c:	str	x25, [x22]
  405610:	ldp	x25, x26, [sp, #64]
  405614:	b	40551c <ferror@plt+0x2bac>
  405618:	mov	x2, #0x0                   	// #0
  40561c:	b	405248 <ferror@plt+0x28d8>
  405620:	stp	x29, x30, [sp, #-48]!
  405624:	mov	x29, sp
  405628:	stp	x21, x22, [sp, #32]
  40562c:	mov	x22, x1
  405630:	cbz	x0, 405690 <ferror@plt+0x2d20>
  405634:	mov	x21, x0
  405638:	stp	x19, x20, [sp, #16]
  40563c:	mov	x20, x0
  405640:	b	40565c <ferror@plt+0x2cec>
  405644:	bl	4026b0 <__ctype_b_loc@plt>
  405648:	ubfiz	x19, x19, #1, #8
  40564c:	ldr	x2, [x0]
  405650:	ldrh	w2, [x2, x19]
  405654:	tbz	w2, #11, 405664 <ferror@plt+0x2cf4>
  405658:	add	x20, x20, #0x1
  40565c:	ldrsb	w19, [x20]
  405660:	cbnz	w19, 405644 <ferror@plt+0x2cd4>
  405664:	cbz	x22, 40566c <ferror@plt+0x2cfc>
  405668:	str	x20, [x22]
  40566c:	cmp	x20, x21
  405670:	b.ls	4056a8 <ferror@plt+0x2d38>  // b.plast
  405674:	ldrsb	w1, [x20]
  405678:	mov	w0, #0x1                   	// #1
  40567c:	ldp	x19, x20, [sp, #16]
  405680:	cbnz	w1, 405698 <ferror@plt+0x2d28>
  405684:	ldp	x21, x22, [sp, #32]
  405688:	ldp	x29, x30, [sp], #48
  40568c:	ret
  405690:	cbz	x1, 405698 <ferror@plt+0x2d28>
  405694:	str	xzr, [x1]
  405698:	mov	w0, #0x0                   	// #0
  40569c:	ldp	x21, x22, [sp, #32]
  4056a0:	ldp	x29, x30, [sp], #48
  4056a4:	ret
  4056a8:	mov	w0, #0x0                   	// #0
  4056ac:	ldp	x19, x20, [sp, #16]
  4056b0:	b	40569c <ferror@plt+0x2d2c>
  4056b4:	nop
  4056b8:	stp	x29, x30, [sp, #-48]!
  4056bc:	mov	x29, sp
  4056c0:	stp	x21, x22, [sp, #32]
  4056c4:	mov	x22, x1
  4056c8:	cbz	x0, 405728 <ferror@plt+0x2db8>
  4056cc:	mov	x21, x0
  4056d0:	stp	x19, x20, [sp, #16]
  4056d4:	mov	x20, x0
  4056d8:	b	4056f4 <ferror@plt+0x2d84>
  4056dc:	bl	4026b0 <__ctype_b_loc@plt>
  4056e0:	ubfiz	x19, x19, #1, #8
  4056e4:	ldr	x2, [x0]
  4056e8:	ldrh	w2, [x2, x19]
  4056ec:	tbz	w2, #12, 4056fc <ferror@plt+0x2d8c>
  4056f0:	add	x20, x20, #0x1
  4056f4:	ldrsb	w19, [x20]
  4056f8:	cbnz	w19, 4056dc <ferror@plt+0x2d6c>
  4056fc:	cbz	x22, 405704 <ferror@plt+0x2d94>
  405700:	str	x20, [x22]
  405704:	cmp	x20, x21
  405708:	b.ls	405740 <ferror@plt+0x2dd0>  // b.plast
  40570c:	ldrsb	w1, [x20]
  405710:	mov	w0, #0x1                   	// #1
  405714:	ldp	x19, x20, [sp, #16]
  405718:	cbnz	w1, 405730 <ferror@plt+0x2dc0>
  40571c:	ldp	x21, x22, [sp, #32]
  405720:	ldp	x29, x30, [sp], #48
  405724:	ret
  405728:	cbz	x1, 405730 <ferror@plt+0x2dc0>
  40572c:	str	xzr, [x1]
  405730:	mov	w0, #0x0                   	// #0
  405734:	ldp	x21, x22, [sp, #32]
  405738:	ldp	x29, x30, [sp], #48
  40573c:	ret
  405740:	mov	w0, #0x0                   	// #0
  405744:	ldp	x19, x20, [sp, #16]
  405748:	b	405734 <ferror@plt+0x2dc4>
  40574c:	nop
  405750:	stp	x29, x30, [sp, #-128]!
  405754:	mov	x29, sp
  405758:	stp	x19, x20, [sp, #16]
  40575c:	mov	x19, x0
  405760:	mov	x20, x1
  405764:	mov	w0, #0xffffffd0            	// #-48
  405768:	add	x1, sp, #0x50
  40576c:	stp	x21, x22, [sp, #32]
  405770:	add	x21, sp, #0x80
  405774:	stp	x21, x21, [sp, #48]
  405778:	str	x1, [sp, #64]
  40577c:	stp	w0, wzr, [sp, #72]
  405780:	stp	x2, x3, [sp, #80]
  405784:	stp	x4, x5, [sp, #96]
  405788:	stp	x6, x7, [sp, #112]
  40578c:	b	4057d4 <ferror@plt+0x2e64>
  405790:	ldr	x1, [x0]
  405794:	add	x2, x0, #0xf
  405798:	and	x2, x2, #0xfffffffffffffff8
  40579c:	str	x2, [sp, #48]
  4057a0:	cbz	x1, 405820 <ferror@plt+0x2eb0>
  4057a4:	add	x0, x2, #0xf
  4057a8:	and	x0, x0, #0xfffffffffffffff8
  4057ac:	str	x0, [sp, #48]
  4057b0:	ldr	x22, [x2]
  4057b4:	cbz	x22, 405820 <ferror@plt+0x2eb0>
  4057b8:	mov	x0, x19
  4057bc:	bl	402680 <strcmp@plt>
  4057c0:	cbz	w0, 405844 <ferror@plt+0x2ed4>
  4057c4:	mov	x1, x22
  4057c8:	mov	x0, x19
  4057cc:	bl	402680 <strcmp@plt>
  4057d0:	cbz	w0, 405848 <ferror@plt+0x2ed8>
  4057d4:	ldr	w3, [sp, #72]
  4057d8:	ldr	x0, [sp, #48]
  4057dc:	tbz	w3, #31, 405790 <ferror@plt+0x2e20>
  4057e0:	add	w2, w3, #0x8
  4057e4:	str	w2, [sp, #72]
  4057e8:	cmp	w2, #0x0
  4057ec:	b.gt	405790 <ferror@plt+0x2e20>
  4057f0:	ldr	x1, [x21, w3, sxtw]
  4057f4:	cbz	x1, 405820 <ferror@plt+0x2eb0>
  4057f8:	cbz	w2, 405858 <ferror@plt+0x2ee8>
  4057fc:	add	w3, w3, #0x10
  405800:	str	w3, [sp, #72]
  405804:	cmp	w3, #0x0
  405808:	b.le	40583c <ferror@plt+0x2ecc>
  40580c:	add	x3, x0, #0xf
  405810:	mov	x2, x0
  405814:	and	x0, x3, #0xfffffffffffffff8
  405818:	str	x0, [sp, #48]
  40581c:	b	4057b0 <ferror@plt+0x2e40>
  405820:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405824:	adrp	x1, 408000 <ferror@plt+0x5690>
  405828:	mov	x3, x19
  40582c:	mov	x2, x20
  405830:	ldr	w0, [x0, #876]
  405834:	add	x1, x1, #0x698
  405838:	bl	402860 <errx@plt>
  40583c:	add	x2, x21, w2, sxtw
  405840:	b	4057b0 <ferror@plt+0x2e40>
  405844:	mov	w0, #0x1                   	// #1
  405848:	ldp	x19, x20, [sp, #16]
  40584c:	ldp	x21, x22, [sp, #32]
  405850:	ldp	x29, x30, [sp], #128
  405854:	ret
  405858:	mov	x2, x0
  40585c:	b	4057a4 <ferror@plt+0x2e34>
  405860:	cbz	x1, 40588c <ferror@plt+0x2f1c>
  405864:	add	x3, x0, x1
  405868:	sxtb	w2, w2
  40586c:	b	405880 <ferror@plt+0x2f10>
  405870:	b.eq	405890 <ferror@plt+0x2f20>  // b.none
  405874:	add	x0, x0, #0x1
  405878:	cmp	x3, x0
  40587c:	b.eq	40588c <ferror@plt+0x2f1c>  // b.none
  405880:	ldrsb	w1, [x0]
  405884:	cmp	w2, w1
  405888:	cbnz	w1, 405870 <ferror@plt+0x2f00>
  40588c:	mov	x0, #0x0                   	// #0
  405890:	ret
  405894:	nop
  405898:	stp	x29, x30, [sp, #-64]!
  40589c:	mov	x29, sp
  4058a0:	stp	x19, x20, [sp, #16]
  4058a4:	mov	x19, x0
  4058a8:	stp	x21, x22, [sp, #32]
  4058ac:	mov	x21, x1
  4058b0:	adrp	x22, 41a000 <ferror@plt+0x17690>
  4058b4:	str	xzr, [sp, #56]
  4058b8:	bl	4028c0 <__errno_location@plt>
  4058bc:	str	wzr, [x0]
  4058c0:	cbz	x19, 4058d4 <ferror@plt+0x2f64>
  4058c4:	mov	x20, x0
  4058c8:	ldrsb	w0, [x19]
  4058cc:	adrp	x22, 41a000 <ferror@plt+0x17690>
  4058d0:	cbnz	w0, 4058ec <ferror@plt+0x2f7c>
  4058d4:	ldr	w0, [x22, #876]
  4058d8:	adrp	x1, 408000 <ferror@plt+0x5690>
  4058dc:	mov	x3, x19
  4058e0:	mov	x2, x21
  4058e4:	add	x1, x1, #0x698
  4058e8:	bl	402860 <errx@plt>
  4058ec:	add	x1, sp, #0x38
  4058f0:	mov	x0, x19
  4058f4:	mov	w3, #0x0                   	// #0
  4058f8:	mov	w2, #0xa                   	// #10
  4058fc:	bl	402580 <__strtoul_internal@plt>
  405900:	ldr	w1, [x20]
  405904:	cbnz	w1, 405948 <ferror@plt+0x2fd8>
  405908:	ldr	x1, [sp, #56]
  40590c:	cmp	x19, x1
  405910:	b.eq	4058d4 <ferror@plt+0x2f64>  // b.none
  405914:	cbz	x1, 405920 <ferror@plt+0x2fb0>
  405918:	ldrsb	w1, [x1]
  40591c:	cbnz	w1, 4058d4 <ferror@plt+0x2f64>
  405920:	mov	x1, #0xffffffff            	// #4294967295
  405924:	cmp	x0, x1
  405928:	b.hi	405968 <ferror@plt+0x2ff8>  // b.pmore
  40592c:	mov	x1, #0xffff                	// #65535
  405930:	cmp	x0, x1
  405934:	b.hi	405974 <ferror@plt+0x3004>  // b.pmore
  405938:	ldp	x19, x20, [sp, #16]
  40593c:	ldp	x21, x22, [sp, #32]
  405940:	ldp	x29, x30, [sp], #64
  405944:	ret
  405948:	ldr	w0, [x22, #876]
  40594c:	cmp	w1, #0x22
  405950:	b.ne	4058d4 <ferror@plt+0x2f64>  // b.any
  405954:	adrp	x1, 408000 <ferror@plt+0x5690>
  405958:	mov	x3, x19
  40595c:	mov	x2, x21
  405960:	add	x1, x1, #0x698
  405964:	bl	402940 <err@plt>
  405968:	mov	x1, x21
  40596c:	mov	x0, x19
  405970:	bl	4051f8 <ferror@plt+0x2888>
  405974:	mov	x1, x21
  405978:	mov	x0, x19
  40597c:	bl	4051f8 <ferror@plt+0x2888>
  405980:	stp	x29, x30, [sp, #-64]!
  405984:	mov	x29, sp
  405988:	stp	x19, x20, [sp, #16]
  40598c:	mov	x19, x0
  405990:	stp	x21, x22, [sp, #32]
  405994:	mov	x21, x1
  405998:	adrp	x22, 41a000 <ferror@plt+0x17690>
  40599c:	str	xzr, [sp, #56]
  4059a0:	bl	4028c0 <__errno_location@plt>
  4059a4:	str	wzr, [x0]
  4059a8:	cbz	x19, 4059bc <ferror@plt+0x304c>
  4059ac:	mov	x20, x0
  4059b0:	ldrsb	w0, [x19]
  4059b4:	adrp	x22, 41a000 <ferror@plt+0x17690>
  4059b8:	cbnz	w0, 4059d4 <ferror@plt+0x3064>
  4059bc:	ldr	w0, [x22, #876]
  4059c0:	adrp	x1, 408000 <ferror@plt+0x5690>
  4059c4:	mov	x3, x19
  4059c8:	mov	x2, x21
  4059cc:	add	x1, x1, #0x698
  4059d0:	bl	402860 <errx@plt>
  4059d4:	add	x1, sp, #0x38
  4059d8:	mov	x0, x19
  4059dc:	mov	w3, #0x0                   	// #0
  4059e0:	mov	w2, #0x10                  	// #16
  4059e4:	bl	402580 <__strtoul_internal@plt>
  4059e8:	ldr	w1, [x20]
  4059ec:	cbnz	w1, 405a30 <ferror@plt+0x30c0>
  4059f0:	ldr	x1, [sp, #56]
  4059f4:	cmp	x19, x1
  4059f8:	b.eq	4059bc <ferror@plt+0x304c>  // b.none
  4059fc:	cbz	x1, 405a08 <ferror@plt+0x3098>
  405a00:	ldrsb	w1, [x1]
  405a04:	cbnz	w1, 4059bc <ferror@plt+0x304c>
  405a08:	mov	x1, #0xffffffff            	// #4294967295
  405a0c:	cmp	x0, x1
  405a10:	b.hi	405a50 <ferror@plt+0x30e0>  // b.pmore
  405a14:	mov	x1, #0xffff                	// #65535
  405a18:	cmp	x0, x1
  405a1c:	b.hi	405a5c <ferror@plt+0x30ec>  // b.pmore
  405a20:	ldp	x19, x20, [sp, #16]
  405a24:	ldp	x21, x22, [sp, #32]
  405a28:	ldp	x29, x30, [sp], #64
  405a2c:	ret
  405a30:	ldr	w0, [x22, #876]
  405a34:	cmp	w1, #0x22
  405a38:	b.ne	4059bc <ferror@plt+0x304c>  // b.any
  405a3c:	adrp	x1, 408000 <ferror@plt+0x5690>
  405a40:	mov	x3, x19
  405a44:	mov	x2, x21
  405a48:	add	x1, x1, #0x698
  405a4c:	bl	402940 <err@plt>
  405a50:	mov	x1, x21
  405a54:	mov	x0, x19
  405a58:	bl	4051f8 <ferror@plt+0x2888>
  405a5c:	mov	x1, x21
  405a60:	mov	x0, x19
  405a64:	bl	4051f8 <ferror@plt+0x2888>
  405a68:	stp	x29, x30, [sp, #-64]!
  405a6c:	mov	x29, sp
  405a70:	stp	x19, x20, [sp, #16]
  405a74:	mov	x19, x0
  405a78:	stp	x21, x22, [sp, #32]
  405a7c:	mov	x21, x1
  405a80:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405a84:	str	xzr, [sp, #56]
  405a88:	bl	4028c0 <__errno_location@plt>
  405a8c:	str	wzr, [x0]
  405a90:	cbz	x19, 405aa4 <ferror@plt+0x3134>
  405a94:	mov	x20, x0
  405a98:	ldrsb	w0, [x19]
  405a9c:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405aa0:	cbnz	w0, 405abc <ferror@plt+0x314c>
  405aa4:	ldr	w0, [x22, #876]
  405aa8:	adrp	x1, 408000 <ferror@plt+0x5690>
  405aac:	mov	x3, x19
  405ab0:	mov	x2, x21
  405ab4:	add	x1, x1, #0x698
  405ab8:	bl	402860 <errx@plt>
  405abc:	add	x1, sp, #0x38
  405ac0:	mov	x0, x19
  405ac4:	mov	w3, #0x0                   	// #0
  405ac8:	mov	w2, #0xa                   	// #10
  405acc:	bl	402580 <__strtoul_internal@plt>
  405ad0:	ldr	w1, [x20]
  405ad4:	cbnz	w1, 405b0c <ferror@plt+0x319c>
  405ad8:	ldr	x1, [sp, #56]
  405adc:	cmp	x19, x1
  405ae0:	b.eq	405aa4 <ferror@plt+0x3134>  // b.none
  405ae4:	cbz	x1, 405af0 <ferror@plt+0x3180>
  405ae8:	ldrsb	w1, [x1]
  405aec:	cbnz	w1, 405aa4 <ferror@plt+0x3134>
  405af0:	mov	x1, #0xffffffff            	// #4294967295
  405af4:	cmp	x0, x1
  405af8:	b.hi	405b2c <ferror@plt+0x31bc>  // b.pmore
  405afc:	ldp	x19, x20, [sp, #16]
  405b00:	ldp	x21, x22, [sp, #32]
  405b04:	ldp	x29, x30, [sp], #64
  405b08:	ret
  405b0c:	ldr	w0, [x22, #876]
  405b10:	cmp	w1, #0x22
  405b14:	b.ne	405aa4 <ferror@plt+0x3134>  // b.any
  405b18:	adrp	x1, 408000 <ferror@plt+0x5690>
  405b1c:	mov	x3, x19
  405b20:	mov	x2, x21
  405b24:	add	x1, x1, #0x698
  405b28:	bl	402940 <err@plt>
  405b2c:	mov	x1, x21
  405b30:	mov	x0, x19
  405b34:	bl	4051f8 <ferror@plt+0x2888>
  405b38:	stp	x29, x30, [sp, #-64]!
  405b3c:	mov	x29, sp
  405b40:	stp	x19, x20, [sp, #16]
  405b44:	mov	x19, x0
  405b48:	stp	x21, x22, [sp, #32]
  405b4c:	mov	x21, x1
  405b50:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405b54:	str	xzr, [sp, #56]
  405b58:	bl	4028c0 <__errno_location@plt>
  405b5c:	str	wzr, [x0]
  405b60:	cbz	x19, 405b74 <ferror@plt+0x3204>
  405b64:	mov	x20, x0
  405b68:	ldrsb	w0, [x19]
  405b6c:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405b70:	cbnz	w0, 405b8c <ferror@plt+0x321c>
  405b74:	ldr	w0, [x22, #876]
  405b78:	adrp	x1, 408000 <ferror@plt+0x5690>
  405b7c:	mov	x3, x19
  405b80:	mov	x2, x21
  405b84:	add	x1, x1, #0x698
  405b88:	bl	402860 <errx@plt>
  405b8c:	add	x1, sp, #0x38
  405b90:	mov	x0, x19
  405b94:	mov	w3, #0x0                   	// #0
  405b98:	mov	w2, #0x10                  	// #16
  405b9c:	bl	402580 <__strtoul_internal@plt>
  405ba0:	ldr	w1, [x20]
  405ba4:	cbnz	w1, 405bdc <ferror@plt+0x326c>
  405ba8:	ldr	x1, [sp, #56]
  405bac:	cmp	x19, x1
  405bb0:	b.eq	405b74 <ferror@plt+0x3204>  // b.none
  405bb4:	cbz	x1, 405bc0 <ferror@plt+0x3250>
  405bb8:	ldrsb	w1, [x1]
  405bbc:	cbnz	w1, 405b74 <ferror@plt+0x3204>
  405bc0:	mov	x1, #0xffffffff            	// #4294967295
  405bc4:	cmp	x0, x1
  405bc8:	b.hi	405bfc <ferror@plt+0x328c>  // b.pmore
  405bcc:	ldp	x19, x20, [sp, #16]
  405bd0:	ldp	x21, x22, [sp, #32]
  405bd4:	ldp	x29, x30, [sp], #64
  405bd8:	ret
  405bdc:	ldr	w0, [x22, #876]
  405be0:	cmp	w1, #0x22
  405be4:	b.ne	405b74 <ferror@plt+0x3204>  // b.any
  405be8:	adrp	x1, 408000 <ferror@plt+0x5690>
  405bec:	mov	x3, x19
  405bf0:	mov	x2, x21
  405bf4:	add	x1, x1, #0x698
  405bf8:	bl	402940 <err@plt>
  405bfc:	mov	x1, x21
  405c00:	mov	x0, x19
  405c04:	bl	4051f8 <ferror@plt+0x2888>
  405c08:	stp	x29, x30, [sp, #-64]!
  405c0c:	mov	x29, sp
  405c10:	stp	x19, x20, [sp, #16]
  405c14:	mov	x19, x0
  405c18:	stp	x21, x22, [sp, #32]
  405c1c:	mov	x21, x1
  405c20:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405c24:	str	xzr, [sp, #56]
  405c28:	bl	4028c0 <__errno_location@plt>
  405c2c:	str	wzr, [x0]
  405c30:	cbz	x19, 405c44 <ferror@plt+0x32d4>
  405c34:	mov	x20, x0
  405c38:	ldrsb	w0, [x19]
  405c3c:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405c40:	cbnz	w0, 405c5c <ferror@plt+0x32ec>
  405c44:	ldr	w0, [x22, #876]
  405c48:	adrp	x1, 408000 <ferror@plt+0x5690>
  405c4c:	mov	x3, x19
  405c50:	mov	x2, x21
  405c54:	add	x1, x1, #0x698
  405c58:	bl	402860 <errx@plt>
  405c5c:	add	x1, sp, #0x38
  405c60:	mov	x0, x19
  405c64:	mov	w3, #0x0                   	// #0
  405c68:	mov	w2, #0xa                   	// #10
  405c6c:	bl	4024f0 <__strtol_internal@plt>
  405c70:	ldr	w1, [x20]
  405c74:	cbnz	w1, 405ca0 <ferror@plt+0x3330>
  405c78:	ldr	x1, [sp, #56]
  405c7c:	cmp	x1, x19
  405c80:	b.eq	405c44 <ferror@plt+0x32d4>  // b.none
  405c84:	cbz	x1, 405c90 <ferror@plt+0x3320>
  405c88:	ldrsb	w1, [x1]
  405c8c:	cbnz	w1, 405c44 <ferror@plt+0x32d4>
  405c90:	ldp	x19, x20, [sp, #16]
  405c94:	ldp	x21, x22, [sp, #32]
  405c98:	ldp	x29, x30, [sp], #64
  405c9c:	ret
  405ca0:	ldr	w0, [x22, #876]
  405ca4:	cmp	w1, #0x22
  405ca8:	b.ne	405c44 <ferror@plt+0x32d4>  // b.any
  405cac:	adrp	x1, 408000 <ferror@plt+0x5690>
  405cb0:	mov	x3, x19
  405cb4:	mov	x2, x21
  405cb8:	add	x1, x1, #0x698
  405cbc:	bl	402940 <err@plt>
  405cc0:	stp	x29, x30, [sp, #-32]!
  405cc4:	mov	x29, sp
  405cc8:	stp	x19, x20, [sp, #16]
  405ccc:	mov	x19, x1
  405cd0:	mov	x20, x0
  405cd4:	bl	405c08 <ferror@plt+0x3298>
  405cd8:	mov	x2, #0x80000000            	// #2147483648
  405cdc:	add	x2, x0, x2
  405ce0:	mov	x1, #0xffffffff            	// #4294967295
  405ce4:	cmp	x2, x1
  405ce8:	b.hi	405cf8 <ferror@plt+0x3388>  // b.pmore
  405cec:	ldp	x19, x20, [sp, #16]
  405cf0:	ldp	x29, x30, [sp], #32
  405cf4:	ret
  405cf8:	bl	4028c0 <__errno_location@plt>
  405cfc:	mov	x4, x0
  405d00:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405d04:	mov	w5, #0x22                  	// #34
  405d08:	adrp	x1, 408000 <ferror@plt+0x5690>
  405d0c:	mov	x3, x20
  405d10:	ldr	w0, [x0, #876]
  405d14:	mov	x2, x19
  405d18:	str	w5, [x4]
  405d1c:	add	x1, x1, #0x698
  405d20:	bl	402940 <err@plt>
  405d24:	nop
  405d28:	stp	x29, x30, [sp, #-32]!
  405d2c:	mov	x29, sp
  405d30:	stp	x19, x20, [sp, #16]
  405d34:	mov	x19, x1
  405d38:	mov	x20, x0
  405d3c:	bl	405cc0 <ferror@plt+0x3350>
  405d40:	add	w2, w0, #0x8, lsl #12
  405d44:	mov	w1, #0xffff                	// #65535
  405d48:	cmp	w2, w1
  405d4c:	b.hi	405d5c <ferror@plt+0x33ec>  // b.pmore
  405d50:	ldp	x19, x20, [sp, #16]
  405d54:	ldp	x29, x30, [sp], #32
  405d58:	ret
  405d5c:	bl	4028c0 <__errno_location@plt>
  405d60:	mov	x4, x0
  405d64:	adrp	x0, 41a000 <ferror@plt+0x17690>
  405d68:	mov	w5, #0x22                  	// #34
  405d6c:	adrp	x1, 408000 <ferror@plt+0x5690>
  405d70:	mov	x3, x20
  405d74:	ldr	w0, [x0, #876]
  405d78:	mov	x2, x19
  405d7c:	str	w5, [x4]
  405d80:	add	x1, x1, #0x698
  405d84:	bl	402940 <err@plt>
  405d88:	stp	x29, x30, [sp, #-64]!
  405d8c:	mov	x29, sp
  405d90:	stp	x19, x20, [sp, #16]
  405d94:	mov	x19, x0
  405d98:	stp	x21, x22, [sp, #32]
  405d9c:	mov	x21, x1
  405da0:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405da4:	str	xzr, [sp, #56]
  405da8:	bl	4028c0 <__errno_location@plt>
  405dac:	str	wzr, [x0]
  405db0:	cbz	x19, 405dc4 <ferror@plt+0x3454>
  405db4:	mov	x20, x0
  405db8:	ldrsb	w0, [x19]
  405dbc:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405dc0:	cbnz	w0, 405ddc <ferror@plt+0x346c>
  405dc4:	ldr	w0, [x22, #876]
  405dc8:	adrp	x1, 408000 <ferror@plt+0x5690>
  405dcc:	mov	x3, x19
  405dd0:	mov	x2, x21
  405dd4:	add	x1, x1, #0x698
  405dd8:	bl	402860 <errx@plt>
  405ddc:	add	x1, sp, #0x38
  405de0:	mov	x0, x19
  405de4:	mov	w3, #0x0                   	// #0
  405de8:	mov	w2, #0xa                   	// #10
  405dec:	bl	402580 <__strtoul_internal@plt>
  405df0:	ldr	w1, [x20]
  405df4:	cbnz	w1, 405e20 <ferror@plt+0x34b0>
  405df8:	ldr	x1, [sp, #56]
  405dfc:	cmp	x19, x1
  405e00:	b.eq	405dc4 <ferror@plt+0x3454>  // b.none
  405e04:	cbz	x1, 405e10 <ferror@plt+0x34a0>
  405e08:	ldrsb	w1, [x1]
  405e0c:	cbnz	w1, 405dc4 <ferror@plt+0x3454>
  405e10:	ldp	x19, x20, [sp, #16]
  405e14:	ldp	x21, x22, [sp, #32]
  405e18:	ldp	x29, x30, [sp], #64
  405e1c:	ret
  405e20:	ldr	w0, [x22, #876]
  405e24:	cmp	w1, #0x22
  405e28:	b.ne	405dc4 <ferror@plt+0x3454>  // b.any
  405e2c:	adrp	x1, 408000 <ferror@plt+0x5690>
  405e30:	mov	x3, x19
  405e34:	mov	x2, x21
  405e38:	add	x1, x1, #0x698
  405e3c:	bl	402940 <err@plt>
  405e40:	stp	x29, x30, [sp, #-64]!
  405e44:	mov	x29, sp
  405e48:	stp	x19, x20, [sp, #16]
  405e4c:	mov	x19, x0
  405e50:	stp	x21, x22, [sp, #32]
  405e54:	mov	x21, x1
  405e58:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405e5c:	str	xzr, [sp, #56]
  405e60:	bl	4028c0 <__errno_location@plt>
  405e64:	str	wzr, [x0]
  405e68:	cbz	x19, 405e7c <ferror@plt+0x350c>
  405e6c:	mov	x20, x0
  405e70:	ldrsb	w0, [x19]
  405e74:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405e78:	cbnz	w0, 405e94 <ferror@plt+0x3524>
  405e7c:	ldr	w0, [x22, #876]
  405e80:	adrp	x1, 408000 <ferror@plt+0x5690>
  405e84:	mov	x3, x19
  405e88:	mov	x2, x21
  405e8c:	add	x1, x1, #0x698
  405e90:	bl	402860 <errx@plt>
  405e94:	add	x1, sp, #0x38
  405e98:	mov	x0, x19
  405e9c:	mov	w3, #0x0                   	// #0
  405ea0:	mov	w2, #0x10                  	// #16
  405ea4:	bl	402580 <__strtoul_internal@plt>
  405ea8:	ldr	w1, [x20]
  405eac:	cbnz	w1, 405ed8 <ferror@plt+0x3568>
  405eb0:	ldr	x1, [sp, #56]
  405eb4:	cmp	x19, x1
  405eb8:	b.eq	405e7c <ferror@plt+0x350c>  // b.none
  405ebc:	cbz	x1, 405ec8 <ferror@plt+0x3558>
  405ec0:	ldrsb	w1, [x1]
  405ec4:	cbnz	w1, 405e7c <ferror@plt+0x350c>
  405ec8:	ldp	x19, x20, [sp, #16]
  405ecc:	ldp	x21, x22, [sp, #32]
  405ed0:	ldp	x29, x30, [sp], #64
  405ed4:	ret
  405ed8:	ldr	w0, [x22, #876]
  405edc:	cmp	w1, #0x22
  405ee0:	b.ne	405e7c <ferror@plt+0x350c>  // b.any
  405ee4:	adrp	x1, 408000 <ferror@plt+0x5690>
  405ee8:	mov	x3, x19
  405eec:	mov	x2, x21
  405ef0:	add	x1, x1, #0x698
  405ef4:	bl	402940 <err@plt>
  405ef8:	stp	x29, x30, [sp, #-64]!
  405efc:	mov	x29, sp
  405f00:	stp	x19, x20, [sp, #16]
  405f04:	mov	x19, x0
  405f08:	stp	x21, x22, [sp, #32]
  405f0c:	mov	x21, x1
  405f10:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405f14:	str	xzr, [sp, #56]
  405f18:	bl	4028c0 <__errno_location@plt>
  405f1c:	str	wzr, [x0]
  405f20:	cbz	x19, 405f34 <ferror@plt+0x35c4>
  405f24:	mov	x20, x0
  405f28:	ldrsb	w0, [x19]
  405f2c:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405f30:	cbnz	w0, 405f4c <ferror@plt+0x35dc>
  405f34:	ldr	w0, [x22, #876]
  405f38:	adrp	x1, 408000 <ferror@plt+0x5690>
  405f3c:	mov	x3, x19
  405f40:	mov	x2, x21
  405f44:	add	x1, x1, #0x698
  405f48:	bl	402860 <errx@plt>
  405f4c:	mov	x0, x19
  405f50:	add	x1, sp, #0x38
  405f54:	bl	4023a0 <strtod@plt>
  405f58:	ldr	w0, [x20]
  405f5c:	cbnz	w0, 405f88 <ferror@plt+0x3618>
  405f60:	ldr	x0, [sp, #56]
  405f64:	cmp	x0, x19
  405f68:	b.eq	405f34 <ferror@plt+0x35c4>  // b.none
  405f6c:	cbz	x0, 405f78 <ferror@plt+0x3608>
  405f70:	ldrsb	w0, [x0]
  405f74:	cbnz	w0, 405f34 <ferror@plt+0x35c4>
  405f78:	ldp	x19, x20, [sp, #16]
  405f7c:	ldp	x21, x22, [sp, #32]
  405f80:	ldp	x29, x30, [sp], #64
  405f84:	ret
  405f88:	cmp	w0, #0x22
  405f8c:	ldr	w0, [x22, #876]
  405f90:	b.ne	405f34 <ferror@plt+0x35c4>  // b.any
  405f94:	adrp	x1, 408000 <ferror@plt+0x5690>
  405f98:	mov	x3, x19
  405f9c:	mov	x2, x21
  405fa0:	add	x1, x1, #0x698
  405fa4:	bl	402940 <err@plt>
  405fa8:	stp	x29, x30, [sp, #-64]!
  405fac:	mov	x29, sp
  405fb0:	stp	x19, x20, [sp, #16]
  405fb4:	mov	x19, x0
  405fb8:	stp	x21, x22, [sp, #32]
  405fbc:	mov	x21, x1
  405fc0:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405fc4:	str	xzr, [sp, #56]
  405fc8:	bl	4028c0 <__errno_location@plt>
  405fcc:	str	wzr, [x0]
  405fd0:	cbz	x19, 405fe4 <ferror@plt+0x3674>
  405fd4:	mov	x20, x0
  405fd8:	ldrsb	w0, [x19]
  405fdc:	adrp	x22, 41a000 <ferror@plt+0x17690>
  405fe0:	cbnz	w0, 405ffc <ferror@plt+0x368c>
  405fe4:	ldr	w0, [x22, #876]
  405fe8:	adrp	x1, 408000 <ferror@plt+0x5690>
  405fec:	mov	x3, x19
  405ff0:	mov	x2, x21
  405ff4:	add	x1, x1, #0x698
  405ff8:	bl	402860 <errx@plt>
  405ffc:	add	x1, sp, #0x38
  406000:	mov	x0, x19
  406004:	mov	w2, #0xa                   	// #10
  406008:	bl	4026c0 <strtol@plt>
  40600c:	ldr	w1, [x20]
  406010:	cbnz	w1, 40603c <ferror@plt+0x36cc>
  406014:	ldr	x1, [sp, #56]
  406018:	cmp	x1, x19
  40601c:	b.eq	405fe4 <ferror@plt+0x3674>  // b.none
  406020:	cbz	x1, 40602c <ferror@plt+0x36bc>
  406024:	ldrsb	w1, [x1]
  406028:	cbnz	w1, 405fe4 <ferror@plt+0x3674>
  40602c:	ldp	x19, x20, [sp, #16]
  406030:	ldp	x21, x22, [sp, #32]
  406034:	ldp	x29, x30, [sp], #64
  406038:	ret
  40603c:	ldr	w0, [x22, #876]
  406040:	cmp	w1, #0x22
  406044:	b.ne	405fe4 <ferror@plt+0x3674>  // b.any
  406048:	adrp	x1, 408000 <ferror@plt+0x5690>
  40604c:	mov	x3, x19
  406050:	mov	x2, x21
  406054:	add	x1, x1, #0x698
  406058:	bl	402940 <err@plt>
  40605c:	nop
  406060:	stp	x29, x30, [sp, #-64]!
  406064:	mov	x29, sp
  406068:	stp	x19, x20, [sp, #16]
  40606c:	mov	x19, x0
  406070:	stp	x21, x22, [sp, #32]
  406074:	mov	x21, x1
  406078:	adrp	x22, 41a000 <ferror@plt+0x17690>
  40607c:	str	xzr, [sp, #56]
  406080:	bl	4028c0 <__errno_location@plt>
  406084:	str	wzr, [x0]
  406088:	cbz	x19, 40609c <ferror@plt+0x372c>
  40608c:	mov	x20, x0
  406090:	ldrsb	w0, [x19]
  406094:	adrp	x22, 41a000 <ferror@plt+0x17690>
  406098:	cbnz	w0, 4060b4 <ferror@plt+0x3744>
  40609c:	ldr	w0, [x22, #876]
  4060a0:	adrp	x1, 408000 <ferror@plt+0x5690>
  4060a4:	mov	x3, x19
  4060a8:	mov	x2, x21
  4060ac:	add	x1, x1, #0x698
  4060b0:	bl	402860 <errx@plt>
  4060b4:	add	x1, sp, #0x38
  4060b8:	mov	x0, x19
  4060bc:	mov	w2, #0xa                   	// #10
  4060c0:	bl	402300 <strtoul@plt>
  4060c4:	ldr	w1, [x20]
  4060c8:	cbnz	w1, 4060f4 <ferror@plt+0x3784>
  4060cc:	ldr	x1, [sp, #56]
  4060d0:	cmp	x1, x19
  4060d4:	b.eq	40609c <ferror@plt+0x372c>  // b.none
  4060d8:	cbz	x1, 4060e4 <ferror@plt+0x3774>
  4060dc:	ldrsb	w1, [x1]
  4060e0:	cbnz	w1, 40609c <ferror@plt+0x372c>
  4060e4:	ldp	x19, x20, [sp, #16]
  4060e8:	ldp	x21, x22, [sp, #32]
  4060ec:	ldp	x29, x30, [sp], #64
  4060f0:	ret
  4060f4:	ldr	w0, [x22, #876]
  4060f8:	cmp	w1, #0x22
  4060fc:	b.ne	40609c <ferror@plt+0x372c>  // b.any
  406100:	adrp	x1, 408000 <ferror@plt+0x5690>
  406104:	mov	x3, x19
  406108:	mov	x2, x21
  40610c:	add	x1, x1, #0x698
  406110:	bl	402940 <err@plt>
  406114:	nop
  406118:	stp	x29, x30, [sp, #-48]!
  40611c:	mov	x29, sp
  406120:	stp	x19, x20, [sp, #16]
  406124:	mov	x19, x1
  406128:	mov	x20, x0
  40612c:	add	x1, sp, #0x28
  406130:	bl	405618 <ferror@plt+0x2ca8>
  406134:	cbz	w0, 40616c <ferror@plt+0x37fc>
  406138:	bl	4028c0 <__errno_location@plt>
  40613c:	ldr	w1, [x0]
  406140:	adrp	x2, 41a000 <ferror@plt+0x17690>
  406144:	mov	x3, x20
  406148:	ldr	w0, [x2, #876]
  40614c:	mov	x2, x19
  406150:	cbz	w1, 406160 <ferror@plt+0x37f0>
  406154:	adrp	x1, 408000 <ferror@plt+0x5690>
  406158:	add	x1, x1, #0x698
  40615c:	bl	402940 <err@plt>
  406160:	adrp	x1, 408000 <ferror@plt+0x5690>
  406164:	add	x1, x1, #0x698
  406168:	bl	402860 <errx@plt>
  40616c:	ldp	x19, x20, [sp, #16]
  406170:	ldr	x0, [sp, #40]
  406174:	ldp	x29, x30, [sp], #48
  406178:	ret
  40617c:	nop
  406180:	stp	x29, x30, [sp, #-32]!
  406184:	mov	x29, sp
  406188:	str	x19, [sp, #16]
  40618c:	mov	x19, x1
  406190:	mov	x1, x2
  406194:	bl	405ef8 <ferror@plt+0x3588>
  406198:	fcvtzs	d2, d0
  40619c:	mov	x0, #0x848000000000        	// #145685290680320
  4061a0:	movk	x0, #0x412e, lsl #48
  4061a4:	fmov	d1, x0
  4061a8:	scvtf	d3, d2
  4061ac:	fsub	d0, d0, d3
  4061b0:	fmul	d0, d0, d1
  4061b4:	fcvtzs	d0, d0
  4061b8:	stp	d2, d0, [x19]
  4061bc:	ldr	x19, [sp, #16]
  4061c0:	ldp	x29, x30, [sp], #32
  4061c4:	ret
  4061c8:	mov	w2, w0
  4061cc:	mov	x0, x1
  4061d0:	and	w1, w2, #0xf000
  4061d4:	add	x14, x0, #0x1
  4061d8:	cmp	w1, #0x4, lsl #12
  4061dc:	add	x13, x0, #0x2
  4061e0:	add	x12, x0, #0x3
  4061e4:	add	x11, x0, #0x4
  4061e8:	add	x10, x0, #0x5
  4061ec:	add	x9, x0, #0x6
  4061f0:	add	x8, x0, #0x7
  4061f4:	add	x7, x0, #0x8
  4061f8:	add	x6, x0, #0x9
  4061fc:	b.eq	406368 <ferror@plt+0x39f8>  // b.none
  406200:	cmp	w1, #0xa, lsl #12
  406204:	b.eq	40625c <ferror@plt+0x38ec>  // b.none
  406208:	cmp	w1, #0x2, lsl #12
  40620c:	b.eq	406388 <ferror@plt+0x3a18>  // b.none
  406210:	cmp	w1, #0x6, lsl #12
  406214:	b.eq	406378 <ferror@plt+0x3a08>  // b.none
  406218:	cmp	w1, #0xc, lsl #12
  40621c:	b.eq	406398 <ferror@plt+0x3a28>  // b.none
  406220:	cmp	w1, #0x1, lsl #12
  406224:	b.eq	4063a8 <ferror@plt+0x3a38>  // b.none
  406228:	cmp	w1, #0x8, lsl #12
  40622c:	b.eq	4063b8 <ferror@plt+0x3a48>  // b.none
  406230:	mov	x4, x6
  406234:	mov	x6, x7
  406238:	mov	x7, x8
  40623c:	mov	x8, x9
  406240:	mov	x9, x10
  406244:	mov	x10, x11
  406248:	mov	x11, x12
  40624c:	mov	x12, x13
  406250:	mov	x13, x14
  406254:	mov	x14, x0
  406258:	b	406268 <ferror@plt+0x38f8>
  40625c:	mov	x4, x0
  406260:	mov	w1, #0x6c                  	// #108
  406264:	strb	w1, [x4], #10
  406268:	tst	x2, #0x100
  40626c:	mov	w5, #0x2d                  	// #45
  406270:	mov	w3, #0x72                  	// #114
  406274:	csel	w3, w3, w5, ne  // ne = any
  406278:	tst	x2, #0x80
  40627c:	strb	w3, [x14]
  406280:	mov	w3, #0x77                  	// #119
  406284:	csel	w3, w3, w5, ne  // ne = any
  406288:	strb	w3, [x13]
  40628c:	and	w1, w2, #0x40
  406290:	tbz	w2, #11, 406330 <ferror@plt+0x39c0>
  406294:	cmp	w1, #0x0
  406298:	mov	w3, #0x53                  	// #83
  40629c:	mov	w1, #0x73                  	// #115
  4062a0:	csel	w1, w1, w3, ne  // ne = any
  4062a4:	tst	x2, #0x20
  4062a8:	strb	w1, [x12]
  4062ac:	mov	w5, #0x2d                  	// #45
  4062b0:	mov	w3, #0x72                  	// #114
  4062b4:	csel	w3, w3, w5, ne  // ne = any
  4062b8:	tst	x2, #0x10
  4062bc:	strb	w3, [x11]
  4062c0:	mov	w3, #0x77                  	// #119
  4062c4:	csel	w3, w3, w5, ne  // ne = any
  4062c8:	strb	w3, [x10]
  4062cc:	and	w1, w2, #0x8
  4062d0:	tbz	w2, #10, 406358 <ferror@plt+0x39e8>
  4062d4:	cmp	w1, #0x0
  4062d8:	mov	w3, #0x53                  	// #83
  4062dc:	mov	w1, #0x73                  	// #115
  4062e0:	csel	w1, w1, w3, ne  // ne = any
  4062e4:	tst	x2, #0x4
  4062e8:	strb	w1, [x9]
  4062ec:	mov	w5, #0x2d                  	// #45
  4062f0:	mov	w3, #0x72                  	// #114
  4062f4:	csel	w3, w3, w5, ne  // ne = any
  4062f8:	tst	x2, #0x2
  4062fc:	strb	w3, [x8]
  406300:	mov	w3, #0x77                  	// #119
  406304:	csel	w3, w3, w5, ne  // ne = any
  406308:	strb	w3, [x7]
  40630c:	and	w1, w2, #0x1
  406310:	tbz	w2, #9, 406340 <ferror@plt+0x39d0>
  406314:	cmp	w1, #0x0
  406318:	mov	w2, #0x54                  	// #84
  40631c:	mov	w1, #0x74                  	// #116
  406320:	csel	w1, w1, w2, ne  // ne = any
  406324:	strb	w1, [x6]
  406328:	strb	wzr, [x4]
  40632c:	ret
  406330:	cmp	w1, #0x0
  406334:	mov	w1, #0x78                  	// #120
  406338:	csel	w1, w1, w5, ne  // ne = any
  40633c:	b	4062a4 <ferror@plt+0x3934>
  406340:	cmp	w1, #0x0
  406344:	mov	w1, #0x78                  	// #120
  406348:	csel	w1, w1, w5, ne  // ne = any
  40634c:	strb	w1, [x6]
  406350:	strb	wzr, [x4]
  406354:	ret
  406358:	cmp	w1, #0x0
  40635c:	mov	w1, #0x78                  	// #120
  406360:	csel	w1, w1, w5, ne  // ne = any
  406364:	b	4062e4 <ferror@plt+0x3974>
  406368:	mov	x4, x0
  40636c:	mov	w1, #0x64                  	// #100
  406370:	strb	w1, [x4], #10
  406374:	b	406268 <ferror@plt+0x38f8>
  406378:	mov	x4, x0
  40637c:	mov	w1, #0x62                  	// #98
  406380:	strb	w1, [x4], #10
  406384:	b	406268 <ferror@plt+0x38f8>
  406388:	mov	x4, x0
  40638c:	mov	w1, #0x63                  	// #99
  406390:	strb	w1, [x4], #10
  406394:	b	406268 <ferror@plt+0x38f8>
  406398:	mov	x4, x0
  40639c:	mov	w1, #0x73                  	// #115
  4063a0:	strb	w1, [x4], #10
  4063a4:	b	406268 <ferror@plt+0x38f8>
  4063a8:	mov	x4, x0
  4063ac:	mov	w1, #0x70                  	// #112
  4063b0:	strb	w1, [x4], #10
  4063b4:	b	406268 <ferror@plt+0x38f8>
  4063b8:	mov	x4, x0
  4063bc:	mov	w1, #0x2d                  	// #45
  4063c0:	strb	w1, [x4], #10
  4063c4:	b	406268 <ferror@plt+0x38f8>
  4063c8:	stp	x29, x30, [sp, #-96]!
  4063cc:	mov	x29, sp
  4063d0:	stp	x19, x20, [sp, #16]
  4063d4:	add	x20, sp, #0x38
  4063d8:	mov	x4, x20
  4063dc:	stp	x21, x22, [sp, #32]
  4063e0:	tbz	w0, #1, 4063f0 <ferror@plt+0x3a80>
  4063e4:	add	x4, x20, #0x1
  4063e8:	mov	w2, #0x20                  	// #32
  4063ec:	strb	w2, [sp, #56]
  4063f0:	cmp	x1, #0x3ff
  4063f4:	b.ls	40653c <ferror@plt+0x3bcc>  // b.plast
  4063f8:	mov	x2, #0xfffff               	// #1048575
  4063fc:	cmp	x1, x2
  406400:	b.ls	4065b8 <ferror@plt+0x3c48>  // b.plast
  406404:	mov	x2, #0x3fffffff            	// #1073741823
  406408:	cmp	x1, x2
  40640c:	b.ls	4065c4 <ferror@plt+0x3c54>  // b.plast
  406410:	mov	x2, #0xffffffffff          	// #1099511627775
  406414:	cmp	x1, x2
  406418:	b.ls	4065d0 <ferror@plt+0x3c60>  // b.plast
  40641c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  406420:	cmp	x1, x2
  406424:	b.ls	4065dc <ferror@plt+0x3c6c>  // b.plast
  406428:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40642c:	cmp	x1, x2
  406430:	b.ls	4065e8 <ferror@plt+0x3c78>  // b.plast
  406434:	mov	w3, #0x3c                  	// #60
  406438:	mov	w6, #0x46                  	// #70
  40643c:	mov	w7, #0xcccd                	// #52429
  406440:	adrp	x8, 408000 <ferror@plt+0x5690>
  406444:	movk	w7, #0xcccc, lsl #16
  406448:	add	x8, x8, #0x6d0
  40644c:	mov	x2, #0xffffffffffffffff    	// #-1
  406450:	lsr	x22, x1, x3
  406454:	umull	x7, w3, w7
  406458:	lsl	x2, x2, x3
  40645c:	bic	x2, x1, x2
  406460:	and	w5, w0, #0x1
  406464:	mov	w3, w22
  406468:	lsr	x7, x7, #35
  40646c:	ldrsb	w1, [x8, w7, sxtw]
  406470:	strb	w1, [x4]
  406474:	cmp	w1, #0x42
  406478:	add	x1, x4, #0x1
  40647c:	csel	w5, w5, wzr, ne  // ne = any
  406480:	cbz	w5, 406490 <ferror@plt+0x3b20>
  406484:	add	x1, x4, #0x3
  406488:	mov	w5, #0x4269                	// #17001
  40648c:	sturh	w5, [x4, #1]
  406490:	strb	wzr, [x1]
  406494:	cbz	x2, 406548 <ferror@plt+0x3bd8>
  406498:	sub	w6, w6, #0x14
  40649c:	lsr	x2, x2, x6
  4064a0:	tbz	w0, #2, 40657c <ferror@plt+0x3c0c>
  4064a4:	add	x2, x2, #0x5
  4064a8:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4064ac:	movk	x0, #0xcccd
  4064b0:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  4064b4:	movk	x4, #0x1999, lsl #48
  4064b8:	umulh	x19, x2, x0
  4064bc:	lsr	x19, x19, #3
  4064c0:	mul	x1, x19, x0
  4064c4:	umulh	x0, x19, x0
  4064c8:	ror	x1, x1, #1
  4064cc:	lsr	x0, x0, #3
  4064d0:	cmp	x1, x4
  4064d4:	csel	x19, x19, x0, hi  // hi = pmore
  4064d8:	cbz	x19, 406548 <ferror@plt+0x3bd8>
  4064dc:	bl	402470 <localeconv@plt>
  4064e0:	cbz	x0, 4065ac <ferror@plt+0x3c3c>
  4064e4:	ldr	x4, [x0]
  4064e8:	cbz	x4, 4065ac <ferror@plt+0x3c3c>
  4064ec:	ldrsb	w1, [x4]
  4064f0:	adrp	x0, 408000 <ferror@plt+0x5690>
  4064f4:	add	x0, x0, #0x6c8
  4064f8:	cmp	w1, #0x0
  4064fc:	csel	x4, x0, x4, eq  // eq = none
  406500:	mov	x6, x20
  406504:	mov	x5, x19
  406508:	mov	w3, w22
  40650c:	adrp	x2, 408000 <ferror@plt+0x5690>
  406510:	add	x2, x2, #0x6d8
  406514:	add	x21, sp, #0x40
  406518:	mov	x1, #0x20                  	// #32
  40651c:	mov	x0, x21
  406520:	bl	402460 <snprintf@plt>
  406524:	mov	x0, x21
  406528:	bl	4025d0 <strdup@plt>
  40652c:	ldp	x19, x20, [sp, #16]
  406530:	ldp	x21, x22, [sp, #32]
  406534:	ldp	x29, x30, [sp], #96
  406538:	ret
  40653c:	mov	w3, w1
  406540:	mov	w0, #0x42                  	// #66
  406544:	strh	w0, [x4]
  406548:	mov	x4, x20
  40654c:	adrp	x2, 408000 <ferror@plt+0x5690>
  406550:	add	x2, x2, #0x6e8
  406554:	add	x21, sp, #0x40
  406558:	mov	x1, #0x20                  	// #32
  40655c:	mov	x0, x21
  406560:	bl	402460 <snprintf@plt>
  406564:	mov	x0, x21
  406568:	bl	4025d0 <strdup@plt>
  40656c:	ldp	x19, x20, [sp, #16]
  406570:	ldp	x21, x22, [sp, #32]
  406574:	ldp	x29, x30, [sp], #96
  406578:	ret
  40657c:	add	x2, x2, #0x32
  406580:	mov	x5, #0xf5c3                	// #62915
  406584:	movk	x5, #0x5c28, lsl #16
  406588:	lsr	x19, x2, #2
  40658c:	movk	x5, #0xc28f, lsl #32
  406590:	movk	x5, #0x28f5, lsl #48
  406594:	umulh	x19, x19, x5
  406598:	lsr	x19, x19, #2
  40659c:	cmp	x19, #0xa
  4065a0:	b.ne	4064d8 <ferror@plt+0x3b68>  // b.any
  4065a4:	add	w3, w22, #0x1
  4065a8:	b	406548 <ferror@plt+0x3bd8>
  4065ac:	adrp	x4, 408000 <ferror@plt+0x5690>
  4065b0:	add	x4, x4, #0x6c8
  4065b4:	b	406500 <ferror@plt+0x3b90>
  4065b8:	mov	w6, #0x14                  	// #20
  4065bc:	sub	w3, w6, #0xa
  4065c0:	b	40643c <ferror@plt+0x3acc>
  4065c4:	mov	w6, #0x1e                  	// #30
  4065c8:	sub	w3, w6, #0xa
  4065cc:	b	40643c <ferror@plt+0x3acc>
  4065d0:	mov	w6, #0x28                  	// #40
  4065d4:	sub	w3, w6, #0xa
  4065d8:	b	40643c <ferror@plt+0x3acc>
  4065dc:	mov	w6, #0x32                  	// #50
  4065e0:	sub	w3, w6, #0xa
  4065e4:	b	40643c <ferror@plt+0x3acc>
  4065e8:	mov	w6, #0x3c                  	// #60
  4065ec:	sub	w3, w6, #0xa
  4065f0:	b	40643c <ferror@plt+0x3acc>
  4065f4:	nop
  4065f8:	cbz	x0, 4066f4 <ferror@plt+0x3d84>
  4065fc:	stp	x29, x30, [sp, #-64]!
  406600:	mov	x29, sp
  406604:	stp	x19, x20, [sp, #16]
  406608:	mov	x20, x0
  40660c:	ldrsb	w4, [x0]
  406610:	cbz	w4, 4066e4 <ferror@plt+0x3d74>
  406614:	cmp	x1, #0x0
  406618:	stp	x21, x22, [sp, #32]
  40661c:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406620:	stp	x23, x24, [sp, #48]
  406624:	mov	x21, x2
  406628:	mov	x23, x1
  40662c:	mov	x22, x3
  406630:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406634:	b.eq	4066dc <ferror@plt+0x3d6c>  // b.none
  406638:	mov	x19, #0x0                   	// #0
  40663c:	nop
  406640:	cmp	w4, #0x2c
  406644:	ldrsb	w4, [x20, #1]
  406648:	b.eq	406674 <ferror@plt+0x3d04>  // b.none
  40664c:	cbz	w4, 40667c <ferror@plt+0x3d0c>
  406650:	add	x20, x20, #0x1
  406654:	cmp	x21, x19
  406658:	b.hi	406640 <ferror@plt+0x3cd0>  // b.pmore
  40665c:	mov	w0, #0xfffffffe            	// #-2
  406660:	ldp	x19, x20, [sp, #16]
  406664:	ldp	x21, x22, [sp, #32]
  406668:	ldp	x23, x24, [sp, #48]
  40666c:	ldp	x29, x30, [sp], #64
  406670:	ret
  406674:	mov	x24, x20
  406678:	cbnz	w4, 406680 <ferror@plt+0x3d10>
  40667c:	add	x24, x20, #0x1
  406680:	cmp	x0, x24
  406684:	b.cs	4066dc <ferror@plt+0x3d6c>  // b.hs, b.nlast
  406688:	sub	x1, x24, x0
  40668c:	blr	x22
  406690:	cmn	w0, #0x1
  406694:	b.eq	4066dc <ferror@plt+0x3d6c>  // b.none
  406698:	str	w0, [x23, x19, lsl #2]
  40669c:	add	x19, x19, #0x1
  4066a0:	ldrsb	w0, [x24]
  4066a4:	cbz	w0, 4066c4 <ferror@plt+0x3d54>
  4066a8:	mov	x0, x20
  4066ac:	ldrsb	w4, [x0, #1]!
  4066b0:	cbz	w4, 4066c4 <ferror@plt+0x3d54>
  4066b4:	cmp	x21, x19
  4066b8:	b.ls	40665c <ferror@plt+0x3cec>  // b.plast
  4066bc:	mov	x20, x0
  4066c0:	b	406640 <ferror@plt+0x3cd0>
  4066c4:	mov	w0, w19
  4066c8:	ldp	x19, x20, [sp, #16]
  4066cc:	ldp	x21, x22, [sp, #32]
  4066d0:	ldp	x23, x24, [sp, #48]
  4066d4:	ldp	x29, x30, [sp], #64
  4066d8:	ret
  4066dc:	ldp	x21, x22, [sp, #32]
  4066e0:	ldp	x23, x24, [sp, #48]
  4066e4:	mov	w0, #0xffffffff            	// #-1
  4066e8:	ldp	x19, x20, [sp, #16]
  4066ec:	ldp	x29, x30, [sp], #64
  4066f0:	ret
  4066f4:	mov	w0, #0xffffffff            	// #-1
  4066f8:	ret
  4066fc:	nop
  406700:	cbz	x0, 40677c <ferror@plt+0x3e0c>
  406704:	stp	x29, x30, [sp, #-32]!
  406708:	mov	x29, sp
  40670c:	str	x19, [sp, #16]
  406710:	mov	x19, x3
  406714:	mov	x3, x4
  406718:	cmp	x19, #0x0
  40671c:	ldrsb	w4, [x0]
  406720:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406724:	b.eq	406774 <ferror@plt+0x3e04>  // b.none
  406728:	ldr	x5, [x19]
  40672c:	cmp	x5, x2
  406730:	b.hi	406774 <ferror@plt+0x3e04>  // b.pmore
  406734:	cmp	w4, #0x2b
  406738:	b.eq	406764 <ferror@plt+0x3df4>  // b.none
  40673c:	str	xzr, [x19]
  406740:	bl	4065f8 <ferror@plt+0x3c88>
  406744:	cmp	w0, #0x0
  406748:	b.le	406758 <ferror@plt+0x3de8>
  40674c:	ldr	x1, [x19]
  406750:	add	x1, x1, w0, sxtw
  406754:	str	x1, [x19]
  406758:	ldr	x19, [sp, #16]
  40675c:	ldp	x29, x30, [sp], #32
  406760:	ret
  406764:	add	x0, x0, #0x1
  406768:	add	x1, x1, x5, lsl #2
  40676c:	sub	x2, x2, x5
  406770:	b	406740 <ferror@plt+0x3dd0>
  406774:	mov	w0, #0xffffffff            	// #-1
  406778:	b	406758 <ferror@plt+0x3de8>
  40677c:	mov	w0, #0xffffffff            	// #-1
  406780:	ret
  406784:	nop
  406788:	cmp	x2, #0x0
  40678c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406790:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406794:	b.eq	406870 <ferror@plt+0x3f00>  // b.none
  406798:	stp	x29, x30, [sp, #-64]!
  40679c:	mov	x29, sp
  4067a0:	stp	x19, x20, [sp, #16]
  4067a4:	mov	x20, x2
  4067a8:	mov	x19, x0
  4067ac:	stp	x21, x22, [sp, #32]
  4067b0:	mov	w21, #0x1                   	// #1
  4067b4:	str	x23, [sp, #48]
  4067b8:	mov	x23, x1
  4067bc:	ldrsb	w3, [x0]
  4067c0:	cbz	w3, 406858 <ferror@plt+0x3ee8>
  4067c4:	nop
  4067c8:	cmp	w3, #0x2c
  4067cc:	ldrsb	w3, [x19, #1]
  4067d0:	b.eq	4067e8 <ferror@plt+0x3e78>  // b.none
  4067d4:	cbz	w3, 406834 <ferror@plt+0x3ec4>
  4067d8:	add	x19, x19, #0x1
  4067dc:	cmp	w3, #0x2c
  4067e0:	ldrsb	w3, [x19, #1]
  4067e4:	b.ne	4067d4 <ferror@plt+0x3e64>  // b.any
  4067e8:	mov	x22, x19
  4067ec:	cbz	w3, 406834 <ferror@plt+0x3ec4>
  4067f0:	cmp	x0, x22
  4067f4:	b.cs	406840 <ferror@plt+0x3ed0>  // b.hs, b.nlast
  4067f8:	sub	x1, x22, x0
  4067fc:	blr	x20
  406800:	tbnz	w0, #31, 406844 <ferror@plt+0x3ed4>
  406804:	asr	w2, w0, #3
  406808:	and	w0, w0, #0x7
  40680c:	lsl	w0, w21, w0
  406810:	ldrb	w1, [x23, w2, sxtw]
  406814:	orr	w0, w0, w1
  406818:	strb	w0, [x23, w2, sxtw]
  40681c:	ldrsb	w0, [x22]
  406820:	cbz	w0, 406858 <ferror@plt+0x3ee8>
  406824:	ldrsb	w3, [x19, #1]!
  406828:	cbz	w3, 406858 <ferror@plt+0x3ee8>
  40682c:	mov	x0, x19
  406830:	b	4067c8 <ferror@plt+0x3e58>
  406834:	add	x22, x19, #0x1
  406838:	cmp	x0, x22
  40683c:	b.cc	4067f8 <ferror@plt+0x3e88>  // b.lo, b.ul, b.last
  406840:	mov	w0, #0xffffffff            	// #-1
  406844:	ldp	x19, x20, [sp, #16]
  406848:	ldp	x21, x22, [sp, #32]
  40684c:	ldr	x23, [sp, #48]
  406850:	ldp	x29, x30, [sp], #64
  406854:	ret
  406858:	mov	w0, #0x0                   	// #0
  40685c:	ldp	x19, x20, [sp, #16]
  406860:	ldp	x21, x22, [sp, #32]
  406864:	ldr	x23, [sp, #48]
  406868:	ldp	x29, x30, [sp], #64
  40686c:	ret
  406870:	mov	w0, #0xffffffea            	// #-22
  406874:	ret
  406878:	cmp	x2, #0x0
  40687c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406880:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406884:	b.eq	406944 <ferror@plt+0x3fd4>  // b.none
  406888:	stp	x29, x30, [sp, #-48]!
  40688c:	mov	x29, sp
  406890:	stp	x19, x20, [sp, #16]
  406894:	mov	x19, x0
  406898:	stp	x21, x22, [sp, #32]
  40689c:	mov	x21, x2
  4068a0:	mov	x22, x1
  4068a4:	ldrsb	w3, [x0]
  4068a8:	cbz	w3, 406930 <ferror@plt+0x3fc0>
  4068ac:	nop
  4068b0:	cmp	w3, #0x2c
  4068b4:	ldrsb	w3, [x19, #1]
  4068b8:	b.eq	4068d0 <ferror@plt+0x3f60>  // b.none
  4068bc:	cbz	w3, 406910 <ferror@plt+0x3fa0>
  4068c0:	add	x19, x19, #0x1
  4068c4:	cmp	w3, #0x2c
  4068c8:	ldrsb	w3, [x19, #1]
  4068cc:	b.ne	4068bc <ferror@plt+0x3f4c>  // b.any
  4068d0:	mov	x20, x19
  4068d4:	cbz	w3, 406910 <ferror@plt+0x3fa0>
  4068d8:	cmp	x0, x20
  4068dc:	b.cs	40691c <ferror@plt+0x3fac>  // b.hs, b.nlast
  4068e0:	sub	x1, x20, x0
  4068e4:	blr	x21
  4068e8:	tbnz	x0, #63, 406920 <ferror@plt+0x3fb0>
  4068ec:	ldr	x2, [x22]
  4068f0:	orr	x0, x2, x0
  4068f4:	str	x0, [x22]
  4068f8:	ldrsb	w0, [x20]
  4068fc:	cbz	w0, 406930 <ferror@plt+0x3fc0>
  406900:	ldrsb	w3, [x19, #1]!
  406904:	cbz	w3, 406930 <ferror@plt+0x3fc0>
  406908:	mov	x0, x19
  40690c:	b	4068b0 <ferror@plt+0x3f40>
  406910:	add	x20, x19, #0x1
  406914:	cmp	x0, x20
  406918:	b.cc	4068e0 <ferror@plt+0x3f70>  // b.lo, b.ul, b.last
  40691c:	mov	w0, #0xffffffff            	// #-1
  406920:	ldp	x19, x20, [sp, #16]
  406924:	ldp	x21, x22, [sp, #32]
  406928:	ldp	x29, x30, [sp], #48
  40692c:	ret
  406930:	mov	w0, #0x0                   	// #0
  406934:	ldp	x19, x20, [sp, #16]
  406938:	ldp	x21, x22, [sp, #32]
  40693c:	ldp	x29, x30, [sp], #48
  406940:	ret
  406944:	mov	w0, #0xffffffea            	// #-22
  406948:	ret
  40694c:	nop
  406950:	stp	x29, x30, [sp, #-80]!
  406954:	mov	x29, sp
  406958:	str	xzr, [sp, #72]
  40695c:	cbz	x0, 4069f0 <ferror@plt+0x4080>
  406960:	stp	x19, x20, [sp, #16]
  406964:	mov	x19, x0
  406968:	mov	x20, x2
  40696c:	stp	x21, x22, [sp, #32]
  406970:	mov	w21, w3
  406974:	stp	x23, x24, [sp, #48]
  406978:	mov	x23, x1
  40697c:	str	w3, [x1]
  406980:	str	w3, [x2]
  406984:	bl	4028c0 <__errno_location@plt>
  406988:	str	wzr, [x0]
  40698c:	mov	x22, x0
  406990:	ldrsb	w0, [x19]
  406994:	cmp	w0, #0x3a
  406998:	b.eq	4069fc <ferror@plt+0x408c>  // b.none
  40699c:	add	x24, sp, #0x48
  4069a0:	mov	x0, x19
  4069a4:	mov	x1, x24
  4069a8:	mov	w2, #0xa                   	// #10
  4069ac:	bl	4026c0 <strtol@plt>
  4069b0:	str	w0, [x23]
  4069b4:	str	w0, [x20]
  4069b8:	ldr	w0, [x22]
  4069bc:	cbnz	w0, 406a34 <ferror@plt+0x40c4>
  4069c0:	ldr	x2, [sp, #72]
  4069c4:	cmp	x2, #0x0
  4069c8:	ccmp	x2, x19, #0x4, ne  // ne = any
  4069cc:	b.eq	406a34 <ferror@plt+0x40c4>  // b.none
  4069d0:	ldrsb	w3, [x2]
  4069d4:	cmp	w3, #0x3a
  4069d8:	b.eq	406a48 <ferror@plt+0x40d8>  // b.none
  4069dc:	cmp	w3, #0x2d
  4069e0:	b.eq	406a64 <ferror@plt+0x40f4>  // b.none
  4069e4:	ldp	x19, x20, [sp, #16]
  4069e8:	ldp	x21, x22, [sp, #32]
  4069ec:	ldp	x23, x24, [sp, #48]
  4069f0:	mov	w0, #0x0                   	// #0
  4069f4:	ldp	x29, x30, [sp], #80
  4069f8:	ret
  4069fc:	add	x19, x19, #0x1
  406a00:	add	x1, sp, #0x48
  406a04:	mov	x0, x19
  406a08:	mov	w2, #0xa                   	// #10
  406a0c:	bl	4026c0 <strtol@plt>
  406a10:	str	w0, [x20]
  406a14:	ldr	w0, [x22]
  406a18:	cbnz	w0, 406a34 <ferror@plt+0x40c4>
  406a1c:	ldr	x0, [sp, #72]
  406a20:	cbz	x0, 406a34 <ferror@plt+0x40c4>
  406a24:	ldrsb	w1, [x0]
  406a28:	cmp	w1, #0x0
  406a2c:	ccmp	x0, x19, #0x4, eq  // eq = none
  406a30:	b.ne	4069e4 <ferror@plt+0x4074>  // b.any
  406a34:	mov	w0, #0xffffffff            	// #-1
  406a38:	ldp	x19, x20, [sp, #16]
  406a3c:	ldp	x21, x22, [sp, #32]
  406a40:	ldp	x23, x24, [sp, #48]
  406a44:	b	4069f4 <ferror@plt+0x4084>
  406a48:	ldrsb	w1, [x2, #1]
  406a4c:	cbnz	w1, 406a64 <ferror@plt+0x40f4>
  406a50:	ldp	x23, x24, [sp, #48]
  406a54:	str	w21, [x20]
  406a58:	ldp	x19, x20, [sp, #16]
  406a5c:	ldp	x21, x22, [sp, #32]
  406a60:	b	4069f4 <ferror@plt+0x4084>
  406a64:	str	wzr, [x22]
  406a68:	add	x19, x2, #0x1
  406a6c:	mov	x1, x24
  406a70:	mov	x0, x19
  406a74:	mov	w2, #0xa                   	// #10
  406a78:	str	xzr, [sp, #72]
  406a7c:	bl	4026c0 <strtol@plt>
  406a80:	str	w0, [x20]
  406a84:	ldr	w0, [x22]
  406a88:	cbz	w0, 406a1c <ferror@plt+0x40ac>
  406a8c:	b	406a34 <ferror@plt+0x40c4>
  406a90:	cmp	x1, #0x0
  406a94:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406a98:	b.eq	406c24 <ferror@plt+0x42b4>  // b.none
  406a9c:	stp	x29, x30, [sp, #-48]!
  406aa0:	mov	x29, sp
  406aa4:	stp	x19, x20, [sp, #16]
  406aa8:	mov	x19, x0
  406aac:	mov	x20, x1
  406ab0:	stp	x21, x22, [sp, #32]
  406ab4:	ldrsb	w0, [x19]
  406ab8:	cmp	w0, #0x2f
  406abc:	b.eq	406ac8 <ferror@plt+0x4158>  // b.none
  406ac0:	b	406b8c <ferror@plt+0x421c>
  406ac4:	add	x19, x19, #0x1
  406ac8:	ldrsb	w0, [x19, #1]
  406acc:	cmp	w0, #0x2f
  406ad0:	b.eq	406ac4 <ferror@plt+0x4154>  // b.none
  406ad4:	ldrsb	w0, [x19, #1]
  406ad8:	mov	x21, #0x1                   	// #1
  406adc:	cmp	w0, #0x2f
  406ae0:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406ae4:	b.eq	406afc <ferror@plt+0x418c>  // b.none
  406ae8:	add	x21, x21, #0x1
  406aec:	ldrsb	w0, [x19, x21]
  406af0:	cmp	w0, #0x2f
  406af4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406af8:	b.ne	406ae8 <ferror@plt+0x4178>  // b.any
  406afc:	ldrsb	w0, [x20]
  406b00:	cmp	w0, #0x2f
  406b04:	b.eq	406b10 <ferror@plt+0x41a0>  // b.none
  406b08:	b	406ba8 <ferror@plt+0x4238>
  406b0c:	add	x20, x20, #0x1
  406b10:	ldrsb	w0, [x20, #1]
  406b14:	cmp	w0, #0x2f
  406b18:	b.eq	406b0c <ferror@plt+0x419c>  // b.none
  406b1c:	ldrsb	w0, [x20, #1]
  406b20:	cmp	w0, #0x2f
  406b24:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406b28:	b.eq	406c18 <ferror@plt+0x42a8>  // b.none
  406b2c:	mov	x22, #0x1                   	// #1
  406b30:	add	x22, x22, #0x1
  406b34:	ldrsb	w0, [x20, x22]
  406b38:	cmp	w0, #0x2f
  406b3c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  406b40:	b.ne	406b30 <ferror@plt+0x41c0>  // b.any
  406b44:	add	x0, x22, x21
  406b48:	cbz	x0, 406bc0 <ferror@plt+0x4250>
  406b4c:	cmp	x0, #0x1
  406b50:	b.eq	406bd4 <ferror@plt+0x4264>  // b.none
  406b54:	cmp	x20, #0x0
  406b58:	ccmp	x21, x22, #0x0, ne  // ne = any
  406b5c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406b60:	b.eq	406c04 <ferror@plt+0x4294>  // b.none
  406b64:	mov	x2, x21
  406b68:	mov	x1, x20
  406b6c:	mov	x0, x19
  406b70:	bl	402500 <strncmp@plt>
  406b74:	cbnz	w0, 406c04 <ferror@plt+0x4294>
  406b78:	add	x19, x19, x21
  406b7c:	add	x20, x20, x22
  406b80:	ldrsb	w0, [x19]
  406b84:	cmp	w0, #0x2f
  406b88:	b.eq	406ac8 <ferror@plt+0x4158>  // b.none
  406b8c:	cbnz	w0, 406ad4 <ferror@plt+0x4164>
  406b90:	ldrsb	w0, [x20]
  406b94:	mov	x21, #0x0                   	// #0
  406b98:	mov	x19, #0x0                   	// #0
  406b9c:	cmp	w0, #0x2f
  406ba0:	b.eq	406b10 <ferror@plt+0x41a0>  // b.none
  406ba4:	nop
  406ba8:	cbnz	w0, 406b1c <ferror@plt+0x41ac>
  406bac:	mov	x0, x21
  406bb0:	mov	x22, #0x0                   	// #0
  406bb4:	mov	x20, #0x0                   	// #0
  406bb8:	cbnz	x0, 406b4c <ferror@plt+0x41dc>
  406bbc:	nop
  406bc0:	mov	w0, #0x1                   	// #1
  406bc4:	ldp	x19, x20, [sp, #16]
  406bc8:	ldp	x21, x22, [sp, #32]
  406bcc:	ldp	x29, x30, [sp], #48
  406bd0:	ret
  406bd4:	cbz	x19, 406be4 <ferror@plt+0x4274>
  406bd8:	ldrsb	w1, [x19]
  406bdc:	cmp	w1, #0x2f
  406be0:	b.eq	406bc4 <ferror@plt+0x4254>  // b.none
  406be4:	cbz	x20, 406c04 <ferror@plt+0x4294>
  406be8:	ldrsb	w0, [x20]
  406bec:	cmp	w0, #0x2f
  406bf0:	b.eq	406bc0 <ferror@plt+0x4250>  // b.none
  406bf4:	cmp	x20, #0x0
  406bf8:	ccmp	x21, x22, #0x0, ne  // ne = any
  406bfc:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  406c00:	b.ne	406b64 <ferror@plt+0x41f4>  // b.any
  406c04:	mov	w0, #0x0                   	// #0
  406c08:	ldp	x19, x20, [sp, #16]
  406c0c:	ldp	x21, x22, [sp, #32]
  406c10:	ldp	x29, x30, [sp], #48
  406c14:	ret
  406c18:	add	x0, x21, #0x1
  406c1c:	mov	x22, #0x1                   	// #1
  406c20:	b	406b48 <ferror@plt+0x41d8>
  406c24:	mov	w0, #0x0                   	// #0
  406c28:	ret
  406c2c:	nop
  406c30:	stp	x29, x30, [sp, #-64]!
  406c34:	mov	x29, sp
  406c38:	stp	x19, x20, [sp, #16]
  406c3c:	mov	x19, x1
  406c40:	orr	x1, x0, x1
  406c44:	cbz	x1, 406cc4 <ferror@plt+0x4354>
  406c48:	stp	x21, x22, [sp, #32]
  406c4c:	mov	x20, x0
  406c50:	mov	x21, x2
  406c54:	cbz	x0, 406cd8 <ferror@plt+0x4368>
  406c58:	cbz	x19, 406cf0 <ferror@plt+0x4380>
  406c5c:	stp	x23, x24, [sp, #48]
  406c60:	bl	402310 <strlen@plt>
  406c64:	mov	x23, x0
  406c68:	mvn	x0, x0
  406c6c:	mov	x22, #0x0                   	// #0
  406c70:	cmp	x21, x0
  406c74:	b.hi	406cac <ferror@plt+0x433c>  // b.pmore
  406c78:	add	x24, x21, x23
  406c7c:	add	x0, x24, #0x1
  406c80:	bl	4024c0 <malloc@plt>
  406c84:	mov	x22, x0
  406c88:	cbz	x0, 406cac <ferror@plt+0x433c>
  406c8c:	mov	x1, x20
  406c90:	mov	x2, x23
  406c94:	bl	4022d0 <memcpy@plt>
  406c98:	mov	x2, x21
  406c9c:	mov	x1, x19
  406ca0:	add	x0, x22, x23
  406ca4:	bl	4022d0 <memcpy@plt>
  406ca8:	strb	wzr, [x22, x24]
  406cac:	mov	x0, x22
  406cb0:	ldp	x19, x20, [sp, #16]
  406cb4:	ldp	x21, x22, [sp, #32]
  406cb8:	ldp	x23, x24, [sp, #48]
  406cbc:	ldp	x29, x30, [sp], #64
  406cc0:	ret
  406cc4:	ldp	x19, x20, [sp, #16]
  406cc8:	adrp	x0, 407000 <ferror@plt+0x4690>
  406ccc:	ldp	x29, x30, [sp], #64
  406cd0:	add	x0, x0, #0xaa0
  406cd4:	b	4025d0 <strdup@plt>
  406cd8:	mov	x0, x19
  406cdc:	mov	x1, x2
  406ce0:	ldp	x19, x20, [sp, #16]
  406ce4:	ldp	x21, x22, [sp, #32]
  406ce8:	ldp	x29, x30, [sp], #64
  406cec:	b	402760 <strndup@plt>
  406cf0:	ldp	x19, x20, [sp, #16]
  406cf4:	ldp	x21, x22, [sp, #32]
  406cf8:	ldp	x29, x30, [sp], #64
  406cfc:	b	4025d0 <strdup@plt>
  406d00:	stp	x29, x30, [sp, #-32]!
  406d04:	mov	x2, #0x0                   	// #0
  406d08:	mov	x29, sp
  406d0c:	stp	x19, x20, [sp, #16]
  406d10:	mov	x20, x0
  406d14:	mov	x19, x1
  406d18:	cbz	x1, 406d28 <ferror@plt+0x43b8>
  406d1c:	mov	x0, x1
  406d20:	bl	402310 <strlen@plt>
  406d24:	mov	x2, x0
  406d28:	mov	x1, x19
  406d2c:	mov	x0, x20
  406d30:	ldp	x19, x20, [sp, #16]
  406d34:	ldp	x29, x30, [sp], #32
  406d38:	b	406c30 <ferror@plt+0x42c0>
  406d3c:	nop
  406d40:	stp	x29, x30, [sp, #-288]!
  406d44:	mov	w9, #0xffffffd0            	// #-48
  406d48:	mov	w8, #0xffffff80            	// #-128
  406d4c:	mov	x29, sp
  406d50:	add	x10, sp, #0xf0
  406d54:	add	x11, sp, #0x120
  406d58:	stp	x11, x11, [sp, #80]
  406d5c:	str	x10, [sp, #96]
  406d60:	stp	w9, w8, [sp, #104]
  406d64:	ldp	x10, x11, [sp, #80]
  406d68:	str	x19, [sp, #16]
  406d6c:	ldp	x8, x9, [sp, #96]
  406d70:	mov	x19, x0
  406d74:	add	x0, sp, #0x48
  406d78:	stp	x10, x11, [sp, #32]
  406d7c:	stp	x8, x9, [sp, #48]
  406d80:	str	q0, [sp, #112]
  406d84:	str	q1, [sp, #128]
  406d88:	str	q2, [sp, #144]
  406d8c:	str	q3, [sp, #160]
  406d90:	str	q4, [sp, #176]
  406d94:	str	q5, [sp, #192]
  406d98:	str	q6, [sp, #208]
  406d9c:	str	q7, [sp, #224]
  406da0:	stp	x2, x3, [sp, #240]
  406da4:	add	x2, sp, #0x20
  406da8:	stp	x4, x5, [sp, #256]
  406dac:	stp	x6, x7, [sp, #272]
  406db0:	bl	402740 <vasprintf@plt>
  406db4:	tbnz	w0, #31, 406de4 <ferror@plt+0x4474>
  406db8:	ldr	x1, [sp, #72]
  406dbc:	sxtw	x2, w0
  406dc0:	mov	x0, x19
  406dc4:	bl	406c30 <ferror@plt+0x42c0>
  406dc8:	mov	x19, x0
  406dcc:	ldr	x0, [sp, #72]
  406dd0:	bl	4026e0 <free@plt>
  406dd4:	mov	x0, x19
  406dd8:	ldr	x19, [sp, #16]
  406ddc:	ldp	x29, x30, [sp], #288
  406de0:	ret
  406de4:	mov	x19, #0x0                   	// #0
  406de8:	mov	x0, x19
  406dec:	ldr	x19, [sp, #16]
  406df0:	ldp	x29, x30, [sp], #288
  406df4:	ret
  406df8:	stp	x29, x30, [sp, #-96]!
  406dfc:	mov	x29, sp
  406e00:	stp	x19, x20, [sp, #16]
  406e04:	ldr	x19, [x0]
  406e08:	stp	x21, x22, [sp, #32]
  406e0c:	stp	x23, x24, [sp, #48]
  406e10:	mov	x23, x0
  406e14:	ldrsb	w0, [x19]
  406e18:	cbz	w0, 406f70 <ferror@plt+0x4600>
  406e1c:	mov	x24, x1
  406e20:	mov	x22, x2
  406e24:	mov	x1, x2
  406e28:	mov	x0, x19
  406e2c:	stp	x25, x26, [sp, #64]
  406e30:	mov	w25, w3
  406e34:	bl	402770 <strspn@plt>
  406e38:	ldrsb	w20, [x19, x0]
  406e3c:	add	x21, x19, x0
  406e40:	cbz	w20, 406f2c <ferror@plt+0x45bc>
  406e44:	cbz	w25, 406ef8 <ferror@plt+0x4588>
  406e48:	adrp	x0, 408000 <ferror@plt+0x5690>
  406e4c:	mov	w1, w20
  406e50:	add	x0, x0, #0x6f0
  406e54:	bl	402780 <strchr@plt>
  406e58:	cbz	x0, 406f8c <ferror@plt+0x461c>
  406e5c:	ldrsb	w1, [x21, #1]
  406e60:	add	x25, x21, #0x1
  406e64:	strb	w20, [sp, #88]
  406e68:	add	x26, sp, #0x58
  406e6c:	strb	wzr, [sp, #89]
  406e70:	mov	w19, #0x0                   	// #0
  406e74:	cbz	w1, 407044 <ferror@plt+0x46d4>
  406e78:	cmp	w1, #0x5c
  406e7c:	b.eq	406f50 <ferror@plt+0x45e0>  // b.none
  406e80:	mov	x0, x26
  406e84:	bl	402780 <strchr@plt>
  406e88:	cbnz	x0, 407030 <ferror@plt+0x46c0>
  406e8c:	add	w19, w19, #0x1
  406e90:	sxtw	x0, w19
  406e94:	ldrsb	w1, [x25, w19, sxtw]
  406e98:	cbnz	w1, 406e78 <ferror@plt+0x4508>
  406e9c:	add	x1, x0, #0x1
  406ea0:	add	x1, x21, x1
  406ea4:	str	x0, [x24]
  406ea8:	ldrsb	w1, [x1]
  406eac:	cmp	w1, #0x0
  406eb0:	ccmp	w20, w1, #0x0, ne  // ne = any
  406eb4:	b.ne	406f2c <ferror@plt+0x45bc>  // b.any
  406eb8:	add	x0, x0, #0x2
  406ebc:	add	x19, x21, x0
  406ec0:	ldrsb	w1, [x21, x0]
  406ec4:	cbz	w1, 406ed4 <ferror@plt+0x4564>
  406ec8:	mov	x0, x22
  406ecc:	bl	402780 <strchr@plt>
  406ed0:	cbz	x0, 406f2c <ferror@plt+0x45bc>
  406ed4:	mov	x21, x25
  406ed8:	ldp	x25, x26, [sp, #64]
  406edc:	str	x19, [x23]
  406ee0:	mov	x0, x21
  406ee4:	ldp	x19, x20, [sp, #16]
  406ee8:	ldp	x21, x22, [sp, #32]
  406eec:	ldp	x23, x24, [sp, #48]
  406ef0:	ldp	x29, x30, [sp], #96
  406ef4:	ret
  406ef8:	mov	x1, x22
  406efc:	mov	x0, x21
  406f00:	bl	402870 <strcspn@plt>
  406f04:	ldp	x25, x26, [sp, #64]
  406f08:	str	x0, [x24]
  406f0c:	add	x0, x21, x0
  406f10:	str	x0, [x23]
  406f14:	mov	x0, x21
  406f18:	ldp	x19, x20, [sp, #16]
  406f1c:	ldp	x21, x22, [sp, #32]
  406f20:	ldp	x23, x24, [sp, #48]
  406f24:	ldp	x29, x30, [sp], #96
  406f28:	ret
  406f2c:	ldp	x25, x26, [sp, #64]
  406f30:	str	x21, [x23]
  406f34:	mov	x21, #0x0                   	// #0
  406f38:	mov	x0, x21
  406f3c:	ldp	x19, x20, [sp, #16]
  406f40:	ldp	x21, x22, [sp, #32]
  406f44:	ldp	x23, x24, [sp, #48]
  406f48:	ldp	x29, x30, [sp], #96
  406f4c:	ret
  406f50:	add	w0, w19, #0x1
  406f54:	ldrsb	w0, [x25, w0, sxtw]
  406f58:	cbz	w0, 407030 <ferror@plt+0x46c0>
  406f5c:	add	w19, w19, #0x2
  406f60:	sxtw	x0, w19
  406f64:	ldrsb	w1, [x25, w19, sxtw]
  406f68:	cbnz	w1, 406e78 <ferror@plt+0x4508>
  406f6c:	b	406e9c <ferror@plt+0x452c>
  406f70:	mov	x21, #0x0                   	// #0
  406f74:	mov	x0, x21
  406f78:	ldp	x19, x20, [sp, #16]
  406f7c:	ldp	x21, x22, [sp, #32]
  406f80:	ldp	x23, x24, [sp, #48]
  406f84:	ldp	x29, x30, [sp], #96
  406f88:	ret
  406f8c:	sub	x25, x21, #0x1
  406f90:	mov	w0, #0x0                   	// #0
  406f94:	add	w19, w0, #0x1
  406f98:	cmp	w20, #0x5c
  406f9c:	sxtw	x19, w19
  406fa0:	sub	w26, w19, #0x1
  406fa4:	b.eq	406fd8 <ferror@plt+0x4668>  // b.none
  406fa8:	mov	w1, w20
  406fac:	mov	x0, x22
  406fb0:	bl	402780 <strchr@plt>
  406fb4:	add	x1, x19, #0x1
  406fb8:	cbnz	x0, 407038 <ferror@plt+0x46c8>
  406fbc:	ldrsb	w20, [x25, x1]
  406fc0:	add	x26, x21, x19
  406fc4:	cbz	w20, 406ff8 <ferror@plt+0x4688>
  406fc8:	mov	x19, x1
  406fcc:	cmp	w20, #0x5c
  406fd0:	sub	w26, w19, #0x1
  406fd4:	b.ne	406fa8 <ferror@plt+0x4638>  // b.any
  406fd8:	ldrsb	w1, [x21, w19, sxtw]
  406fdc:	cbz	w1, 407038 <ferror@plt+0x46c8>
  406fe0:	add	w0, w19, #0x1
  406fe4:	sxtw	x19, w0
  406fe8:	ldrsb	w20, [x21, w0, sxtw]
  406fec:	add	x26, x21, x19
  406ff0:	cbnz	w20, 406f94 <ferror@plt+0x4624>
  406ff4:	nop
  406ff8:	str	x19, [x24]
  406ffc:	ldrsb	w1, [x26]
  407000:	cbz	w1, 407010 <ferror@plt+0x46a0>
  407004:	mov	x0, x22
  407008:	bl	402780 <strchr@plt>
  40700c:	cbz	x0, 406f2c <ferror@plt+0x45bc>
  407010:	str	x26, [x23]
  407014:	mov	x0, x21
  407018:	ldp	x19, x20, [sp, #16]
  40701c:	ldp	x21, x22, [sp, #32]
  407020:	ldp	x23, x24, [sp, #48]
  407024:	ldp	x25, x26, [sp, #64]
  407028:	ldp	x29, x30, [sp], #96
  40702c:	ret
  407030:	sxtw	x0, w19
  407034:	b	406e9c <ferror@plt+0x452c>
  407038:	sxtw	x19, w26
  40703c:	add	x26, x21, x19
  407040:	b	406ff8 <ferror@plt+0x4688>
  407044:	mov	x1, x25
  407048:	mov	x0, #0x0                   	// #0
  40704c:	b	406ea4 <ferror@plt+0x4534>
  407050:	stp	x29, x30, [sp, #-32]!
  407054:	mov	x29, sp
  407058:	str	x19, [sp, #16]
  40705c:	mov	x19, x0
  407060:	b	40706c <ferror@plt+0x46fc>
  407064:	cmp	w0, #0xa
  407068:	b.eq	40708c <ferror@plt+0x471c>  // b.none
  40706c:	mov	x0, x19
  407070:	bl	402530 <fgetc@plt>
  407074:	cmn	w0, #0x1
  407078:	b.ne	407064 <ferror@plt+0x46f4>  // b.any
  40707c:	mov	w0, #0x1                   	// #1
  407080:	ldr	x19, [sp, #16]
  407084:	ldp	x29, x30, [sp], #32
  407088:	ret
  40708c:	mov	w0, #0x0                   	// #0
  407090:	ldr	x19, [sp, #16]
  407094:	ldp	x29, x30, [sp], #32
  407098:	ret
  40709c:	nop
  4070a0:	mov	x12, #0x2060                	// #8288
  4070a4:	sub	sp, sp, x12
  4070a8:	mov	w3, w0
  4070ac:	mov	x4, x1
  4070b0:	adrp	x2, 408000 <ferror@plt+0x5690>
  4070b4:	add	x2, x2, #0x6f8
  4070b8:	stp	x29, x30, [sp]
  4070bc:	mov	x29, sp
  4070c0:	mov	x1, #0x2000                	// #8192
  4070c4:	stp	x23, x24, [sp, #48]
  4070c8:	add	x23, sp, #0x60
  4070cc:	mov	x0, x23
  4070d0:	stp	x19, x20, [sp, #16]
  4070d4:	bl	402460 <snprintf@plt>
  4070d8:	mov	x0, x23
  4070dc:	mov	w1, #0x0                   	// #0
  4070e0:	mov	x19, #0x0                   	// #0
  4070e4:	bl	4024d0 <open@plt>
  4070e8:	tbnz	w0, #31, 4071d0 <ferror@plt+0x4860>
  4070ec:	mov	x20, #0x2000                	// #8192
  4070f0:	mov	x19, #0x0                   	// #0
  4070f4:	mov	x2, x20
  4070f8:	mov	w24, #0x0                   	// #0
  4070fc:	mov	w1, #0x0                   	// #0
  407100:	stp	x21, x22, [sp, #32]
  407104:	mov	w21, w0
  407108:	mov	x22, x23
  40710c:	mov	x0, x23
  407110:	str	x25, [sp, #64]
  407114:	add	x25, sp, #0x50
  407118:	bl	402540 <memset@plt>
  40711c:	mov	x2, x20
  407120:	mov	x1, x22
  407124:	mov	w0, w21
  407128:	bl	4027f0 <read@plt>
  40712c:	cmp	x0, #0x0
  407130:	b.le	407160 <ferror@plt+0x47f0>
  407134:	add	x22, x22, x0
  407138:	add	x19, x19, x0
  40713c:	subs	x20, x20, x0
  407140:	b.eq	407184 <ferror@plt+0x4814>  // b.none
  407144:	mov	x2, x20
  407148:	mov	x1, x22
  40714c:	mov	w0, w21
  407150:	mov	w24, #0x0                   	// #0
  407154:	bl	4027f0 <read@plt>
  407158:	cmp	x0, #0x0
  40715c:	b.gt	407134 <ferror@plt+0x47c4>
  407160:	b.eq	407180 <ferror@plt+0x4810>  // b.none
  407164:	bl	4028c0 <__errno_location@plt>
  407168:	ldr	w0, [x0]
  40716c:	cmp	w0, #0xb
  407170:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  407174:	b.ne	407180 <ferror@plt+0x4810>  // b.any
  407178:	cmp	w24, #0x4
  40717c:	b.le	4071ec <ferror@plt+0x487c>
  407180:	cbz	x19, 4071c0 <ferror@plt+0x4850>
  407184:	mov	x1, x23
  407188:	mov	x2, #0x0                   	// #0
  40718c:	mov	w0, #0x20                  	// #32
  407190:	ldrsb	w3, [x1]
  407194:	add	x2, x2, #0x1
  407198:	cmp	x2, x19
  40719c:	cbnz	w3, 4071a4 <ferror@plt+0x4834>
  4071a0:	strb	w0, [x1]
  4071a4:	add	x1, x1, #0x1
  4071a8:	b.cc	407190 <ferror@plt+0x4820>  // b.lo, b.ul, b.last
  4071ac:	add	x1, sp, #0x5f
  4071b0:	mov	x0, x23
  4071b4:	strb	wzr, [x1, x19]
  4071b8:	bl	4025d0 <strdup@plt>
  4071bc:	mov	x19, x0
  4071c0:	mov	w0, w21
  4071c4:	bl	402610 <close@plt>
  4071c8:	ldp	x21, x22, [sp, #32]
  4071cc:	ldr	x25, [sp, #64]
  4071d0:	mov	x0, x19
  4071d4:	mov	x12, #0x2060                	// #8288
  4071d8:	ldp	x29, x30, [sp]
  4071dc:	ldp	x19, x20, [sp, #16]
  4071e0:	ldp	x23, x24, [sp, #48]
  4071e4:	add	sp, sp, x12
  4071e8:	ret
  4071ec:	adrp	x2, 408000 <ferror@plt+0x5690>
  4071f0:	add	w24, w24, #0x1
  4071f4:	mov	x0, x25
  4071f8:	mov	x1, #0x0                   	// #0
  4071fc:	ldr	q0, [x2, #1856]
  407200:	str	q0, [sp, #80]
  407204:	bl	402730 <nanosleep@plt>
  407208:	b	40711c <ferror@plt+0x47ac>
  40720c:	nop
  407210:	mov	x12, #0x1020                	// #4128
  407214:	sub	sp, sp, x12
  407218:	mov	w2, w0
  40721c:	adrp	x1, 408000 <ferror@plt+0x5690>
  407220:	add	x1, x1, #0x708
  407224:	stp	x29, x30, [sp]
  407228:	mov	x29, sp
  40722c:	stp	x19, x20, [sp, #16]
  407230:	add	x20, sp, #0x20
  407234:	mov	x0, x20
  407238:	bl	4023e0 <sprintf@plt>
  40723c:	mov	x0, #0x8                   	// #8
  407240:	bl	4024c0 <malloc@plt>
  407244:	mov	x19, x0
  407248:	cbz	x0, 407274 <ferror@plt+0x4904>
  40724c:	mov	x0, x20
  407250:	bl	402400 <opendir@plt>
  407254:	str	x0, [x19]
  407258:	cbz	x0, 407274 <ferror@plt+0x4904>
  40725c:	mov	x0, x19
  407260:	mov	x12, #0x1020                	// #4128
  407264:	ldp	x29, x30, [sp]
  407268:	ldp	x19, x20, [sp, #16]
  40726c:	add	sp, sp, x12
  407270:	ret
  407274:	mov	x0, x19
  407278:	mov	x19, #0x0                   	// #0
  40727c:	bl	4026e0 <free@plt>
  407280:	mov	x0, x19
  407284:	mov	x12, #0x1020                	// #4128
  407288:	ldp	x29, x30, [sp]
  40728c:	ldp	x19, x20, [sp, #16]
  407290:	add	sp, sp, x12
  407294:	ret
  407298:	stp	x29, x30, [sp, #-32]!
  40729c:	mov	x29, sp
  4072a0:	str	x19, [sp, #16]
  4072a4:	mov	x19, x0
  4072a8:	cbz	x0, 4072b8 <ferror@plt+0x4948>
  4072ac:	ldr	x0, [x0]
  4072b0:	cbz	x0, 4072b8 <ferror@plt+0x4948>
  4072b4:	bl	4025f0 <closedir@plt>
  4072b8:	mov	x0, x19
  4072bc:	ldr	x19, [sp, #16]
  4072c0:	ldp	x29, x30, [sp], #32
  4072c4:	b	4026e0 <free@plt>
  4072c8:	cmp	x0, #0x0
  4072cc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4072d0:	b.eq	4073c4 <ferror@plt+0x4a54>  // b.none
  4072d4:	stp	x29, x30, [sp, #-80]!
  4072d8:	mov	x29, sp
  4072dc:	stp	x19, x20, [sp, #16]
  4072e0:	stp	x21, x22, [sp, #32]
  4072e4:	mov	x22, x0
  4072e8:	mov	x21, x1
  4072ec:	stp	x23, x24, [sp, #48]
  4072f0:	add	x24, sp, #0x48
  4072f4:	str	wzr, [x1]
  4072f8:	bl	4028c0 <__errno_location@plt>
  4072fc:	mov	x23, x0
  407300:	str	wzr, [x0]
  407304:	nop
  407308:	ldr	x0, [x22]
  40730c:	bl	4025c0 <readdir@plt>
  407310:	mov	x19, x0
  407314:	cbz	x0, 4073a4 <ferror@plt+0x4a34>
  407318:	bl	4026b0 <__ctype_b_loc@plt>
  40731c:	mov	x2, x0
  407320:	ldrb	w4, [x19, #19]
  407324:	add	x20, x19, #0x13
  407328:	mov	x1, x24
  40732c:	mov	x0, x20
  407330:	ldr	x3, [x2]
  407334:	mov	w2, #0xa                   	// #10
  407338:	ldrh	w3, [x3, x4, lsl #1]
  40733c:	tbnz	w3, #11, 407360 <ferror@plt+0x49f0>
  407340:	ldr	w0, [x21]
  407344:	cbz	w0, 407308 <ferror@plt+0x4998>
  407348:	mov	w0, #0x0                   	// #0
  40734c:	ldp	x19, x20, [sp, #16]
  407350:	ldp	x21, x22, [sp, #32]
  407354:	ldp	x23, x24, [sp, #48]
  407358:	ldp	x29, x30, [sp], #80
  40735c:	ret
  407360:	str	wzr, [x23]
  407364:	bl	4026c0 <strtol@plt>
  407368:	str	w0, [x21]
  40736c:	ldr	w1, [x23]
  407370:	cbnz	w1, 40738c <ferror@plt+0x4a1c>
  407374:	ldr	x1, [sp, #72]
  407378:	cmp	x20, x1
  40737c:	b.eq	40738c <ferror@plt+0x4a1c>  // b.none
  407380:	cbz	x1, 407344 <ferror@plt+0x49d4>
  407384:	ldrsb	w1, [x1]
  407388:	cbz	w1, 407344 <ferror@plt+0x49d4>
  40738c:	mov	w0, #0xffffffff            	// #-1
  407390:	ldp	x19, x20, [sp, #16]
  407394:	ldp	x21, x22, [sp, #32]
  407398:	ldp	x23, x24, [sp, #48]
  40739c:	ldp	x29, x30, [sp], #80
  4073a0:	ret
  4073a4:	ldr	w1, [x23]
  4073a8:	mov	w0, #0x1                   	// #1
  4073ac:	cbnz	w1, 40738c <ferror@plt+0x4a1c>
  4073b0:	ldp	x19, x20, [sp, #16]
  4073b4:	ldp	x21, x22, [sp, #32]
  4073b8:	ldp	x23, x24, [sp, #48]
  4073bc:	ldp	x29, x30, [sp], #80
  4073c0:	ret
  4073c4:	mov	w0, #0xffffffea            	// #-22
  4073c8:	ret
  4073cc:	nop
  4073d0:	adrp	x1, 408000 <ferror@plt+0x5690>
  4073d4:	add	x1, x1, #0x718
  4073d8:	b	4070a0 <ferror@plt+0x4730>
  4073dc:	nop
  4073e0:	adrp	x1, 408000 <ferror@plt+0x5690>
  4073e4:	add	x1, x1, #0x720
  4073e8:	b	4070a0 <ferror@plt+0x4730>
  4073ec:	nop
  4073f0:	stp	x29, x30, [sp, #-32]!
  4073f4:	mov	x1, #0x18                  	// #24
  4073f8:	mov	x0, #0x1                   	// #1
  4073fc:	mov	x29, sp
  407400:	str	x19, [sp, #16]
  407404:	bl	402590 <calloc@plt>
  407408:	mov	x19, x0
  40740c:	cbz	x0, 407434 <ferror@plt+0x4ac4>
  407410:	adrp	x0, 407000 <ferror@plt+0x4690>
  407414:	add	x0, x0, #0xfa0
  407418:	bl	402400 <opendir@plt>
  40741c:	str	x0, [x19]
  407420:	cbz	x0, 407434 <ferror@plt+0x4ac4>
  407424:	mov	x0, x19
  407428:	ldr	x19, [sp, #16]
  40742c:	ldp	x29, x30, [sp], #32
  407430:	ret
  407434:	mov	x0, x19
  407438:	mov	x19, #0x0                   	// #0
  40743c:	bl	4026e0 <free@plt>
  407440:	mov	x0, x19
  407444:	ldr	x19, [sp, #16]
  407448:	ldp	x29, x30, [sp], #32
  40744c:	ret
  407450:	stp	x29, x30, [sp, #-32]!
  407454:	mov	x29, sp
  407458:	str	x19, [sp, #16]
  40745c:	mov	x19, x0
  407460:	cbz	x0, 407470 <ferror@plt+0x4b00>
  407464:	ldr	x0, [x0]
  407468:	cbz	x0, 407470 <ferror@plt+0x4b00>
  40746c:	bl	4025f0 <closedir@plt>
  407470:	mov	x0, x19
  407474:	ldr	x19, [sp, #16]
  407478:	ldp	x29, x30, [sp], #32
  40747c:	b	4026e0 <free@plt>
  407480:	ldrb	w2, [x0, #20]
  407484:	cmp	x1, #0x0
  407488:	cset	w3, ne  // ne = any
  40748c:	str	x1, [x0, #8]
  407490:	bfxil	w2, w3, #0, #1
  407494:	strb	w2, [x0, #20]
  407498:	ret
  40749c:	nop
  4074a0:	ldrb	w2, [x0, #20]
  4074a4:	str	w1, [x0, #16]
  4074a8:	orr	w2, w2, #0x2
  4074ac:	strb	w2, [x0, #20]
  4074b0:	ret
  4074b4:	nop
  4074b8:	cmp	x0, #0x0
  4074bc:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4074c0:	b.eq	4076b0 <ferror@plt+0x4d40>  // b.none
  4074c4:	mov	x12, #0x2160                	// #8544
  4074c8:	sub	sp, sp, x12
  4074cc:	stp	x29, x30, [sp]
  4074d0:	mov	x29, sp
  4074d4:	stp	x19, x20, [sp, #16]
  4074d8:	mov	x20, x0
  4074dc:	stp	x21, x22, [sp, #32]
  4074e0:	add	x22, sp, #0x160
  4074e4:	stp	x23, x24, [sp, #48]
  4074e8:	adrp	x24, 408000 <ferror@plt+0x5690>
  4074ec:	add	x24, x24, #0x728
  4074f0:	stp	x25, x26, [sp, #64]
  4074f4:	mov	x25, x1
  4074f8:	adrp	x26, 407000 <ferror@plt+0x4690>
  4074fc:	str	wzr, [x1]
  407500:	add	x26, x26, #0x890
  407504:	bl	4028c0 <__errno_location@plt>
  407508:	mov	x23, x0
  40750c:	nop
  407510:	ldr	x0, [x20]
  407514:	str	wzr, [x23]
  407518:	bl	4025c0 <readdir@plt>
  40751c:	mov	x19, x0
  407520:	cbz	x0, 40769c <ferror@plt+0x4d2c>
  407524:	bl	4026b0 <__ctype_b_loc@plt>
  407528:	ldrb	w1, [x19, #19]
  40752c:	ldr	x0, [x0]
  407530:	ldrh	w0, [x0, x1, lsl #1]
  407534:	tbz	w0, #11, 407510 <ferror@plt+0x4ba0>
  407538:	ldrb	w0, [x20, #20]
  40753c:	add	x19, x19, #0x13
  407540:	tbnz	w0, #1, 40763c <ferror@plt+0x4ccc>
  407544:	tbz	w0, #0, 4075dc <ferror@plt+0x4c6c>
  407548:	mov	x2, x24
  40754c:	mov	x1, #0x2000                	// #8192
  407550:	mov	x3, x19
  407554:	mov	x0, x22
  407558:	bl	402460 <snprintf@plt>
  40755c:	ldr	x0, [x20]
  407560:	bl	4027c0 <dirfd@plt>
  407564:	mov	x1, x22
  407568:	mov	w2, #0x80000               	// #524288
  40756c:	bl	402890 <openat@plt>
  407570:	tbnz	w0, #31, 407510 <ferror@plt+0x4ba0>
  407574:	mov	x1, x26
  407578:	bl	402550 <fdopen@plt>
  40757c:	mov	x21, x0
  407580:	cbz	x0, 407510 <ferror@plt+0x4ba0>
  407584:	mov	w1, #0x2000                	// #8192
  407588:	mov	x2, x0
  40758c:	mov	x0, x22
  407590:	bl	402920 <fgets@plt>
  407594:	mov	x1, x0
  407598:	mov	x0, x21
  40759c:	str	x1, [sp, #88]
  4075a0:	bl	4024a0 <fclose@plt>
  4075a4:	ldr	x0, [sp, #88]
  4075a8:	cbz	x0, 407510 <ferror@plt+0x4ba0>
  4075ac:	add	x21, sp, #0x60
  4075b0:	mov	x0, x22
  4075b4:	mov	x2, x21
  4075b8:	adrp	x1, 408000 <ferror@plt+0x5690>
  4075bc:	add	x1, x1, #0x730
  4075c0:	bl	402840 <__isoc99_sscanf@plt>
  4075c4:	cmp	w0, #0x1
  4075c8:	b.ne	407510 <ferror@plt+0x4ba0>  // b.any
  4075cc:	ldr	x1, [x20, #8]
  4075d0:	mov	x0, x21
  4075d4:	bl	402680 <strcmp@plt>
  4075d8:	cbnz	w0, 407510 <ferror@plt+0x4ba0>
  4075dc:	str	wzr, [x23]
  4075e0:	add	x1, sp, #0x58
  4075e4:	mov	x0, x19
  4075e8:	mov	w2, #0xa                   	// #10
  4075ec:	str	xzr, [sp, #88]
  4075f0:	bl	4026c0 <strtol@plt>
  4075f4:	str	w0, [x25]
  4075f8:	ldr	w0, [x23]
  4075fc:	cbnz	w0, 407678 <ferror@plt+0x4d08>
  407600:	ldr	x1, [sp, #88]
  407604:	cmp	x1, x19
  407608:	b.eq	407618 <ferror@plt+0x4ca8>  // b.none
  40760c:	cbz	x1, 40767c <ferror@plt+0x4d0c>
  407610:	ldrsb	w1, [x1]
  407614:	cbz	w1, 40767c <ferror@plt+0x4d0c>
  407618:	mov	w0, #0xffffffff            	// #-1
  40761c:	mov	x12, #0x2160                	// #8544
  407620:	ldp	x29, x30, [sp]
  407624:	ldp	x19, x20, [sp, #16]
  407628:	ldp	x21, x22, [sp, #32]
  40762c:	ldp	x23, x24, [sp, #48]
  407630:	ldp	x25, x26, [sp, #64]
  407634:	add	sp, sp, x12
  407638:	ret
  40763c:	ldr	x0, [x20]
  407640:	bl	4027c0 <dirfd@plt>
  407644:	mov	w1, w0
  407648:	mov	x3, x22
  40764c:	mov	x2, x19
  407650:	mov	w4, #0x0                   	// #0
  407654:	mov	w0, #0x0                   	// #0
  407658:	bl	402960 <__fxstatat@plt>
  40765c:	cbnz	w0, 407510 <ferror@plt+0x4ba0>
  407660:	ldr	w1, [x20, #16]
  407664:	ldr	w0, [sp, #376]
  407668:	cmp	w1, w0
  40766c:	b.ne	407510 <ferror@plt+0x4ba0>  // b.any
  407670:	ldrb	w0, [x20, #20]
  407674:	b	407544 <ferror@plt+0x4bd4>
  407678:	neg	w0, w0
  40767c:	mov	x12, #0x2160                	// #8544
  407680:	ldp	x29, x30, [sp]
  407684:	ldp	x19, x20, [sp, #16]
  407688:	ldp	x21, x22, [sp, #32]
  40768c:	ldp	x23, x24, [sp, #48]
  407690:	ldp	x25, x26, [sp, #64]
  407694:	add	sp, sp, x12
  407698:	ret
  40769c:	ldr	w1, [x23]
  4076a0:	mov	w0, #0x1                   	// #1
  4076a4:	cbz	w1, 40767c <ferror@plt+0x4d0c>
  4076a8:	mov	w0, #0xffffffff            	// #-1
  4076ac:	b	40761c <ferror@plt+0x4cac>
  4076b0:	mov	w0, #0xffffffea            	// #-22
  4076b4:	ret
  4076b8:	stp	x29, x30, [sp, #-64]!
  4076bc:	mov	x29, sp
  4076c0:	stp	x19, x20, [sp, #16]
  4076c4:	adrp	x20, 419000 <ferror@plt+0x16690>
  4076c8:	add	x20, x20, #0xdb0
  4076cc:	stp	x21, x22, [sp, #32]
  4076d0:	adrp	x21, 419000 <ferror@plt+0x16690>
  4076d4:	add	x21, x21, #0xda8
  4076d8:	sub	x20, x20, x21
  4076dc:	mov	w22, w0
  4076e0:	stp	x23, x24, [sp, #48]
  4076e4:	mov	x23, x1
  4076e8:	mov	x24, x2
  4076ec:	bl	402298 <memcpy@plt-0x38>
  4076f0:	cmp	xzr, x20, asr #3
  4076f4:	b.eq	407720 <ferror@plt+0x4db0>  // b.none
  4076f8:	asr	x20, x20, #3
  4076fc:	mov	x19, #0x0                   	// #0
  407700:	ldr	x3, [x21, x19, lsl #3]
  407704:	mov	x2, x24
  407708:	add	x19, x19, #0x1
  40770c:	mov	x1, x23
  407710:	mov	w0, w22
  407714:	blr	x3
  407718:	cmp	x20, x19
  40771c:	b.ne	407700 <ferror@plt+0x4d90>  // b.any
  407720:	ldp	x19, x20, [sp, #16]
  407724:	ldp	x21, x22, [sp, #32]
  407728:	ldp	x23, x24, [sp, #48]
  40772c:	ldp	x29, x30, [sp], #64
  407730:	ret
  407734:	nop
  407738:	ret
  40773c:	nop
  407740:	adrp	x2, 41a000 <ferror@plt+0x17690>
  407744:	mov	x1, #0x0                   	// #0
  407748:	ldr	x2, [x2, #864]
  40774c:	b	402410 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407750 <.fini>:
  407750:	stp	x29, x30, [sp, #-16]!
  407754:	mov	x29, sp
  407758:	ldp	x29, x30, [sp], #16
  40775c:	ret
