[{"commit":{"message":"Merge branch 'master' into 8332265"},"files":[],"sha":"8dff3f1295269a6c23a4d87bf4f80ea0120ef1c2"},{"commit":{"message":"Fixed more comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"}],"sha":"cf4c3066eed321f0331d604294f20c866047caf6"},{"commit":{"message":"Fixed comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"}],"sha":"26120eb70d362dab043a29ea2827ff22df992cae"},{"commit":{"message":"Merge branch 'master' into 8332265"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"}],"sha":"9134d4e8716be9b37c44050a19ea57f970ed29da"},{"commit":{"message":"More review comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"0048ea1218720eb218fef914e42ec3a83ae9c939"},{"commit":{"message":"Review changes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"e017302bd6bc4fb75131e7bdeb7d42dd9fc363ab"},{"commit":{"message":"Merge branch 'master' into 8332265"},"files":[],"sha":"a4e88a440e27d39bda5239bc3abab8d92f82d299"},{"commit":{"message":"Merge branch 'master' into 8332265"},"files":[],"sha":"c406294af773a096b36e04b2d18bb19dbc1b088a"},{"commit":{"message":"Small review update"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"}],"sha":"09db2874f9490ed9dbc6d8b935b901940b181b44"},{"commit":{"message":"li48 -> movptr"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/c1_LIRAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/jvmciCodeInstaller_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"},{"filename":"src\/hotspot\/cpu\/riscv\/upcallLinker_riscv.cpp"}],"sha":"edfdda2804959be596780516b17015db9cf221bf"},{"commit":{"message":"Merge branch 'master' into 8332265"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f2c172c9ca839ffde7cbb83cffa842da96b07cde"},{"commit":{"message":"li48"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/jvmciCodeInstaller_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/macroAssembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/nativeInst_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv.ad"}],"sha":"f5efaca885ea039f1ad12c43b562e4d58fb9f9a0"}]