module testbench;

  // Define the signals
  reg [7:0] a;
  reg [7:0] b;
  wire [15:0] p;

  // Instantiate the DUT
  verdic_mul_8b dut(a, b, p);

  // Generate the test vectors
  initial begin
    $monitor("a = %d, b = %d, p = %d", a, b, p);
    a = 8'b00000000; b = 8'b00000000; #10;
    a = 8'b00000001; b = 8'b00000001; #10;
    a = 8'b00000010; b = 8'b00000010; #10;
    a = 8'b00000011; b = 8'b00000011; #10;
    a = 8'b00000100; b = 8'b00000100; #10;
    a = 8'b00000101; b = 8'b00000101; #10;
    a = 8'b00000110; b = 8'b00000110; #10;
    a = 8'b00000111; b = 8'b00000111; #10;
    a = 8'b00001000; b = 8'b00001000; #10;
    a = 8'b00001001; b = 8'b00001001; #10;
    a = 8'b00001010; b = 8'b00001010; #10;
    a = 8'b00001011; b = 8'b00001011; #10;
    a = 8'b00001100; b = 8'b01101100; #10;
    a = 8'b00001101; b = 8'b00001101; #10;
    a = 8'b10001110; b = 8'b00001110; #10;
    a = 8'b01001111; b = 8'b01101111; #10;
    $finish;
  end

endmodule