INFO: [HLS 200-10] Running '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'sidharth' on host 'legion' (Linux_x86_64 version 5.4.0-87-generic) on Tue Oct 05 15:26:49 IST 2021
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/sidharth/Documents/BTP/Diag-Mat-Mul'
Sourcing Tcl script '/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul'.
INFO: [HLS 200-10] Adding design file 'matmul.cpp' to the project
INFO: [HLS 200-10] Adding design file 'matmul.h' to the project
INFO: [HLS 200-10] Adding test bench file 'matmul-tb.cpp' to the project
INFO: [HLS 200-10] Opening solution '/home/sidharth/Documents/BTP/Diag-Mat-Mul/DiagMatMul/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/media/sidharth/media/Programs/Xilinx/Vivado/2019.2/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'matmul.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 970.863 ; gain = 538.082 ; free physical = 392 ; free virtual = 1434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 970.863 ; gain = 538.082 ; free physical = 392 ; free virtual = 1434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 970.863 ; gain = 538.082 ; free physical = 376 ; free virtual = 1427
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::operator*<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (matmul.cpp:38) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (matmul.cpp:41) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 970.863 ; gain = 538.082 ; free physical = 371 ; free virtual = 1423
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_1' (matmul.cpp:5) in function 'DiagMatMul' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'loop_2' (matmul.cpp:8) in function 'DiagMatMul' completely with a factor of 16.
INFO: [XFORM 203-101] Partitioning array 'A._M_real'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'A._M_imag'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'B._M_real'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'B._M_imag'  in dimension 1 with a cyclic factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_real.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_real.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_real.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_real.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_imag.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_imag.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_imag.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'mulOut._M_imag.3' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_real.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mulOut._M_imag.3' in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator*=<float>' into 'std::operator*<float>' () automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::operator+=<float>' into 'DiagMatMul' (matmul.cpp:9) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::real' into 'matmul' (matmul.cpp:38) automatically.
INFO: [XFORM 203-602] Inlining function 'std::complex<float>::imag' into 'matmul' (matmul.cpp:41) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_real.0' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_real.1' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_real.2' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_real.3' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_imag.0' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_imag.1' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_imag.2' in function 'matmul' (matmul.cpp:38:4).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'A._M_imag.3' in function 'matmul' (matmul.cpp:38:4).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 970.863 ; gain = 538.082 ; free physical = 334 ; free virtual = 1398
WARNING: [XFORM 203-631] Renaming function 'std::operator*<float>' to 'operator*<float>' 
INFO: [HLS 200-472] Inferring partial write operation for 'A._M_real.0' (matmul.cpp:38:4)
INFO: [HLS 200-472] Inferring partial write operation for 'A._M_imag.0' (matmul.cpp:41:4)
INFO: [HLS 200-472] Inferring partial write operation for 'B._M_real.0' (matmul.cpp:50:4)
INFO: [HLS 200-472] Inferring partial write operation for 'B._M_imag.0' (matmul.cpp:53:4)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 970.863 ; gain = 538.082 ; free physical = 315 ; free virtual = 1383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matmul' ...
WARNING: [SYN 201-103] Legalizing function name 'operator*<float>' to 'operator_mul_float'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator*<float>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 14.78 seconds; current allocated memory: 147.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 147.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('A_M_real_load_2', matmul.cpp:9) on array 'A_M_real' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'A_M_real'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 74.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 149.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 153.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_out1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 153.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 154.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_mul_float' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matmul_fsub_32ns_32ns_32_4_full_dsp_0' to 'matmul_fsub_32ns_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fadd_32ns_32ns_32_4_full_dsp_0' to 'matmul_fadd_32ns_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'matmul_fmul_32ns_32ns_32_2_max_dsp_0' to 'matmul_fmul_32ns_dEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fmul_32ns_dEe': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'matmul_fsub_32ns_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_mul_float'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 155.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DiagMatMul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'DiagMatMul' is 7937 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'matmul_fadd_32ns_cud': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DiagMatMul'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 163.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'matmul/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'matmul' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_real_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'mulOut_M_imag_3_3' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port control.
INFO: [SYN 201-210] Renamed object name 'matmul_mux_165_32_1_1' to 'matmul_mux_165_32eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'matmul_mux_165_32eOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul'.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 176.480 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.78 MHz
INFO: [RTMG 210-278] Implementing memory 'matmul_A_M_real_0_ram (RAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1034.863 ; gain = 602.082 ; free physical = 240 ; free virtual = 1350
INFO: [VHDL 208-304] Generating VHDL RTL for matmul.
INFO: [VLOG 209-307] Generating Verilog RTL for matmul.
INFO: [HLS 200-112] Total elapsed time: 19.46 seconds; peak allocated memory: 176.480 MB.
