// Seed: 299744366
module module_0 (
    input  wire id_0,
    output wire id_1,
    output tri  id_2,
    output tri1 id_3
);
endmodule
module module_1 (
    output wor id_0,
    input wand id_1
    , id_17,
    input tri1 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    output wand id_6,
    output wire id_7,
    input tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output tri1 id_11,
    input wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri id_15
);
  always @(posedge 1) begin : LABEL_0
    wait (id_8);
  end
  module_0 modCall_1 (
      id_3,
      id_11,
      id_6,
      id_0
  );
endmodule
