// Seed: 2079546365
`define pp_8 0
`default_nettype id_6 `timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output reg id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output id_7
);
  reg id_8 = id_8;
  type_13(
      1, 1, id_1
  );
  type_14 id_9 (
      .id_0(id_2),
      .id_1(id_8)
  );
  initial begin
    id_0 = id_8 >> id_6;
    id_8 <= 1'h0;
    id_3 <= "";
  end
endmodule
