Connect4_verilog
================

tested on Spartan-6 FPGA
