// Copyright (C) 1991-2004 Altera Corporation
// Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
// support information,  device programming or simulation file,  and any other
// associated  documentation or information  provided by  Altera  or a partner
// under  Altera's   Megafunction   Partnership   Program  may  be  used  only
// to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
// other  use  of such  megafunction  design,  netlist,  support  information,
// device programming or simulation file,  or any other  related documentation
// or information  is prohibited  for  any  other purpose,  including, but not
// limited to  modification,  reverse engineering,  de-compiling, or use  with
// any other  silicon devices,  unless such use is  explicitly  licensed under
// a separate agreement with  Altera  or a megafunction partner.  Title to the
// intellectual property,  including patents,  copyrights,  trademarks,  trade
// secrets,  or maskworks,  embodied in any such megafunction design, netlist,
// support  information,  device programming or simulation file,  or any other
// related documentation or information provided by  Altera  or a megafunction
// partner, remains with Altera, the megafunction partner, or their respective
// licensors. No other licenses, including any licenses needed under any third
// party's intellectual property, are provided herein.

// VENDOR "Altera"
// PROGRAM "Quartus II"
// VERSION "Version 4.1 Build 181 06/29/2004 SJ Full Version"

// DATE "04/25/2006 21:29:32"

module 	CPU8051 (
    NESW,
	X1,
	X2,
	RESET,
	NEA,
	NESFR,
	ALEI,
	PSEI,
	P0I,
	P1I,
	P2I,
	P3I,
	RAMdaO,
	ROMdaO,
	
	DOUT,
	NMOE,
	NMWE,
	DLM,
	ALE,
	PSEN,
	ALEN,
	FWE,
	FOE,
	SFRWE,
	SFROE,
	IDLE,
	XOFF,
	P0O,
	P1O,
	P2O,
	P3O,
	P0E,
	P1E,
	P2E,
	P3E,
	RAMadr,
	RAMdaI,
	ROMadr,
	POE);
input 	[7:0] P3I;
input 	[7:0] P0I;
input 	[7:0] ROMdaO;
input 	RESET;
input 	X1;
input 	X2;
input 	PSEI;
input 	ALEI;
input 	NEA;
input 	[7:0] RAMdaO;
input 	NESFR;
input 	NESW;
input 	[7:0] P2I;
input 	[7:0] P1I;
output 	NMOE;
output 	NMWE;
output 	DLM;
output 	ALE;
output 	PSEN;
output 	ALEN;
output 	FWE;
output 	FOE;
output 	SFRWE;
output 	SFROE;
output 	IDLE;
output 	XOFF;
output 	DOUT;
output 	[7:0] P0E;
output 	[7:0] P0O;
output 	[7:0] P1E;
output 	[7:0] P1O;
output 	[7:0] P2E;
output 	[7:0] P2O;
output 	[7:0] P3E;
output 	[7:0] P3O;
output 	[7:0] POE;
output 	[7:0] RAMadr;
output 	[7:0] RAMdaI;
output 	[15:0] ROMadr;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2] ;
wire \SCHKT:inst|A1~22 ;
wire \SCHKT:inst|A1 ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[7] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[7] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[7] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[7] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[6] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[6] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[6] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[6] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[6] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[5] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[5] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[4] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[4] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[3] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[3] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[3] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[3] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[3] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[2] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[2] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[2] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[2] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[2] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[1] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[1] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[1] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[1] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1] ;
wire \MCU80512:inst3|m3s018bo:U10|LDI_IN[0] ;
wire \MCU80512:inst3|m3s018bo:U10|LCI_IN[0] ;
wire \MCU80512:inst3|m3s018bo:U10|LBI_IN[0] ;
wire \MCU80512:inst3|m3s018bo:U10|LAI_IN[0] ;
wire \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0] ;
wire \MCU80512:inst3|m3s028bo:U15|DELCNT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] ;
wire \SCHKT:inst|CLKA~59 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7] ;
wire \SCHKT:inst|CLKA~60 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8~COUT ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8]~COUT0 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8]~COUT1 ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8] ;
wire \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] ;
wire \SCHKT:inst|CLKA~61 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0] ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COMBOUT ;
wire \MCU80512:inst3|DLMSTQ[1] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4] ;
wire \MCU80512:inst3|m3s028bo:U15|DELRST16C ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COMBOUT ;
wire \PSEI~combout ;
wire \ALEI~combout ;
wire \RESET~combout ;
wire \SCHKT:inst|ENA ;
wire \MCU80512:inst3|LDLM ;
wire \P3I[7]~combout ;
wire \ROMdaO[7]~combout ;
wire \P0I[7]~combout ;
wire \P0I[3]~combout ;
wire \ROMdaO[3]~combout ;
wire \MCU80512:inst3|IROMD[3]~820 ;
wire \MCU80512:inst3|m3s001bo:U1|LDV2CK1 ;
wire \MCU80512:inst3|m3s001bo:U1|LDV2CK2 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ;
wire \ROMdaO[4]~combout ;
wire \P0I[4]~combout ;
wire \MCU80512:inst3|IROMD[4]~819 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[4] ;
wire \ROMdaO[5]~combout ;
wire \P0I[5]~combout ;
wire \MCU80512:inst3|IROMD[5]~818 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[5] ;
wire \P0I[6]~combout ;
wire \ROMdaO[6]~combout ;
wire \MCU80512:inst3|IROMD[6]~817 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[6] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ;
wire \P0I[2]~combout ;
wire \ROMdaO[2]~combout ;
wire \MCU80512:inst3|IROMD[2]~821 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[2] ;
wire \P0I[0]~combout ;
wire \ROMdaO[0]~combout ;
wire \MCU80512:inst3|IROMD[0]~823 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[0] ;
wire \P0I[1]~combout ;
wire \ROMdaO[1]~combout ;
wire \MCU80512:inst3|IROMD[1]~822 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[1] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474 ;
wire \MCU80512:inst3|m3s004bo:U3|AI~62 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~396 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ;
wire \MCU80512:inst3|m3s020bo:U12|ENAB~207 ;
wire \MCU80512:inst3|m3s001bo:U1|CYC~2 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ;
wire \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475 ;
wire \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ;
wire \RAMdaO[1]~combout ;
wire \MUX44:inst6|AT[1]~14 ;
wire \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36 ;
wire \MCU80512:inst3|m3s010bo:U8|misc2~0 ;
wire \MCU80512:inst3|m3s001bo:U1|CYC[2] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ;
wire \MCU80512:inst3|m3s004bo:U3|LCJNE~66 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655 ;
wire \MCU80512:inst3|m3s004bo:U3|DJNZ~60 ;
wire \MCU80512:inst3|m3s004bo:U3|AB~21 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5] ;
wire \MCU80512:inst3|m3s010bo:U8|JMP_REL~437 ;
wire \MCU80512:inst3|m3s010bo:U8|JMP_REL~438 ;
wire \MCU80512:inst3|m3s010bo:U8|JMP_REL ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ;
wire \MCU80512:inst3|m3s004bo:U3|MOVX[0] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB4~123 ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593 ;
wire \MCU80512:inst3|IMMDATEN~212 ;
wire \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~409 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~410 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB3~411 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650 ;
wire \MCU80512:inst3|IMMDATEN~211 ;
wire \MCU80512:inst3|IMMDATEN~213 ;
wire \MCU80512:inst3|IMMDAT[5] ;
wire \MCU80512:inst3|m3s001bo:U1|SMA ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ;
wire \MCU80512:inst3|m3s010bo:U8|pc_load_controller~0 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ;
wire \MCU80512:inst3|m3s004bo:U3|JMPADPTR ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBH~303 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBH~304 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBH ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ;
wire \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119 ;
wire \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ;
wire \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ;
wire \NESFR~combout ;
wire \RAMdaO[7]~combout ;
wire \MUX44:inst6|AT[7]~8 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ;
wire \MCU80512:inst3|m3s010bo:U8|misc2~1 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2276 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2277 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2280 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2281 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2278 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2279 ;
wire \MCU80512:inst3|m3s010bo:U8|BA~2282 ;
wire \MCU80512:inst3|m3s010bo:U8|BA ;
wire \MCU80512:inst3|m3s010bo:U8|PC_INCR ;
wire \MCU80512:inst3|IMMDAT[0] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250 ;
wire \MCU80512:inst3|m3s001bo:U1|SMD ;
wire \MCU80512:inst3|m3s001bo:U1|SME ;
wire \MCU80512:inst3|m3s019bo:U11|INT_EN ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[2] ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~551 ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~552 ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~553 ;
wire \MCU80512:inst3|m3s008bo:U7|load_FA~554 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~0 ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~342 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054 ;
wire \MCU80512:inst3|m3s008bo:U7|SFR_LOAD ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595 ;
wire \RAMdaO[2]~combout ;
wire \MUX44:inst6|AT[2]~13 ;
wire \MCU80512:inst3|m3s010bo:U8|save_stack_data~230 ;
wire \MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ;
wire \MCU80512:inst3|m3s004bo:U3|AI~63 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ;
wire \MCU80512:inst3|m3s005bo:U4|BF~6 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~402 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663 ;
wire \MCU80512:inst3|m3s005bo:U4|AE~26 ;
wire \MCU80512:inst3|m3s005bo:U4|ADD3MOD ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK ;
wire \MCU80512:inst3|m3s005bo:U4|AF~45 ;
wire \MCU80512:inst3|m3s005bo:U4|ADD2MOD ;
wire \MCU80512:inst3|IMMDAT[4] ;
wire \MCU80512:inst3|m3s003bo:U2|BD~133 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660 ;
wire \MCU80512:inst3|m3s003bo:U2|BD~132 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ;
wire \MCU80512:inst3|m3s003bo:U2|BD~134 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027 ;
wire \MCU80512:inst3|m3s004bo:U3|LMULDIV~75 ;
wire \MCU80512:inst3|m3s004bo:U3|IMMB4~124 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[0]~641 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[6] ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[7] ;
wire \RAMdaO[5]~combout ;
wire \MUX44:inst6|AT[5]~10 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655 ;
wire \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ;
wire \MCU80512:inst3|m3s020bo:U12|setpsw~115 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1309 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ;
wire \MCU80512:inst3|m3s003bo:U2|AAF~67 ;
wire \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287 ;
wire \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288 ;
wire \MCU80512:inst3|m3s020bo:U12|setpsw~1 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595 ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594 ;
wire \MCU80512:inst3|m3s005bo:U4|TEMP2_EN ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1313 ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597 ;
wire \RAMdaO[4]~combout ;
wire \MUX44:inst6|AT[4]~11 ;
wire \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~39 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504 ;
wire \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALC~247 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALC~248 ;
wire \MCU80512:inst3|m3s005bo:U4|AE ;
wire \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155 ;
wire \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156 ;
wire \RAMdaO[0]~combout ;
wire \MUX44:inst6|AT[0]~15 ;
wire \MCU80512:inst3|m3s020bo:U12|setpsw~116 ;
wire \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[0] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[0] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ;
wire \P2I[0]~combout ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~343 ;
wire \MCU80512:inst3|m3s004bo:U3|RMW~344 ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[0]~1127 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ;
wire \P3I[0]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[0]~1129 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111 ;
wire \MCU80512:inst3|m3s005bo:U4|PAR~47 ;
wire \MCU80512:inst3|m3s005bo:U4|PAR~46 ;
wire \MCU80512:inst3|m3s005bo:U4|PAR ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[7] ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[4] ;
wire \MCU80512:inst3|m3s028bo:U15|D0 ;
wire \MCU80512:inst3|m3s028bo:U15|RST16C~71 ;
wire \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ;
wire \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265 ;
wire \MCU80512:inst3|m3s018bo:U10|NRD~165 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ;
wire \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660 ;
wire \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[7] ;
wire \MCU80512:inst3|m3s020bo:U12|PCON[7] ;
wire \MCU80512:inst3|m3s028bo:U15|TCI[0] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|RXC9~76 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC9 ;
wire \MCU80512:inst3|m3s001bo:U1|STATE12 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~541 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ;
wire \P3I[6]~combout ;
wire \MCU80512:inst3|DLMSTQ[0] ;
wire \MCU80512:inst3|m3s007bo:U6|CA~249 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[6] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ;
wire \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656 ;
wire \MCU80512:inst3|m3s010bo:U8|set_data_pointer~657 ;
wire \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658 ;
wire \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[6] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[6]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[6] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323 ;
wire \MCU80512:inst3|m3s004bo:U3|AN~65 ;
wire \MCU80512:inst3|m3s004bo:U3|AN~66 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0 ;
wire \RAMdaO[6]~combout ;
wire \MUX44:inst6|AT[6]~9 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[6] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[6]~1123 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ;
wire \P2I[6]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[6]~1121 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ;
wire \MCU80512:inst3|m3s003bo:U2|AAF~68 ;
wire \MCU80512:inst3|m3s003bo:U2|AAF~69 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ;
wire \MCU80512:inst3|m3s003bo:U2|QCI~0 ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[0] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[0]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[0] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325 ;
wire \MCU80512:inst3|m3s004bo:U3|CODAT[0] ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6 ;
wire \MCU80512:inst3|m3s006bo:U5|tmpout~194 ;
wire \MCU80512:inst3|m3s006bo:U5|tmpout~195 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265 ;
wire \MCU80512:inst3|m3s003bo:U2|CBEN ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2 ;
wire \MCU80512:inst3|m3s003bo:U2|CMUX~38 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~1038 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[4] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ;
wire \P2I[4]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[4]~1123 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ;
wire \P3I[4]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[4]~1125 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[4] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ;
wire \MCU80512:inst3|m3s028bo:U15|LORCV~262 ;
wire \MCU80512:inst3|m3s028bo:U15|LORCV ;
wire \MCU80512:inst3|m3s028bo:U15|RX_DIN ;
wire \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ;
wire \MCU80512:inst3|m3s028bo:U15|MODE0_IN ;
wire \MCU80512:inst3|m3s028bo:U15|RXC8 ;
wire \MCU80512:inst3|m3s028bo:U15|MAJQ2 ;
wire \MCU80512:inst3|m3s028bo:U15|RXC7 ;
wire \MCU80512:inst3|m3s028bo:U15|MAJQ1 ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5 ;
wire \MCU80512:inst3|m3s028bo:U15|RB8control~37 ;
wire \MCU80512:inst3|m3s028bo:U15|gentxclk~17 ;
wire \MCU80512:inst3|m3s028bo:U15|SWREC ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ;
wire \MCU80512:inst3|m3s028bo:U15|DELCLRRCV ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~105 ;
wire \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ;
wire \MCU80512:inst3|m3s028bo:U15|setbitin~52 ;
wire \MCU80512:inst3|m3s028bo:U15|BITIN ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[5] ;
wire \MCU80512:inst3|m3s028bo:U15|MAJOUT~75 ;
wire \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ;
wire \MCU80512:inst3|m3s028bo:U15|setsbuf~0 ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[4] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ;
wire \P1I[4]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[4]~1123 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON6 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[3]~508 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5 ;
wire \MCU80512:inst3|m3s015bo:U9|T0 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_T0 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[2] ;
wire \MCU80512:inst3|m3s015bo:U9|T0L_EN~55 ;
wire \MCU80512:inst3|m3s015bo:U9|T0H_EN~171 ;
wire \MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[6]~505 ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[5]~506 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5 ;
wire \MCU80512:inst3|m3s015bo:U9|T0L_EN ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~538 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[7]~504 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131 ;
wire \MCU80512:inst3|m3s015bo:U9|LOAD0 ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[2]~509 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[3] ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON4 ;
wire \P3I[2]~combout ;
wire \MCU80512:inst3|m3s015bo:U9|INT0 ;
wire \MCU80512:inst3|m3s015bo:U9|CIL0~30 ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[1]~510 ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[0]~511 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ;
wire \MCU80512:inst3|m3s015bo:U9|CIH0~140 ;
wire \MCU80512:inst3|m3s015bo:U9|CIH0~141 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|DINA[4]~507 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~136 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[4] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ;
wire \MCU80512:inst3|m3s015bo:U9|CIH1~41 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131 ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[2]~509 ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[0]~511 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[7] ;
wire \P3I[3]~combout ;
wire \MCU80512:inst3|m3s015bo:U9|INT1 ;
wire \MCU80512:inst3|m3s015bo:U9|CIL1~30 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[6] ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~137 ;
wire \P3I[5]~combout ;
wire \MCU80512:inst3|m3s015bo:U9|T1 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_T1 ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~138 ;
wire \MCU80512:inst3|m3s015bo:U9|T1_EN~139 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[1]~510 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[3]~508 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[5]~506 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[6]~505 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~537 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[7]~504 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130 ;
wire \MCU80512:inst3|m3s015bo:U9|LOAD1~1 ;
wire \MCU80512:inst3|m3s015bo:U9|LOAD1~42 ;
wire \MCU80512:inst3|m3s015bo:U9|DINB[4]~507 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4 ;
wire \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767 ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[4] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[4]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[4] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~173 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ;
wire \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217 ;
wire \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[4]~1123 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394 ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[5] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[5]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[5] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~1036 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~1037 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~1035 ;
wire \RAMdaO[3]~combout ;
wire \MUX44:inst6|AT[3]~12 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[2] ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[2] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[2]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[2] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326 ;
wire \MCU80512:inst3|m3s004bo:U3|AM~65 ;
wire \MCU80512:inst3|m3s004bo:U3|AM~66 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269 ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~712 ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~713 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047 ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[3] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[3] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[3]~1126 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ;
wire \P2I[3]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[3]~1124 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93 ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[3] ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[3] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ;
wire \P1I[3]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[3]~1124 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_INT1 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON3~185 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON3~186 ;
wire \MCU80512:inst3|m3s019bo:U11|AL~39 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[7] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[1] ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~1158 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0~252 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0~251 ;
wire \MCU80512:inst3|m3s015bo:U9|LOV0 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~1153 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~1156 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~1157 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON[5] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[1] ;
wire \MCU80512:inst3|m3s019bo:U11|PRB ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[1]~142 ;
wire \MCU80512:inst3|m3s019bo:U11|ILA[1]~185 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ;
wire \MCU80512:inst3|m3s019bo:U11|ILL[1]~160 ;
wire \MCU80512:inst3|m3s019bo:U11|IACK~110 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[2] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[2] ;
wire \MCU80512:inst3|m3s019bo:U11|ILA[2]~183 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ;
wire \MCU80512:inst3|m3s019bo:U11|PRC ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[2]~140 ;
wire \MCU80512:inst3|m3s019bo:U11|ILL[2]~161 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON3 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON2 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769 ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[3] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[3]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[3] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~174 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[3]~1124 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~717 ;
wire \MCU80512:inst3|m3s003bo:U2|CA~41 ;
wire \MCU80512:inst3|m3s003bo:U2|CA~42 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~9 ;
wire \MCU80512:inst3|m3s003bo:U2|CMUX~39 ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[1] ;
wire \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277 ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[1] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[1]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[1] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324 ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ;
wire \P3I[1]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[1]~1128 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ;
wire \P2I[1]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[1]~1126 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393 ;
wire \MCU80512:inst3|m3s028bo:U15|Q5 ;
wire \MCU80512:inst3|m3s028bo:U15|delayten~1 ;
wire \MCU80512:inst3|m3s028bo:U15|Q6 ;
wire \MCU80512:inst3|m3s028bo:U15|settsend~2 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ;
wire \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO ;
wire \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ;
wire \MCU80512:inst3|m3s028bo:U15|Q1 ;
wire \MCU80512:inst3|m3s028bo:U15|setlastbit~108 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165 ;
wire \MCU80512:inst3|m3s028bo:U15|TSEND ;
wire \MCU80512:inst3|m3s028bo:U15|DATAEN~163 ;
wire \MCU80512:inst3|m3s028bo:U15|DATAEN ;
wire \MCU80512:inst3|m3s028bo:U15|NEWDATA ;
wire \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ;
wire \MCU80512:inst3|m3s028bo:U15|Q3 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0 ;
wire \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ;
wire \MCU80512:inst3|m3s028bo:U15|setlastbit~109 ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297 ;
wire \MCU80512:inst3|m3s028bo:U15|TXLASTBIT ;
wire \MCU80512:inst3|m3s028bo:U15|TXEND ;
wire \MCU80512:inst3|m3s028bo:U15|TISET~55 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[1] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ;
wire \P1I[1]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[1]~1126 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772 ;
wire \MCU80512:inst3|m3s015bo:U9|OLD_INT0 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON1~171 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON1~170 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON1 ;
wire \MCU80512:inst3|m3s015bo:U9|LTCON0 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773 ;
wire \MCU80512:inst3|m3s020bo:U12|setpconlo~0 ;
wire \MCU80512:inst3|m3s020bo:U12|L_PCON[1] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[1]~1126 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|GEN_LO~716 ;
wire \MCU80512:inst3|m3s003bo:U2|CA~40 ;
wire \MCU80512:inst3|m3s003bo:U2|ACO ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[6] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ;
wire \P1I[6]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[6]~1121 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~171 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[6]~1121 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338 ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ;
wire \MCU80512:inst3|m3s007bo:U6|AA~57 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670 ;
wire \MCU80512:inst3|m3s007bo:U6|AA~56 ;
wire \MCU80512:inst3|m3s007bo:U6|AA~58 ;
wire \MCU80512:inst3|m3s007bo:U6|CA~248 ;
wire \MCU80512:inst3|m3s007bo:U6|ctruout~1 ;
wire \MCU80512:inst3|m3s007bo:U6|C_TRUE ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~513 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~519 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[1] ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[1] ;
wire \MCU80512:inst3|m3s015bo:U9|OV1_EN~136 ;
wire \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~539 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1~540 ;
wire \MCU80512:inst3|m3s015bo:U9|LLOV1 ;
wire \MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ;
wire \MCU80512:inst3|m3s028bo:U15|DIVTWO ;
wire \MCU80512:inst3|m3s028bo:U15|RSTQ1~403 ;
wire \MCU80512:inst3|m3s028bo:U15|RSTQ1 ;
wire \MCU80512:inst3|m3s028bo:U15|RST16C~72 ;
wire \MCU80512:inst3|m3s028bo:U15|RCV~477 ;
wire \MCU80512:inst3|m3s028bo:U15|DELRCV ;
wire \MCU80512:inst3|m3s028bo:U15|FSREJ ;
wire \MCU80512:inst3|m3s028bo:U15|RCV~478 ;
wire \MCU80512:inst3|m3s028bo:U15|RCV~479 ;
wire \MCU80512:inst3|m3s028bo:U15|RCV ;
wire \MCU80512:inst3|m3s028bo:U15|END_DATA~62 ;
wire \MCU80512:inst3|m3s028bo:U15|END_DATA ;
wire \MCU80512:inst3|m3s028bo:U15|RISET~94 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[0] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ;
wire \P1I[0]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[0]~1127 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[0]~1127 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ;
wire \MCU80512:inst3|m3s003bo:U2|DA ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[0]~63 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[0] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[0] ;
wire \MCU80512:inst3|m3s019bo:U11|PRA ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[0]~141 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ;
wire \MCU80512:inst3|m3s019bo:U11|ILA[0]~184 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ;
wire \MCU80512:inst3|m3s019bo:U11|ILL[0]~159 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997 ;
wire \MCU80512:inst3|m3s019bo:U11|ILA[3]~187 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~994 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~1154 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON~1155 ;
wire \MCU80512:inst3|m3s015bo:U9|TCON[7] ;
wire \MCU80512:inst3|m3s019bo:U11|PRD ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[4] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154 ;
wire \MCU80512:inst3|m3s004bo:U3|SPC~1 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[4] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[2]~1127 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ;
wire \P2I[2]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[2]~1125 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516 ;
wire \MCU80512:inst3|m3s003bo:U2|OV~208 ;
wire \MCU80512:inst3|m3s003bo:U2|DB~1039 ;
wire \MCU80512:inst3|m3s003bo:U2|CARI ;
wire \MCU80512:inst3|m3s003bo:U2|OV~1 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13 ;
wire \MCU80512:inst3|m3s003bo:U2|AAD~47 ;
wire \MCU80512:inst3|m3s005bo:U4|ACC0 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALD~129 ;
wire \MCU80512:inst3|m3s003bo:U2|LOCALD~130 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 ;
wire \MCU80512:inst3|m3s003bo:U2|AAD~46 ;
wire \MCU80512:inst3|m3s003bo:U2|OV~209 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ;
wire \MCU80512:inst3|m3s028bo:U15|SELRB8~292 ;
wire \MCU80512:inst3|m3s028bo:U15|SELRB8 ;
wire \MCU80512:inst3|m3s028bo:U15|setsconlo~0 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095 ;
wire \MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[2] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ;
wire \P1I[2]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[2]~1125 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~175 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[2]~1125 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044 ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 ;
wire \MCU80512:inst3|m3s003bo:U2|LBBIT~3 ;
wire \MCU80512:inst3|m3s003bo:U2|LBBIT~4 ;
wire \MCU80512:inst3|m3s003bo:U2|LBBIT~16 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1311 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1310 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1312 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1315 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1316 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1317 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1314 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1318 ;
wire \MCU80512:inst3|m3s003bo:U2|BC~1319 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2 ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[5] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892 ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[5] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ;
wire \P1I[5]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[5]~1122 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~172 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[5]~1122 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IE[5] ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ;
wire \P2I[5]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[5]~1122 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[5]~1124 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[5] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~551 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[5] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ;
wire \MCU80512:inst3|m3s005bo:U4|BREG[7] ;
wire \MCU80512:inst3|m3s010bo:U8|DPH[7]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|DPL[7] ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~14 ;
wire \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420 ;
wire \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421 ;
wire \MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8 ;
wire \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341 ;
wire \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ;
wire \MCU80512:inst3|m3s003bo:U2|EJ~179 ;
wire \MCU80512:inst3|m3s003bo:U2|EJ~178 ;
wire \MCU80512:inst3|m3s003bo:U2|EJ~180 ;
wire \MCU80512:inst3|m3s003bo:U2|EJ~189 ;
wire \MCU80512:inst3|m3s003bo:U2|CO~0 ;
wire \MCU80512:inst3|m3s003bo:U2|CO~1 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507 ;
wire \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506 ;
wire \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505 ;
wire \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37 ;
wire \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2 ;
wire \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ;
wire \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527 ;
wire \MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ;
wire \MCU80512:inst3|m3s003bo:U2|LBBIT~5 ;
wire \MCU80512:inst3|m3s003bo:U2|LBBIT~6 ;
wire \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ;
wire \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[2] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~560 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[2] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ;
wire \MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~558 ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[3] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18 ;
wire \MCU80512:inst3|m3s019bo:U11|BA~1 ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[3]~138 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI~672 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI~668 ;
wire \MCU80512:inst3|m3s028bo:U15|set_riti~0 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI~671 ;
wire \MCU80512:inst3|m3s028bo:U15|LRITI ;
wire \MCU80512:inst3|m3s019bo:U11|PRE ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[4]~139 ;
wire \MCU80512:inst3|m3s019bo:U11|ILB[0]~143 ;
wire \MCU80512:inst3|m3s019bo:U11|IP1~320 ;
wire \MCU80512:inst3|m3s019bo:U11|IP1~326 ;
wire \MCU80512:inst3|m3s019bo:U11|IP1 ;
wire \MCU80512:inst3|m3s019bo:U11|IP0~305 ;
wire \MCU80512:inst3|m3s019bo:U11|ILA[4]~182 ;
wire \MCU80512:inst3|m3s019bo:U11|ILA[0]~186 ;
wire \MCU80512:inst3|m3s019bo:U11|BB~23 ;
wire \MCU80512:inst3|m3s019bo:U11|BB ;
wire \MCU80512:inst3|m3s019bo:U11|IP0~311 ;
wire \MCU80512:inst3|m3s019bo:U11|IP0 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~406 ;
wire \MCU80512:inst3|IMMDAT[1] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~408 ;
wire \MCU80512:inst3|IMMDAT[2] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~410 ;
wire \MCU80512:inst3|IMMDAT[3] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304 ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[3] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[6]~548 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[6] ;
wire \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888 ;
wire \MCU80512:inst3|m3s028bo:U15|SBUF[7] ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ;
wire \P1I[7]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTB[7]~1120 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~170 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTA[7]~1120 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64 ;
wire \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67 ;
wire \MCU80512:inst3|m3s019bo:U11|L_IP[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORTD[7]~1122 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ;
wire \P2I[7]~combout ;
wire \MCU80512:inst3|m3s018bo:U10|PORTC[7]~1120 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64 ;
wire \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65 ;
wire \MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~180 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[5] ;
wire \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL~421 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL~420 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL~422 ;
wire \MCU80512:inst3|m3s010bo:U8|NFBL ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1005 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~379 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228 ;
wire \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~998 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986 ;
wire \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987 ;
wire \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ;
wire \MCU80512:inst3|IMMDAT[6] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ;
wire \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14 ;
wire \MCU80512:inst3|m3s008bo:U7|RAMDI[6] ;
wire \MCU80512:inst3|m3s028bo:U15|L_SCON[6] ;
wire \MCU80512:inst3|m3s001bo:U1|S_EN ;
wire \MCU80512:inst3|setclear~35 ;
wire \MCU80512:inst3|CLEAR ;
wire \MCU80512:inst3|m3s025bo:U14|L_OPLOAD ;
wire \MCU80512:inst3|m3s020bo:U12|L_RESINT ;
wire \MCU80512:inst3|m3s020bo:U12|ENAB~208 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[1] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7] ;
wire \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~547 ;
wire \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ;
wire \MCU80512:inst3|m3s008bo:U7|SFRWE~27 ;
wire \MCU80512:inst3|m3s008bo:U7|SFRWE ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ;
wire \MCU80512:inst3|m3s015bo:U9|LTMOD[5] ;
wire \MCU80512:inst3|m3s001bo:U1|SMB ;
wire \MCU80512:inst3|m3s001bo:U1|SMC ;
wire \MCU80512:inst3|m3s001bo:U1|SMF~33 ;
wire \MCU80512:inst3|m3s001bo:U1|SMF ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[1] ;
wire \MCU80512:inst3|m3s025bo:U14|dat_lat~23 ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[3] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ;
wire \MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ;
wire \MCU80512:inst3|m3s001bo:U1|cycle_counter~0 ;
wire \MCU80512:inst3|m3s001bo:U1|Q5 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~398 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~399 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~397 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~400 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~401 ;
wire \MCU80512:inst3|m3s004bo:U3|GOCYC2~403 ;
wire \MCU80512:inst3|m3s001bo:U1|lcyctimer~0 ;
wire \MCU80512:inst3|m3s001bo:U1|LCYC ;
wire \MCU80512:inst3|m3s019bo:U11|setlilx~1 ;
wire \MCU80512:inst3|m3s019bo:U11|L_INTA~231 ;
wire \MCU80512:inst3|m3s019bo:U11|L_INTA ;
wire \MCU80512:inst3|m3s025bo:U14|OPC[7] ;
wire \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ;
wire \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[4] ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~424 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~425 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~426 ;
wire \MCU80512:inst3|m3s010bo:U8|update_program_address~427 ;
wire \NEA~combout ;
wire \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020 ;
wire \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COUT1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COUT1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COUT1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COUT1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COUT1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT0 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COUT1 ;
wire \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 ;
wire \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 ;
wire \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ;
wire \MCU80512:inst3|muxiromd~1 ;
wire \MCU80512:inst3|IROMD[7]~816 ;
wire \MCU80512:inst3|IMMDAT[7] ;
wire \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA~7 ;
wire \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[0] ;
wire \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ;
wire \MCU80512:inst3|m3s020bo:U12|L_PCON[0] ;
wire \MCU80512:inst3|m3s001bo:U1|Q4 ;
wire \MCU80512:inst3|m3s001bo:U1|STATD[3] ;
wire \MCU80512:inst3|m3s018bo:U10|L_EXPMEM ;
wire \MCU80512:inst3|m3s018bo:U10|NQEN~365 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN~212 ;
wire \MCU80512:inst3|m3s018bo:U10|NQEN~366 ;
wire \MCU80512:inst3|m3s018bo:U10|NQEN ;
wire \MCU80512:inst3|NMOE~57 ;
wire \MCU80512:inst3|NMWE ;
wire \X1~combout ;
wire \MCU80512:inst3|m3s018bo:U10|QALE~75 ;
wire \MCU80512:inst3|m3s018bo:U10|QALE ;
wire \MCU80512:inst3|m3s018bo:U10|ALE ;
wire \MCU80512:inst3|m3s018bo:U10|IDLE ;
wire \MCU80512:inst3|m3s018bo:U10|NPSEN~15 ;
wire \X2~combout ;
wire \MCU80512:inst3|m3s008bo:U7|FOE~1 ;
wire \MCU80512:inst3|m3s008bo:U7|FWE ;
wire \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120 ;
wire \MCU80512:inst3|m3s008bo:U7|file_control~1 ;
wire \MCU80512:inst3|m3s008bo:U7|file_control~3 ;
wire \MCU80512:inst3|m3s008bo:U7|FOE~161 ;
wire \MCU80512:inst3|m3s008bo:U7|FOE ;
wire \MCU80512:inst3|m3s008bo:U7|SFROE~193 ;
wire \MCU80512:inst3|m3s008bo:U7|SFROE ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN~61 ;
wire \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6 ;
wire \MCU80512:inst3|m3s018bo:U10|setextdat~45 ;
wire \MCU80512:inst3|m3s018bo:U10|EXTDAT~250 ;
wire \MCU80512:inst3|m3s018bo:U10|EXTDAT ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN~62 ;
wire \MCU80512:inst3|m3s018bo:U10|PODMEN ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN~214 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN~215 ;
wire \MCU80512:inst3|m3s018bo:U10|POPMEN ;
wire \MCU80512:inst3|m3s018bo:U10|AEEN~12 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[7]~8 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[6]~9 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[5]~10 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[4]~11 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[3]~12 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[2]~13 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[1]~14 ;
wire \MCU80512:inst3|m3s018bo:U10|AE[0]~15 ;
wire \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5 ;
wire \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ;
wire \MCU80512:inst3|m3s018bo:U10|SELA[2] ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|P0DADD~208 ;
wire \MCU80512:inst3|m3s018bo:U10|P0DADD ;
wire \MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ;
wire \MCU80512:inst3|m3s004bo:U3|AW~23 ;
wire \MCU80512:inst3|m3s008bo:U7|L_FA[7] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[7]~488 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[7]~64 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[7]~65 ;
wire \MCU80512:inst3|OA[7]~848 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[6]~489 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[6]~66 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[6]~67 ;
wire \MCU80512:inst3|OA[6]~849 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[5]~490 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[5]~68 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[5]~69 ;
wire \MCU80512:inst3|OA[5]~850 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[4]~491 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[4]~70 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[4]~71 ;
wire \MCU80512:inst3|OA[4]~851 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[3]~492 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[3]~72 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[3]~73 ;
wire \MCU80512:inst3|OA[3]~852 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[2]~493 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[2]~74 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[2]~75 ;
wire \MCU80512:inst3|OA[2]~853 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[1]~494 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[1]~76 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[1]~77 ;
wire \MCU80512:inst3|OA[1]~854 ;
wire \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ;
wire \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[0]~495 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[0]~78 ;
wire \MCU80512:inst3|m3s018bo:U10|OAI[0]~79 ;
wire \MCU80512:inst3|OA[0]~855 ;
wire \MCU80512:inst3|m3s018bo:U10|BE[7] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[5] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[4] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[3] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[2] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[1] ;
wire \MCU80512:inst3|m3s018bo:U10|BE[0] ;
wire \MCU80512:inst3|m3s018bo:U10|SELC~2 ;
wire \MCU80512:inst3|m3s018bo:U10|CE[0]~457 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[7]~39 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[6]~36 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[5]~33 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[4]~30 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[3]~27 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[2]~24 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[1]~21 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ;
wire \MCU80512:inst3|m3s018bo:U10|CE[0]~18 ;
wire \MCU80512:inst3|m3s018bo:U10|NRD~166 ;
wire \MCU80512:inst3|m3s018bo:U10|NRD ;
wire \MCU80512:inst3|m3s018bo:U10|L_OD[7] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[7] ;
wire \MCU80512:inst3|m3s018bo:U10|NWR ;
wire \MCU80512:inst3|m3s018bo:U10|L_OD[6] ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[6] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[5] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[4] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[3] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[2] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ;
wire \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ;
wire \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286 ;
wire \MCU80512:inst3|m3s028bo:U15|SETTXCLK ;
wire \MCU80512:inst3|m3s028bo:U15|TXCLK ;
wire \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285 ;
wire \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[1] ;
wire \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288 ;
wire \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ;
wire \MCU80512:inst3|m3s018bo:U10|DE[0] ;
wire \NESW~combout ;
wire \SCHKT:inst|LOK[0] ;
wire \SCHKT:inst|Mux~4638 ;
wire \SCHKT:inst|Mux~4634 ;
wire \SCHKT:inst|Mux~4639 ;
wire \SCHKT:inst|CT2[1] ;
wire \SCHKT:inst|LOK[1] ;
wire \SCHKT:inst|Mux~4612 ;
wire \SCHKT:inst|Mux~4641 ;
wire \SCHKT:inst|Q[1] ;
wire \SCHKT:inst|Mux~111 ;
wire \SCHKT:inst|Mux~4628 ;
wire \SCHKT:inst|Mux~4636 ;
wire \SCHKT:inst|Mux~4633 ;
wire \SCHKT:inst|Mux~4635 ;
wire \SCHKT:inst|Q[2] ;
wire \SCHKT:inst|add~9 ;
wire \SCHKT:inst|CT2[2] ;
wire \SCHKT:inst|Mux~4475 ;
wire \SCHKT:inst|Mux~4481 ;
wire \SCHKT:inst|Mux~4482 ;
wire \SCHKT:inst|Mux~162 ;
wire \SCHKT:inst|Q[0] ;
wire \SCHKT:inst|Mux~4625 ;
wire \SCHKT:inst|Mux~4630 ;
wire \SCHKT:inst|Mux~109 ;
wire \SCHKT:inst|Mux~4631 ;
wire \SCHKT:inst|Mux~4643 ;
wire \SCHKT:inst|Mux~4644 ;
wire \SCHKT:inst|Mux~160 ;
wire \SCHKT:inst|Q[3] ;
wire \SCHKT:inst|Mux~4640 ;
wire \SCHKT:inst|Q[5] ;
wire \SCHKT:inst|Mux~4626 ;
wire \SCHKT:inst|Mux~4443 ;
wire \SCHKT:inst|Mux~4645 ;
wire \SCHKT:inst|Mux~4647 ;
wire \SCHKT:inst|Mux~4648 ;
wire \SCHKT:inst|Mux~4646 ;
wire \SCHKT:inst|Q[4] ;
wire \SCHKT:inst|LOK[2] ;
wire \SCHKT:inst|FA[2]~3 ;
wire \SCHKT:inst|FA[1]~4 ;
wire \SCHKT:inst|FA[0]~5 ;
wire \MCU80512:inst3|FO[7]~64 ;
wire \MCU80512:inst3|FO[6]~65 ;
wire \MCU80512:inst3|FO[5]~66 ;
wire \MCU80512:inst3|FO[4]~67 ;
wire \MCU80512:inst3|FO[3]~68 ;
wire \MCU80512:inst3|FO[2]~69 ;
wire \MCU80512:inst3|FO[1]~70 ;
wire \MCU80512:inst3|FO[0]~71 ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|LTMOD ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT ;
wire [12:1] \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD ;
wire [21:0] \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|L_OD ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW ;
wire [7:0] \MCU80512:inst3|m3s025bo:U14|OPC ;
wire [7:0] \MCU80512:inst3|m3s019bo:U11|L_IP ;
wire [9:0] \MCU80512:inst3|m3s005bo:U4|ACLDAT ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LAI_IN ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|PSWDAT ;
wire [2:0] \MCU80512:inst3|m3s028bo:U15|LL_SCON ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT1_SFR ;
wire [6:1] \MCU80512:inst3|m3s001bo:U1|STATD ;
wire [15:0] \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM ;
wire [2:1] \MCU80512:inst3|m3s018bo:U10|SELA ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|RAMDI ;
wire [7:0] \MCU80512:inst3|m3s019bo:U11|L_IE ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT3_SFR ;
wire [9:0] \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|PCON ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|DE ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA ;
wire [7:0] \MCU80512:inst3|IMMDAT ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT1_DEL ;
wire [3:1] \MCU80512:inst3|m3s001bo:U1|CYC ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT ;
wire [4:0] \MCU80512:inst3|m3s004bo:U3|MOVX ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP ;
wire [2:0] \SCHKT:inst|CT2 ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LDI_IN ;
wire [3:0] \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM ;
wire [7:0] \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT ;
wire [4:0] \MCU80512:inst3|m3s019bo:U11|LAT_ILB ;
wire [3:0] \MCU80512:inst3|m3s028bo:U15|TCI ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT3_DEL ;
wire [2:0] \MCU80512:inst3|m3s008bo:U7|BIT_POSN ;
wire [1:0] \MCU80512:inst3|m3s020bo:U12|L_PCON ;
wire [17:0] \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC ;
wire [5:0] \SCHKT:inst|Q ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT0_SFR ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|DPL ;
wire [2:0] \MCU80512:inst3|m3s004bo:U3|CODAT ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB ;
wire [7:0] \MCU80512:inst3|m3s005bo:U4|BREG ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LCI_IN ;
wire [7:0] \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT ;
wire [4:0] \MCU80512:inst3|m3s019bo:U11|LAT_ILA ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT ;
wire [7:0] \MCU80512:inst3|m3s028bo:U15|SBUF ;
wire [10:0] \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT2_SFR ;
wire [15:0] \MCU80512:inst3|m3s010bo:U8|STACK_DATA ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|TCON ;
wire [7:4] \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE ;
wire [7:0] \MCU80512:inst3|m3s020bo:U12|L_MSIZ ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|BE ;
wire [7:0] \MCU80512:inst3|m3s006bo:U5|TMPDAT ;
wire [7:0] \MCU80512:inst3|m3s005bo:U4|L_ACCDAT ;
wire [1:0] \MCU80512:inst3|DLMSTQ ;
wire [2:0] \SCHKT:inst|LOK ;
wire [7:0] \MCU80512:inst3|m3s010bo:U8|DPH ;
wire [7:0] \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT ;
wire [7:0] \MCU80512:inst3|m3s008bo:U7|L_FA ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|LBI_IN ;
wire [7:3] \MCU80512:inst3|m3s028bo:U15|L_SCON ;
wire [7:0] \MCU80512:inst3|m3s018bo:U10|PORT2_DEL ;
wire [15:0] \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR ;

wire \SCHKT:inst|__ALT_INV__ENA ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FWE ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FOE ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFRWE ;
wire \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFROE ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[7] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[6] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[2] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[1] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[0] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[5] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[4] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[3] ;
wire \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[2] ;
wire \SCHKT:inst|__ALT_INV__LOK[0] ;
wire \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ;
wire \MCU80512:inst3|__ALT_INV__CLEAR ;
wire \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ;

wire gnd;
wire vcc;

assign gnd = 1'b0;
assign vcc = 1'b1;

assign \SCHKT:inst|__ALT_INV__ENA  = ~ \SCHKT:inst|ENA ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FWE  = ~ \MCU80512:inst3|m3s008bo:U7|FWE ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__FOE  = ~ \MCU80512:inst3|m3s008bo:U7|FOE ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFRWE  = ~ \MCU80512:inst3|m3s008bo:U7|SFRWE ;
assign \MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFROE  = ~ \MCU80512:inst3|m3s008bo:U7|SFROE ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[7]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[6]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[5]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[4]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[3]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[2]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[1]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[0]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[5]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[4]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[3]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ;
assign \MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[2]  = ~ \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ;
assign \SCHKT:inst|__ALT_INV__LOK[0]  = ~ \SCHKT:inst|LOK[0] ;
assign \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2  = ~ \MCU80512:inst3|m3s001bo:U1|LDV2CK2 ;
assign \MCU80512:inst3|__ALT_INV__CLEAR  = ~ \MCU80512:inst3|CLEAR ;
assign \MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1  = ~ \MCU80512:inst3|m3s001bo:U1|LDV2CK1 ;

cyclone_lcell \SCHKT:inst|A1~22_I (
	.dataa(\SCHKT:inst|Q[4] ),
	.datab(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Q[2] ),
	.datad(\SCHKT:inst|Q[3] ),
	.combout(\SCHKT:inst|A1~22 ));
defparam \SCHKT:inst|A1~22_I .operation_mode = "normal";
defparam \SCHKT:inst|A1~22_I .synch_mode = "off";
defparam \SCHKT:inst|A1~22_I .register_cascade_mode = "off";
defparam \SCHKT:inst|A1~22_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|A1~22_I .lut_mask = "FFFE";
defparam \SCHKT:inst|A1~22_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|A1~I (
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|Q[5] ),
	.datad(\SCHKT:inst|A1~22 ),
	.combout(\SCHKT:inst|A1 ));
defparam \SCHKT:inst|A1~I .operation_mode = "normal";
defparam \SCHKT:inst|A1~I .synch_mode = "off";
defparam \SCHKT:inst|A1~I .register_cascade_mode = "off";
defparam \SCHKT:inst|A1~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|A1~I .lut_mask = "0030";
defparam \SCHKT:inst|A1~I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 (
	.clk(\X1~combout ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0] ),
	.aclr(gnd),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 .sum_lutc_input = "datac";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 .lut_mask = "33CC";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella0~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 .lut_mask = "5A5F";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella1~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 .lut_mask = "A50A";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 (
	.clk(\X1~combout ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella2~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 .lut_mask = "3C3F";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|CLKA~59_I (
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[3] ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[0] ),
	.datac(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[2] ),
	.datad(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[1] ),
	.combout(\SCHKT:inst|CLKA~59 ));
defparam \SCHKT:inst|CLKA~59_I .operation_mode = "normal";
defparam \SCHKT:inst|CLKA~59_I .synch_mode = "off";
defparam \SCHKT:inst|CLKA~59_I .register_cascade_mode = "off";
defparam \SCHKT:inst|CLKA~59_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|CLKA~59_I .lut_mask = "7FFF";
defparam \SCHKT:inst|CLKA~59_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 (
	.clk(\X1~combout ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella3~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 .lut_mask = "C30C";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 (
	.clk(\X1~combout ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella4~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 .lut_mask = "3C3F";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella5~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 .lut_mask = "A50A";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella6~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 .lut_mask = "5A5F";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|CLKA~60_I (
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[7] ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[4] ),
	.datac(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[5] ),
	.datad(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[6] ),
	.combout(\SCHKT:inst|CLKA~60 ));
defparam \SCHKT:inst|CLKA~60_I .operation_mode = "normal";
defparam \SCHKT:inst|CLKA~60_I .synch_mode = "off";
defparam \SCHKT:inst|CLKA~60_I .register_cascade_mode = "off";
defparam \SCHKT:inst|CLKA~60_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|CLKA~60_I .lut_mask = "7FFF";
defparam \SCHKT:inst|CLKA~60_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 (
	.clk(\X1~combout ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella7~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8] ),
	.cout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8~COUT ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 .operation_mode = "arithmetic";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 .lut_mask = "C30C";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] ),
	.aclr(gnd),
	.cin(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella8~COUT ),
	.regout(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] ));
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 .operation_mode = "normal";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 .synch_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 .register_cascade_mode = "off";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 .sum_lutc_input = "cin";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 .lut_mask = "5A5A";
defparam \SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|counter_cella9 .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|CLKA~61_I (
	.dataa(\SCHKT:inst|CLKA~59 ),
	.datab(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[9] ),
	.datac(\SCHKT:inst|CLKA~60 ),
	.datad(\SCHKT:inst|lpm_counter:CT8_rtl_0|cntr_pt6:auto_generated|safe_q[8] ),
	.combout(\SCHKT:inst|CLKA~61 ));
defparam \SCHKT:inst|CLKA~61_I .operation_mode = "normal";
defparam \SCHKT:inst|CLKA~61_I .synch_mode = "off";
defparam \SCHKT:inst|CLKA~61_I .register_cascade_mode = "off";
defparam \SCHKT:inst|CLKA~61_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|CLKA~61_I .lut_mask = "0400";
defparam \SCHKT:inst|CLKA~61_I .output_mode = "comb_only";

cyclone_io \PSEI~I (
	.combout(\PSEI~combout ),
	.padio(PSEI));
defparam \PSEI~I .operation_mode = "input";
defparam \PSEI~I .input_register_mode = "none";
defparam \PSEI~I .output_register_mode = "none";
defparam \PSEI~I .oe_register_mode = "none";
defparam \PSEI~I .input_async_reset = "none";
defparam \PSEI~I .output_async_reset = "none";
defparam \PSEI~I .oe_async_reset = "none";
defparam \PSEI~I .input_sync_reset = "none";
defparam \PSEI~I .output_sync_reset = "none";
defparam \PSEI~I .oe_sync_reset = "none";
defparam \PSEI~I .input_power_up = "low";
defparam \PSEI~I .output_power_up = "low";
defparam \PSEI~I .oe_power_up = "low";

cyclone_io \ALEI~I (
	.combout(\ALEI~combout ),
	.padio(ALEI));
defparam \ALEI~I .operation_mode = "input";
defparam \ALEI~I .input_register_mode = "none";
defparam \ALEI~I .output_register_mode = "none";
defparam \ALEI~I .oe_register_mode = "none";
defparam \ALEI~I .input_async_reset = "none";
defparam \ALEI~I .output_async_reset = "none";
defparam \ALEI~I .oe_async_reset = "none";
defparam \ALEI~I .input_sync_reset = "none";
defparam \ALEI~I .output_sync_reset = "none";
defparam \ALEI~I .oe_sync_reset = "none";
defparam \ALEI~I .input_power_up = "low";
defparam \ALEI~I .output_power_up = "low";
defparam \ALEI~I .oe_power_up = "low";

cyclone_io \RESET~I (
	.combout(\RESET~combout ),
	.padio(RESET));
defparam \RESET~I .operation_mode = "input";
defparam \RESET~I .input_register_mode = "none";
defparam \RESET~I .output_register_mode = "none";
defparam \RESET~I .oe_register_mode = "none";
defparam \RESET~I .input_async_reset = "none";
defparam \RESET~I .output_async_reset = "none";
defparam \RESET~I .oe_async_reset = "none";
defparam \RESET~I .input_sync_reset = "none";
defparam \RESET~I .output_sync_reset = "none";
defparam \RESET~I .oe_sync_reset = "none";
defparam \RESET~I .input_power_up = "low";
defparam \RESET~I .output_power_up = "low";
defparam \RESET~I .oe_power_up = "low";

cyclone_lcell \SCHKT:inst|ENA~I (
	.clk(\SCHKT:inst|A1 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|ENA ));
defparam \SCHKT:inst|ENA~I .operation_mode = "normal";
defparam \SCHKT:inst|ENA~I .synch_mode = "off";
defparam \SCHKT:inst|ENA~I .register_cascade_mode = "off";
defparam \SCHKT:inst|ENA~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|ENA~I .lut_mask = "FFFF";
defparam \SCHKT:inst|ENA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|LDLM~I (
	.clk(\X1~combout ),
	.datab(\PSEI~combout ),
	.datac(\ALEI~combout ),
	.datad(\SCHKT:inst|ENA ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|LDLM ));
defparam \MCU80512:inst3|LDLM~I .operation_mode = "normal";
defparam \MCU80512:inst3|LDLM~I .synch_mode = "off";
defparam \MCU80512:inst3|LDLM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|LDLM~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|LDLM~I .lut_mask = "0003";
defparam \MCU80512:inst3|LDLM~I .output_mode = "reg_only";

cyclone_io \P3I[7]~I (
	.combout(\P3I[7]~combout ),
	.padio(P3I[7]));
defparam \P3I[7]~I .operation_mode = "input";
defparam \P3I[7]~I .input_register_mode = "none";
defparam \P3I[7]~I .output_register_mode = "none";
defparam \P3I[7]~I .oe_register_mode = "none";
defparam \P3I[7]~I .input_async_reset = "none";
defparam \P3I[7]~I .output_async_reset = "none";
defparam \P3I[7]~I .oe_async_reset = "none";
defparam \P3I[7]~I .input_sync_reset = "none";
defparam \P3I[7]~I .output_sync_reset = "none";
defparam \P3I[7]~I .oe_sync_reset = "none";
defparam \P3I[7]~I .input_power_up = "low";
defparam \P3I[7]~I .output_power_up = "low";
defparam \P3I[7]~I .oe_power_up = "low";

cyclone_io \ROMdaO[7]~I (
	.combout(\ROMdaO[7]~combout ),
	.padio(ROMdaO[7]));
defparam \ROMdaO[7]~I .operation_mode = "input";
defparam \ROMdaO[7]~I .input_register_mode = "none";
defparam \ROMdaO[7]~I .output_register_mode = "none";
defparam \ROMdaO[7]~I .oe_register_mode = "none";
defparam \ROMdaO[7]~I .input_async_reset = "none";
defparam \ROMdaO[7]~I .output_async_reset = "none";
defparam \ROMdaO[7]~I .oe_async_reset = "none";
defparam \ROMdaO[7]~I .input_sync_reset = "none";
defparam \ROMdaO[7]~I .output_sync_reset = "none";
defparam \ROMdaO[7]~I .oe_sync_reset = "none";
defparam \ROMdaO[7]~I .input_power_up = "low";
defparam \ROMdaO[7]~I .output_power_up = "low";
defparam \ROMdaO[7]~I .oe_power_up = "low";

cyclone_io \P0I[7]~I (
	.combout(\P0I[7]~combout ),
	.padio(P0I[7]));
defparam \P0I[7]~I .operation_mode = "input";
defparam \P0I[7]~I .input_register_mode = "none";
defparam \P0I[7]~I .output_register_mode = "none";
defparam \P0I[7]~I .oe_register_mode = "none";
defparam \P0I[7]~I .input_async_reset = "none";
defparam \P0I[7]~I .output_async_reset = "none";
defparam \P0I[7]~I .oe_async_reset = "none";
defparam \P0I[7]~I .input_sync_reset = "none";
defparam \P0I[7]~I .output_sync_reset = "none";
defparam \P0I[7]~I .oe_sync_reset = "none";
defparam \P0I[7]~I .input_power_up = "low";
defparam \P0I[7]~I .output_power_up = "low";
defparam \P0I[7]~I .oe_power_up = "low";

cyclone_io \P0I[3]~I (
	.combout(\P0I[3]~combout ),
	.padio(P0I[3]));
defparam \P0I[3]~I .operation_mode = "input";
defparam \P0I[3]~I .input_register_mode = "none";
defparam \P0I[3]~I .output_register_mode = "none";
defparam \P0I[3]~I .oe_register_mode = "none";
defparam \P0I[3]~I .input_async_reset = "none";
defparam \P0I[3]~I .output_async_reset = "none";
defparam \P0I[3]~I .oe_async_reset = "none";
defparam \P0I[3]~I .input_sync_reset = "none";
defparam \P0I[3]~I .output_sync_reset = "none";
defparam \P0I[3]~I .oe_sync_reset = "none";
defparam \P0I[3]~I .input_power_up = "low";
defparam \P0I[3]~I .output_power_up = "low";
defparam \P0I[3]~I .oe_power_up = "low";

cyclone_io \ROMdaO[3]~I (
	.combout(\ROMdaO[3]~combout ),
	.padio(ROMdaO[3]));
defparam \ROMdaO[3]~I .operation_mode = "input";
defparam \ROMdaO[3]~I .input_register_mode = "none";
defparam \ROMdaO[3]~I .output_register_mode = "none";
defparam \ROMdaO[3]~I .oe_register_mode = "none";
defparam \ROMdaO[3]~I .input_async_reset = "none";
defparam \ROMdaO[3]~I .output_async_reset = "none";
defparam \ROMdaO[3]~I .oe_async_reset = "none";
defparam \ROMdaO[3]~I .input_sync_reset = "none";
defparam \ROMdaO[3]~I .output_sync_reset = "none";
defparam \ROMdaO[3]~I .oe_sync_reset = "none";
defparam \ROMdaO[3]~I .input_power_up = "low";
defparam \ROMdaO[3]~I .output_power_up = "low";
defparam \ROMdaO[3]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[3]~820_I (
	.dataa(\SCHKT:inst|ENA ),
	.datab(\P0I[3]~combout ),
	.datac(\ROMdaO[3]~combout ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.combout(\MCU80512:inst3|IROMD[3]~820 ));
defparam \MCU80512:inst3|IROMD[3]~820_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[3]~820_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[3]~820_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[3]~820_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[3]~820_I .lut_mask = "CCA0";
defparam \MCU80512:inst3|IROMD[3]~820_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ));
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ));
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s001bo:U1|LDV2CK2~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~2_I .output_mode = "comb_only";

cyclone_io \ROMdaO[4]~I (
	.combout(\ROMdaO[4]~combout ),
	.padio(ROMdaO[4]));
defparam \ROMdaO[4]~I .operation_mode = "input";
defparam \ROMdaO[4]~I .input_register_mode = "none";
defparam \ROMdaO[4]~I .output_register_mode = "none";
defparam \ROMdaO[4]~I .oe_register_mode = "none";
defparam \ROMdaO[4]~I .input_async_reset = "none";
defparam \ROMdaO[4]~I .output_async_reset = "none";
defparam \ROMdaO[4]~I .oe_async_reset = "none";
defparam \ROMdaO[4]~I .input_sync_reset = "none";
defparam \ROMdaO[4]~I .output_sync_reset = "none";
defparam \ROMdaO[4]~I .oe_sync_reset = "none";
defparam \ROMdaO[4]~I .input_power_up = "low";
defparam \ROMdaO[4]~I .output_power_up = "low";
defparam \ROMdaO[4]~I .oe_power_up = "low";

cyclone_io \P0I[4]~I (
	.combout(\P0I[4]~combout ),
	.padio(P0I[4]));
defparam \P0I[4]~I .operation_mode = "input";
defparam \P0I[4]~I .input_register_mode = "none";
defparam \P0I[4]~I .output_register_mode = "none";
defparam \P0I[4]~I .oe_register_mode = "none";
defparam \P0I[4]~I .input_async_reset = "none";
defparam \P0I[4]~I .output_async_reset = "none";
defparam \P0I[4]~I .oe_async_reset = "none";
defparam \P0I[4]~I .input_sync_reset = "none";
defparam \P0I[4]~I .output_sync_reset = "none";
defparam \P0I[4]~I .oe_sync_reset = "none";
defparam \P0I[4]~I .input_power_up = "low";
defparam \P0I[4]~I .output_power_up = "low";
defparam \P0I[4]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[4]~819_I (
	.dataa(\ROMdaO[4]~combout ),
	.datab(\P0I[4]~combout ),
	.datac(\MCU80512:inst3|muxiromd~1 ),
	.datad(\SCHKT:inst|ENA ),
	.combout(\MCU80512:inst3|IROMD[4]~819 ));
defparam \MCU80512:inst3|IROMD[4]~819_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[4]~819_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[4]~819_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[4]~819_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[4]~819_I .lut_mask = "CAC0";
defparam \MCU80512:inst3|IROMD[4]~819_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|IROMD[4]~819 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[4] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .lut_mask = "FAFA";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[4]~I .output_mode = "reg_only";

cyclone_io \ROMdaO[5]~I (
	.combout(\ROMdaO[5]~combout ),
	.padio(ROMdaO[5]));
defparam \ROMdaO[5]~I .operation_mode = "input";
defparam \ROMdaO[5]~I .input_register_mode = "none";
defparam \ROMdaO[5]~I .output_register_mode = "none";
defparam \ROMdaO[5]~I .oe_register_mode = "none";
defparam \ROMdaO[5]~I .input_async_reset = "none";
defparam \ROMdaO[5]~I .output_async_reset = "none";
defparam \ROMdaO[5]~I .oe_async_reset = "none";
defparam \ROMdaO[5]~I .input_sync_reset = "none";
defparam \ROMdaO[5]~I .output_sync_reset = "none";
defparam \ROMdaO[5]~I .oe_sync_reset = "none";
defparam \ROMdaO[5]~I .input_power_up = "low";
defparam \ROMdaO[5]~I .output_power_up = "low";
defparam \ROMdaO[5]~I .oe_power_up = "low";

cyclone_io \P0I[5]~I (
	.combout(\P0I[5]~combout ),
	.padio(P0I[5]));
defparam \P0I[5]~I .operation_mode = "input";
defparam \P0I[5]~I .input_register_mode = "none";
defparam \P0I[5]~I .output_register_mode = "none";
defparam \P0I[5]~I .oe_register_mode = "none";
defparam \P0I[5]~I .input_async_reset = "none";
defparam \P0I[5]~I .output_async_reset = "none";
defparam \P0I[5]~I .oe_async_reset = "none";
defparam \P0I[5]~I .input_sync_reset = "none";
defparam \P0I[5]~I .output_sync_reset = "none";
defparam \P0I[5]~I .oe_sync_reset = "none";
defparam \P0I[5]~I .input_power_up = "low";
defparam \P0I[5]~I .output_power_up = "low";
defparam \P0I[5]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[5]~818_I (
	.dataa(\ROMdaO[5]~combout ),
	.datab(\SCHKT:inst|ENA ),
	.datac(\MCU80512:inst3|muxiromd~1 ),
	.datad(\P0I[5]~combout ),
	.combout(\MCU80512:inst3|IROMD[5]~818 ));
defparam \MCU80512:inst3|IROMD[5]~818_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[5]~818_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[5]~818_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[5]~818_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[5]~818_I .lut_mask = "F808";
defparam \MCU80512:inst3|IROMD[5]~818_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|IROMD[5]~818 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[5] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .lut_mask = "5050";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[5]~I .output_mode = "reg_only";

cyclone_io \P0I[6]~I (
	.combout(\P0I[6]~combout ),
	.padio(P0I[6]));
defparam \P0I[6]~I .operation_mode = "input";
defparam \P0I[6]~I .input_register_mode = "none";
defparam \P0I[6]~I .output_register_mode = "none";
defparam \P0I[6]~I .oe_register_mode = "none";
defparam \P0I[6]~I .input_async_reset = "none";
defparam \P0I[6]~I .output_async_reset = "none";
defparam \P0I[6]~I .oe_async_reset = "none";
defparam \P0I[6]~I .input_sync_reset = "none";
defparam \P0I[6]~I .output_sync_reset = "none";
defparam \P0I[6]~I .oe_sync_reset = "none";
defparam \P0I[6]~I .input_power_up = "low";
defparam \P0I[6]~I .output_power_up = "low";
defparam \P0I[6]~I .oe_power_up = "low";

cyclone_io \ROMdaO[6]~I (
	.combout(\ROMdaO[6]~combout ),
	.padio(ROMdaO[6]));
defparam \ROMdaO[6]~I .operation_mode = "input";
defparam \ROMdaO[6]~I .input_register_mode = "none";
defparam \ROMdaO[6]~I .output_register_mode = "none";
defparam \ROMdaO[6]~I .oe_register_mode = "none";
defparam \ROMdaO[6]~I .input_async_reset = "none";
defparam \ROMdaO[6]~I .output_async_reset = "none";
defparam \ROMdaO[6]~I .oe_async_reset = "none";
defparam \ROMdaO[6]~I .input_sync_reset = "none";
defparam \ROMdaO[6]~I .output_sync_reset = "none";
defparam \ROMdaO[6]~I .oe_sync_reset = "none";
defparam \ROMdaO[6]~I .input_power_up = "low";
defparam \ROMdaO[6]~I .output_power_up = "low";
defparam \ROMdaO[6]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[6]~817_I (
	.dataa(\P0I[6]~combout ),
	.datab(\ROMdaO[6]~combout ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.combout(\MCU80512:inst3|IROMD[6]~817 ));
defparam \MCU80512:inst3|IROMD[6]~817_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[6]~817_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[6]~817_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[6]~817_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[6]~817_I .lut_mask = "AAC0";
defparam \MCU80512:inst3|IROMD[6]~817_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[6]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|IROMD[6]~817 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[6] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246_I .output_mode = "comb_only";

cyclone_io \P0I[2]~I (
	.combout(\P0I[2]~combout ),
	.padio(P0I[2]));
defparam \P0I[2]~I .operation_mode = "input";
defparam \P0I[2]~I .input_register_mode = "none";
defparam \P0I[2]~I .output_register_mode = "none";
defparam \P0I[2]~I .oe_register_mode = "none";
defparam \P0I[2]~I .input_async_reset = "none";
defparam \P0I[2]~I .output_async_reset = "none";
defparam \P0I[2]~I .oe_async_reset = "none";
defparam \P0I[2]~I .input_sync_reset = "none";
defparam \P0I[2]~I .output_sync_reset = "none";
defparam \P0I[2]~I .oe_sync_reset = "none";
defparam \P0I[2]~I .input_power_up = "low";
defparam \P0I[2]~I .output_power_up = "low";
defparam \P0I[2]~I .oe_power_up = "low";

cyclone_io \ROMdaO[2]~I (
	.combout(\ROMdaO[2]~combout ),
	.padio(ROMdaO[2]));
defparam \ROMdaO[2]~I .operation_mode = "input";
defparam \ROMdaO[2]~I .input_register_mode = "none";
defparam \ROMdaO[2]~I .output_register_mode = "none";
defparam \ROMdaO[2]~I .oe_register_mode = "none";
defparam \ROMdaO[2]~I .input_async_reset = "none";
defparam \ROMdaO[2]~I .output_async_reset = "none";
defparam \ROMdaO[2]~I .oe_async_reset = "none";
defparam \ROMdaO[2]~I .input_sync_reset = "none";
defparam \ROMdaO[2]~I .output_sync_reset = "none";
defparam \ROMdaO[2]~I .oe_sync_reset = "none";
defparam \ROMdaO[2]~I .input_power_up = "low";
defparam \ROMdaO[2]~I .output_power_up = "low";
defparam \ROMdaO[2]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[2]~821_I (
	.dataa(\P0I[2]~combout ),
	.datab(\ROMdaO[2]~combout ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.combout(\MCU80512:inst3|IROMD[2]~821 ));
defparam \MCU80512:inst3|IROMD[2]~821_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[2]~821_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[2]~821_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[2]~821_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[2]~821_I .lut_mask = "AAC0";
defparam \MCU80512:inst3|IROMD[2]~821_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|IROMD[2]~821 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[2] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[2]~I .output_mode = "reg_only";

cyclone_io \P0I[0]~I (
	.combout(\P0I[0]~combout ),
	.padio(P0I[0]));
defparam \P0I[0]~I .operation_mode = "input";
defparam \P0I[0]~I .input_register_mode = "none";
defparam \P0I[0]~I .output_register_mode = "none";
defparam \P0I[0]~I .oe_register_mode = "none";
defparam \P0I[0]~I .input_async_reset = "none";
defparam \P0I[0]~I .output_async_reset = "none";
defparam \P0I[0]~I .oe_async_reset = "none";
defparam \P0I[0]~I .input_sync_reset = "none";
defparam \P0I[0]~I .output_sync_reset = "none";
defparam \P0I[0]~I .oe_sync_reset = "none";
defparam \P0I[0]~I .input_power_up = "low";
defparam \P0I[0]~I .output_power_up = "low";
defparam \P0I[0]~I .oe_power_up = "low";

cyclone_io \ROMdaO[0]~I (
	.combout(\ROMdaO[0]~combout ),
	.padio(ROMdaO[0]));
defparam \ROMdaO[0]~I .operation_mode = "input";
defparam \ROMdaO[0]~I .input_register_mode = "none";
defparam \ROMdaO[0]~I .output_register_mode = "none";
defparam \ROMdaO[0]~I .oe_register_mode = "none";
defparam \ROMdaO[0]~I .input_async_reset = "none";
defparam \ROMdaO[0]~I .output_async_reset = "none";
defparam \ROMdaO[0]~I .oe_async_reset = "none";
defparam \ROMdaO[0]~I .input_sync_reset = "none";
defparam \ROMdaO[0]~I .output_sync_reset = "none";
defparam \ROMdaO[0]~I .oe_sync_reset = "none";
defparam \ROMdaO[0]~I .input_power_up = "low";
defparam \ROMdaO[0]~I .output_power_up = "low";
defparam \ROMdaO[0]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[0]~823_I (
	.dataa(\P0I[0]~combout ),
	.datab(\ROMdaO[0]~combout ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.combout(\MCU80512:inst3|IROMD[0]~823 ));
defparam \MCU80512:inst3|IROMD[0]~823_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[0]~823_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[0]~823_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[0]~823_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[0]~823_I .lut_mask = "AAC0";
defparam \MCU80512:inst3|IROMD[0]~823_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[0]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|IROMD[0]~823 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[0] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~I .output_mode = "reg_only";

cyclone_io \P0I[1]~I (
	.combout(\P0I[1]~combout ),
	.padio(P0I[1]));
defparam \P0I[1]~I .operation_mode = "input";
defparam \P0I[1]~I .input_register_mode = "none";
defparam \P0I[1]~I .output_register_mode = "none";
defparam \P0I[1]~I .oe_register_mode = "none";
defparam \P0I[1]~I .input_async_reset = "none";
defparam \P0I[1]~I .output_async_reset = "none";
defparam \P0I[1]~I .oe_async_reset = "none";
defparam \P0I[1]~I .input_sync_reset = "none";
defparam \P0I[1]~I .output_sync_reset = "none";
defparam \P0I[1]~I .oe_sync_reset = "none";
defparam \P0I[1]~I .input_power_up = "low";
defparam \P0I[1]~I .output_power_up = "low";
defparam \P0I[1]~I .oe_power_up = "low";

cyclone_io \ROMdaO[1]~I (
	.combout(\ROMdaO[1]~combout ),
	.padio(ROMdaO[1]));
defparam \ROMdaO[1]~I .operation_mode = "input";
defparam \ROMdaO[1]~I .input_register_mode = "none";
defparam \ROMdaO[1]~I .output_register_mode = "none";
defparam \ROMdaO[1]~I .oe_register_mode = "none";
defparam \ROMdaO[1]~I .input_async_reset = "none";
defparam \ROMdaO[1]~I .output_async_reset = "none";
defparam \ROMdaO[1]~I .oe_async_reset = "none";
defparam \ROMdaO[1]~I .input_sync_reset = "none";
defparam \ROMdaO[1]~I .output_sync_reset = "none";
defparam \ROMdaO[1]~I .oe_sync_reset = "none";
defparam \ROMdaO[1]~I .input_power_up = "low";
defparam \ROMdaO[1]~I .output_power_up = "low";
defparam \ROMdaO[1]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|IROMD[1]~822_I (
	.dataa(\P0I[1]~combout ),
	.datab(\ROMdaO[1]~combout ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.combout(\MCU80512:inst3|IROMD[1]~822 ));
defparam \MCU80512:inst3|IROMD[1]~822_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[1]~822_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[1]~822_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[1]~822_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[1]~822_I .lut_mask = "AAC0";
defparam \MCU80512:inst3|IROMD[1]~822_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|IROMD[1]~822 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[1] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .lut_mask = "FFAA";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I .lut_mask = "0A00";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I .lut_mask = "135F";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I .lut_mask = "2A2A";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AI~62_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AI~62 ));
defparam \MCU80512:inst3|m3s004bo:U3|AI~62_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AI~62_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AI~62_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AI~62_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AI~62_I .lut_mask = "000C";
defparam \MCU80512:inst3|m3s004bo:U3|AI~62_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~396 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I .lut_mask = "7FFF";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~396_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~396 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I .lut_mask = "CD00";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .lut_mask = "33FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|ENAB~207_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|ENAB~207 ));
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~207_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~207_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~207_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~207_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~207_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~207_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|CYC~2_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|CYC~2 ));
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s001bo:U1|CYC~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .lut_mask = "FFFB";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ));
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I .lut_mask = "0003";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I .lut_mask = "131F";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|ENAB~207 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .lut_mask = "3733";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~474 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I .lut_mask = "C0AA";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ));
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I .lut_mask = "B0B0";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~475 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~476 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .lut_mask = "CCFE";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I .lut_mask = "1000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .lut_mask = "60CC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I .lut_mask = "CFCC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I .lut_mask = "00AA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I .lut_mask = "FFEC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~54_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .lut_mask = "E0FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~473 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .lut_mask = "3FFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AH~52 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|GOCYC2~396 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|AG ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .lut_mask = "BFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I .lut_mask = "3F0F";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~500 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I .lut_mask = "F808";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~501 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .lut_mask = "3202";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_INDADDR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~472 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~342 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I .lut_mask = "FF04";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~343 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .lut_mask = "5404";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR~I .output_mode = "reg_only";

cyclone_io \RAMdaO[1]~I (
	.combout(\RAMdaO[1]~combout ),
	.padio(RAMdaO[1]));
defparam \RAMdaO[1]~I .operation_mode = "input";
defparam \RAMdaO[1]~I .input_register_mode = "none";
defparam \RAMdaO[1]~I .output_register_mode = "none";
defparam \RAMdaO[1]~I .oe_register_mode = "none";
defparam \RAMdaO[1]~I .input_async_reset = "none";
defparam \RAMdaO[1]~I .output_async_reset = "none";
defparam \RAMdaO[1]~I .oe_async_reset = "none";
defparam \RAMdaO[1]~I .input_sync_reset = "none";
defparam \RAMdaO[1]~I .output_sync_reset = "none";
defparam \RAMdaO[1]~I .oe_sync_reset = "none";
defparam \RAMdaO[1]~I .input_power_up = "low";
defparam \RAMdaO[1]~I .output_power_up = "low";
defparam \RAMdaO[1]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[1]~14_I (
	.datab(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[1]~combout ),
	.combout(\MUX44:inst6|AT[1]~14 ));
defparam \MUX44:inst6|AT[1]~14_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[1]~14_I .synch_mode = "off";
defparam \MUX44:inst6|AT[1]~14_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[1]~14_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[1]~14_I .lut_mask = "CC00";
defparam \MUX44:inst6|AT[1]~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I (
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.combout(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36 ));
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I .lut_mask = "F0FF";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|misc2~0_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|misc2~0 ));
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .lut_mask = "5500";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ));
defparam \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I .lut_mask = "FC00";
defparam \MCU80512:inst3|m3s004bo:U3|LCJNE~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I .lut_mask = "FF40";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|DJNZ~60 ));
defparam \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s004bo:U3|DJNZ~60_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AB~21_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AB~21 ));
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .lut_mask = "E0F0";
defparam \MCU80512:inst3|m3s004bo:U3|AB~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|DJNZ~60 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AB~21 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I .lut_mask = "FBFA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|JMP_REL~437 ));
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I .lut_mask = "FAF0";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~437_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|misc2~0 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL~437 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|JMP_REL~438 ));
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I .lut_mask = "E444";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~438_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|JMP_REL~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL~438 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|JMP_REL ));
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .lut_mask = "2300";
defparam \MCU80512:inst3|m3s010bo:U8|JMP_REL~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ));
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I .lut_mask = "C080";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .lut_mask = "FFBF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB4~123 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I .lut_mask = "0870";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~123_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB4~123 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593 ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I .lut_mask = "A8FC";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDATEN~212_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593 ),
	.combout(\MCU80512:inst3|IMMDATEN~212 ));
defparam \MCU80512:inst3|IMMDATEN~212_I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDATEN~212_I .synch_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~212_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~212_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDATEN~212_I .lut_mask = "C0EA";
defparam \MCU80512:inst3|IMMDATEN~212_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108 ));
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .lut_mask = "FDFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~409 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I .lut_mask = "F7EF";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~409_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB3~409 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~410 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I .lut_mask = "CECF";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~410_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB3~410 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB3~411 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I .lut_mask = "FEF0";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB3~411_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I .lut_mask = "FFFA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I .lut_mask = "0222";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I .lut_mask = "E0EE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDATEN~211_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB3~411 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650 ),
	.combout(\MCU80512:inst3|IMMDATEN~211 ));
defparam \MCU80512:inst3|IMMDATEN~211_I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDATEN~211_I .synch_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~211_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~211_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDATEN~211_I .lut_mask = "8088";
defparam \MCU80512:inst3|IMMDATEN~211_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDATEN~213_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|IMMDATEN~212 ),
	.datad(\MCU80512:inst3|IMMDATEN~211 ),
	.combout(\MCU80512:inst3|IMMDATEN~213 ));
defparam \MCU80512:inst3|IMMDATEN~213_I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDATEN~213_I .synch_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~213_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDATEN~213_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IMMDATEN~213_I .lut_mask = "CCC0";
defparam \MCU80512:inst3|IMMDATEN~213_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|IROMD[5]~818 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ),
	.regout(\MCU80512:inst3|IMMDAT[5] ));
defparam \MCU80512:inst3|IMMDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[5]~I .lut_mask = "A0A0";
defparam \MCU80512:inst3|IMMDAT[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMA~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|lcyctimer~0 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMA ));
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .lut_mask = "5050";
defparam \MCU80512:inst3|m3s001bo:U1|SMA~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I (
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|pc_load_controller~0 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[2] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .lut_mask = "BFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ));
defparam \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I .lut_mask = "FAFA";
defparam \MCU80512:inst3|m3s004bo:U3|JMPADPTR~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBH~303_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBH~303 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~303_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~303_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~303_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~303_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~303_I .lut_mask = "3074";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~303_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBH~304_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|pc_load_controller~0 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBH~303 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBH~304 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~304_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~304_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~304_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~304_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~304_I .lut_mask = "D580";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~304_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBH~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBH~304 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|NFBH ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s010bo:U8|NFBH~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|IMMDAT[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I .lut_mask = "66AA";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[7]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|IROMD[7]~816 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.regout(\MCU80512:inst3|IMMDAT[7] ));
defparam \MCU80512:inst3|IMMDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[7]~I .lut_mask = "F000";
defparam \MCU80512:inst3|IMMDAT[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|pc_load_controller~0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119 ));
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~119 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ));
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .lut_mask = "3320";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I (
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|IMMDAT[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I .lut_mask = "0537";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I (
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I .lut_mask = "3FC0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~231 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .lut_mask = "8E71";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ));
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85_I .output_mode = "comb_only";

cyclone_io \NESFR~I (
	.combout(\NESFR~combout ),
	.padio(NESFR));
defparam \NESFR~I .operation_mode = "input";
defparam \NESFR~I .input_register_mode = "none";
defparam \NESFR~I .output_register_mode = "none";
defparam \NESFR~I .oe_register_mode = "none";
defparam \NESFR~I .input_async_reset = "none";
defparam \NESFR~I .output_async_reset = "none";
defparam \NESFR~I .oe_async_reset = "none";
defparam \NESFR~I .input_sync_reset = "none";
defparam \NESFR~I .output_sync_reset = "none";
defparam \NESFR~I .oe_sync_reset = "none";
defparam \NESFR~I .input_power_up = "low";
defparam \NESFR~I .output_power_up = "low";
defparam \NESFR~I .oe_power_up = "low";

cyclone_io \RAMdaO[7]~I (
	.combout(\RAMdaO[7]~combout ),
	.padio(RAMdaO[7]));
defparam \RAMdaO[7]~I .operation_mode = "input";
defparam \RAMdaO[7]~I .input_register_mode = "none";
defparam \RAMdaO[7]~I .output_register_mode = "none";
defparam \RAMdaO[7]~I .oe_register_mode = "none";
defparam \RAMdaO[7]~I .input_async_reset = "none";
defparam \RAMdaO[7]~I .output_async_reset = "none";
defparam \RAMdaO[7]~I .oe_async_reset = "none";
defparam \RAMdaO[7]~I .input_sync_reset = "none";
defparam \RAMdaO[7]~I .output_sync_reset = "none";
defparam \RAMdaO[7]~I .oe_sync_reset = "none";
defparam \RAMdaO[7]~I .input_power_up = "low";
defparam \RAMdaO[7]~I .output_power_up = "low";
defparam \RAMdaO[7]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[7]~8_I (
	.datac(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[7]~combout ),
	.combout(\MUX44:inst6|AT[7]~8 ));
defparam \MUX44:inst6|AT[7]~8_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[7]~8_I .synch_mode = "off";
defparam \MUX44:inst6|AT[7]~8_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[7]~8_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[7]~8_I .lut_mask = "F000";
defparam \MUX44:inst6|AT[7]~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I .lut_mask = "3303";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I .lut_mask = "EFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I .lut_mask = "FFD5";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|misc2~1_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|misc2~1 ));
defparam \MCU80512:inst3|m3s010bo:U8|misc2~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~1_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s010bo:U8|misc2~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I .lut_mask = "C0F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I .lut_mask = "0F1E";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|reduce_nor~152 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I .lut_mask = "A0F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2276_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2276 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2276_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2276_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2276_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2276_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2276_I .lut_mask = "0F0E";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2276_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2277_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|BA ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2276 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2277 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2277_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2277_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2277_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2277_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2277_I .lut_mask = "FA3A";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2277_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .lut_mask = "EFFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I .lut_mask = "0010";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2280_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|IMMB3~409 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2280 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2280_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2280_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2280_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2280_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2280_I .lut_mask = "1515";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2280_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2281_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2280 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2281 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2281_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2281_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2281_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2281_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2281_I .lut_mask = "FFF1";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2281_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I .lut_mask = "99C4";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I .lut_mask = "3E0E";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1056 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~108 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I .lut_mask = "FAEA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .lut_mask = "FCF0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I .lut_mask = "4080";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1174 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1173 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1172 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I .lut_mask = "FFF2";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|BE~139 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1175 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I .lut_mask = "FFCD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2278_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2278 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2278_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2278_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2278_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2278_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2278_I .lut_mask = "30E0";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2278_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2279_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1251 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|BA~2278 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2279 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2279_I .lut_mask = "A8A0";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~2282_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|BA~2281 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1176 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2279 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|BA~2282 ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~2282_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2282_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2282_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2282_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2282_I .lut_mask = "FCB8";
defparam \MCU80512:inst3|m3s010bo:U8|BA~2282_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|BA~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|misc2~0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|BA~2277 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|BA~2282 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|BA ));
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .lut_mask = "7250";
defparam \MCU80512:inst3|m3s010bo:U8|BA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PC_INCR~I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s010bo:U8|BA ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PC_INCR ));
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .lut_mask = "AAFA";
defparam \MCU80512:inst3|m3s010bo:U8|PC_INCR~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|PC_INCR ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datac(\MCU80512:inst3|IROMD[0]~823 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~406 ),
	.regout(\MCU80512:inst3|IMMDAT[0] ));
defparam \MCU80512:inst3|IMMDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[0]~I .lut_mask = "E888";
defparam \MCU80512:inst3|IMMDAT[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PC_INCR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|IMMDAT[0] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I .lut_mask = "9666";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMD~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMD ));
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .lut_mask = "0000";
defparam \MCU80512:inst3|m3s001bo:U1|SMD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SME~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|delayten~1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SME ));
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .lut_mask = "0FFF";
defparam \MCU80512:inst3|m3s001bo:U1|SME~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|INT_EN~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|INT_EN ));
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s019bo:U11|INT_EN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~551_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~551 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .lut_mask = "0032";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~551_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.datad(\MCU80512:inst3|m3s020bo:U12|ENAB~207 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~552 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[4] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .lut_mask = "F0B0";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~553_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_FA~552 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .lut_mask = "F080";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~553_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_FA~554_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|load_FA~551 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|load_FA~553 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .lut_mask = "8880";
defparam \MCU80512:inst3|m3s008bo:U7|load_FA~554_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~547 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~0 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .lut_mask = "3330";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~342_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~342 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~342_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~342_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~342_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~342_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~342_I .lut_mask = "0055";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~342_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I .lut_mask = "7377";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I .lut_mask = "4E2A";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I .lut_mask = "0057";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I .lut_mask = "C92B";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1052 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I .lut_mask = "3B0A";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|RMW~342 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|ENAB~207 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1053 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I .lut_mask = "FFF7";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~0 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD ));
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .lut_mask = "3000";
defparam \MCU80512:inst3|m3s008bo:U7|SFR_LOAD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|IROMD[3]~820 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I .lut_mask = "EF20";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~1058 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD~8 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~218 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~3 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219 ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I .lut_mask = "F0F2";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~2 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~219 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ));
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .lut_mask = "FEDC";
defparam \MCU80512:inst3|m3s008bo:U7|SEL_REGBANK~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I (
	.dataa(\MCU80512:inst3|IMMDAT[5] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|IROMD[5]~818 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595_I .output_mode = "comb_only";

cyclone_io \RAMdaO[2]~I (
	.combout(\RAMdaO[2]~combout ),
	.padio(RAMdaO[2]));
defparam \RAMdaO[2]~I .operation_mode = "input";
defparam \RAMdaO[2]~I .input_register_mode = "none";
defparam \RAMdaO[2]~I .output_register_mode = "none";
defparam \RAMdaO[2]~I .oe_register_mode = "none";
defparam \RAMdaO[2]~I .input_async_reset = "none";
defparam \RAMdaO[2]~I .output_async_reset = "none";
defparam \RAMdaO[2]~I .oe_async_reset = "none";
defparam \RAMdaO[2]~I .input_sync_reset = "none";
defparam \RAMdaO[2]~I .output_sync_reset = "none";
defparam \RAMdaO[2]~I .oe_sync_reset = "none";
defparam \RAMdaO[2]~I .input_power_up = "low";
defparam \RAMdaO[2]~I .output_power_up = "low";
defparam \RAMdaO[2]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[2]~13_I (
	.datac(\RAMdaO[2]~combout ),
	.datad(\SCHKT:inst|ENA ),
	.combout(\MUX44:inst6|AT[2]~13 ));
defparam \MUX44:inst6|AT[2]~13_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[2]~13_I .synch_mode = "off";
defparam \MUX44:inst6|AT[2]~13_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[2]~13_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[2]~13_I .lut_mask = "F000";
defparam \MUX44:inst6|AT[2]~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[10]~1171 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|save_stack_data~230 ));
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I .lut_mask = "F0E0";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~230_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|save_stack_data~230 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ));
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I .lut_mask = "0C08";
defparam \MCU80512:inst3|m3s010bo:U8|save_stack_data~231_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[10]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[10] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~43 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I .lut_mask = "3F22";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AI~63_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AI~63 ));
defparam \MCU80512:inst3|m3s004bo:U3|AI~63_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AI~63_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AI~63_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AI~63_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AI~63_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s004bo:U3|AI~63_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I .lut_mask = "3222";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~657 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I .lut_mask = "FFCD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~63 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~658 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I .lut_mask = "FFA8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BF~6_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BF~6 ));
defparam \MCU80512:inst3|m3s005bo:U4|BF~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BF~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BF~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BF~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BF~6_I .lut_mask = "EC00";
defparam \MCU80512:inst3|m3s005bo:U4|BF~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|DJNZ~60 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~402 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I .lut_mask = "0405";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~402_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .lut_mask = "AABA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I .lut_mask = "3777";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .lut_mask = "5A50";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~199 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|BE ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|CA~200 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I .lut_mask = "40C0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2041 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~402 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~662 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I .lut_mask = "1000";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|AE~26_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|AE~26 ));
defparam \MCU80512:inst3|m3s005bo:U4|AE~26_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|AE~26_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AE~26_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AE~26_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|AE~26_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s005bo:U4|AE~26_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s005bo:U4|BF~6 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|AE~26 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ));
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s005bo:U4|ADD3MOD~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|AF~45_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|IMMB4~123 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|AF~45 ));
defparam \MCU80512:inst3|m3s005bo:U4|AF~45_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|AF~45_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AF~45_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AF~45_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|AF~45_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s005bo:U4|AF~45_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK ),
	.datab(\MCU80512:inst3|m3s005bo:U4|AF~45 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BF~6 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ));
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I .lut_mask = "FFDC";
defparam \MCU80512:inst3|m3s005bo:U4|ADD2MOD~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[4]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|IROMD[4]~819 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ),
	.regout(\MCU80512:inst3|IMMDAT[4] ));
defparam \MCU80512:inst3|IMMDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[4]~I .lut_mask = "F000";
defparam \MCU80512:inst3|IMMDAT[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BD~133_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|IMMB4~123 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BD~133 ));
defparam \MCU80512:inst3|m3s003bo:U2|BD~133_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BD~133_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~133_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~133_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BD~133_I .lut_mask = "30BA";
defparam \MCU80512:inst3|m3s003bo:U2|BD~133_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I .lut_mask = "1044";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BD~132_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BD~132 ));
defparam \MCU80512:inst3|m3s003bo:U2|BD~132_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BD~132_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~132_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~132_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BD~132_I .lut_mask = "FAC8";
defparam \MCU80512:inst3|m3s003bo:U2|BD~132_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2037 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I .lut_mask = "FF08";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~87 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .lut_mask = "BAAA";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BD~134_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|BD~133 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BD~132 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BD~134 ));
defparam \MCU80512:inst3|m3s003bo:U2|BD~134_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BD~134_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~134_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BD~134_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BD~134_I .lut_mask = "FEEE";
defparam \MCU80512:inst3|m3s003bo:U2|BD~134_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I .lut_mask = "9898";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LMULDIV~75 ));
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I .lut_mask = "00CC";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB4~123 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ));
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s004bo:U3|IMMB4~124_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I .lut_mask = "AAA8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I .lut_mask = "0133";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2024 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I .lut_mask = "5510";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2027 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~75 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2026 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I .lut_mask = "FFF8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I .lut_mask = "5510";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~651 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~652 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I .lut_mask = "FF70";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.combout(\MCU80512:inst3|m3s025bo:U14|OPC[0]~641 ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[0]~641_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[0]~641 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I .lut_mask = "88C8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~660 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~75 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I .lut_mask = "FF32";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~650 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|BE~43 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~654 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I .lut_mask = "FFFD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[15]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datac(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[15] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[7] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I (
	.clk(\X2~combout ),
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[7]~8 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I .lut_mask = "CCC0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I .lut_mask = "30EE";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[6]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpsw~1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[6] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[7]~56 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[7]~12 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[7]~I .output_mode = "reg_only";

cyclone_io \RAMdaO[5]~I (
	.combout(\RAMdaO[5]~combout ),
	.padio(RAMdaO[5]));
defparam \RAMdaO[5]~I .operation_mode = "input";
defparam \RAMdaO[5]~I .input_register_mode = "none";
defparam \RAMdaO[5]~I .output_register_mode = "none";
defparam \RAMdaO[5]~I .oe_register_mode = "none";
defparam \RAMdaO[5]~I .input_async_reset = "none";
defparam \RAMdaO[5]~I .output_async_reset = "none";
defparam \RAMdaO[5]~I .oe_async_reset = "none";
defparam \RAMdaO[5]~I .input_sync_reset = "none";
defparam \RAMdaO[5]~I .output_sync_reset = "none";
defparam \RAMdaO[5]~I .oe_sync_reset = "none";
defparam \RAMdaO[5]~I .input_power_up = "low";
defparam \RAMdaO[5]~I .output_power_up = "low";
defparam \RAMdaO[5]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[5]~10_I (
	.datab(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[5]~combout ),
	.combout(\MUX44:inst6|AT[5]~10 ));
defparam \MUX44:inst6|AT[5]~10_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[5]~10_I .synch_mode = "off";
defparam \MUX44:inst6|AT[5]~10_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[5]~10_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[5]~10_I .lut_mask = "CC00";
defparam \MUX44:inst6|AT[5]~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I .lut_mask = "F040";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|setpsw~115_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~12 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpsw~115 ));
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .lut_mask = "AA80";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~115_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1309_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1309 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1309_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1309_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1309_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1309_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1309_I .lut_mask = "FF03";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1309_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I .lut_mask = "0C0F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1309 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AZ ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2039 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAF~67_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAF~67 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .lut_mask = "0F0C";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~67_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|AAF~67 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ));
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I .lut_mask = "5800";
defparam \MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~286 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I .lut_mask = "2050";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~286_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~285 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~285_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~286 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~285 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~287 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I .lut_mask = "FFAE";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~287_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~287 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~288 ));
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I .lut_mask = "FFEF";
defparam \MCU80512:inst3|m3s004bo:U3|PSWC[2]~288_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|PSWC[2]~288 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|setpsw~1 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2389 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I .lut_mask = "FC00";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2389_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CO~1 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2404 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I .lut_mask = "7288";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2404_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CO~1 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2389 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2404 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2410 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I .lut_mask = "3ACA";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2410_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|setpsw~115 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CO~1 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2410 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .lut_mask = "D080";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595 ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I .lut_mask = "C0CC";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~593 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BF~6 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594 ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I .lut_mask = "EE0E";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD~663 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~595 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN~594 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ));
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I .lut_mask = "5510";
defparam \MCU80512:inst3|m3s005bo:U4|TEMP2_EN~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAF~69 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .lut_mask = "30C0";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[9]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1313_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1313 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1313_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1313_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1313_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1313_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1313_I .lut_mask = "00CF";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1313_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|IMMDAT[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|IROMD[2]~821 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~399 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .lut_mask = "FFCD";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|IMMDAT[4] ),
	.datad(\MCU80512:inst3|IROMD[4]~819 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I .lut_mask = "FD20";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597_I .output_mode = "comb_only";

cyclone_io \RAMdaO[4]~I (
	.combout(\RAMdaO[4]~combout ),
	.padio(RAMdaO[4]));
defparam \RAMdaO[4]~I .operation_mode = "input";
defparam \RAMdaO[4]~I .input_register_mode = "none";
defparam \RAMdaO[4]~I .output_register_mode = "none";
defparam \RAMdaO[4]~I .oe_register_mode = "none";
defparam \RAMdaO[4]~I .input_async_reset = "none";
defparam \RAMdaO[4]~I .output_async_reset = "none";
defparam \RAMdaO[4]~I .oe_async_reset = "none";
defparam \RAMdaO[4]~I .input_sync_reset = "none";
defparam \RAMdaO[4]~I .output_sync_reset = "none";
defparam \RAMdaO[4]~I .oe_sync_reset = "none";
defparam \RAMdaO[4]~I .input_power_up = "low";
defparam \RAMdaO[4]~I .output_power_up = "low";
defparam \RAMdaO[4]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[4]~11_I (
	.datab(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[4]~combout ),
	.combout(\MUX44:inst6|AT[4]~11 ));
defparam \MUX44:inst6|AT[4]~11_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[4]~11_I .synch_mode = "off";
defparam \MUX44:inst6|AT[4]~11_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[4]~11_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[4]~11_I .lut_mask = "CC00";
defparam \MUX44:inst6|AT[4]~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .lut_mask = "0004";
defparam \MCU80512:inst3|m3s008bo:U7|load_ind_addr~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I (
	.clk(\X2~combout ),
	.datac(\MUX44:inst6|AT[4]~11 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~39 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~656 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I .lut_mask = "ECCC";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CO~1 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I .lut_mask = "FB40";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36 ));
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I .lut_mask = "0010";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I .lut_mask = "0A00";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datac(\MCU80512:inst3|IMMDAT[7] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[7]~72 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2009 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I .lut_mask = "A0E0";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2009_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BF~6 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2010 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I .lut_mask = "FA88";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2010_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I .lut_mask = "1D64";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2004 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2004_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[7]~661 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2004 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2005 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I .lut_mask = "4F44";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2005_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2006 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I .lut_mask = "0105";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2006_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2005 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2006 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2007 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I .lut_mask = "FFCD";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2007_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2007 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2008 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I .lut_mask = "D0C0";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2008_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2009 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2010 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2008 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I .lut_mask = "0F0E";
defparam \MCU80512:inst3|m3s005bo:U4|ACC_EN~2011_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|LDATAB[7]~504 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|REGMOD[7]~36 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[7]~0 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALC~247 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .lut_mask = "CCAC";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~247_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LOCALC~247 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALC~248 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .lut_mask = "ACAC";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALC~248_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|AE~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|AE ));
defparam \MCU80512:inst3|m3s005bo:U4|AE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|AE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|AE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|AE~I .lut_mask = "0020";
defparam \MCU80512:inst3|m3s005bo:U4|AE~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|AE ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BIT0MOD~155 ));
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I .lut_mask = "D5C0";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~155_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|AF~45 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|AE ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BIT0MOD~155 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CO~1 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|BIT0MOD~156 ));
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I .lut_mask = "FAF8";
defparam \MCU80512:inst3|m3s005bo:U4|BIT0MOD~156_I .output_mode = "comb_only";

cyclone_io \RAMdaO[0]~I (
	.combout(\RAMdaO[0]~combout ),
	.padio(RAMdaO[0]));
defparam \RAMdaO[0]~I .operation_mode = "input";
defparam \RAMdaO[0]~I .input_register_mode = "none";
defparam \RAMdaO[0]~I .output_register_mode = "none";
defparam \RAMdaO[0]~I .oe_register_mode = "none";
defparam \RAMdaO[0]~I .input_async_reset = "none";
defparam \RAMdaO[0]~I .output_async_reset = "none";
defparam \RAMdaO[0]~I .oe_async_reset = "none";
defparam \RAMdaO[0]~I .input_sync_reset = "none";
defparam \RAMdaO[0]~I .output_sync_reset = "none";
defparam \RAMdaO[0]~I .oe_sync_reset = "none";
defparam \RAMdaO[0]~I .input_power_up = "low";
defparam \RAMdaO[0]~I .output_power_up = "low";
defparam \RAMdaO[0]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[0]~15_I (
	.datac(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[0]~combout ),
	.combout(\MUX44:inst6|AT[0]~15 ));
defparam \MUX44:inst6|AT[0]~15_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[0]~15_I .synch_mode = "off";
defparam \MUX44:inst6|AT[0]~15_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[0]~15_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[0]~15_I .lut_mask = "F000";
defparam \MUX44:inst6|AT[0]~15_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|setpsw~116_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpsw~116 ));
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~116_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~116_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~116_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~116_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~116_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s020bo:U12|setpsw~116_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|setpsw~116 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BF~6 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ));
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I .lut_mask = "3230";
defparam \MCU80512:inst3|m3s005bo:U4|B_REG_EN~22_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[0] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~400 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .lut_mask = "FD75";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[0] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~901 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I .lut_mask = "E2E2";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I .lut_mask = "00C0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~33 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0]~I .output_mode = "reg_only";

cyclone_io \P2I[0]~I (
	.combout(\P2I[0]~combout ),
	.padio(P2I[0]));
defparam \P2I[0]~I .operation_mode = "input";
defparam \P2I[0]~I .input_register_mode = "none";
defparam \P2I[0]~I .output_register_mode = "none";
defparam \P2I[0]~I .oe_register_mode = "none";
defparam \P2I[0]~I .input_async_reset = "none";
defparam \P2I[0]~I .output_async_reset = "none";
defparam \P2I[0]~I .oe_async_reset = "none";
defparam \P2I[0]~I .input_sync_reset = "none";
defparam \P2I[0]~I .output_sync_reset = "none";
defparam \P2I[0]~I .oe_sync_reset = "none";
defparam \P2I[0]~I .input_power_up = "low";
defparam \P2I[0]~I .output_power_up = "low";
defparam \P2I[0]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~343_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~343 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~343_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~343_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~343_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~343_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~343_I .lut_mask = "8ACF";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~343_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|RMW~344_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1051 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|RMW~343 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~342 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|RMW~344 ));
defparam \MCU80512:inst3|m3s004bo:U3|RMW~344_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~344_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~344_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~344_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~344_I .lut_mask = "F4FF";
defparam \MCU80512:inst3|m3s004bo:U3|RMW~344_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.datac(\P2I[0]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[0]~1127 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0]~I .output_mode = "reg_only";

cyclone_io \P3I[0]~I (
	.combout(\P3I[0]~combout ),
	.padio(P3I[0]));
defparam \P3I[0]~I .operation_mode = "input";
defparam \P3I[0]~I .input_register_mode = "none";
defparam \P3I[0]~I .output_register_mode = "none";
defparam \P3I[0]~I .oe_register_mode = "none";
defparam \P3I[0]~I .input_async_reset = "none";
defparam \P3I[0]~I .output_async_reset = "none";
defparam \P3I[0]~I .oe_async_reset = "none";
defparam \P3I[0]~I .input_sync_reset = "none";
defparam \P3I[0]~I .output_sync_reset = "none";
defparam \P3I[0]~I .oe_sync_reset = "none";
defparam \P3I[0]~I .input_power_up = "low";
defparam \P3I[0]~I .output_power_up = "low";
defparam \P3I[0]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ),
	.datac(\P3I[0]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[0]~1129 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTC[0]~1127 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTD[0]~1129 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~110 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|PAR~47_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|PAR~47 ));
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .lut_mask = "6996";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~47_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|PAR~46_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|PAR~46 ));
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .lut_mask = "55AA";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~46_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|PAR~I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|PAR~47 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|PAR~46 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|PAR ));
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .lut_mask = "6996";
defparam \MCU80512:inst3|m3s005bo:U4|PAR~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2507 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|PAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .lut_mask = "A808";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .lut_mask = "B080";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|D0~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|D0 ));
defparam \MCU80512:inst3|m3s028bo:U15|D0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|D0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|D0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|D0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|D0~I .lut_mask = "FAFA";
defparam \MCU80512:inst3|m3s028bo:U15|D0~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RX_DIN~I (
	.clk(\X1~combout ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datac(\P3I[0]~combout ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s028bo:U15|RST16C~71 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RX_DIN ));
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .lut_mask = "CFCF";
defparam \MCU80512:inst3|m3s028bo:U15|RX_DIN~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I (
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RST16C~72 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ));
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~11 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I .lut_mask = "DD0D";
defparam \MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|IMMDAT[7] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NRD~165_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NRD~165 ));
defparam \MCU80512:inst3|m3s018bo:U10|NRD~165_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~165_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~165_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~165_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~165_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~165_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~660 ));
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~660_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|NRD~165 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~660 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ));
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I .lut_mask = "ABFB";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~661_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[7]~265 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[7]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[7]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~170 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TCI[0]~I (
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TCI[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s028bo:U15|TCI[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .lut_mask = "060A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I (
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .lut_mask = "CCC0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|CO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .lut_mask = "1222";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .lut_mask = "A800";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|CO ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .lut_mask = "006A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|CO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .lut_mask = "1320";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC9~76_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U6|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSTQ1~403 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U5|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RXC9~76 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~76_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~76_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~76_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~76_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~76_I .lut_mask = "0020";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~76_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC9~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~76 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RXC9 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .lut_mask = "2200";
defparam \MCU80512:inst3|m3s028bo:U15|RXC9~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATE12~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RXC9 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RB8control~37 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATE12 ));
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .lut_mask = "00D8";
defparam \MCU80512:inst3|m3s001bo:U1|STATE12~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~541 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~541_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I .lut_mask = "C0F3";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I .lut_mask = "5500";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I (
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|CLEAR ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~521_I .output_mode = "comb_only";

cyclone_io \P3I[6]~I (
	.combout(\P3I[6]~combout ),
	.padio(P3I[6]));
defparam \P3I[6]~I .operation_mode = "input";
defparam \P3I[6]~I .input_register_mode = "none";
defparam \P3I[6]~I .output_register_mode = "none";
defparam \P3I[6]~I .oe_register_mode = "none";
defparam \P3I[6]~I .input_async_reset = "none";
defparam \P3I[6]~I .output_async_reset = "none";
defparam \P3I[6]~I .oe_async_reset = "none";
defparam \P3I[6]~I .input_sync_reset = "none";
defparam \P3I[6]~I .output_sync_reset = "none";
defparam \P3I[6]~I .oe_sync_reset = "none";
defparam \P3I[6]~I .input_power_up = "low";
defparam \P3I[6]~I .output_power_up = "low";
defparam \P3I[6]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|DLMSTQ[0]~I (
	.clk(\X1~combout ),
	.dataa(\P3I[6]~combout ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P3I[7]~combout ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|DLMSTQ[0] ));
defparam \MCU80512:inst3|DLMSTQ[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|DLMSTQ[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|DLMSTQ[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|DLMSTQ[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|DLMSTQ[0]~I .lut_mask = "AF0F";
defparam \MCU80512:inst3|DLMSTQ[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|CA~249_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LBBIT~16 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s007bo:U6|CA~249 ));
defparam \MCU80512:inst3|m3s007bo:U6|CA~249_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|CA~249_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|CA~249_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|CA~249_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|CA~249_I .lut_mask = "3CF3";
defparam \MCU80512:inst3|m3s007bo:U6|CA~249_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I .lut_mask = "5050";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[6] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~656 ));
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~656_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[3]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~657 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[3] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AK ),
	.datad(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~657 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~658 ));
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I .lut_mask = "8F80";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~658_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~656 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~658 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ));
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I .lut_mask = "0B08";
defparam \MCU80512:inst3|m3s010bo:U8|set_data_pointer~659_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|IMMDAT[6] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I .lut_mask = "F4B0";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[6]~267 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[6]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[6]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I .lut_mask = "CCB8";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[6]~0 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[6]~1 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AN~65_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AN~65 ));
defparam \MCU80512:inst3|m3s004bo:U3|AN~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AN~65_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AN~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AN~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AN~65_I .lut_mask = "AAA0";
defparam \MCU80512:inst3|m3s004bo:U3|AN~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AN~66_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AN~65 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AN~66 ));
defparam \MCU80512:inst3|m3s004bo:U3|AN~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AN~66_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AN~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AN~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AN~66_I .lut_mask = "E000";
defparam \MCU80512:inst3|m3s004bo:U3|AN~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I (
	.dataa(\MCU80512:inst3|IMMDAT[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AN~66 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I .lut_mask = "E3E0";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0_I .output_mode = "comb_only";

cyclone_io \RAMdaO[6]~I (
	.combout(\RAMdaO[6]~combout ),
	.padio(RAMdaO[6]));
defparam \RAMdaO[6]~I .operation_mode = "input";
defparam \RAMdaO[6]~I .input_register_mode = "none";
defparam \RAMdaO[6]~I .output_register_mode = "none";
defparam \RAMdaO[6]~I .oe_register_mode = "none";
defparam \RAMdaO[6]~I .input_async_reset = "none";
defparam \RAMdaO[6]~I .output_async_reset = "none";
defparam \RAMdaO[6]~I .oe_async_reset = "none";
defparam \RAMdaO[6]~I .input_sync_reset = "none";
defparam \RAMdaO[6]~I .output_sync_reset = "none";
defparam \RAMdaO[6]~I .oe_sync_reset = "none";
defparam \RAMdaO[6]~I .input_power_up = "low";
defparam \RAMdaO[6]~I .output_power_up = "low";
defparam \RAMdaO[6]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[6]~9_I (
	.datab(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[6]~combout ),
	.combout(\MUX44:inst6|AT[6]~9 ));
defparam \MUX44:inst6|AT[6]~9_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[6]~9_I .synch_mode = "off";
defparam \MUX44:inst6|AT[6]~9_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[6]~9_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[6]~9_I .lut_mask = "CC00";
defparam \MUX44:inst6|AT[6]~9_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .lut_mask = "8A80";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~889 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I .lut_mask = "E2E2";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[6] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .lut_mask = "E400";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[6] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .lut_mask = "E200";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datac(\P3I[6]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[6]~1123 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6]~I .output_mode = "reg_only";

cyclone_io \P2I[6]~I (
	.combout(\P2I[6]~combout ),
	.padio(P2I[6]));
defparam \P2I[6]~I .operation_mode = "input";
defparam \P2I[6]~I .input_register_mode = "none";
defparam \P2I[6]~I .output_register_mode = "none";
defparam \P2I[6]~I .oe_register_mode = "none";
defparam \P2I[6]~I .input_async_reset = "none";
defparam \P2I[6]~I .output_async_reset = "none";
defparam \P2I[6]~I .oe_async_reset = "none";
defparam \P2I[6]~I .input_sync_reset = "none";
defparam \P2I[6]~I .output_sync_reset = "none";
defparam \P2I[6]~I .oe_sync_reset = "none";
defparam \P2I[6]~I .input_power_up = "low";
defparam \P2I[6]~I .output_power_up = "low";
defparam \P2I[6]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.datac(\P2I[6]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[6]~1121 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTD[6]~1123 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTC[6]~1121 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[6] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[6] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~74 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|setpsw~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2508 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I .lut_mask = "5070";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2508_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I .lut_mask = "080C";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2021 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2022 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I .lut_mask = "00D0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAF~68_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAF~68 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .lut_mask = "5040";
defparam \MCU80512:inst3|m3s003bo:U2|AAF~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I .lut_mask = "1818";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2035 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~75 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2034 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I .lut_mask = "FFF8";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|QCI~0_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|AAF~68 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|AAF~69 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|QCI~0 ));
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .lut_mask = "9515";
defparam \MCU80512:inst3|m3s003bo:U2|QCI~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I .lut_mask = "DC8C";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[0]~279 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[0]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[0]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .lut_mask = "E020";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[0]~6 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[0] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|LDATAA[0]~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~655 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|CODAT[0] ));
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .lut_mask = "888F";
defparam \MCU80512:inst3|m3s004bo:U3|CODAT[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|CODAT[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|tmpout~194_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|LOGDI~74 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|tmpout~194 ));
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~194_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~194_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~194_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~194_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~194_I .lut_mask = "C0FA";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~194_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|tmpout~195_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|tmpout~194 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ));
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~195_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~195_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~195_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~195_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~195_I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s006bo:U5|tmpout~195_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|LDATAB[0]~325 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[0]~6 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I .lut_mask = "C404";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CBEN~I (
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CBEN ));
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|m3s003bo:U2|CBEN~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2015 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I .lut_mask = "20FF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I .lut_mask = "A7A2";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|AAF~67 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2025 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I .lut_mask = "B2B0";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AK ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2017 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2032 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2031 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I .lut_mask = "FF50";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I .lut_mask = "64EC";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACC0~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CMUX~38 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACC0 ));
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .lut_mask = "FFF3";
defparam \MCU80512:inst3|m3s005bo:U4|ACC0~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~1038_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~1038 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~1038_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1038_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1038_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1038_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1038_I .lut_mask = "8C04";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1038_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I .lut_mask = "D010";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .lut_mask = "8C80";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .lut_mask = "A808";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4]~I .output_mode = "reg_only";

cyclone_io \P2I[4]~I (
	.combout(\P2I[4]~combout ),
	.padio(P2I[4]));
defparam \P2I[4]~I .operation_mode = "input";
defparam \P2I[4]~I .input_register_mode = "none";
defparam \P2I[4]~I .output_register_mode = "none";
defparam \P2I[4]~I .oe_register_mode = "none";
defparam \P2I[4]~I .input_async_reset = "none";
defparam \P2I[4]~I .output_async_reset = "none";
defparam \P2I[4]~I .oe_async_reset = "none";
defparam \P2I[4]~I .input_sync_reset = "none";
defparam \P2I[4]~I .output_sync_reset = "none";
defparam \P2I[4]~I .oe_sync_reset = "none";
defparam \P2I[4]~I .input_power_up = "low";
defparam \P2I[4]~I .output_power_up = "low";
defparam \P2I[4]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.datac(\P2I[4]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[4]~1123 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4]~I .output_mode = "reg_only";

cyclone_io \P3I[4]~I (
	.combout(\P3I[4]~combout ),
	.padio(P3I[4]));
defparam \P3I[4]~I .operation_mode = "input";
defparam \P3I[4]~I .input_register_mode = "none";
defparam \P3I[4]~I .output_register_mode = "none";
defparam \P3I[4]~I .oe_register_mode = "none";
defparam \P3I[4]~I .input_async_reset = "none";
defparam \P3I[4]~I .output_async_reset = "none";
defparam \P3I[4]~I .oe_async_reset = "none";
defparam \P3I[4]~I .input_sync_reset = "none";
defparam \P3I[4]~I .output_sync_reset = "none";
defparam \P3I[4]~I .oe_sync_reset = "none";
defparam \P3I[4]~I .input_power_up = "low";
defparam \P3I[4]~I .output_power_up = "low";
defparam \P3I[4]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.datac(\P3I[4]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[4]~1125 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTC[4]~1123 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTD[4]~1125 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~86 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[4] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~893 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .lut_mask = "8C80";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LORCV~262_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RXC9 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LORCV~262 ));
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~262_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~262_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~262_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~262_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~262_I .lut_mask = "0311";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~262_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LORCV~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_RX ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LORCV~262 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|LORCV ));
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .lut_mask = "F5FC";
defparam \MCU80512:inst3|m3s028bo:U15|LORCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.combout(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ));
defparam \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s019bo:U11|priorlevelsel~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I (
	.clk(\X1~combout ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|MODE0_IN ));
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s028bo:U15|MODE0_IN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC8~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~76 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RXC8 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .lut_mask = "4400";
defparam \MCU80512:inst3|m3s028bo:U15|RXC8~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MAJQ2~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s028bo:U15|RXC8 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ));
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .lut_mask = "0000";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ2~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RXC7~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U7|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U8|LQ ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RXC9~76 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|RXC7 ));
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .lut_mask = "1100";
defparam \MCU80512:inst3|m3s028bo:U15|RXC7~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|MAJQ1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s028bo:U15|RXC7 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|MAJOUT~75 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|MAJQ1 ));
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .lut_mask = "FAA0";
defparam \MCU80512:inst3|m3s028bo:U15|MAJQ1~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELRST16C~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RST16C~72 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELRST16C ));
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s028bo:U15|DELRST16C~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.combout(\MCU80512:inst3|m3s028bo:U15|gentxclk~17 ));
defparam \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I .lut_mask = "3300";
defparam \MCU80512:inst3|m3s028bo:U15|gentxclk~17_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SWREC~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|gentxclk~17 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|SWREC ));
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .lut_mask = "FFEF";
defparam \MCU80512:inst3|m3s028bo:U15|SWREC~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I (
	.clk(\X1~combout ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .lut_mask = "FCFC";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .lut_mask = "FAFA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ));
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .lut_mask = "20A8";
defparam \MCU80512:inst3|m3s028bo:U15|DELCLRRCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELRCV~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SWREC ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s028bo:U15|gentxclk~17 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~105 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELRCV ));
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .lut_mask = "51F3";
defparam \MCU80512:inst3|m3s028bo:U15|DELRCV~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~5 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RB8control~37 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~105 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I .lut_mask = "FBBB";
defparam \MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|setbitin~52_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setbitin~52 ));
defparam \MCU80512:inst3|m3s028bo:U15|setbitin~52_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|setbitin~52_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setbitin~52_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setbitin~52_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|setbitin~52_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s028bo:U15|setbitin~52_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|BITIN~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|MAJQ2 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MAJQ1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RX_DIN ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|setbitin~52 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|BITIN ));
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .lut_mask = "FEF8";
defparam \MCU80512:inst3|m3s028bo:U15|BITIN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|MODE0_IN ),
	.datab(\MCU80512:inst3|m3s028bo:U15|BITIN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .lut_mask = "FC0A";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .lut_mask = "FAFA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LORCV ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .lut_mask = "FAFA";
defparam \MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .lut_mask = "C840";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|MAJOUT~75 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ));
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .lut_mask = "FF0C";
defparam \MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ));
defparam \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I .lut_mask = "20A0";
defparam \MCU80512:inst3|m3s028bo:U15|setsbuf~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[4] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .lut_mask = "88A0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~383 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4]~I .output_mode = "reg_only";

cyclone_io \P1I[4]~I (
	.combout(\P1I[4]~combout ),
	.padio(P1I[4]));
defparam \P1I[4]~I .operation_mode = "input";
defparam \P1I[4]~I .input_register_mode = "none";
defparam \P1I[4]~I .output_register_mode = "none";
defparam \P1I[4]~I .oe_register_mode = "none";
defparam \P1I[4]~I .input_async_reset = "none";
defparam \P1I[4]~I .output_async_reset = "none";
defparam \P1I[4]~I .oe_async_reset = "none";
defparam \P1I[4]~I .input_sync_reset = "none";
defparam \P1I[4]~I .output_sync_reset = "none";
defparam \P1I[4]~I .oe_sync_reset = "none";
defparam \P1I[4]~I .input_power_up = "low";
defparam \P1I[4]~I .output_power_up = "low";
defparam \P1I[4]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.datac(\P1I[4]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[4]~1123 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON6~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON6 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .lut_mask = "88A0";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON6~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~397 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[3]~508 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[3]~508_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .lut_mask = "E400";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I .lut_mask = "5AF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0~I (
	.clk(\X1~combout ),
	.dataa(\P3I[4]~combout ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|T0 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .lut_mask = "AC00";
defparam \MCU80512:inst3|m3s015bo:U9|T0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_T0~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|T0 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|OLD_T0 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_T0 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .lut_mask = "AC00";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .lut_mask = "C480";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datab(\MCU80512:inst3|m3s015bo:U9|OLD_T0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0L_EN~55 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I .lut_mask = "0A8A";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~55_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0L_EN~55 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0H_EN~171 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I .lut_mask = "F780";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~171_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0H_EN~171 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I .lut_mask = "5055";
defparam \MCU80512:inst3|m3s015bo:U9|T0H_EN~172_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~5 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I .lut_mask = "6AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~6 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[6]~505 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[6]~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[5]~506 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[5]~506_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I .lut_mask = "33CC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0L_EN~I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0L_EN~55 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0L_EN ));
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~I .lut_mask = "3033";
defparam \MCU80512:inst3|m3s015bo:U9|T0L_EN~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[5]~506 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~5 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I .lut_mask = "5AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[6]~505 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~6 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~538 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~538_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~538 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I .lut_mask = "0FF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~10 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[7]~504 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[7]~504_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .lut_mask = "6AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[7]~504 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~10 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I .lut_mask = "AB00";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOAD0~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOAD0 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOAD0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD0~I .lut_mask = "BAAA";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD0~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[2]~509 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[2]~509_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .lut_mask = "CA00";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON4~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON4 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON4 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .lut_mask = "A280";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON4~I .output_mode = "reg_only";

cyclone_io \P3I[2]~I (
	.combout(\P3I[2]~combout ),
	.padio(P3I[2]));
defparam \P3I[2]~I .operation_mode = "input";
defparam \P3I[2]~I .input_register_mode = "none";
defparam \P3I[2]~I .output_register_mode = "none";
defparam \P3I[2]~I .oe_register_mode = "none";
defparam \P3I[2]~I .input_async_reset = "none";
defparam \P3I[2]~I .output_async_reset = "none";
defparam \P3I[2]~I .oe_async_reset = "none";
defparam \P3I[2]~I .input_sync_reset = "none";
defparam \P3I[2]~I .output_sync_reset = "none";
defparam \P3I[2]~I .oe_sync_reset = "none";
defparam \P3I[2]~I .input_power_up = "low";
defparam \P3I[2]~I .output_power_up = "low";
defparam \P3I[2]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|INT0~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\P3I[2]~combout ),
	.datac(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|INT0 ));
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .lut_mask = "22A0";
defparam \MCU80512:inst3|m3s015bo:U9|INT0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIL0~30_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON4 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIL0~30 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~30_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~30_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~30_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~30_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~30_I .lut_mask = "1030";
defparam \MCU80512:inst3|m3s015bo:U9|CIL0~30_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[1]~510 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[1]~510_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[0]~511 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[0]~511_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL0~30 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I .lut_mask = "55AA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[0]~511 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|CIL0~30 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .lut_mask = "7878";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[1]~510 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|CIL0~30 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I .lut_mask = "78F0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[2]~509 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~2 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL0~30 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .lut_mask = "5AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[3]~508 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~3 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIH0~140_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~130 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIH0~140 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .lut_mask = "A0F0";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~140_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIH0~141_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~1346 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~140 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .lut_mask = "8850";
defparam \MCU80512:inst3|m3s015bo:U9|CIH0~141_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I .lut_mask = "A5F0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I .lut_mask = "D2F0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIH0~141 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .lut_mask = "5000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I .lut_mask = "66AA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~2 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I .lut_mask = "78F0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~3 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I .lut_mask = "0FF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[8]~398 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT~4 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[6]~382 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINA[4]~507 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s015bo:U9|DINA[4]~507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I .lut_mask = "6CCC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINA[4]~507 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT~4 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I .lut_mask = "0008";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~136_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I .lut_mask = "00AA";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIH1~41_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIH1~41 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~41_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~41_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~41_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~41_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~41_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s015bo:U9|CIH1~41_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I .lut_mask = "FF05";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[2]~509 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I .lut_mask = "F870";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[2]~509_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[0]~511 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I .lut_mask = "EA2A";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[0]~511_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .lut_mask = "A0C0";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[7]~I .output_mode = "reg_only";

cyclone_io \P3I[3]~I (
	.combout(\P3I[3]~combout ),
	.padio(P3I[3]));
defparam \P3I[3]~I .operation_mode = "input";
defparam \P3I[3]~I .input_register_mode = "none";
defparam \P3I[3]~I .output_register_mode = "none";
defparam \P3I[3]~I .oe_register_mode = "none";
defparam \P3I[3]~I .input_async_reset = "none";
defparam \P3I[3]~I .output_async_reset = "none";
defparam \P3I[3]~I .oe_async_reset = "none";
defparam \P3I[3]~I .input_sync_reset = "none";
defparam \P3I[3]~I .output_sync_reset = "none";
defparam \P3I[3]~I .oe_sync_reset = "none";
defparam \P3I[3]~I .input_power_up = "low";
defparam \P3I[3]~I .output_power_up = "low";
defparam \P3I[3]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|INT1~I (
	.clk(\X1~combout ),
	.dataa(\P3I[3]~combout ),
	.datab(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|INT1 ));
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .lut_mask = "50C0";
defparam \MCU80512:inst3|m3s015bo:U9|INT1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|CIL1~30_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|CIL1~30 ));
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~30_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~30_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~30_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~30_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~30_I .lut_mask = "020A";
defparam \MCU80512:inst3|m3s015bo:U9|CIL1~30_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL1~30 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I .lut_mask = "0FF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .lut_mask = "E020";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMB~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~137 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMB ));
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .lut_mask = "0070";
defparam \MCU80512:inst3|m3s001bo:U1|SMB~I .output_mode = "reg_and_comb";

cyclone_io \P3I[5]~I (
	.combout(\P3I[5]~combout ),
	.padio(P3I[5]));
defparam \P3I[5]~I .operation_mode = "input";
defparam \P3I[5]~I .input_register_mode = "none";
defparam \P3I[5]~I .output_register_mode = "none";
defparam \P3I[5]~I .oe_register_mode = "none";
defparam \P3I[5]~I .input_async_reset = "none";
defparam \P3I[5]~I .output_async_reset = "none";
defparam \P3I[5]~I .oe_async_reset = "none";
defparam \P3I[5]~I .input_sync_reset = "none";
defparam \P3I[5]~I .output_sync_reset = "none";
defparam \P3I[5]~I .oe_sync_reset = "none";
defparam \P3I[5]~I .input_power_up = "low";
defparam \P3I[5]~I .output_power_up = "low";
defparam \P3I[5]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|T1 ),
	.datab(\P3I[5]~combout ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|T1 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .lut_mask = "C0A0";
defparam \MCU80512:inst3|m3s015bo:U9|T1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_T1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|T1 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_T1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_T1 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_T1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~137 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_T1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~138 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I .lut_mask = "44C4";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~138_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~138 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ));
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I .lut_mask = "009F";
defparam \MCU80512:inst3|m3s015bo:U9|T1_EN~139_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINB[0]~511 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[1]~510 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I .lut_mask = "BF80";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[1]~510_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL1~30 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .lut_mask = "66CC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINB[1]~510 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|CIL1~30 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I .lut_mask = "6CCC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINB[2]~509 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~2 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I .lut_mask = "78F0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~3 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[3]~508 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[3]~508_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|CIL1~30 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .lut_mask = "5AF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|DINB[3]~508 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~3 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|CIH1~41 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I .lut_mask = "6AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|CIH1~41 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~131 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I .lut_mask = "0FF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I .lut_mask = "5AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~2 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I .lut_mask = "0FF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~4 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I .lut_mask = "5AF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~5 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[5]~506 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[5]~506_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I .lut_mask = "55AA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINB[5]~506 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~5 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I .lut_mask = "6AAA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~6 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[6]~505 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I .lut_mask = "D8F0";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[6]~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I .lut_mask = "5AF0";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|DINB[6]~505 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~6 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|C4 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~537 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~537_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~537 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I .lut_mask = "55AA";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[9]~396 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT~10 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[7]~504 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I .lut_mask = "BF80";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[7]~504_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .lut_mask = "7F80";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|DINB[7]~504 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~10 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~130 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~1346 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOAD1~1 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOAD1~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I .lut_mask = "FF40";
defparam \MCU80512:inst3|m3s015bo:U9|LOAD1~42_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[7]~387 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T1_EN~136 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|DINB[4]~507 ));
defparam \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I .lut_mask = "F780";
defparam \MCU80512:inst3|m3s015bo:U9|DINB[4]~507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|CO~1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4 ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I .lut_mask = "6CCC";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LOAD1~42 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|DINB[4]~507 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT~4 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.regout(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ));
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON4 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~38 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[4] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I .lut_mask = "E2E2";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I (
	.datab(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~39 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~766 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[4]~271 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[4]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[4]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[4]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~173 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217 ));
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I .lut_mask = "B0F0";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~217 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ));
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I .lut_mask = "EEE0";
defparam \MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .lut_mask = "004E";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datac(\P0I[4]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[4]~1123 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[4]~1123 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~173 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~70 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[4]~767 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[4]~71 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[4]~59 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[4]~1123 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~84 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~85 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~87 ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~894 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~82 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I (
	.clk(\X2~combout ),
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[4]~11 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[4]~83 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I .lut_mask = "CCE2";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[4]~12 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[4] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[4]~13 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1423 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[4]~1424 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .lut_mask = "EA40";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I .lut_mask = "8A02";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I (
	.dataa(\MCU80512:inst3|IMMDAT[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[5]~269 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[5]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[5]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .lut_mask = "E020";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .lut_mask = "6559";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I (
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[5]~2 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I .lut_mask = "EE50";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[5]~2 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[5]~3 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I (
	.clk(\X2~combout ),
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[5]~10 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AN~66 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I .lut_mask = "FC0A";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datab(\MCU80512:inst3|IMMDAT[5] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|LDATAB[5]~322 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[5]~2 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I .lut_mask = "AF05";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I .lut_mask = "9B8A";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I .lut_mask = "58F8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~1036_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|CO~403 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~1036 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~1036_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1036_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1036_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1036_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1036_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1036_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~1037_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1339 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DB~1036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~1037 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~1037_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1037_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1037_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1037_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1037_I .lut_mask = "030F";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1037_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I .lut_mask = "9D8C";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I .lut_mask = "58F8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~1035_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~1035 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~1035_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1035_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1035_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1035_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1035_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1035_I .output_mode = "comb_only";

cyclone_io \RAMdaO[3]~I (
	.combout(\RAMdaO[3]~combout ),
	.padio(RAMdaO[3]));
defparam \RAMdaO[3]~I .operation_mode = "input";
defparam \RAMdaO[3]~I .input_register_mode = "none";
defparam \RAMdaO[3]~I .output_register_mode = "none";
defparam \RAMdaO[3]~I .oe_register_mode = "none";
defparam \RAMdaO[3]~I .input_async_reset = "none";
defparam \RAMdaO[3]~I .output_async_reset = "none";
defparam \RAMdaO[3]~I .oe_async_reset = "none";
defparam \RAMdaO[3]~I .input_sync_reset = "none";
defparam \RAMdaO[3]~I .output_sync_reset = "none";
defparam \RAMdaO[3]~I .oe_sync_reset = "none";
defparam \RAMdaO[3]~I .input_power_up = "low";
defparam \RAMdaO[3]~I .output_power_up = "low";
defparam \RAMdaO[3]~I .oe_power_up = "low";

cyclone_lcell \MUX44:inst6|AT[3]~12_I (
	.datac(\SCHKT:inst|ENA ),
	.datad(\RAMdaO[3]~combout ),
	.combout(\MUX44:inst6|AT[3]~12 ));
defparam \MUX44:inst6|AT[3]~12_I .operation_mode = "normal";
defparam \MUX44:inst6|AT[3]~12_I .synch_mode = "off";
defparam \MUX44:inst6|AT[3]~12_I .register_cascade_mode = "off";
defparam \MUX44:inst6|AT[3]~12_I .sum_lutc_input = "datac";
defparam \MUX44:inst6|AT[3]~12_I .lut_mask = "F000";
defparam \MUX44:inst6|AT[3]~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I .lut_mask = "9D8C";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I .lut_mask = "64EC";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[2] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datab(\MCU80512:inst3|IMMDAT[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I .lut_mask = "CEC4";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[2]~275 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[2]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[2]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .lut_mask = "C840";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[2]~4 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[2] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|LDATAA[2]~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AM~65_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AM~65 ));
defparam \MCU80512:inst3|m3s004bo:U3|AM~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AM~65_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AM~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AM~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AM~65_I .lut_mask = "FECC";
defparam \MCU80512:inst3|m3s004bo:U3|AM~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AM~66_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AM~65 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AM~66 ));
defparam \MCU80512:inst3|m3s004bo:U3|AM~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AM~66_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AM~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AM~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AM~66_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s004bo:U3|AM~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|AM~66 ),
	.datad(\MCU80512:inst3|IMMDAT[2] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s006bo:U5|LDATAB[2]~326 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[2]~4 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .lut_mask = "BC8C";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I .lut_mask = "98BA";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I .lut_mask = "58F8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I .lut_mask = "8A02";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I (
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~712 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I .lut_mask = "30FC";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~712_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|GEN_LO~712 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|CO~265 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~713 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I .lut_mask = "F444";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~713_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|GEN_LO~713 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I .lut_mask = "FCCC";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1046 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1047 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[3] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .lut_mask = "F5DD";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[3] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~895 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .lut_mask = "8C80";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .lut_mask = "B800";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.datac(\P3I[3]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[3]~1126 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3]~I .output_mode = "reg_only";

cyclone_io \P2I[3]~I (
	.combout(\P2I[3]~combout ),
	.padio(P2I[3]));
defparam \P2I[3]~I .operation_mode = "input";
defparam \P2I[3]~I .input_register_mode = "none";
defparam \P2I[3]~I .output_register_mode = "none";
defparam \P2I[3]~I .oe_register_mode = "none";
defparam \P2I[3]~I .input_async_reset = "none";
defparam \P2I[3]~I .output_async_reset = "none";
defparam \P2I[3]~I .oe_async_reset = "none";
defparam \P2I[3]~I .input_sync_reset = "none";
defparam \P2I[3]~I .output_sync_reset = "none";
defparam \P2I[3]~I .oe_sync_reset = "none";
defparam \P2I[3]~I .input_power_up = "low";
defparam \P2I[3]~I .output_power_up = "low";
defparam \P2I[3]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datac(\P2I[3]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[3]~1124 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTD[3]~1126 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTC[3]~1124 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~92 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[3] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[3] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .lut_mask = "88A0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .lut_mask = "8A80";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3]~I .output_mode = "reg_only";

cyclone_io \P1I[3]~I (
	.combout(\P1I[3]~combout ),
	.padio(P1I[3]));
defparam \P1I[3]~I .operation_mode = "input";
defparam \P1I[3]~I .input_register_mode = "none";
defparam \P1I[3]~I .output_register_mode = "none";
defparam \P1I[3]~I .oe_register_mode = "none";
defparam \P1I[3]~I .input_async_reset = "none";
defparam \P1I[3]~I .output_async_reset = "none";
defparam \P1I[3]~I .oe_async_reset = "none";
defparam \P1I[3]~I .input_sync_reset = "none";
defparam \P1I[3]~I .output_sync_reset = "none";
defparam \P1I[3]~I .oe_sync_reset = "none";
defparam \P1I[3]~I .input_power_up = "low";
defparam \P1I[3]~I .output_power_up = "low";
defparam \P1I[3]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.datac(\P1I[3]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[3]~1124 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LTCON3~185 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~185_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON3 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON3~185 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LTCON3~186 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I .lut_mask = "FFD8";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~186_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|AL~39 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[1] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .lut_mask = "5000";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .lut_mask = "8A80";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .lut_mask = "A820";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~1158_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|AL~39 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILL[1]~160 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILL[0]~159 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~1158 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1158_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1158_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1158_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1158_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1158_I .lut_mask = "F7FF";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1158_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~252_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOV0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOV0~252 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~252_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~252_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~252_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~252_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~252_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~252_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~251_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|CO~131 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~538 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LOV0~251 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~251_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~251_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~251_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~251_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~251_I .lut_mask = "CAC0";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~251_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LOV0~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0L_EN ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LOV0~252 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LOV0~251 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LOV0 ));
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .lut_mask = "E2C0";
defparam \MCU80512:inst3|m3s015bo:U9|LOV0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~1153_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~1153 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1153_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1153_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1153_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1153_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1153_I .lut_mask = "FFA0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1153_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~1156_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOV0 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~1153 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~1156 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1156_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1156_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1156_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1156_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1156_I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1156_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~1157_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|TCON~1156 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~1157 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1157_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1157_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1157_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1157_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1157_I .lut_mask = "F0DC";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1157_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|TCON~1158 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~1157 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|TCON[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .lut_mask = "8C80";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRB~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[5] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILA[1]~185 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRB ));
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s019bo:U11|PRB~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|PRB ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[1]~142 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[1]~142_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I (
	.clk(\X1~combout ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILA[1]~185 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[1]~142 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[1] ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILL[1]~160 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[1] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IACK~110_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|AL~39 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILL[1]~160 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILL[0]~159 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IACK~110 ));
defparam \MCU80512:inst3|m3s019bo:U11|IACK~110_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IACK~110_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IACK~110_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IACK~110_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IACK~110_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s019bo:U11|IACK~110_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .lut_mask = "C840";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRC~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[3]~1151 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILA[2]~183 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRC ));
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s019bo:U11|PRC~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I (
	.clk(\X1~combout ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILA[2]~183 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRC ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[2]~140 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[2]~140_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I (
	.clk(\X1~combout ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[2]~140 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILL[2]~161 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[2] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON3~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON3~186 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IACK~110 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILL[2]~161 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON3 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .lut_mask = "0888";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON3~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON2~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON2 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .lut_mask = "C480";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON2~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|OLD_INT1 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|INT1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON3 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON2 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON[3]~1151 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I .lut_mask = "F0EE";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[3]~1151_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|TCON[3]~1151 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[3] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[3] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~40 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~768 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~41 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I .lut_mask = "BA8A";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[3]~273 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[3]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[3]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .lut_mask = "C840";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~174 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .lut_mask = "005C";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datac(\P0I[3]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[3]~1124 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[3]~1124 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~174 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~72 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[3]~769 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[3]~73 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[3]~60 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[3]~1124 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~90 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~93 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~91 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~896 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~88 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I (
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[3]~12 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[3]~89 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I .lut_mask = "0240";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~429 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I .lut_mask = "9655";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I .lut_mask = "5050";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[3]~4 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[3]~10 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[3] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|LDATAA[3]~11 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1426 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[3]~1427 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .lut_mask = "EC20";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~717 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I .lut_mask = "8A02";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~717_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CA~41_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|CO~269 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|GEN_LO~713 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CA~41 ));
defparam \MCU80512:inst3|m3s003bo:U2|CA~41_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CA~41_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~41_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~41_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CA~41_I .lut_mask = "3777";
defparam \MCU80512:inst3|m3s003bo:U2|CA~41_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CA~42_I (
	.datab(\MCU80512:inst3|m3s003bo:U2|GEN_LO~717 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CA~41 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~40 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CA~42 ));
defparam \MCU80512:inst3|m3s003bo:U2|CA~42_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CA~42_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~42_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~42_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CA~42_I .lut_mask = "3000";
defparam \MCU80512:inst3|m3s003bo:U2|CA~42_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~9_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|DB~1037 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1035 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~42 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~9 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~9_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~9_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~9_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~9_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~9_I .lut_mask = "44C4";
defparam \MCU80512:inst3|m3s003bo:U2|DB~9_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CMUX~39_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|CMUX~38 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1038 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DB~9 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ));
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~39_I .lut_mask = "AAA8";
defparam \MCU80512:inst3|m3s003bo:U2|CMUX~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~2 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[1] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277 ));
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I .lut_mask = "AEA2";
defparam \MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPH[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[8]~1170 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|LOCALA[1]~277 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~661 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|DPH[1]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPH[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|DPH[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[1]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|LDATAA[1]~8 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I .lut_mask = "CAF0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[1]~9 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .lut_mask = "BBF3";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|BREG[1] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~899 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1]~I .output_mode = "reg_only";

cyclone_io \P3I[1]~I (
	.combout(\P3I[1]~combout ),
	.padio(P3I[1]));
defparam \P3I[1]~I .operation_mode = "input";
defparam \P3I[1]~I .input_register_mode = "none";
defparam \P3I[1]~I .output_register_mode = "none";
defparam \P3I[1]~I .oe_register_mode = "none";
defparam \P3I[1]~I .input_async_reset = "none";
defparam \P3I[1]~I .output_async_reset = "none";
defparam \P3I[1]~I .oe_async_reset = "none";
defparam \P3I[1]~I .input_sync_reset = "none";
defparam \P3I[1]~I .output_sync_reset = "none";
defparam \P3I[1]~I .oe_sync_reset = "none";
defparam \P3I[1]~I .input_power_up = "low";
defparam \P3I[1]~I .output_power_up = "low";
defparam \P3I[1]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ),
	.datac(\P3I[1]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[1]~1128 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1]~I .output_mode = "reg_only";

cyclone_io \P2I[1]~I (
	.combout(\P2I[1]~combout ),
	.padio(P2I[1]));
defparam \P2I[1]~I .operation_mode = "input";
defparam \P2I[1]~I .input_register_mode = "none";
defparam \P2I[1]~I .output_register_mode = "none";
defparam \P2I[1]~I .oe_register_mode = "none";
defparam \P2I[1]~I .input_async_reset = "none";
defparam \P2I[1]~I .output_async_reset = "none";
defparam \P2I[1]~I .oe_async_reset = "none";
defparam \P2I[1]~I .input_sync_reset = "none";
defparam \P2I[1]~I .output_sync_reset = "none";
defparam \P2I[1]~I .oe_sync_reset = "none";
defparam \P2I[1]~I .input_power_up = "low";
defparam \P2I[1]~I .output_power_up = "low";
defparam \P2I[1]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.datac(\P2I[1]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[1]~1126 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTD[1]~1128 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTC[1]~1126 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[1] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~104 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I .lut_mask = "0022";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q5~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TISET~55 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|Q5 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q5 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .lut_mask = "2220";
defparam \MCU80512:inst3|m3s028bo:U15|Q5~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q6~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|Q5 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|delayten~1 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q6 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s028bo:U15|Q6~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|settsend~2_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.datab(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|Q5 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|settsend~2 ));
defparam \MCU80512:inst3|m3s028bo:U15|settsend~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~2_I .lut_mask = "CCCE";
defparam \MCU80512:inst3|m3s028bo:U15|settsend~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[11]~393 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~108 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I .lut_mask = "5515";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.combout(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX ));
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I .lut_mask = "0FAF";
defparam \MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .lut_mask = "006C";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .lut_mask = "CCC0";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .lut_mask = "006C";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .lut_mask = "8880";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|CO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .lut_mask = "006C";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TCI[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|CLEAR16C_TX ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|CO ),
	.datad(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .lut_mask = "1444";
defparam \MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U3|LQ ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U2|LQ ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U4|CO~25 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s029bo:U1|LQ ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q1 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s028bo:U15|Q1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DELCNT~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setlastbit~108 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|DELCNT ));
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .lut_mask = "B380";
defparam \MCU80512:inst3|m3s028bo:U15|DELCNT~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~108 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165 ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSEND~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|settsend~2 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TSEND ));
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .lut_mask = "2220";
defparam \MCU80512:inst3|m3s028bo:U15|TSEND~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.combout(\MCU80512:inst3|m3s028bo:U15|DATAEN~163 ));
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I .lut_mask = "FF03";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~163_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DATAEN~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|DATAEN~163 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|settsend~2 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|DATAEN ));
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .lut_mask = "00EC";
defparam \MCU80512:inst3|m3s028bo:U15|DATAEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|NEWDATA~I (
	.clk(\X1~combout ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|gentxclk~17 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|NEWDATA ));
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s028bo:U15|NEWDATA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I (
	.clk(\X1~combout ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN~165 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ));
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s028bo:U15|TXSTOPBIT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|Q3~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s028bo:U15|gentxclk~17 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|Q3 ));
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .lut_mask = "0000";
defparam \MCU80512:inst3|m3s028bo:U15|Q3~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[3] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0 ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I .lut_mask = "AAFF";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|Q3 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ));
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s028bo:U15|TSHIFT_IN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~108 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setlastbit~109 ));
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s028bo:U15|setlastbit~109_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSHIFT_IN ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXSTOPBIT ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I .lut_mask = "0010";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[3] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[6] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|setlastbit~109 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~298 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~299 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|Q6 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297 ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~300 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~109 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ));
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .lut_mask = "CE00";
defparam \MCU80512:inst3|m3s028bo:U15|TXLASTBIT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXEND~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXEND ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setlastbit~109 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT~297 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXEND ));
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .lut_mask = "AC00";
defparam \MCU80512:inst3|m3s028bo:U15|TXEND~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TISET~55_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXEND ),
	.datad(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.combout(\MCU80512:inst3|m3s028bo:U15|TISET~55 ));
defparam \MCU80512:inst3|m3s028bo:U15|TISET~55_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~55_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~55_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~55_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~55_I .lut_mask = "FE10";
defparam \MCU80512:inst3|m3s028bo:U15|TISET~55_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TISET~55 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1103 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I .lut_mask = "FBF8";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1103_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I (
	.clk(\X1~combout ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1103 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .lut_mask = "C0C0";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[1] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[1] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .lut_mask = "A0C0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1]~I .output_mode = "reg_only";

cyclone_io \P1I[1]~I (
	.combout(\P1I[1]~combout ),
	.padio(P1I[1]));
defparam \P1I[1]~I .operation_mode = "input";
defparam \P1I[1]~I .input_register_mode = "none";
defparam \P1I[1]~I .output_register_mode = "none";
defparam \P1I[1]~I .oe_register_mode = "none";
defparam \P1I[1]~I .input_async_reset = "none";
defparam \P1I[1]~I .output_async_reset = "none";
defparam \P1I[1]~I .oe_async_reset = "none";
defparam \P1I[1]~I .input_sync_reset = "none";
defparam \P1I[1]~I .output_sync_reset = "none";
defparam \P1I[1]~I .oe_sync_reset = "none";
defparam \P1I[1]~I .input_power_up = "low";
defparam \P1I[1]~I .output_power_up = "low";
defparam \P1I[1]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.datac(\P1I[1]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[1]~1126 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ));
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .lut_mask = "A088";
defparam \MCU80512:inst3|m3s015bo:U9|OLD_INT0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LTCON1~171 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I .lut_mask = "CE0A";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~171_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|AL~39 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILL[0]~159 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LTCON1~170 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I .lut_mask = "4CCC";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~170_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTCON1~171 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON1~170 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON1 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .lut_mask = "DC00";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTCON0~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTCON0 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTCON0 ));
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .lut_mask = "E200";
defparam \MCU80512:inst3|m3s015bo:U9|LTCON0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|INT0 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|OLD_INT0 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON0 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON[1]~1152 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I .lut_mask = "F0EE";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[1]~1152_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON[1]~1152 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~44 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~772 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~45 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|STATE12 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s020bo:U12|setpconlo~0 ));
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s020bo:U12|setpconlo~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|setpconlo~0 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .lut_mask = "3202";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .lut_mask = "005C";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.datac(\P0I[1]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[1]~1126 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[1]~1126 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~176 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~76 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[1]~773 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[1]~77 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[1]~62 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[1]~1126 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~102 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~105 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~103 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~900 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~100 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I (
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[1]~14 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[1]~101 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AM~66 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|LDATAB[1]~324 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[1]~8 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I .lut_mask = "9D8C";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I .lut_mask = "58F8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I (
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U4|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|GEN_LO~716 ));
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s003bo:U2|GEN_LO~716_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CA~40_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U2|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|GEN_LO~716 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CA~40 ));
defparam \MCU80512:inst3|m3s003bo:U2|CA~40_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CA~40_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~40_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CA~40_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CA~40_I .lut_mask = "7FFF";
defparam \MCU80512:inst3|m3s003bo:U2|CA~40_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ACO~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CA~40 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CA~41 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|GEN_LO~717 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ACO ));
defparam \MCU80512:inst3|m3s003bo:U2|ACO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ACO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ACO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ACO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ACO~I .lut_mask = "5595";
defparam \MCU80512:inst3|m3s003bo:U2|ACO~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ACO ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2509 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I .lut_mask = "88B8";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2509_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|setpsw~1 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2508 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2509 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .lut_mask = "C8C0";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[6] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[6] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .lut_mask = "A0C0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6]~I .output_mode = "reg_only";

cyclone_io \P1I[6]~I (
	.combout(\P1I[6]~combout ),
	.padio(P1I[6]));
defparam \P1I[6]~I .operation_mode = "input";
defparam \P1I[6]~I .input_register_mode = "none";
defparam \P1I[6]~I .output_register_mode = "none";
defparam \P1I[6]~I .oe_register_mode = "none";
defparam \P1I[6]~I .input_async_reset = "none";
defparam \P1I[6]~I .output_async_reset = "none";
defparam \P1I[6]~I .oe_async_reset = "none";
defparam \P1I[6]~I .input_sync_reset = "none";
defparam \P1I[6]~I .output_sync_reset = "none";
defparam \P1I[6]~I .oe_sync_reset = "none";
defparam \P1I[6]~I .input_power_up = "low";
defparam \P1I[6]~I .output_power_up = "low";
defparam \P1I[6]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.datac(\P1I[6]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[6]~1121 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[6] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON6 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[6] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[6] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~34 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~762 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~35 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[6]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~171 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .lut_mask = "1032";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.datac(\P0I[6]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[6]~1121 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[6]~1121 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~171 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~66 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[6]~763 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[6]~67 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[6]~57 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[6]~1121 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~72 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[6] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~73 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~890 ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~75 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~70 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I (
	.clk(\X2~combout ),
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[6]~9 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[6]~71 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|upper_nibble_temp~0 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s006bo:U5|LDATAB[6]~323 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[6]~0 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .lut_mask = "BCB0";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I .lut_mask = "98BA";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I .lut_mask = "38F8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~42 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1036 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I .lut_mask = "FFD0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1338 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I .lut_mask = "5CAC";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[6]~2 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[6]~2 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[6]~3 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[6]~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[6]~3 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .lut_mask = "F7A0";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|AA~57_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.combout(\MCU80512:inst3|m3s007bo:U6|AA~57 ));
defparam \MCU80512:inst3|m3s007bo:U6|AA~57_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|AA~57_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~57_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~57_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|AA~57_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s007bo:U6|AA~57_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[2]~10 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[2]~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I .lut_mask = "DF00";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|AA~56_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670 ),
	.combout(\MCU80512:inst3|m3s007bo:U6|AA~56 ));
defparam \MCU80512:inst3|m3s007bo:U6|AA~56_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|AA~56_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~56_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~56_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|AA~56_I .lut_mask = "FFEC";
defparam \MCU80512:inst3|m3s007bo:U6|AA~56_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|AA~58_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.datac(\MCU80512:inst3|m3s007bo:U6|AA~57 ),
	.datad(\MCU80512:inst3|m3s007bo:U6|AA~56 ),
	.combout(\MCU80512:inst3|m3s007bo:U6|AA~58 ));
defparam \MCU80512:inst3|m3s007bo:U6|AA~58_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|AA~58_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~58_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|AA~58_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|AA~58_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s007bo:U6|AA~58_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|CA~248_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datad(\MCU80512:inst3|m3s007bo:U6|AA~58 ),
	.combout(\MCU80512:inst3|m3s007bo:U6|CA~248 ));
defparam \MCU80512:inst3|m3s007bo:U6|CA~248_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|CA~248_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|CA~248_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|CA~248_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|CA~248_I .lut_mask = "9A56";
defparam \MCU80512:inst3|m3s007bo:U6|CA~248_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|ctruout~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s007bo:U6|ctruout~1 ));
defparam \MCU80512:inst3|m3s007bo:U6|ctruout~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|ctruout~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|ctruout~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|ctruout~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|ctruout~1_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s007bo:U6|ctruout~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s007bo:U6|C_TRUE~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datab(\MCU80512:inst3|m3s007bo:U6|CA~249 ),
	.datac(\MCU80512:inst3|m3s007bo:U6|AA~58 ),
	.datad(\MCU80512:inst3|m3s007bo:U6|CA~248 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.ena(\MCU80512:inst3|m3s007bo:U6|ctruout~1 ),
	.regout(\MCU80512:inst3|m3s007bo:U6|C_TRUE ));
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s007bo:U6|C_TRUE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datab(\MCU80512:inst3|m3s007bo:U6|C_TRUE ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[5] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~513 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I .lut_mask = "D0F0";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~513_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|update_program_counter~513 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~519 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I .lut_mask = "A2A0";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_counter~519_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|DLMSTQ[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|DLMSTQ[0] ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|DLMSTQ[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_counter~519 ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|DLMSTQ[1] ));
defparam \MCU80512:inst3|DLMSTQ[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|DLMSTQ[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|DLMSTQ[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|DLMSTQ[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|DLMSTQ[1]~I .lut_mask = "C4F7";
defparam \MCU80512:inst3|DLMSTQ[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[1]~22 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[1]~6 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .lut_mask = "5965";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[1] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[9]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[9] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[1] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datab(\MCU80512:inst3|IMMDAT[1] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[1]~62 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .lut_mask = "88A0";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|T1_EN~139 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|T0H_EN~172 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|OV1_EN~136 ));
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I .lut_mask = "078F";
defparam \MCU80512:inst3|m3s015bo:U9|OV1_EN~136_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I (
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[1] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ));
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s015bo:U9|T0_MODE3~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LOAD1~1 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~537 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~539 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I .lut_mask = "CECC";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~539_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|T0_MODE3~8 ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LLOV1~538 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~539 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|LLOV1~540 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I .lut_mask = "B380";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~540_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LLOV1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s015bo:U9|LLOV1~541 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s015bo:U9|OV1_EN~136 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LLOV1~540 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LLOV1 ));
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .lut_mask = "CA0A";
defparam \MCU80512:inst3|m3s015bo:U9|LLOV1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|S_EN~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SME ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|S_EN ));
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .lut_mask = "00D5";
defparam \MCU80512:inst3|m3s001bo:U1|S_EN~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|DIVTWO~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|DIVTWO ));
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .lut_mask = "2828";
defparam \MCU80512:inst3|m3s028bo:U15|DIVTWO~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|DIVTWO ),
	.datac(\MCU80512:inst3|m3s028bo:U15|COUNT_EN~26 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RSTQ1~403 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I .lut_mask = "F0C0";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~403_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RSTQ1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|RSTQ1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RST16C~71 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RSTQ1~403 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|RSTQ1 ));
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .lut_mask = "C0A0";
defparam \MCU80512:inst3|m3s028bo:U15|RSTQ1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RST16C~72_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSTQ1 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RST16C~71 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RST16C~72 ));
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~72_I .lut_mask = "0800";
defparam \MCU80512:inst3|m3s028bo:U15|RST16C~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~477_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|DELCLRRCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RCV~477 ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~477_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~477_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~477_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~477_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~477_I .lut_mask = "3F30";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~477_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|FSREJ~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RB8control~37 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|FSREJ ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|FSREJ ));
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .lut_mask = "8C80";
defparam \MCU80512:inst3|m3s028bo:U15|FSREJ~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~478_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MAJOUT~75 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RCV~477 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|FSREJ ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RCV~478 ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~478_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~478_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~478_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~478_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~478_I .lut_mask = "F070";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~478_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~479_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SWREC ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RB8control~37 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV~478 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RCV~479 ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~479_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~479_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~479_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~479_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~479_I .lut_mask = "BA3A";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~479_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RCV~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RST16C~72 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RCV~479 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|RCV ));
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .lut_mask = "8880";
defparam \MCU80512:inst3|m3s028bo:U15|RCV~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I (
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datac(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.datad(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|END_DATA~62 ));
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I .lut_mask = "0008";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~62_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|END_DATA~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|END_DATA~62 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RSHIFT_EN~106 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|END_DATA ));
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s028bo:U15|END_DATA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|RISET~94_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.combout(\MCU80512:inst3|m3s028bo:U15|RISET~94 ));
defparam \MCU80512:inst3|m3s028bo:U15|RISET~94_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~94_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~94_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~94_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~94_I .lut_mask = "10F0";
defparam \MCU80512:inst3|m3s028bo:U15|RISET~94_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~94 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1105 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I .lut_mask = "FFCA";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1105_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1105 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[0] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .lut_mask = "A088";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SBUF[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0]~I .output_mode = "reg_only";

cyclone_io \P1I[0]~I (
	.combout(\P1I[0]~combout ),
	.padio(P1I[0]));
defparam \P1I[0]~I .operation_mode = "input";
defparam \P1I[0]~I .input_register_mode = "none";
defparam \P1I[0]~I .output_register_mode = "none";
defparam \P1I[0]~I .oe_register_mode = "none";
defparam \P1I[0]~I .input_async_reset = "none";
defparam \P1I[0]~I .output_async_reset = "none";
defparam \P1I[0]~I .oe_async_reset = "none";
defparam \P1I[0]~I .input_sync_reset = "none";
defparam \P1I[0]~I .output_sync_reset = "none";
defparam \P1I[0]~I .oe_sync_reset = "none";
defparam \P1I[0]~I .input_power_up = "low";
defparam \P1I[0]~I .output_power_up = "low";
defparam \P1I[0]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.datac(\P1I[0]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[0]~1127 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|LTMOD[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTCON0 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[0] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~46 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[0] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I .lut_mask = "CACA";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~47 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~774 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~86 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I .lut_mask = "153F";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .lut_mask = "8FFF";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~0 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I .lut_mask = "B1E4";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1866 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .lut_mask = "DDF5";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .lut_mask = "005C";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datac(\P0I[0]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[0]~1127 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[0]~1127 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~78 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~177 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I .lut_mask = "F838";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[0]~775 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[0]~79 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[0]~63 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[0]~1127 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~108 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[0] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~109 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~902 ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~111 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~106 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I (
	.dataa(\NESFR~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datac(\MUX44:inst6|AT[0]~15 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[0]~107 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I .lut_mask = "F870";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I .lut_mask = "FC22";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BIT0MOD~156 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[0]~0 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|QCI~0 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U1|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[4]~6 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[4]~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .lut_mask = "DF80";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[4]~525 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .lut_mask = "7340";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DA~I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|GEN_LO~717 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CA~40 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~41 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DA ));
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .lut_mask = "8CCC";
defparam \MCU80512:inst3|m3s003bo:U2|DA~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DA ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LOCALC~248 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[0]~14 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[0]~15_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1663 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .lut_mask = "BF80";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[8]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[0]~63 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .lut_mask = "D8D8";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[0]~63 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .lut_mask = "A820";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRA~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[1]~1152 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILA[0]~184 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRA ));
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s019bo:U11|PRA~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[0] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[0] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|PRA ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[0]~141 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~141_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[0]~141 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILL[0]~159 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[0] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILA[0]~184 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1005 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[0] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .lut_mask = "220A";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILL[0]~159 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILL[1]~160 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I .lut_mask = "1100";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRD~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|TCON[7] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILA[3]~187 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRD ));
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s019bo:U11|PRD~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILA[3]~187 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILL[2]~161 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~994 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .lut_mask = "00D8";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~1154_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LLOV1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~1153 ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~1154 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1154_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1154_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1154_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1154_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1154_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1154_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON~1155_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[4] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|TCON~1154 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON[7] ),
	.combout(\MCU80512:inst3|m3s015bo:U9|TCON~1155 ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1155_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1155_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1155_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1155_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1155_I .lut_mask = "FD0C";
defparam \MCU80512:inst3|m3s015bo:U9|TCON~1155_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|TCON[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~994 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IACK~110 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|TCON~1155 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|TCON[7] ));
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .lut_mask = "4C00";
defparam \MCU80512:inst3|m3s015bo:U9|TCON[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|PRD ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[3]~138 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILL[2]~161 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[3] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I .lut_mask = "1105";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1001 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I .lut_mask = "F1F0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~989 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I .lut_mask = "3B0A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[4]~1002 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I (
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~379 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I .lut_mask = "963C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[0]~230 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[12]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[12] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I .lut_mask = "DAD0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[4]~59 ),
	.datac(\MCU80512:inst3|IMMDAT[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[4]~18 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .lut_mask = "EE50";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|SPC~1_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1249 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|SPC~1 ));
defparam \MCU80512:inst3|m3s004bo:U3|SPC~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|SPC~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|SPC~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|SPC~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|SPC~1_I .lut_mask = "C0FF";
defparam \MCU80512:inst3|m3s004bo:U3|SPC~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|SPC~1 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I .lut_mask = "33C6";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~39 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~554 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .lut_mask = "FEFC";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .lut_mask = "F5DD";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~897 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.datac(\P3I[2]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[2]~1127 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2]~I .output_mode = "reg_only";

cyclone_io \P2I[2]~I (
	.combout(\P2I[2]~combout ),
	.padio(P2I[2]));
defparam \P2I[2]~I .operation_mode = "input";
defparam \P2I[2]~I .input_register_mode = "none";
defparam \P2I[2]~I .output_register_mode = "none";
defparam \P2I[2]~I .oe_register_mode = "none";
defparam \P2I[2]~I .input_async_reset = "none";
defparam \P2I[2]~I .output_async_reset = "none";
defparam \P2I[2]~I .oe_async_reset = "none";
defparam \P2I[2]~I .input_sync_reset = "none";
defparam \P2I[2]~I .output_sync_reset = "none";
defparam \P2I[2]~I .oe_sync_reset = "none";
defparam \P2I[2]~I .input_power_up = "low";
defparam \P2I[2]~I .output_power_up = "low";
defparam \P2I[2]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.datac(\P2I[2]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[2]~1125 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTD[2]~1127 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTC[2]~1125 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[2] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[2] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~98 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|CLEAR ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2517 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2517_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2517 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2518 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I .lut_mask = "00A8";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2518_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|setpsw~1 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|ARITH_OPS~109 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2515 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I .lut_mask = "5557";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2515_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|setpsw~1 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2514 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2514_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I (
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2515 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2514 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2516 ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I .lut_mask = "FF80";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT~2516_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|OV~208_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|OV~208 ));
defparam \MCU80512:inst3|m3s003bo:U2|OV~208_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|OV~208_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|OV~208_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|OV~208_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|OV~208_I .lut_mask = "CCCF";
defparam \MCU80512:inst3|m3s003bo:U2|OV~208_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|DB~1039_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|DB~1035 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1037 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~42 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|DB~1039 ));
defparam \MCU80512:inst3|m3s003bo:U2|DB~1039_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1039_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1039_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1039_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1039_I .lut_mask = "0FAF";
defparam \MCU80512:inst3|m3s003bo:U2|DB~1039_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CARI~I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1038 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|DB~9 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CARI ));
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .lut_mask = "BBB4";
defparam \MCU80512:inst3|m3s003bo:U2|CARI~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|OV~1_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|OV~208 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1039 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.combout(\MCU80512:inst3|m3s003bo:U2|OV~1 ));
defparam \MCU80512:inst3|m3s003bo:U2|OV~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|OV~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|OV~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|OV~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|OV~1_I .lut_mask = "4884";
defparam \MCU80512:inst3|m3s003bo:U2|OV~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[5] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[6] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[2] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[1] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[0] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TMPDAT[3] ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~98 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~97 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99 ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[1]~12 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[1]~12 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[1]~13 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[1]~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAD~47_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUP[3]~9 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUP[1]~13 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUP[0]~15 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAD~47 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAD~47_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~47_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~47_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~47_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~47_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~47_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACC0 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALD~129 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I .lut_mask = "CA0A";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~129_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LOCALD~129 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LOCALD~130 ));
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I .lut_mask = "FA50";
defparam \MCU80512:inst3|m3s003bo:U2|LOCALD~130_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[7]~0 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LOCALD~130 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[7]~0 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[7]~1 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[7]~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[5]~4 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[1]~2035 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[6]~2029 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[5]~4 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[5]~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|AAD~46_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUP[7]~1 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUP[6]~3 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUP[4]~7 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|AAD~46 ));
defparam \MCU80512:inst3|m3s003bo:U2|AAD~46_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~46_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~46_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~46_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~46_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s003bo:U2|AAD~46_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|OV~209_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[4]~99 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AJ ),
	.datac(\MCU80512:inst3|m3s003bo:U2|AAD~47 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|AAD~46 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|OV~209 ));
defparam \MCU80512:inst3|m3s003bo:U2|OV~209_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|OV~209_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|OV~209_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|OV~209_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|OV~209_I .lut_mask = "EEEA";
defparam \MCU80512:inst3|m3s003bo:U2|OV~209_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2518 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT~2516 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|OV~1 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|OV~209 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .lut_mask = "EEEC";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.combout(\MCU80512:inst3|m3s028bo:U15|SELRB8~292 ));
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I .lut_mask = "0040";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~292_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SELRB8~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|SELRB8 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|RB8control~37 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SELRB8~292 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SELRB8 ));
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .lut_mask = "E020";
defparam \MCU80512:inst3|m3s028bo:U15|SELRB8~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SELRB8 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|END_DATA ),
	.datad(\MCU80512:inst3|m3s028bo:U15|BLOCK_SBUF_LD ),
	.combout(\MCU80512:inst3|m3s028bo:U15|setsconlo~0 ));
defparam \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I .lut_mask = "20A0";
defparam \MCU80512:inst3|m3s028bo:U15|setsconlo~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1094 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I .lut_mask = "0044";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1094_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|BITIN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1093 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1093_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1094 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|MAJOUT~75 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1093 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DELRCV ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1095 ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I .lut_mask = "CCD8";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON~1095_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|setsconlo~0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON~1095 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.regout(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s028bo:U15|LL_SCON[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[2] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SBUF[2] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[2] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .lut_mask = "8A80";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|LL_SCON[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|SBUF[2] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2]~I .output_mode = "reg_only";

cyclone_io \P1I[2]~I (
	.combout(\P1I[2]~combout ),
	.padio(P1I[2]));
defparam \P1I[2]~I .operation_mode = "input";
defparam \P1I[2]~I .input_register_mode = "none";
defparam \P1I[2]~I .output_register_mode = "none";
defparam \P1I[2]~I .oe_register_mode = "none";
defparam \P1I[2]~I .input_async_reset = "none";
defparam \P1I[2]~I .output_async_reset = "none";
defparam \P1I[2]~I .oe_async_reset = "none";
defparam \P1I[2]~I .input_sync_reset = "none";
defparam \P1I[2]~I .output_sync_reset = "none";
defparam \P1I[2]~I .oe_sync_reset = "none";
defparam \P1I[2]~I .input_power_up = "low";
defparam \P1I[2]~I .output_power_up = "low";
defparam \P1I[2]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.datac(\P1I[2]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[2]~1125 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTCON2 ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[2] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[2] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~42 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[2] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~43 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~770 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~175 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .lut_mask = "050C";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datac(\P0I[2]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[2]~1125 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[2]~1125 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~175 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~74 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[2]~771 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[2]~75 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[2]~61 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[2]~1125 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~96 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[2] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~97 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~898 ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~99 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~94 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I (
	.dataa(\NESFR~combout ),
	.datab(\MUX44:inst6|AT[2]~13 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[2]~95 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332 ));
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[2]~529 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .lut_mask = "7340";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[5]~2023 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[4]~2036 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|GEN_LO~713 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1045 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I .lut_mask = "FFD0";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U3|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U9|S~1044 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~177 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[2]~2033 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[3]~2031 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[3]~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[6] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUP[3]~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[4]~2034 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUP[3]~9 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I .lut_mask = "EC64";
defparam \MCU80512:inst3|m3s003bo:U2|ALUP[3]~9_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[3]~9 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .lut_mask = "BFA0";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[3]~533 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .lut_mask = "7340";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|IROMD[1]~822 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I .lut_mask = "CCAC";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LBBIT~3 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[2] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LBBIT~3 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LBBIT~4 ));
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LBBIT~6 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LBBIT~4 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LBBIT~16 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1311_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|LBBIT~16 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1311 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1311_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1311_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1311_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1311_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1311_I .lut_mask = "5051";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1311_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1310_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|LBBIT~16 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1310 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1310_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1310_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1310_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1310_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1310_I .lut_mask = "22A2";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1310_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1312_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1309 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1311 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1310 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1312 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1312_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1312_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1312_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1312_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1312_I .lut_mask = "4440";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1312_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1315_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1315 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1315_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1315_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1315_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1315_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1315_I .lut_mask = "3323";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1315_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1316_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1316 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1316_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1316_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1316_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1316_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1316_I .lut_mask = "2080";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1316_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1317_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1316 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1317 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1317_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1317_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1317_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1317_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1317_I .lut_mask = "8F88";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1317_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1314_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1314 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1314_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1314_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1314_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1314_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1314_I .lut_mask = "00FA";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1314_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1318_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|LBBIT~16 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1315 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1317 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1314 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1318 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1318_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1318_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1318_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1318_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1318_I .lut_mask = "FFD8";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1318_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|BC~1319_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BC~1313 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1312 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1318 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|BC~1319 ));
defparam \MCU80512:inst3|m3s003bo:U2|BC~1319_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1319_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1319_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1319_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1319_I .lut_mask = "D580";
defparam \MCU80512:inst3|m3s003bo:U2|BC~1319_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[1]~13 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .lut_mask = "F780";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[1]~531 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[1] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .lut_mask = "7520";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I .lut_mask = "0A0A";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1661 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[5]~5 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .lut_mask = "F780";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[5]~521 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .lut_mask = "7340";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|CO~394 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U5|P~8 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CA~42 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .lut_mask = "88C8";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U6|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~2 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I .lut_mask = "3CAA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|LDATAA[5]~2032 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[5] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|BREG[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I (
	.datab(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~891 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .lut_mask = "B800";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[5] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[5] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[5] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .lut_mask = "A0C0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I (
	.datab(\MCU80512:inst3|m3s028bo:U15|SBUF[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[5] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5]~I .output_mode = "reg_only";

cyclone_io \P1I[5]~I (
	.combout(\P1I[5]~combout ),
	.padio(P1I[5]));
defparam \P1I[5]~I .operation_mode = "input";
defparam \P1I[5]~I .input_register_mode = "none";
defparam \P1I[5]~I .output_register_mode = "none";
defparam \P1I[5]~I .oe_register_mode = "none";
defparam \P1I[5]~I .input_async_reset = "none";
defparam \P1I[5]~I .output_async_reset = "none";
defparam \P1I[5]~I .oe_async_reset = "none";
defparam \P1I[5]~I .input_sync_reset = "none";
defparam \P1I[5]~I .output_sync_reset = "none";
defparam \P1I[5]~I .oe_sync_reset = "none";
defparam \P1I[5]~I .input_power_up = "low";
defparam \P1I[5]~I .output_power_up = "low";
defparam \P1I[5]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.datac(\P1I[5]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[5]~1122 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[5] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|TCON[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I .lut_mask = "FC22";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[5] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~36 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~764 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~37 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PCON[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~172 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|PCON[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .lut_mask = "E2E2";
defparam \MCU80512:inst3|m3s020bo:U12|PCON[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .lut_mask = "020E";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datac(\P0I[5]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[5]~1122 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[5]~1122 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I .lut_mask = "CBC8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~172 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~68 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[5]~765 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[5]~69 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[5]~58 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[5]~1122 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~78 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[12]~394 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[5] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IE[5] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .lut_mask = "D080";
defparam \MCU80512:inst3|m3s019bo:U11|L_IE[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IP[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[5] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .lut_mask = "A808";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5]~I .output_mode = "reg_only";

cyclone_io \P2I[5]~I (
	.combout(\P2I[5]~combout ),
	.padio(P2I[5]));
defparam \P2I[5]~I .operation_mode = "input";
defparam \P2I[5]~I .input_register_mode = "none";
defparam \P2I[5]~I .output_register_mode = "none";
defparam \P2I[5]~I .oe_register_mode = "none";
defparam \P2I[5]~I .input_async_reset = "none";
defparam \P2I[5]~I .output_async_reset = "none";
defparam \P2I[5]~I .oe_async_reset = "none";
defparam \P2I[5]~I .input_sync_reset = "none";
defparam \P2I[5]~I .output_sync_reset = "none";
defparam \P2I[5]~I .oe_sync_reset = "none";
defparam \P2I[5]~I .input_power_up = "low";
defparam \P2I[5]~I .output_power_up = "low";
defparam \P2I[5]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.datac(\P2I[5]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[5]~1122 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.datac(\P3I[5]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[5]~1124 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTC[5]~1122 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTD[5]~1124 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I .lut_mask = "BA98";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[5] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[5] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~80 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~79 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~81 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~892 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~76 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[5]~77_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[1] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[13]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[13] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.datad(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.datab(\MCU80512:inst3|IMMDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I .lut_mask = "5E54";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[5]~58 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[5]~16 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I .lut_mask = "0500";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[4]~155 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I .lut_mask = "565A";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MUX44:inst6|AT[5]~10 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~551 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~551 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I .lut_mask = "AABA";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[5]~546 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .lut_mask = "FFC4";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I .lut_mask = "4000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|BREG[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AC ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[20]~402 ),
	.ena(\MCU80512:inst3|m3s005bo:U4|B_REG_EN~22 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|BREG[7] ));
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s005bo:U4|BREG[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|DPL[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s010bo:U8|set_data_pointer~659 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPH[7]~COMBOUT ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|DPL[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .lut_mask = "A820";
defparam \MCU80512:inst3|m3s010bo:U8|DPL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|STATD[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[1]~11 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[7]~14 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|STATD[5] ));
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .lut_mask = "F0AC";
defparam \MCU80512:inst3|m3s001bo:U1|STATD[5]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AC ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datad(\MCU80512:inst3|m3s006bo:U5|LDATAA[7]~14 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15 ));
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|BREG[7] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|LDATAA[7]~15 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I (
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1420 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.combout(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421 ));
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[1]~653 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|TMPADD[0]~655 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327 ),
	.datad(\MCU80512:inst3|m3s006bo:U5|TEMP1_DATA[7]~1421 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s006bo:U5|tmpout~195 ),
	.regout(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ));
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .lut_mask = "EC20";
defparam \MCU80512:inst3|m3s006bo:U5|TMPDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I (
	.dataa(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[0]~2030 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2029 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I .lut_mask = "98DC";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[1]~2028 ),
	.datab(\MCU80512:inst3|m3s006bo:U5|TMPDAT[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2033 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~7 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I .lut_mask = "3F88";
defparam \MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U7|P~8 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|CBEN ),
	.datac(\MCU80512:inst3|m3s003bo:U2|DB~1037 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1340 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341 ));
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I .lut_mask = "AE0C";
defparam \MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|m3s002bo:U8|P~8 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CMUX~39 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|m3s041bo:U10|S~1341 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ));
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I .lut_mask = "3ACA";
defparam \MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~179_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2040 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ~179 ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~179_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~179_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~179_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~179_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~179_I .lut_mask = "F300";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~179_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~178_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1247 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~397 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ~178 ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~178_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~178_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~178_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~178_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~178_I .lut_mask = "FA00";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~178_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~180_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[9] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|EJ~179 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|EJ~178 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|BC~1319 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ~180 ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~180_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~180_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~180_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~180_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~180_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~180_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|EJ~189_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|EJ~180 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1248 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|EJ~189 ));
defparam \MCU80512:inst3|m3s003bo:U2|EJ~189_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~189_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~189_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~189_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~189_I .lut_mask = "DCCC";
defparam \MCU80512:inst3|m3s003bo:U2|EJ~189_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CO~0_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[15] ),
	.datab(\MCU80512:inst3|m3s003bo:U2|BD~134 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|LDATAA[0]~2028 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|EJ~189 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CO~0 ));
defparam \MCU80512:inst3|m3s003bo:U2|CO~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CO~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CO~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CO~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CO~0_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s003bo:U2|CO~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|CO~1_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|BD~134 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|LDATAA[7]~2030 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|CARI ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CO~0 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|CO~1 ));
defparam \MCU80512:inst3|m3s003bo:U2|CO~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|CO~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CO~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|CO~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|CO~1_I .lut_mask = "DDA0";
defparam \MCU80512:inst3|m3s003bo:U2|CO~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|CO~1 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I .lut_mask = "F2D0";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[0]~79 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|LDATAB[0]~511 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[0]~14 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|IMMDAT[1] ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[1]~78 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|LDATAB[1]~510 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[1]~12 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I .lut_mask = "FB08";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[2]~77 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|IMMDAT[2] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|LDATAB[2]~509 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[2]~10 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I .lut_mask = "AAE2";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I .lut_mask = "B8B8";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|IMMDAT[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[3]~76 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|LDATAB[3]~508 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[3]~8 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I .lut_mask = "FD08";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[4]~330 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39 ));
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|REGMOD[4]~39 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[4]~75 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|IMMDAT[4] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|LDATAB[4]~507 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[4]~6 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .lut_mask = "CFA0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38 ));
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datab(\MCU80512:inst3|IMMDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[5]~74 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|LDATAB[5]~506 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|REGMOD[5]~38 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[5]~4 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|AJ~42 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37 ));
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I .lut_mask = "CFC0";
defparam \MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[21]~386 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73 ));
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[1]~654 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|REGMOD[6]~37 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|ALUMOD[6]~73 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|LDATAB[6]~505 ),
	.datab(\MCU80512:inst3|IMMDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s033bo:U3|ACCADD[0]~659 ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAA[6]~2 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|ACC_EN~2011 ),
	.regout(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ));
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I .lut_mask = "B8B8";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|LDATAC[6]~523 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .lut_mask = "7430";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|IROMD[0]~823 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I .lut_mask = "EF40";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[6] ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ACLDAT[4] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LBBIT~5 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s008bo:U7|BIT_POSN[0]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[1] ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I .lut_mask = "A0A0";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1656 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1654 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1655 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[7]~1 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .lut_mask = "DFC0";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I (
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327 ),
	.combout(\MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527 ));
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|ADD3MOD ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ADD2MOD ),
	.datad(\MCU80512:inst3|m3s005bo:U4|LDATAC[7]~527 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s005bo:U4|TEMP2_EN ),
	.regout(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ));
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .lut_mask = "2F20";
defparam \MCU80512:inst3|m3s005bo:U4|ACLDAT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|ACLDAT[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[0] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|ACLDAT[5] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|LBBIT~5 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|LBBIT~6 ));
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s003bo:U2|LBBIT~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC~2038 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|BIT_POSN[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ));
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I .lut_mask = "0F04";
defparam \MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datab(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1659 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUP[2]~11 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .lut_mask = "F7A0";
defparam \MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|IMMDAT[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[2]~61 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|SPC~1 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I .lut_mask = "A101";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1546 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1862 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .lut_mask = "F7D5";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MUX44:inst6|AT[2]~13 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~560 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~19 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I .lut_mask = "8800";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~19_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I (
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[10]~1057 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~552 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~552_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~560 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~19 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[2]~601 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~552 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I .lut_mask = "FEEE";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[5]~595 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[2]~561 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .lut_mask = "FF40";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~388 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~389 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .lut_mask = "0008";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[17] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .lut_mask = "C808";
defparam \MCU80512:inst3|m3s020bo:U12|PSWDAT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[3] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~557 ),
	.datac(\MUX44:inst6|AT[3]~12 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~558 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .lut_mask = "ECEC";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I (
	.dataa(\MCU80512:inst3|IMMDAT[6] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|IROMD[6]~817 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I .lut_mask = "EF20";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I .lut_mask = "C480";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~558 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~552 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[3]~556 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .lut_mask = "FFEC";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|SFR_LOAD ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I .lut_mask = "00C0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|BA~1_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~18 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|WEP~17 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|BA~1 ));
defparam \MCU80512:inst3|m3s019bo:U11|BA~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|BA~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BA~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BA~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|BA~1_I .lut_mask = "FFEC";
defparam \MCU80512:inst3|m3s019bo:U11|BA~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~672_I (
	.datac(\MCU80512:inst3|m3s028bo:U15|LL_SCON[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LL_SCON[1] ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LRITI~672 ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~672_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~672_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~672_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~672_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~672_I .lut_mask = "FFF0";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~672_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~668_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LRITI ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LRITI~668 ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~668_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~668_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~668_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~668_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~668_I .lut_mask = "FFD5";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~668_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|set_riti~0_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|set_riti~0 ));
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~0_I .lut_mask = "CC00";
defparam \MCU80512:inst3|m3s028bo:U15|set_riti~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~671_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|set_riti~0 ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TISET~55 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|RISET~94 ),
	.combout(\MCU80512:inst3|m3s028bo:U15|LRITI~671 ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~671_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~671_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~671_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~671_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~671_I .lut_mask = "8880";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~671_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|LRITI~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|LRITI~672 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LRITI~668 ),
	.datad(\MCU80512:inst3|m3s028bo:U15|LRITI~671 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|LRITI ));
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .lut_mask = "CC80";
defparam \MCU80512:inst3|m3s028bo:U15|LRITI~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|PRE~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|LRITI ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|priorlevelsel~0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILA[4]~182 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|PRE ));
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .lut_mask = "0080";
defparam \MCU80512:inst3|m3s019bo:U11|PRE~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|PRE ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[4] ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_IE[4] ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[4]~139 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[4]~139_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILB[2]~140 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILB[4]~139 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[1]~142 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[0]~141 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILB[0]~143 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s019bo:U11|ILB[0]~143_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP1~320_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datab(\MCU80512:inst3|m3s019bo:U11|BA~1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[3]~138 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[0]~143 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP1~320 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP1~320_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~320_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~320_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~320_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~320_I .lut_mask = "EFEE";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~320_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP1~326_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IP1~320 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP1~326 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP1~326_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~326_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~326_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~326_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~326_I .lut_mask = "840C";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~326_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP1~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP1~326 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|IP1 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .lut_mask = "28A0";
defparam \MCU80512:inst3|m3s019bo:U11|IP1~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP0~305_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP0~305 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP0~305_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~305_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~305_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~305_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~305_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~305_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILA[1]~185 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILA[2]~183 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILA[0]~184 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILA[4]~182 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|ILA[0]~186 ));
defparam \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s019bo:U11|ILA[0]~186_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|BB~23_I (
	.datab(\MCU80512:inst3|m3s019bo:U11|ILA[0]~186 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILA[3]~187 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|BB~23 ));
defparam \MCU80512:inst3|m3s019bo:U11|BB~23_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|BB~23_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BB~23_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BB~23_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|BB~23_I .lut_mask = "FF0C";
defparam \MCU80512:inst3|m3s019bo:U11|BB~23_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|BB~I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|ILB[3]~138 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|BA~1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|BB~23 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[0]~143 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|BB ));
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s019bo:U11|BB~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP0~311_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|BB ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1250 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.combout(\MCU80512:inst3|m3s019bo:U11|IP0~311 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP0~311_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~311_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~311_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~311_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~311_I .lut_mask = "F544";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~311_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|IP0~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|IP0~305 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|IP0~311 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|IP0 ));
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .lut_mask = "08C8";
defparam \MCU80512:inst3|m3s019bo:U11|IP0~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[0]~334 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I .lut_mask = "A808";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1009 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I .lut_mask = "FF10";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~993 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I .lut_mask = "EFE0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[0]~300 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[0]~1010 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datac(\MCU80512:inst3|IROMD[1]~822 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~406 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~408 ),
	.regout(\MCU80512:inst3|IMMDAT[1] ));
defparam \MCU80512:inst3|IMMDAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[1]~I .lut_mask = "EC80";
defparam \MCU80512:inst3|IMMDAT[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datab(\MCU80512:inst3|IMMDAT[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PC_INCR ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I .lut_mask = "157F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|IMMDAT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I .lut_mask = "956A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I (
	.dataa(\MCU80512:inst3|IMMDAT[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[1]~333 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I .lut_mask = "E020";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1007 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I .lut_mask = "FF10";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|IP0 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~991 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I .lut_mask = "EFE0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[1]~298 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[1]~1008 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datac(\MCU80512:inst3|IROMD[2]~821 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~408 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~410 ),
	.regout(\MCU80512:inst3|IMMDAT[2] ));
defparam \MCU80512:inst3|IMMDAT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[2]~I .lut_mask = "EC80";
defparam \MCU80512:inst3|IMMDAT[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|IMMDAT[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BB~206 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I .lut_mask = "7F15";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I .lut_mask = "8778";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I (
	.dataa(\MCU80512:inst3|IMMDAT[2] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[2]~332 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I .lut_mask = "EF20";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~988 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I .lut_mask = "3120";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[2]~296 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~989 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datac(\MCU80512:inst3|IROMD[3]~820 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~410 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~379 ),
	.regout(\MCU80512:inst3|IMMDAT[3] ));
defparam \MCU80512:inst3|IMMDAT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[3]~I .lut_mask = "137F";
defparam \MCU80512:inst3|IMMDAT[3]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[3]~430 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[11]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|IMMDAT[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|BA~196 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I .lut_mask = "70F7";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I (
	.dataa(\MCU80512:inst3|IMMDAT[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~303 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I .lut_mask = "936C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[11] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datab(\MCU80512:inst3|IMMDAT[3] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[3]~60 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[2] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[1]~216 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I .lut_mask = "1E5A";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[3] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CD[2]~154 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I .lut_mask = "0100";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[5] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[4] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|CU[3]~217 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I (
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I .lut_mask = "0F3C";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[6] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MUX44:inst6|AT[6]~9 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[6]~548 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[4]~549 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[6]~548 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[6]~593 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .lut_mask = "FAF0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[19]~401 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .lut_mask = "E200";
defparam \MCU80512:inst3|m3s020bo:U12|L_MSIZ[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|BREG[7] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I .lut_mask = "FC30";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~887 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s031bo:U10|DAT[7] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s028bo:U15|SBUF[7] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|setsbuf~0 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SBUF[7] ));
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s028bo:U15|SBUF[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|SBUF[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|L_SCON[7] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~21 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7]~I .output_mode = "reg_only";

cyclone_io \P1I[7]~I (
	.combout(\P1I[7]~combout ),
	.padio(P1I[7]));
defparam \P1I[7]~I .operation_mode = "input";
defparam \P1I[7]~I .input_register_mode = "none";
defparam \P1I[7]~I .output_register_mode = "none";
defparam \P1I[7]~I .oe_register_mode = "none";
defparam \P1I[7]~I .input_async_reset = "none";
defparam \P1I[7]~I .output_async_reset = "none";
defparam \P1I[7]~I .oe_async_reset = "none";
defparam \P1I[7]~I .input_sync_reset = "none";
defparam \P1I[7]~I .output_sync_reset = "none";
defparam \P1I[7]~I .oe_sync_reset = "none";
defparam \P1I[7]~I .input_power_up = "low";
defparam \P1I[7]~I .output_power_up = "low";
defparam \P1I[7]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.datac(\P1I[7]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTB[7]~1120 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LBI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .lut_mask = "33F0";
defparam \MCU80512:inst3|m3s018bo:U10|LBI_IN[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I (
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U1|LCT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U2|LCT[7] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|TCON[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s015bo:U9|LTMOD[7] ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I .lut_mask = "F2C2";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I (
	.dataa(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U4|LCT[7] ),
	.datab(\MCU80512:inst3|m3s015bo:U9|m3s016bo:U3|LCT[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~32 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~760 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~33 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|set_port_sfrs~218 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .lut_mask = "003A";
defparam \MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.datac(\P0I[7]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTA[7]~1120 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LAI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LAI_IN[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTA[7]~1120 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~170 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~64 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65 ));
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I .lut_mask = "F388";
defparam \MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s023bo:U13|SUB_TIMER[7]~761 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SUB_MISC[7]~65 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I .lut_mask = "ADA8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I (
	.dataa(\MCU80512:inst3|m3s023bo:U13|SUB_SERIAL[7]~56 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORTB[7]~1120 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~66 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I .lut_mask = "BBC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IP[7] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[13]~395 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_IP[7] ));
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .lut_mask = "88C0";
defparam \MCU80512:inst3|m3s019bo:U11|L_IP[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~19 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.datac(\P3I[7]~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTD[7]~1122 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LDI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .lut_mask = "50FA";
defparam \MCU80512:inst3|m3s018bo:U10|LDI_IN[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~32 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .lut_mask = "0F0F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7]~I .output_mode = "reg_only";

cyclone_io \P2I[7]~I (
	.combout(\P2I[7]~combout ),
	.padio(P2I[7]));
defparam \P2I[7]~I .operation_mode = "input";
defparam \P2I[7]~I .input_register_mode = "none";
defparam \P2I[7]~I .output_register_mode = "none";
defparam \P2I[7]~I .oe_register_mode = "none";
defparam \P2I[7]~I .input_async_reset = "none";
defparam \P2I[7]~I .output_async_reset = "none";
defparam \P2I[7]~I .oe_async_reset = "none";
defparam \P2I[7]~I .input_sync_reset = "none";
defparam \P2I[7]~I .output_sync_reset = "none";
defparam \P2I[7]~I .oe_sync_reset = "none";
defparam \P2I[7]~I .input_power_up = "low";
defparam \P2I[7]~I .output_power_up = "low";
defparam \P2I[7]~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.datac(\P2I[7]~combout ),
	.datad(\MCU80512:inst3|m3s004bo:U3|RMW~344 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s010bo:U8|misc2~1 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PORTC[7]~1120 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|LCI_IN[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|LCI_IN[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_IE[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORTC[7]~1120 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_IP[7] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORTD[7]~1122 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~68 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I .lut_mask = "AFC0";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~67 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~69 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I .lut_mask = "DC98";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|PSWDAT[7] ),
	.datac(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~888 ),
	.datad(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~64 ),
	.combout(\MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65 ));
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I .lut_mask = "F588";
defparam \MCU80512:inst3|m3s023bo:U13|SFRDAT[7]~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[7]~327 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I .lut_mask = "EF20";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datab(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~984 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I .lut_mask = "5140";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~985 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I .lut_mask = "175F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|IMMDAT[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|IROMD[6]~817 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~179 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|IMMDATEN~213 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~180 ),
	.regout(\MCU80512:inst3|IMMDAT[6] ));
defparam \MCU80512:inst3|IMMDAT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|IMMDAT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|IMMDAT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IMMDAT[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|IMMDAT[6]~I .lut_mask = "7F15";
defparam \MCU80512:inst3|IMMDAT[6]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~180 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I .lut_mask = "7F07";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I .lut_mask = "0537";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~379 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~411 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s040bo:U5|NGC~178 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~412 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I .lut_mask = "F0E0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I .lut_mask = "936C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[0]~434 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I .lut_mask = "88BB";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I (
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[0]~23 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[0]~7 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I .lut_mask = "5715";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datab(\MCU80512:inst3|IMMDAT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|BB~104 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I .lut_mask = "956A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U2|SUM[2]~432 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I .lut_mask = "88BB";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I (
	.dataa(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1665 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1658 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1670 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I .lut_mask = "3320";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|L_YY[2]~21 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[2]~5 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[1]~413 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I .lut_mask = "1008";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~403 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I .lut_mask = "1733";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datad(\MCU80512:inst3|IMMDAT[7] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I .lut_mask = "965A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I (
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I .lut_mask = "3030";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[0]~408 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[4]~3 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I (
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~404 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I .lut_mask = "5070";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BB~37 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .lut_mask = "9963";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I .lut_mask = "5500";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[6]~1 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|LBUSA[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I .lut_mask = "1555";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I .lut_mask = "7F7F";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~409 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~128 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|BA~127 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|AG~3 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I .lut_mask = "5666";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I (
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBH ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|ALUDAT_MOD[7]~0 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122 ));
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I .lut_mask = "CCCF";
defparam \MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~421_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~400 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AP~1 ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBL~421 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~421_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~421_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~421_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~421_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~421_I .lut_mask = "05CD";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~421_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~420_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|pc_load_controller~0 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBL~420 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~420_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~420_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~420_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~420_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~420_I .lut_mask = "A802";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~420_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~422_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL~421 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBL~420 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|NFBL~422 ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~422_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~422_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~422_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~422_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~422_I .lut_mask = "EF00";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~422_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|NFBL~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|m3s010bo:U8|SEL_11BIT_ADDR~122 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datad(\MCU80512:inst3|m3s010bo:U8|NFBL~422 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|NFBL ));
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .lut_mask = "5540";
defparam \MCU80512:inst3|m3s010bo:U8|NFBL~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datac(\MCU80512:inst3|IMMDAT[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[3]~331 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I .lut_mask = "C840";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datab(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1003 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I .lut_mask = "5510";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1005 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|ILL[1]~160 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~994 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1004 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I .lut_mask = "FFA8";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U4|SUM[3]~304 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[3]~1006 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .lut_mask = "BB11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|NC[2]~379 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datad(\MCU80512:inst3|IMMDAT[4] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I .lut_mask = "4DCF";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I .lut_mask = "936C";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILA[4]~182 ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .lut_mask = "0000";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILA[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|IP1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[4]~139 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|LAT_ILA[4] ),
	.aclr(gnd),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~998 ),
	.regout(\MCU80512:inst3|m3s019bo:U11|LAT_ILB[4] ));
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s019bo:U11|LAT_ILB[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datab(\MCU80512:inst3|IMMDAT[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[5]~329 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I .lut_mask = "E040";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~995 ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I .lut_mask = "3130";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~997 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~998 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~999 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~996 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I .lut_mask = "FF80";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[1]~228 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|LOCALA[5]~1000 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.datac(\MCU80512:inst3|IMMDAT[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BA~35 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I .lut_mask = "7F13";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|JMP_REL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|BB~21 ),
	.datad(\MCU80512:inst3|IMMDAT[6] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I .lut_mask = "965A";
defparam \MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datab(\MCU80512:inst3|IMMDAT[6] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_RDAT[6]~328 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I .lut_mask = "FD08";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|JMPADPTR ),
	.datab(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~986 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987 ));
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I .lut_mask = "3210";
defparam \MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|NFBL ),
	.datac(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s013bo:U2|Mux~987 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_counter~521 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_counter~520 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .lut_mask = "DD11";
defparam \MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U3|SUM[2]~226 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|m3s011bo:U1|m3s027bo:U1|SUM[2] ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s010bo:U8|save_stack_data~231 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ));
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s010bo:U8|STACK_DATA[14]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|STACK_DATA[14] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|STACK_MUX ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.datac(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|REG_HI_NIBBLE[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I .lut_mask = "EA62";
defparam \MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|IMMDAT[6] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|LDATAA[6]~57 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s009bo:U1|RAMDI[6]~14 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ));
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .lut_mask = "FC0A";
defparam \MCU80512:inst3|m3s008bo:U7|RAMDI[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[10]~390 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|L_SCON[6] ));
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .lut_mask = "88A0";
defparam \MCU80512:inst3|m3s028bo:U15|L_SCON[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|setclear~35_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|S_EN ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datad(\MCU80512:inst3|CLEAR ),
	.combout(\MCU80512:inst3|setclear~35 ));
defparam \MCU80512:inst3|setclear~35_I .operation_mode = "normal";
defparam \MCU80512:inst3|setclear~35_I .synch_mode = "off";
defparam \MCU80512:inst3|setclear~35_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|setclear~35_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|setclear~35_I .lut_mask = "02AA";
defparam \MCU80512:inst3|setclear~35_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|CLEAR~I (
	.clk(\X1~combout ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|setclear~35 ),
	.regout(\MCU80512:inst3|CLEAR ));
defparam \MCU80512:inst3|CLEAR~I .operation_mode = "normal";
defparam \MCU80512:inst3|CLEAR~I .synch_mode = "off";
defparam \MCU80512:inst3|CLEAR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|CLEAR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|CLEAR~I .lut_mask = "FFFF";
defparam \MCU80512:inst3|CLEAR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD~36 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD ));
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s025bo:U14|L_OPLOAD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_RESINT~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datab(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_RESINT ));
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .lut_mask = "22FF";
defparam \MCU80512:inst3|m3s020bo:U12|L_RESINT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|ENAB~208_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|ENAB~207 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|ENAB~208 ));
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~208_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~208_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~208_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~208_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~208_I .lut_mask = "C300";
defparam \MCU80512:inst3|m3s020bo:U12|ENAB~208_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~471 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|ENAB~208 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I .lut_mask = "1101";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|SPC~1 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I .lut_mask = "C0EA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~701 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~700 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I .lut_mask = "ABAF";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I (
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1543 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|SPC~1 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I .lut_mask = "F303";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1547 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864 ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I .lut_mask = "C5CA";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP~1864 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .lut_mask = "F7B3";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MUX44:inst6|AT[1]~14 ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .lut_mask = "ECA0";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I (
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~11 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I .lut_mask = "C000";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~562 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~11 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[1]~603 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~552 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I .lut_mask = "FEEE";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[1]~563 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[4]~597 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .lut_mask = "F4F0";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I .lut_mask = "0400";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datab(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1544 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[6] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB~1545 ),
	.combout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I .lut_mask = "56A6";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~380 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|LOCALB[7] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|setsp~702 ),
	.regout(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ));
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[7] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.datac(\MUX44:inst6|AT[7]~8 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~547 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I (
	.dataa(\MCU80512:inst3|m3s007bo:U6|C_TRUE ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AAE~46 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SFRWE~27 ));
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I .lut_mask = "080C";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~27_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFRWE~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SFRWE~27 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SFRWE ));
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .lut_mask = "2000";
defparam \MCU80512:inst3|m3s008bo:U7|SFRWE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SFRWE ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .lut_mask = "00A0";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~391 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[16]~392 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I .lut_mask = "0200";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[5]~399 ),
	.datab(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datad(\MCU80512:inst3|CLEAR ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s015bo:U9|LTMOD[5] ));
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .lut_mask = "E400";
defparam \MCU80512:inst3|m3s015bo:U9|LTMOD[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMC~I (
	.clk(\X1~combout ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMC ));
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .lut_mask = "FF00";
defparam \MCU80512:inst3|m3s001bo:U1|SMC~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMF~33_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.combout(\MCU80512:inst3|m3s001bo:U1|SMF~33 ));
defparam \MCU80512:inst3|m3s001bo:U1|SMF~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~33_I .lut_mask = "FFAA";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|SMF~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|SMC ),
	.datab(\MCU80512:inst3|m3s001bo:U1|SMA ),
	.datac(\MCU80512:inst3|m3s001bo:U1|SMD ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMF~33 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK1 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|SMF ));
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s001bo:U1|SMF~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|L_OPLOAD ),
	.combout(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ));
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .lut_mask = "8080";
defparam \MCU80512:inst3|m3s025bo:U14|dat_lat~23_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[3]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|IROMD[3]~820 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[3] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[3] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[1] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[2] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~10 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ));
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I .lut_mask = "0002";
defparam \MCU80512:inst3|m3s004bo:U3|LMULDIV~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I (
	.datac(\MCU80512:inst3|m3s001bo:U1|SMF ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s001bo:U1|cycle_counter~0 ));
defparam \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s001bo:U1|cycle_counter~0_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|Q5~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|cycle_counter~0 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|Q5 ));
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .lut_mask = "6600";
defparam \MCU80512:inst3|m3s001bo:U1|Q5~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~326 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1245 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~5 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~398 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I .lut_mask = "00D5";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~398_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I (
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~398 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~399 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I .lut_mask = "FFC0";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~399_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~396 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|AB~21 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~13 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~397 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I .lut_mask = "F5F7";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~397_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AM ),
	.datab(\MCU80512:inst3|m3s004bo:U3|GOCYC2~399 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AL ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~397 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~400 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I .lut_mask = "FFDF";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~400_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|GOCYC2~400 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LCJNE~66 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~398 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~401 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I .lut_mask = "FFFE";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~401_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|IMMB4~124 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|LEITHER_RET~85 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|GOCYC2~401 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~402 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|GOCYC2~403 ));
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I .lut_mask = "FEFF";
defparam \MCU80512:inst3|m3s004bo:U3|GOCYC2~403_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|LCYC~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|LMULDIV~74 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~403 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|lcyctimer~0 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|LCYC ));
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .lut_mask = "7300";
defparam \MCU80512:inst3|m3s001bo:U1|LCYC~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|setlilx~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|INT_EN ),
	.combout(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ));
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .lut_mask = "4400";
defparam \MCU80512:inst3|m3s019bo:U11|setlilx~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I (
	.dataa(\MCU80512:inst3|m3s019bo:U11|BB~23 ),
	.datab(\MCU80512:inst3|m3s019bo:U11|BA~1 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|ILB[3]~138 ),
	.datad(\MCU80512:inst3|m3s019bo:U11|ILB[0]~143 ),
	.combout(\MCU80512:inst3|m3s019bo:U11|L_INTA~231 ));
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I .lut_mask = "3133";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~231_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s019bo:U11|L_INTA~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.datab(\MCU80512:inst3|m3s019bo:U11|setlilx~1 ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s019bo:U11|L_INTA~231 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s019bo:U11|L_INTA ));
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .lut_mask = "E020";
defparam \MCU80512:inst3|m3s019bo:U11|L_INTA~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s025bo:U14|OPC[7]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|IROMD[7]~816 ),
	.datac(\MCU80512:inst3|m3s019bo:U11|L_INTA ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s025bo:U14|dat_lat~23 ),
	.regout(\MCU80512:inst3|m3s025bo:U14|OPC[7] ));
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s025bo:U14|OPC[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[4] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I .lut_mask = "0002";
defparam \MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1244 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s034bo:U5|PCADD[9]~1169 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s032bo:U4|AF~35 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1246 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I .lut_mask = "CE0A";
defparam \MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[2]~1055_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I .lut_mask = "0001";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~424_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~425 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I .lut_mask = "AAA2";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~425_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~426 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I .lut_mask = "CCC8";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~426_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|update_program_address~425 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|update_program_address~426 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ));
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I .lut_mask = "4445";
defparam \MCU80512:inst3|m3s010bo:U8|update_program_address~427_I .output_mode = "comb_only";

cyclone_io \NEA~I (
	.combout(\NEA~combout ),
	.padio(NEA));
defparam \NEA~I .operation_mode = "input";
defparam \NEA~I .input_register_mode = "none";
defparam \NEA~I .output_register_mode = "none";
defparam \NEA~I .oe_register_mode = "none";
defparam \NEA~I .input_async_reset = "none";
defparam \NEA~I .output_async_reset = "none";
defparam \NEA~I .oe_async_reset = "none";
defparam \NEA~I .input_sync_reset = "none";
defparam \NEA~I .output_sync_reset = "none";
defparam \NEA~I .oe_sync_reset = "none";
defparam \NEA~I .input_power_up = "low";
defparam \NEA~I .output_power_up = "low";
defparam \NEA~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I (
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020 ));
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|LODEC~7 ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.datac(\MCU80512:inst3|m3s019bo:U11|AL~39 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|ALUC[7]~2020 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ));
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I .lut_mask = "1000";
defparam \MCU80512:inst3|m3s010bo:U8|select_movc_addr~26_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[15] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[7]~1657 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[4]~1664 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[11] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[3]~1666 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[10] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[2]~1667 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[9] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[1]~1668 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[8] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[0]~1669 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8]~COMBOUT ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I .lut_mask = "FF44";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~0 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~1 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I .lut_mask = "FF4D";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[3] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~2 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[4] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~3 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I .lut_mask = "FF4D";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[14] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[6]~1660 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[13] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ),
	.datad(\MCU80512:inst3|m3s003bo:U2|ALUDAT[5]~1662 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[5] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~4 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I .lut_mask = "FF2B";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~5 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6COMBOUT ),
	.cout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I .operation_mode = "arithmetic";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I .lut_mask = "FF4D";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6_I .output_mode = "none";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I (
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_MSIZ[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15]~COMBOUT ),
	.cin(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~6 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 ));
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I .sum_lutc_input = "cin";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I .lut_mask = "F550";
defparam \MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I (
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\NEA~combout ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 ),
	.combout(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 ));
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I .lut_mask = "3303";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~165 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ));
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .lut_mask = "5140";
defparam \MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.datad(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|muxiromd~1 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ));
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .lut_mask = "FCF0";
defparam \MCU80512:inst3|m3s018bo:U10|L_EXPMEM~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|IROMD[7]~816_I (
	.dataa(\ROMdaO[7]~combout ),
	.datab(\P0I[7]~combout ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|muxiromd~1 ),
	.combout(\MCU80512:inst3|IROMD[7]~816 ));
defparam \MCU80512:inst3|IROMD[7]~816_I .operation_mode = "normal";
defparam \MCU80512:inst3|IROMD[7]~816_I .synch_mode = "off";
defparam \MCU80512:inst3|IROMD[7]~816_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|IROMD[7]~816_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|IROMD[7]~816_I .lut_mask = "CCA0";
defparam \MCU80512:inst3|IROMD[7]~816_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I (
	.dataa(\MCU80512:inst3|IMMDAT[7] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|IROMD[7]~816 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ));
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I .lut_mask = "F0B8";
defparam \MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_REGBANK ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[0] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|m3s014bo:U1|L_SP[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_STACKPTR ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I .lut_mask = "F888";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I (
	.clk(\X2~combout ),
	.datac(\MUX44:inst6|AT[0]~15 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SEL_INDADDR ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_ind_addr~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~7 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .lut_mask = "F000";
defparam \MCU80512:inst3|m3s008bo:U7|INDIRECT_ADDR[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~564 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[0]~605 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~7 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~552 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565 ));
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I .lut_mask = "FEFA";
defparam \MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|NEXT_FA~54 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[3]~599 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[0]~565 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .lut_mask = "FF40";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datab(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW~384 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ));
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I .lut_mask = "8000";
defparam \MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|m3s039bo:U2|SFRW[18]~385 ),
	.datab(\MCU80512:inst3|m3s020bo:U12|setpconlo~0 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datad(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ));
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .lut_mask = "3120";
defparam \MCU80512:inst3|m3s020bo:U12|L_PCON[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s001bo:U1|Q4~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|GOCYC2~403 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|cycle_counter~0 ),
	.regout(\MCU80512:inst3|m3s001bo:U1|Q4 ));
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .lut_mask = "1100";
defparam \MCU80512:inst3|m3s001bo:U1|Q4~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NQEN~365_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NQEN~365 ));
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~365_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~365_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~365_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~365_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~365_I .lut_mask = "AA8A";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~365_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|POPMEN~212 ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I .lut_mask = "CC4C";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~212_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NQEN~366_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|CYC~2 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NQEN~366 ));
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~366_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~366_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~366_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~366_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~366_I .lut_mask = "1303";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~366_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NQEN~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|NQEN~365 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|POPMEN~212 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NQEN~366 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s018bo:U10|NQEN ));
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .lut_mask = "4055";
defparam \MCU80512:inst3|m3s018bo:U10|NQEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|NMOE~57_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\P3I[7]~combout ),
	.datac(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.combout(\MCU80512:inst3|NMOE~57 ));
defparam \MCU80512:inst3|NMOE~57_I .operation_mode = "normal";
defparam \MCU80512:inst3|NMOE~57_I .synch_mode = "off";
defparam \MCU80512:inst3|NMOE~57_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|NMOE~57_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|NMOE~57_I .lut_mask = "D8DD";
defparam \MCU80512:inst3|NMOE~57_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|NMWE~I (
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P3I[6]~combout ),
	.combout(\MCU80512:inst3|NMWE ));
defparam \MCU80512:inst3|NMWE~I .operation_mode = "normal";
defparam \MCU80512:inst3|NMWE~I .synch_mode = "off";
defparam \MCU80512:inst3|NMWE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|NMWE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|NMWE~I .lut_mask = "FF0F";
defparam \MCU80512:inst3|NMWE~I .output_mode = "comb_only";

cyclone_io \X1~I (
	.combout(\X1~combout ),
	.padio(X1));
defparam \X1~I .operation_mode = "input";
defparam \X1~I .input_register_mode = "none";
defparam \X1~I .output_register_mode = "none";
defparam \X1~I .oe_register_mode = "none";
defparam \X1~I .input_async_reset = "none";
defparam \X1~I .output_async_reset = "none";
defparam \X1~I .oe_async_reset = "none";
defparam \X1~I .input_sync_reset = "none";
defparam \X1~I .output_sync_reset = "none";
defparam \X1~I .oe_sync_reset = "none";
defparam \X1~I .input_power_up = "low";
defparam \X1~I .output_power_up = "low";
defparam \X1~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|QALE~75_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|QALE~75 ));
defparam \MCU80512:inst3|m3s018bo:U10|QALE~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~75_I .lut_mask = "AAAF";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|QALE~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|QALE~75 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|QALE ));
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .lut_mask = "4505";
defparam \MCU80512:inst3|m3s018bo:U10|QALE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|IDLE~I (
	.clk(\X1~combout ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|QALE ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.combout(\MCU80512:inst3|m3s018bo:U10|ALE ),
	.regout(\MCU80512:inst3|m3s018bo:U10|IDLE ));
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .lut_mask = "F0FF";
defparam \MCU80512:inst3|m3s018bo:U10|IDLE~I .output_mode = "reg_and_comb";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|IDLE ),
	.datac(\MCU80512:inst3|m3s018bo:U10|L_EXPMEM ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NQEN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NPSEN~15 ));
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I .lut_mask = "CFFF";
defparam \MCU80512:inst3|m3s018bo:U10|NPSEN~15_I .output_mode = "comb_only";

cyclone_io \X2~I (
	.combout(\X2~combout ),
	.padio(X2));
defparam \X2~I .operation_mode = "input";
defparam \X2~I .input_register_mode = "none";
defparam \X2~I .output_register_mode = "none";
defparam \X2~I .oe_register_mode = "none";
defparam \X2~I .input_async_reset = "none";
defparam \X2~I .output_async_reset = "none";
defparam \X2~I .oe_async_reset = "none";
defparam \X2~I .input_sync_reset = "none";
defparam \X2~I .output_sync_reset = "none";
defparam \X2~I .oe_sync_reset = "none";
defparam \X2~I .input_power_up = "low";
defparam \X2~I .output_power_up = "low";
defparam \X2~I .oe_power_up = "low";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FOE~1_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LCYC ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR~470 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s035bo:U6|REGADD[8]~1054 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|FOE~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .lut_mask = "5F0F";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FWE~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SFRWE~27 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~1 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.regout(\MCU80512:inst3|m3s008bo:U7|FWE ));
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s008bo:U7|FWE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~120 ));
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I .lut_mask = "000A";
defparam \MCU80512:inst3|m3s008bo:U7|set_addr_mode~120_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|file_control~1_I (
	.datab(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|file_control~1 ));
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .lut_mask = "0C00";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~1_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|file_control~3_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s020bo:U12|L_RESINT ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s008bo:U7|file_control~3 ));
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .lut_mask = "0500";
defparam \MCU80512:inst3|m3s008bo:U7|file_control~3_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FOE~161_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datab(\MCU80512:inst3|m3s008bo:U7|FOE ),
	.datac(\MCU80512:inst3|m3s008bo:U7|file_control~3 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|FOE~161 ));
defparam \MCU80512:inst3|m3s008bo:U7|FOE~161_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~161_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~161_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~161_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~161_I .lut_mask = "0C5C";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~161_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|FOE~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~120 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|file_control~1 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~0 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~161 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s008bo:U7|FOE ));
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .lut_mask = "BFAE";
defparam \MCU80512:inst3|m3s008bo:U7|FOE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFROE~193_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SFROE ),
	.datac(\MCU80512:inst3|m3s008bo:U7|file_control~3 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|FOE~1 ),
	.combout(\MCU80512:inst3|m3s008bo:U7|SFROE~193 ));
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~193_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~193_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~193_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~193_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~193_I .lut_mask = "0CAC";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~193_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|SFROE~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s008bo:U7|set_addr_mode~120 ),
	.datab(\MCU80512:inst3|m3s008bo:U7|file_control~1 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|SEL_SFR_NRAM~0 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|SFROE~193 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.regout(\MCU80512:inst3|m3s008bo:U7|SFROE ));
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .lut_mask = "5140";
defparam \MCU80512:inst3|m3s008bo:U7|SFROE~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PODMEN ),
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PODMEN~61 ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I .lut_mask = "0888";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~61_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1243 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[0]~641 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|MOVX[4]~6 ));
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I .lut_mask = "F7FF";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[4]~6_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|setextdat~45_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|setextdat~45 ));
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~45_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~45_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~45_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~45_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~45_I .lut_mask = "1000";
defparam \MCU80512:inst3|m3s018bo:U10|setextdat~45_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datab(\MCU80512:inst3|m3s001bo:U1|CYC[2] ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|EXTDAT~250 ));
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I .lut_mask = "AA2A";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~250_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|EXTDAT~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datab(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|setextdat~45 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT~250 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|EXTDAT ));
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .lut_mask = "AA20";
defparam \MCU80512:inst3|m3s018bo:U10|EXTDAT~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|PODMEN~62 ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I .lut_mask = "0FFF";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~62_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PODMEN~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PODMEN~61 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[4]~6 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|setextdat~45 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PODMEN~62 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PODMEN ));
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .lut_mask = "FAF8";
defparam \MCU80512:inst3|m3s018bo:U10|PODMEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[0] ),
	.datad(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|POPMEN~214 ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I .lut_mask = "EF00";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~214_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I (
	.dataa(\NEA~combout ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_EXT_ROM~7 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|POPMEN~215 ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I .lut_mask = "F050";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~215_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|POPMEN~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[1] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|POPMEN~214 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|POPMEN~212 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|POPMEN~215 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|POPMEN ));
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .lut_mask = "EC00";
defparam \MCU80512:inst3|m3s018bo:U10|POPMEN~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AEEN~12_I (
	.dataa(\P3I[7]~combout ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PODMEN ),
	.datad(\MCU80512:inst3|m3s018bo:U10|POPMEN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ));
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~12_I .lut_mask = "FFF4";
defparam \MCU80512:inst3|m3s018bo:U10|AEEN~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[7]~8 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|AE[7]~8_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[6]~9 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I .lut_mask = "0055";
defparam \MCU80512:inst3|m3s018bo:U10|AE[6]~9_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[5]~10 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I .lut_mask = "0033";
defparam \MCU80512:inst3|m3s018bo:U10|AE[5]~10_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[4]~11 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|AE[4]~11_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[3]~12 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|AE[3]~12_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[2]~13 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|AE[2]~13_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[1]~14 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|AE[1]~14_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|AEEN~12 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|AE[0]~15 ));
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|AE[0]~15_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[0]~641 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1242 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1241 ),
	.datad(\MCU80512:inst3|m3s004bo:U3|m3s024bo:U2|AA~3 ),
	.combout(\MCU80512:inst3|m3s004bo:U3|MOVX[3]~5 ));
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I .lut_mask = "BFFF";
defparam \MCU80512:inst3|m3s004bo:U3|MOVX[3]~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|MOVX[3]~5 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ));
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .lut_mask = "00F0";
defparam \MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELA[2]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datab(\MCU80512:inst3|m3s001bo:U1|Q4 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ),
	.datad(\MCU80512:inst3|m3s001bo:U1|Q5 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELA[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .lut_mask = "55D5";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[7] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I (
	.dataa(\MCU80512:inst3|m3s001bo:U1|STATD[6] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|P0DADD ),
	.datac(\MCU80512:inst3|m3s001bo:U1|LDV2CK2 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|setextdat~45 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|P0DADD~208 ));
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I .lut_mask = "4F4C";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~208_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|P0DADD~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|CLEAR ),
	.datad(\MCU80512:inst3|m3s018bo:U10|P0DADD~208 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s018bo:U10|P0DADD ));
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .lut_mask = "AA00";
defparam \MCU80512:inst3|m3s018bo:U10|P0DADD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datab(\MCU80512:inst3|m3s018bo:U10|P0DADD ),
	.datac(\MCU80512:inst3|m3s018bo:U10|EXTEND_MOVX ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ));
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I .lut_mask = "0203";
defparam \MCU80512:inst3|m3s018bo:U10|SELA[1]~35_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s004bo:U3|AW~23_I (
	.dataa(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s025bo:U14|OPC[7] ),
	.datad(\MCU80512:inst3|m3s025bo:U14|OPC[6] ),
	.combout(\MCU80512:inst3|m3s004bo:U3|AW~23 ));
defparam \MCU80512:inst3|m3s004bo:U3|AW~23_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s004bo:U3|AW~23_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AW~23_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s004bo:U3|AW~23_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s004bo:U3|AW~23_I .lut_mask = "A000";
defparam \MCU80512:inst3|m3s004bo:U3|AW~23_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s008bo:U7|SEL_DIRADDR ),
	.datac(\MCU80512:inst3|m3s008bo:U7|DIRECT_ADDR[7]~606 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|NEXT_FA[7]~547 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s008bo:U7|load_FA~554 ),
	.regout(\MCU80512:inst3|m3s008bo:U7|L_FA[7] ));
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .lut_mask = "FF30";
defparam \MCU80512:inst3|m3s008bo:U7|L_FA[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[7] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[7] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[7]~488 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I .lut_mask = "EC4C";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~488_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[7]~488 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[7]~64 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I .lut_mask = "D9C8";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~64_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[7]~64 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[7]~65 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I .lut_mask = "77A0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[7]~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[7]~848_I (
	.dataa(\MCU80512:inst3|IROMD[7]~816 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[7]~65 ),
	.combout(\MCU80512:inst3|OA[7]~848 ));
defparam \MCU80512:inst3|OA[7]~848_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[7]~848_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[7]~848_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[7]~848_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[7]~848_I .lut_mask = "BB88";
defparam \MCU80512:inst3|OA[7]~848_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[6] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[6] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .lut_mask = "AACC";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[6] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[6]~489 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I .lut_mask = "F870";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~489_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OAI[6]~489 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[6]~66 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I .lut_mask = "AAD8";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|OAI[6]~66 ),
	.datab(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[6]~67 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I .lut_mask = "4EAA";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[6]~67_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[6]~849_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datab(\MCU80512:inst3|IROMD[6]~817 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[6]~67 ),
	.combout(\MCU80512:inst3|OA[6]~849 ));
defparam \MCU80512:inst3|OA[6]~849_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[6]~849_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[6]~849_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[6]~849_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[6]~849_I .lut_mask = "DD88";
defparam \MCU80512:inst3|OA[6]~849_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|DPL[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[5]~490 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I .lut_mask = "F780";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~490_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[5] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|OAI[5]~490 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[5]~68 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I .lut_mask = "FA0C";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[5] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[5] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .lut_mask = "DD88";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OAI[5]~68 ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[5]~69 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I .lut_mask = "7A70";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[5]~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[5]~850_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OAI[5]~69 ),
	.datad(\MCU80512:inst3|IROMD[5]~818 ),
	.combout(\MCU80512:inst3|OA[5]~850 ));
defparam \MCU80512:inst3|OA[5]~850_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[5]~850_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[5]~850_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[5]~850_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[5]~850_I .lut_mask = "FA50";
defparam \MCU80512:inst3|OA[5]~850_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[4] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[4] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPL[4] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[4]~491 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I .lut_mask = "E2AA";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~491_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[4]~491 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[4]~70 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~70_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|OAI[4]~70 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[4] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[4]~71 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I .lut_mask = "72AA";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[4]~71_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[4]~851_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|OAI[4]~71 ),
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|IROMD[4]~819 ),
	.combout(\MCU80512:inst3|OA[4]~851 ));
defparam \MCU80512:inst3|OA[4]~851_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[4]~851_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[4]~851_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[4]~851_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[4]~851_I .lut_mask = "E2E2";
defparam \MCU80512:inst3|OA[4]~851_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[3] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[3]~492 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I .lut_mask = "B8F0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~492_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[3] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OAI[3]~492 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[3]~72 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I .lut_mask = "EE30";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~72_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[3] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .lut_mask = "EE44";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|OAI[3]~72 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[3] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[3]~73 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I .lut_mask = "6E4C";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[3]~73_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[3]~852_I (
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|IROMD[3]~820 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[3]~73 ),
	.combout(\MCU80512:inst3|OA[3]~852 ));
defparam \MCU80512:inst3|OA[3]~852_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[3]~852_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[3]~852_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[3]~852_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[3]~852_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|OA[3]~852_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[2] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[2] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[2] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[2]~493 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I .lut_mask = "B8F0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~493_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[2]~493 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[2]~74 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~74_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[2]~74 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[2]~75 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I .lut_mask = "77A0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[2]~75_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[2]~853_I (
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|IROMD[2]~821 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[2]~75 ),
	.combout(\MCU80512:inst3|OA[2]~853 ));
defparam \MCU80512:inst3|OA[2]~853_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[2]~853_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[2]~853_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[2]~853_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[2]~853_I .lut_mask = "F3C0";
defparam \MCU80512:inst3|OA[2]~853_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.datab(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPL[1] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[1]~494 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I .lut_mask = "B8F0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~494_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datac(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[1]~494 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[1]~76 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I .lut_mask = "B9A8";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~76_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[1] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[1] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|OAI[1]~76 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[1] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[1]~77 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I .lut_mask = "72AA";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[1]~77_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[1]~854_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s018bo:U10|OAI[1]~77 ),
	.datad(\MCU80512:inst3|IROMD[1]~822 ),
	.combout(\MCU80512:inst3|OA[1]~854 ));
defparam \MCU80512:inst3|OA[1]~854_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[1]~854_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[1]~854_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[1]~854_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[1]~854_I .lut_mask = "FA50";
defparam \MCU80512:inst3|OA[1]~854_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s010bo:U8|L_PROGRAM_COUNT[0] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|ADDR_16BIT_LOW[0] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|select_movc_addr~26 ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|m3s010bo:U8|update_program_address~424 ),
	.sload(\MCU80512:inst3|m3s010bo:U8|update_program_address~427 ),
	.regout(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ));
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I (
	.dataa(\MCU80512:inst3|m3s004bo:U3|AW~23 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPL[0] ),
	.datac(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.datad(\MCU80512:inst3|m3s004bo:U3|AI~62 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[0]~495 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I .lut_mask = "E4CC";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~495_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|SELA[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[0]~495 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[0]~78 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I .lut_mask = "E5E0";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~78_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I (
	.dataa(\MCU80512:inst3|m3s005bo:U4|L_ACCDAT[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|OAI[0]~78 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT0_SFR[0] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELA[1]~35 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|OAI[0]~79 ));
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I .lut_mask = "2ECC";
defparam \MCU80512:inst3|m3s018bo:U10|OAI[0]~79_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|OA[0]~855_I (
	.dataa(\MCU80512:inst3|IROMD[0]~823 ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\MCU80512:inst3|m3s018bo:U10|OAI[0]~79 ),
	.combout(\MCU80512:inst3|OA[0]~855 ));
defparam \MCU80512:inst3|OA[0]~855_I .operation_mode = "normal";
defparam \MCU80512:inst3|OA[0]~855_I .synch_mode = "off";
defparam \MCU80512:inst3|OA[0]~855_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|OA[0]~855_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|OA[0]~855_I .lut_mask = "AFA0";
defparam \MCU80512:inst3|OA[0]~855_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[7] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[6] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[5] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[4] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[3] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[2] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[1] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[1] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT1_SFR[0] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|BE[0] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|PORT1_DEL[0]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|SELC~2_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datac(\SCHKT:inst|ENA ),
	.datad(\MCU80512:inst3|m3s010bo:U8|EXT_PROG_EN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|SELC~2 ));
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .lut_mask = "5000";
defparam \MCU80512:inst3|m3s018bo:U10|SELC~2_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datab(\MCU80512:inst3|m3s025bo:U14|OPC[5] ),
	.datac(\MCU80512:inst3|m3s004bo:U3|m3s022bo:U1|HIDEC~1239 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|SELC~2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I .lut_mask = "007F";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~457_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[7] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I .lut_mask = "CCF0";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OC[7]~1628 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I .lut_mask = "4E4E";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[7] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[7]~39 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I .lut_mask = "1100";
defparam \MCU80512:inst3|m3s018bo:U10|CE[7]~39_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[6] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I .lut_mask = "BB88";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[6]~1630 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I .lut_mask = "3F30";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[6] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[6]~36 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I .lut_mask = "0500";
defparam \MCU80512:inst3|m3s018bo:U10|CE[6]~36_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OC[5]~1632 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I .lut_mask = "44EE";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[5] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[5] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[5]~33 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I .lut_mask = "0050";
defparam \MCU80512:inst3|m3s018bo:U10|CE[5]~33_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I (
	.datab(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I .lut_mask = "F0CC";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OC[4]~1634 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I .lut_mask = "4E4E";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[4] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[4]~30 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I .lut_mask = "000C";
defparam \MCU80512:inst3|m3s018bo:U10|CE[4]~30_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[3] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[3]~1636 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I .lut_mask = "3F30";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[3]~27 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I .lut_mask = "0030";
defparam \MCU80512:inst3|m3s018bo:U10|CE[3]~27_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|DPH[2] ),
	.datac(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I .lut_mask = "AAF0";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[2]~1638 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I .lut_mask = "5F0A";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[2] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[2] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[2]~24 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I .lut_mask = "1100";
defparam \MCU80512:inst3|m3s018bo:U10|CE[2]~24_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I (
	.dataa(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ),
	.datab(\MCU80512:inst3|m3s010bo:U8|DPH[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I .lut_mask = "CCAA";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|L_OC[1]~1640 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I .lut_mask = "55F0";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[1]~21 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I .lut_mask = "000A";
defparam \MCU80512:inst3|m3s018bo:U10|CE[1]~21_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|EXTDAT ),
	.datac(\MCU80512:inst3|m3s010bo:U8|DPH[0] ),
	.datad(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I .lut_mask = "F5A0";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OC[0]~1642 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I .lut_mask = "5C5C";
defparam \MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT2_SFR[0] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|CE[0]~457 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT2_DEL[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|CE[0]~18 ));
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I .lut_mask = "0050";
defparam \MCU80512:inst3|m3s018bo:U10|CE[0]~18_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NRD~166_I (
	.datab(\MCU80512:inst3|CLEAR ),
	.datac(\MCU80512:inst3|m3s001bo:U1|STATD[3] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|NRD~166 ));
defparam \MCU80512:inst3|m3s018bo:U10|NRD~166_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~166_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~166_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~166_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~166_I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~166_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NRD~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|NRD~165 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|NRD~166 ),
	.datac(\MCU80512:inst3|m3s004bo:U3|MOVX[4]~6 ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|NRD ));
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .lut_mask = "F7B3";
defparam \MCU80512:inst3|m3s018bo:U10|NRD~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OD[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OD[7] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[7]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[7] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[7] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[7] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .lut_mask = "0300";
defparam \MCU80512:inst3|m3s018bo:U10|DE[7]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|NWR~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|NRD~165 ),
	.datab(\MCU80512:inst3|m3s004bo:U3|MOVX[3]~5 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NRD~166 ),
	.aclr(gnd),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|NWR ));
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .lut_mask = "D8FF";
defparam \MCU80512:inst3|m3s018bo:U10|NWR~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I (
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OD[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I .lut_mask = "0F00";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OD[6] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[6]~I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|NWR ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[6] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[6] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[6] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .lut_mask = "000A";
defparam \MCU80512:inst3|m3s018bo:U10|DE[6]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[5] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[5] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[5]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I (
	.clk(\X2~combout ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[4] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[4] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .lut_mask = "000F";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[4]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I (
	.clk(\X2~combout ),
	.datab(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[3] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[3] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .lut_mask = "0303";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[3]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I (
	.clk(\X2~combout ),
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[2] ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.sload(vcc),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[2] ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .sum_lutc_input = "qfbk";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .lut_mask = "0505";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[2]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[2] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[1] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|NEWDATA ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ),
	.datad(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.aclr(gnd),
	.sclr(\MCU80512:inst3|__ALT_INV__CLEAR ),
	.sload(\MCU80512:inst3|m3s028bo:U15|TSHIFT_EN ),
	.regout(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ));
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .synch_mode = "on";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .lut_mask = "EE22";
defparam \MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|TXLASTBIT ),
	.datab(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datad(\MCU80512:inst3|m3s028bo:U15|DATAEN ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~286 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I .lut_mask = "EFAF";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~286_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I (
	.clk(\X1~combout ),
	.datad(\MCU80512:inst3|m3s028bo:U15|delayten~1 ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|SETTXCLK ));
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s028bo:U15|SETTXCLK~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s028bo:U15|TXCLK~I (
	.clk(\X1~combout ),
	.dataa(\MCU80512:inst3|m3s001bo:U1|LDV2CK1 ),
	.datab(\MCU80512:inst3|m3s028bo:U15|SETTXCLK ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TXCLK ),
	.datad(\MCU80512:inst3|m3s001bo:U1|SMB ),
	.aclr(gnd),
	.regout(\MCU80512:inst3|m3s028bo:U15|TXCLK ));
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .lut_mask = "A8FC";
defparam \MCU80512:inst3|m3s028bo:U15|TXCLK~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|RCV ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TXCLK ),
	.datac(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datad(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~285 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I .lut_mask = "05CD";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~285_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I (
	.dataa(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~286 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[1] ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~285 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~287 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I .lut_mask = "0F08";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[1]~287_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~287 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[1]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~287 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[1] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[1] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s018bo:U10|DE[1]~I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I (
	.dataa(\MCU80512:inst3|m3s018bo:U10|PORT3_SFR[0] ),
	.datab(\MCU80512:inst3|m3s028bo:U15|TSEND ),
	.datac(\MCU80512:inst3|m3s028bo:U15|m3s030bo:U9|DAT[0] ),
	.datad(\MCU80512:inst3|m3s028bo:U15|D0 ),
	.combout(\MCU80512:inst3|m3s018bo:U10|L_OD[0]~288 ));
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I .lut_mask = "5551";
defparam \MCU80512:inst3|m3s018bo:U10|L_OD[0]~288_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I (
	.clk(\X2~combout ),
	.datad(\MCU80512:inst3|m3s018bo:U10|L_OD[0]~288 ),
	.aclr(\SCHKT:inst|__ALT_INV__ENA ),
	.ena(\MCU80512:inst3|m3s001bo:U1|__ALT_INV__LDV2CK2 ),
	.regout(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .lut_mask = "00FF";
defparam \MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0]~I .output_mode = "reg_only";

cyclone_lcell \MCU80512:inst3|m3s018bo:U10|DE[0]~I (
	.datab(\MCU80512:inst3|m3s018bo:U10|L_OD[0]~288 ),
	.datac(\MCU80512:inst3|m3s018bo:U10|PORT3_DEL[0] ),
	.combout(\MCU80512:inst3|m3s018bo:U10|DE[0] ));
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .operation_mode = "normal";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .synch_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .register_cascade_mode = "off";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .lut_mask = "0C0C";
defparam \MCU80512:inst3|m3s018bo:U10|DE[0]~I .output_mode = "comb_only";

cyclone_io \NESW~I (
	.combout(\NESW~combout ),
	.padio(NESW));
defparam \NESW~I .operation_mode = "input";
defparam \NESW~I .input_register_mode = "none";
defparam \NESW~I .output_register_mode = "none";
defparam \NESW~I .oe_register_mode = "none";
defparam \NESW~I .input_async_reset = "none";
defparam \NESW~I .output_async_reset = "none";
defparam \NESW~I .oe_async_reset = "none";
defparam \NESW~I .input_sync_reset = "none";
defparam \NESW~I .output_sync_reset = "none";
defparam \NESW~I .oe_sync_reset = "none";
defparam \NESW~I .input_power_up = "low";
defparam \NESW~I .output_power_up = "low";
defparam \NESW~I .oe_power_up = "low";

cyclone_lcell \SCHKT:inst|LOK[0]~I (
	.clk(\SCHKT:inst|CLKA~61 ),
	.datad(\SCHKT:inst|LOK[0] ),
	.aclr(gnd),
	.regout(\SCHKT:inst|LOK[0] ));
defparam \SCHKT:inst|LOK[0]~I .operation_mode = "normal";
defparam \SCHKT:inst|LOK[0]~I .synch_mode = "off";
defparam \SCHKT:inst|LOK[0]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|LOK[0]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|LOK[0]~I .lut_mask = "00FF";
defparam \SCHKT:inst|LOK[0]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|Mux~4638_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Q[4] ),
	.datad(\SCHKT:inst|LOK[0] ),
	.combout(\SCHKT:inst|Mux~4638 ));
defparam \SCHKT:inst|Mux~4638_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4638_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4638_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4638_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4638_I .lut_mask = "5A59";
defparam \SCHKT:inst|Mux~4638_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4634_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Q[4] ),
	.datad(\SCHKT:inst|LOK[0] ),
	.combout(\SCHKT:inst|Mux~4634 ));
defparam \SCHKT:inst|Mux~4634_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4634_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4634_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4634_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4634_I .lut_mask = "A969";
defparam \SCHKT:inst|Mux~4634_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4639_I (
	.datab(\SCHKT:inst|Q[2] ),
	.datac(\SCHKT:inst|Mux~4638 ),
	.datad(\SCHKT:inst|Mux~4634 ),
	.combout(\SCHKT:inst|Mux~4639 ));
defparam \SCHKT:inst|Mux~4639_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4639_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4639_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4639_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4639_I .lut_mask = "FC30";
defparam \SCHKT:inst|Mux~4639_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|CT2[1]~I (
	.clk(\SCHKT:inst|CLKA~61 ),
	.datac(\SCHKT:inst|CT2[1] ),
	.aclr(gnd),
	.ena(\SCHKT:inst|__ALT_INV__LOK[0] ),
	.regout(\SCHKT:inst|CT2[1] ));
defparam \SCHKT:inst|CT2[1]~I .operation_mode = "normal";
defparam \SCHKT:inst|CT2[1]~I .synch_mode = "off";
defparam \SCHKT:inst|CT2[1]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|CT2[1]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|CT2[1]~I .lut_mask = "0F0F";
defparam \SCHKT:inst|CT2[1]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|LOK[1]~I (
	.clk(\SCHKT:inst|CLKA~61 ),
	.dataa(\SCHKT:inst|Q[0] ),
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|CT2[1] ),
	.datad(\NESW~combout ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\SCHKT:inst|Mux~4647 ),
	.regout(\SCHKT:inst|LOK[1] ));
defparam \SCHKT:inst|LOK[1]~I .operation_mode = "normal";
defparam \SCHKT:inst|LOK[1]~I .synch_mode = "on";
defparam \SCHKT:inst|LOK[1]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|LOK[1]~I .sum_lutc_input = "qfbk";
defparam \SCHKT:inst|LOK[1]~I .lut_mask = "5126";
defparam \SCHKT:inst|LOK[1]~I .output_mode = "reg_and_comb";

cyclone_lcell \SCHKT:inst|Mux~4612_I (
	.dataa(\SCHKT:inst|Q[4] ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Q[2] ),
	.datad(\SCHKT:inst|LOK[1] ),
	.combout(\SCHKT:inst|Mux~4612 ));
defparam \SCHKT:inst|Mux~4612_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4612_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4612_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4612_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4612_I .lut_mask = "6BEB";
defparam \SCHKT:inst|Mux~4612_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4641_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|Mux~4639 ),
	.datad(\SCHKT:inst|Mux~4612 ),
	.combout(\SCHKT:inst|Mux~4641 ));
defparam \SCHKT:inst|Mux~4641_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4641_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4641_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4641_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4641_I .lut_mask = "74B8";
defparam \SCHKT:inst|Mux~4641_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Q[1]~I (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|Q[0] ),
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|Q[5] ),
	.datad(\SCHKT:inst|Mux~4641 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|Q[1] ));
defparam \SCHKT:inst|Q[1]~I .operation_mode = "normal";
defparam \SCHKT:inst|Q[1]~I .synch_mode = "off";
defparam \SCHKT:inst|Q[1]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|Q[1]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Q[1]~I .lut_mask = "0600";
defparam \SCHKT:inst|Q[1]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|Mux~111_I (
	.datab(\SCHKT:inst|Q[4] ),
	.datac(\NESW~combout ),
	.datad(\SCHKT:inst|Q[3] ),
	.combout(\SCHKT:inst|Mux~111 ));
defparam \SCHKT:inst|Mux~111_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~111_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~111_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~111_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~111_I .lut_mask = "F03C";
defparam \SCHKT:inst|Mux~111_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4628_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[4] ),
	.datac(\SCHKT:inst|Q[3] ),
	.datad(\SCHKT:inst|LOK[1] ),
	.combout(\SCHKT:inst|Mux~4628 ));
defparam \SCHKT:inst|Mux~4628_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4628_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4628_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4628_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4628_I .lut_mask = "9656";
defparam \SCHKT:inst|Mux~4628_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4636_I (
	.dataa(\SCHKT:inst|Q[0] ),
	.datab(\SCHKT:inst|Q[2] ),
	.datac(\SCHKT:inst|Mux~111 ),
	.datad(\SCHKT:inst|Mux~4628 ),
	.combout(\SCHKT:inst|Mux~4636 ));
defparam \SCHKT:inst|Mux~4636_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4636_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4636_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4636_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4636_I .lut_mask = "4602";
defparam \SCHKT:inst|Mux~4636_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4633_I (
	.datac(\SCHKT:inst|Q[2] ),
	.datad(\SCHKT:inst|Q[1] ),
	.combout(\SCHKT:inst|Mux~4633 ));
defparam \SCHKT:inst|Mux~4633_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4633_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4633_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4633_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4633_I .lut_mask = "00F0";
defparam \SCHKT:inst|Mux~4633_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4635_I (
	.dataa(\SCHKT:inst|Q[0] ),
	.datab(\SCHKT:inst|Mux~4633 ),
	.datac(\SCHKT:inst|Mux~111 ),
	.datad(\SCHKT:inst|Mux~4634 ),
	.combout(\SCHKT:inst|Mux~4635 ));
defparam \SCHKT:inst|Mux~4635_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4635_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4635_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4635_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4635_I .lut_mask = "C840";
defparam \SCHKT:inst|Mux~4635_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Q[2]~I (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|Q[5] ),
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|Mux~4636 ),
	.datad(\SCHKT:inst|Mux~4635 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|Q[2] ));
defparam \SCHKT:inst|Q[2]~I .operation_mode = "normal";
defparam \SCHKT:inst|Q[2]~I .synch_mode = "off";
defparam \SCHKT:inst|Q[2]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|Q[2]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Q[2]~I .lut_mask = "5540";
defparam \SCHKT:inst|Q[2]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|add~9_I (
	.datac(\SCHKT:inst|CT2[1] ),
	.datad(\SCHKT:inst|LOK[0] ),
	.combout(\SCHKT:inst|add~9 ));
defparam \SCHKT:inst|add~9_I .operation_mode = "normal";
defparam \SCHKT:inst|add~9_I .synch_mode = "off";
defparam \SCHKT:inst|add~9_I .register_cascade_mode = "off";
defparam \SCHKT:inst|add~9_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|add~9_I .lut_mask = "00F0";
defparam \SCHKT:inst|add~9_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|CT2[2]~I (
	.clk(\SCHKT:inst|CLKA~61 ),
	.datac(\SCHKT:inst|CT2[2] ),
	.aclr(gnd),
	.ena(\SCHKT:inst|add~9 ),
	.regout(\SCHKT:inst|CT2[2] ));
defparam \SCHKT:inst|CT2[2]~I .operation_mode = "normal";
defparam \SCHKT:inst|CT2[2]~I .synch_mode = "off";
defparam \SCHKT:inst|CT2[2]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|CT2[2]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|CT2[2]~I .lut_mask = "0F0F";
defparam \SCHKT:inst|CT2[2]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|LOK[2]~I (
	.clk(\SCHKT:inst|CLKA~61 ),
	.datab(\SCHKT:inst|Q[4] ),
	.datac(\SCHKT:inst|CT2[2] ),
	.datad(\SCHKT:inst|LOK[1] ),
	.aclr(gnd),
	.sload(vcc),
	.combout(\SCHKT:inst|Mux~4475 ),
	.regout(\SCHKT:inst|LOK[2] ));
defparam \SCHKT:inst|LOK[2]~I .operation_mode = "normal";
defparam \SCHKT:inst|LOK[2]~I .synch_mode = "on";
defparam \SCHKT:inst|LOK[2]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|LOK[2]~I .sum_lutc_input = "qfbk";
defparam \SCHKT:inst|LOK[2]~I .lut_mask = "F3C0";
defparam \SCHKT:inst|LOK[2]~I .output_mode = "reg_and_comb";

cyclone_lcell \SCHKT:inst|Mux~4481_I (
	.dataa(\SCHKT:inst|Q[3] ),
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|Q[4] ),
	.datad(\SCHKT:inst|Mux~4475 ),
	.combout(\SCHKT:inst|Mux~4481 ));
defparam \SCHKT:inst|Mux~4481_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4481_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4481_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4481_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4481_I .lut_mask = "3928";
defparam \SCHKT:inst|Mux~4481_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4482_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[1] ),
	.datac(\SCHKT:inst|Q[2] ),
	.datad(\SCHKT:inst|Mux~4481 ),
	.combout(\SCHKT:inst|Mux~4482 ));
defparam \SCHKT:inst|Mux~4482_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4482_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4482_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4482_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4482_I .lut_mask = "CAC5";
defparam \SCHKT:inst|Mux~4482_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~162_I (
	.dataa(\SCHKT:inst|Q[2] ),
	.datab(\SCHKT:inst|Mux~111 ),
	.datac(\SCHKT:inst|Mux~4628 ),
	.datad(\SCHKT:inst|Mux~4482 ),
	.combout(\SCHKT:inst|Mux~162 ));
defparam \SCHKT:inst|Mux~162_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~162_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~162_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~162_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~162_I .lut_mask = "F588";
defparam \SCHKT:inst|Mux~162_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Q[0]~I (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Q[5] ),
	.datad(\SCHKT:inst|Mux~162 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|Q[0] ));
defparam \SCHKT:inst|Q[0]~I .operation_mode = "normal";
defparam \SCHKT:inst|Q[0]~I .synch_mode = "off";
defparam \SCHKT:inst|Q[0]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|Q[0]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Q[0]~I .lut_mask = "0500";
defparam \SCHKT:inst|Q[0]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|Mux~4625_I (
	.datab(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Q[2] ),
	.datad(\SCHKT:inst|Q[1] ),
	.combout(\SCHKT:inst|Mux~4625 ));
defparam \SCHKT:inst|Mux~4625_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4625_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4625_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4625_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4625_I .lut_mask = "C000";
defparam \SCHKT:inst|Mux~4625_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4630_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Q[4] ),
	.datad(\SCHKT:inst|Mux~4625 ),
	.combout(\SCHKT:inst|Mux~4630 ));
defparam \SCHKT:inst|Mux~4630_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4630_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4630_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4630_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4630_I .lut_mask = "2100";
defparam \SCHKT:inst|Mux~4630_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~109_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Q[4] ),
	.combout(\SCHKT:inst|Mux~109 ));
defparam \SCHKT:inst|Mux~109_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~109_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~109_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~109_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~109_I .lut_mask = "5656";
defparam \SCHKT:inst|Mux~109_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4631_I (
	.dataa(\SCHKT:inst|Q[4] ),
	.datab(\NESW~combout ),
	.datac(\SCHKT:inst|Q[0] ),
	.datad(\SCHKT:inst|LOK[1] ),
	.combout(\SCHKT:inst|Mux~4631 ));
defparam \SCHKT:inst|Mux~4631_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4631_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4631_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4631_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4631_I .lut_mask = "F6FC";
defparam \SCHKT:inst|Mux~4631_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4643_I (
	.dataa(\SCHKT:inst|Q[4] ),
	.datab(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Q[2] ),
	.datad(\SCHKT:inst|LOK[0] ),
	.combout(\SCHKT:inst|Mux~4643 ));
defparam \SCHKT:inst|Mux~4643_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4643_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4643_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4643_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4643_I .lut_mask = "0989";
defparam \SCHKT:inst|Mux~4643_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4644_I (
	.dataa(\NESW~combout ),
	.datab(\SCHKT:inst|Q[2] ),
	.datac(\SCHKT:inst|Q[1] ),
	.datad(\SCHKT:inst|Mux~4643 ),
	.combout(\SCHKT:inst|Mux~4644 ));
defparam \SCHKT:inst|Mux~4644_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4644_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4644_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4644_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4644_I .lut_mask = "C5CA";
defparam \SCHKT:inst|Mux~4644_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~160_I (
	.dataa(\SCHKT:inst|Q[1] ),
	.datab(\SCHKT:inst|Mux~109 ),
	.datac(\SCHKT:inst|Mux~4631 ),
	.datad(\SCHKT:inst|Mux~4644 ),
	.combout(\SCHKT:inst|Mux~160 ));
defparam \SCHKT:inst|Mux~160_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~160_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~160_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~160_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~160_I .lut_mask = "5F88";
defparam \SCHKT:inst|Mux~160_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Q[3]~I (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|Q[5] ),
	.datab(\SCHKT:inst|Mux~4630 ),
	.datac(\SCHKT:inst|Q[3] ),
	.datad(\SCHKT:inst|Mux~160 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|Q[3] ));
defparam \SCHKT:inst|Q[3]~I .operation_mode = "normal";
defparam \SCHKT:inst|Q[3]~I .synch_mode = "off";
defparam \SCHKT:inst|Q[3]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|Q[3]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Q[3]~I .lut_mask = "5444";
defparam \SCHKT:inst|Q[3]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|Mux~4640_I (
	.dataa(\SCHKT:inst|Q[4] ),
	.datab(\NESW~combout ),
	.datac(\SCHKT:inst|LOK[2] ),
	.combout(\SCHKT:inst|Mux~4640 ));
defparam \SCHKT:inst|Mux~4640_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4640_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4640_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4640_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4640_I .lut_mask = "8282";
defparam \SCHKT:inst|Mux~4640_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Q[5]~I (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|Q[5] ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Mux~4625 ),
	.datad(\SCHKT:inst|Mux~4640 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|Q[5] ));
defparam \SCHKT:inst|Q[5]~I .operation_mode = "normal";
defparam \SCHKT:inst|Q[5]~I .synch_mode = "off";
defparam \SCHKT:inst|Q[5]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|Q[5]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Q[5]~I .lut_mask = "4000";
defparam \SCHKT:inst|Q[5]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|Mux~4626_I (
	.dataa(\SCHKT:inst|Q[4] ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Mux~4625 ),
	.datad(\NESW~combout ),
	.combout(\SCHKT:inst|Mux~4626 ));
defparam \SCHKT:inst|Mux~4626_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4626_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4626_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4626_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4626_I .lut_mask = "0040";
defparam \SCHKT:inst|Mux~4626_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4443_I (
	.dataa(\SCHKT:inst|Q[1] ),
	.datab(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Q[3] ),
	.datad(\SCHKT:inst|LOK[2] ),
	.combout(\SCHKT:inst|Mux~4443 ));
defparam \SCHKT:inst|Mux~4443_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4443_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4443_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4443_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4443_I .lut_mask = "E9E8";
defparam \SCHKT:inst|Mux~4443_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4645_I (
	.dataa(\SCHKT:inst|Q[2] ),
	.datab(\NESW~combout ),
	.datac(\SCHKT:inst|Q[0] ),
	.datad(\SCHKT:inst|Mux~4443 ),
	.combout(\SCHKT:inst|Mux~4645 ));
defparam \SCHKT:inst|Mux~4645_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4645_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4645_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4645_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4645_I .lut_mask = "C693";
defparam \SCHKT:inst|Mux~4645_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4648_I (
	.dataa(\SCHKT:inst|Q[1] ),
	.datab(\SCHKT:inst|Q[0] ),
	.datac(\SCHKT:inst|Mux~4647 ),
	.datad(\SCHKT:inst|LOK[0] ),
	.combout(\SCHKT:inst|Mux~4648 ));
defparam \SCHKT:inst|Mux~4648_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4648_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4648_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4648_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4648_I .lut_mask = "3470";
defparam \SCHKT:inst|Mux~4648_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Mux~4646_I (
	.dataa(\SCHKT:inst|Q[2] ),
	.datab(\SCHKT:inst|Q[3] ),
	.datac(\SCHKT:inst|Mux~4645 ),
	.datad(\SCHKT:inst|Mux~4648 ),
	.combout(\SCHKT:inst|Mux~4646 ));
defparam \SCHKT:inst|Mux~4646_I .operation_mode = "normal";
defparam \SCHKT:inst|Mux~4646_I .synch_mode = "off";
defparam \SCHKT:inst|Mux~4646_I .register_cascade_mode = "off";
defparam \SCHKT:inst|Mux~4646_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Mux~4646_I .lut_mask = "BC34";
defparam \SCHKT:inst|Mux~4646_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|Q[4]~I (
	.clk(\X1~combout ),
	.dataa(\SCHKT:inst|Q[5] ),
	.datab(\SCHKT:inst|Mux~4626 ),
	.datac(\SCHKT:inst|Q[4] ),
	.datad(\SCHKT:inst|Mux~4646 ),
	.aclr(\RESET~combout ),
	.regout(\SCHKT:inst|Q[4] ));
defparam \SCHKT:inst|Q[4]~I .operation_mode = "normal";
defparam \SCHKT:inst|Q[4]~I .synch_mode = "off";
defparam \SCHKT:inst|Q[4]~I .register_cascade_mode = "off";
defparam \SCHKT:inst|Q[4]~I .sum_lutc_input = "datac";
defparam \SCHKT:inst|Q[4]~I .lut_mask = "5444";
defparam \SCHKT:inst|Q[4]~I .output_mode = "reg_only";

cyclone_lcell \SCHKT:inst|FA[2]~3_I (
	.datac(\SCHKT:inst|LOK[2] ),
	.datad(\SCHKT:inst|ENA ),
	.combout(\SCHKT:inst|FA[2]~3 ));
defparam \SCHKT:inst|FA[2]~3_I .operation_mode = "normal";
defparam \SCHKT:inst|FA[2]~3_I .synch_mode = "off";
defparam \SCHKT:inst|FA[2]~3_I .register_cascade_mode = "off";
defparam \SCHKT:inst|FA[2]~3_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|FA[2]~3_I .lut_mask = "00F0";
defparam \SCHKT:inst|FA[2]~3_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|FA[1]~4_I (
	.datac(\SCHKT:inst|LOK[1] ),
	.datad(\SCHKT:inst|ENA ),
	.combout(\SCHKT:inst|FA[1]~4 ));
defparam \SCHKT:inst|FA[1]~4_I .operation_mode = "normal";
defparam \SCHKT:inst|FA[1]~4_I .synch_mode = "off";
defparam \SCHKT:inst|FA[1]~4_I .register_cascade_mode = "off";
defparam \SCHKT:inst|FA[1]~4_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|FA[1]~4_I .lut_mask = "00F0";
defparam \SCHKT:inst|FA[1]~4_I .output_mode = "comb_only";

cyclone_lcell \SCHKT:inst|FA[0]~5_I (
	.datac(\SCHKT:inst|LOK[0] ),
	.datad(\SCHKT:inst|ENA ),
	.combout(\SCHKT:inst|FA[0]~5 ));
defparam \SCHKT:inst|FA[0]~5_I .operation_mode = "normal";
defparam \SCHKT:inst|FA[0]~5_I .synch_mode = "off";
defparam \SCHKT:inst|FA[0]~5_I .register_cascade_mode = "off";
defparam \SCHKT:inst|FA[0]~5_I .sum_lutc_input = "datac";
defparam \SCHKT:inst|FA[0]~5_I .lut_mask = "00F0";
defparam \SCHKT:inst|FA[0]~5_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[7]~64_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[7] ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P0I[7]~combout ),
	.combout(\MCU80512:inst3|FO[7]~64 ));
defparam \MCU80512:inst3|FO[7]~64_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[7]~64_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[7]~64_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[7]~64_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[7]~64_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|FO[7]~64_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[6]~65_I (
	.dataa(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[6] ),
	.datad(\P0I[6]~combout ),
	.combout(\MCU80512:inst3|FO[6]~65 ));
defparam \MCU80512:inst3|FO[6]~65_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[6]~65_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[6]~65_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[6]~65_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[6]~65_I .lut_mask = "FA50";
defparam \MCU80512:inst3|FO[6]~65_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[5]~66_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[5] ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P0I[5]~combout ),
	.combout(\MCU80512:inst3|FO[5]~66 ));
defparam \MCU80512:inst3|FO[5]~66_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[5]~66_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[5]~66_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[5]~66_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[5]~66_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|FO[5]~66_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[4]~67_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[4] ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P0I[4]~combout ),
	.combout(\MCU80512:inst3|FO[4]~67 ));
defparam \MCU80512:inst3|FO[4]~67_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[4]~67_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[4]~67_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[4]~67_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[4]~67_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|FO[4]~67_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[3]~68_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[3] ),
	.datac(\P0I[3]~combout ),
	.datad(\MCU80512:inst3|LDLM ),
	.combout(\MCU80512:inst3|FO[3]~68 ));
defparam \MCU80512:inst3|FO[3]~68_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[3]~68_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[3]~68_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[3]~68_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[3]~68_I .lut_mask = "F0AA";
defparam \MCU80512:inst3|FO[3]~68_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[2]~69_I (
	.datab(\MCU80512:inst3|m3s008bo:U7|RAMDI[2] ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P0I[2]~combout ),
	.combout(\MCU80512:inst3|FO[2]~69 ));
defparam \MCU80512:inst3|FO[2]~69_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[2]~69_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[2]~69_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[2]~69_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[2]~69_I .lut_mask = "FC0C";
defparam \MCU80512:inst3|FO[2]~69_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[1]~70_I (
	.datab(\MCU80512:inst3|LDLM ),
	.datac(\MCU80512:inst3|m3s008bo:U7|RAMDI[1] ),
	.datad(\P0I[1]~combout ),
	.combout(\MCU80512:inst3|FO[1]~70 ));
defparam \MCU80512:inst3|FO[1]~70_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[1]~70_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[1]~70_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[1]~70_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[1]~70_I .lut_mask = "FC30";
defparam \MCU80512:inst3|FO[1]~70_I .output_mode = "comb_only";

cyclone_lcell \MCU80512:inst3|FO[0]~71_I (
	.dataa(\MCU80512:inst3|m3s008bo:U7|RAMDI[0] ),
	.datac(\MCU80512:inst3|LDLM ),
	.datad(\P0I[0]~combout ),
	.combout(\MCU80512:inst3|FO[0]~71 ));
defparam \MCU80512:inst3|FO[0]~71_I .operation_mode = "normal";
defparam \MCU80512:inst3|FO[0]~71_I .synch_mode = "off";
defparam \MCU80512:inst3|FO[0]~71_I .register_cascade_mode = "off";
defparam \MCU80512:inst3|FO[0]~71_I .sum_lutc_input = "datac";
defparam \MCU80512:inst3|FO[0]~71_I .lut_mask = "FA0A";
defparam \MCU80512:inst3|FO[0]~71_I .output_mode = "comb_only";

cyclone_io \NMOE~I (
	.datain(\MCU80512:inst3|NMOE~57 ),
	.padio(NMOE));
defparam \NMOE~I .operation_mode = "output";
defparam \NMOE~I .input_register_mode = "none";
defparam \NMOE~I .output_register_mode = "none";
defparam \NMOE~I .oe_register_mode = "none";
defparam \NMOE~I .input_async_reset = "none";
defparam \NMOE~I .output_async_reset = "none";
defparam \NMOE~I .oe_async_reset = "none";
defparam \NMOE~I .input_sync_reset = "none";
defparam \NMOE~I .output_sync_reset = "none";
defparam \NMOE~I .oe_sync_reset = "none";
defparam \NMOE~I .input_power_up = "low";
defparam \NMOE~I .output_power_up = "low";
defparam \NMOE~I .oe_power_up = "low";

cyclone_io \NMWE~I (
	.datain(\MCU80512:inst3|NMWE ),
	.padio(NMWE));
defparam \NMWE~I .operation_mode = "output";
defparam \NMWE~I .input_register_mode = "none";
defparam \NMWE~I .output_register_mode = "none";
defparam \NMWE~I .oe_register_mode = "none";
defparam \NMWE~I .input_async_reset = "none";
defparam \NMWE~I .output_async_reset = "none";
defparam \NMWE~I .oe_async_reset = "none";
defparam \NMWE~I .input_sync_reset = "none";
defparam \NMWE~I .output_sync_reset = "none";
defparam \NMWE~I .oe_sync_reset = "none";
defparam \NMWE~I .input_power_up = "low";
defparam \NMWE~I .output_power_up = "low";
defparam \NMWE~I .oe_power_up = "low";

cyclone_io \DLM~I (
	.datain(\MCU80512:inst3|LDLM ),
	.padio(DLM));
defparam \DLM~I .operation_mode = "output";
defparam \DLM~I .input_register_mode = "none";
defparam \DLM~I .output_register_mode = "none";
defparam \DLM~I .oe_register_mode = "none";
defparam \DLM~I .input_async_reset = "none";
defparam \DLM~I .output_async_reset = "none";
defparam \DLM~I .oe_async_reset = "none";
defparam \DLM~I .input_sync_reset = "none";
defparam \DLM~I .output_sync_reset = "none";
defparam \DLM~I .oe_sync_reset = "none";
defparam \DLM~I .input_power_up = "low";
defparam \DLM~I .output_power_up = "low";
defparam \DLM~I .oe_power_up = "low";

cyclone_io \ALE~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|ALE ),
	.padio(ALE));
defparam \ALE~I .operation_mode = "output";
defparam \ALE~I .input_register_mode = "none";
defparam \ALE~I .output_register_mode = "none";
defparam \ALE~I .oe_register_mode = "none";
defparam \ALE~I .input_async_reset = "none";
defparam \ALE~I .output_async_reset = "none";
defparam \ALE~I .oe_async_reset = "none";
defparam \ALE~I .input_sync_reset = "none";
defparam \ALE~I .output_sync_reset = "none";
defparam \ALE~I .oe_sync_reset = "none";
defparam \ALE~I .input_power_up = "low";
defparam \ALE~I .output_power_up = "low";
defparam \ALE~I .oe_power_up = "low";

cyclone_io \PSEN~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|NPSEN~15 ),
	.padio(PSEN));
defparam \PSEN~I .operation_mode = "output";
defparam \PSEN~I .input_register_mode = "none";
defparam \PSEN~I .output_register_mode = "none";
defparam \PSEN~I .oe_register_mode = "none";
defparam \PSEN~I .input_async_reset = "none";
defparam \PSEN~I .output_async_reset = "none";
defparam \PSEN~I .oe_async_reset = "none";
defparam \PSEN~I .input_sync_reset = "none";
defparam \PSEN~I .output_sync_reset = "none";
defparam \PSEN~I .oe_sync_reset = "none";
defparam \PSEN~I .input_power_up = "low";
defparam \PSEN~I .output_power_up = "low";
defparam \PSEN~I .oe_power_up = "low";

cyclone_io \ALEN~I (
	.datain(\SCHKT:inst|__ALT_INV__ENA ),
	.padio(ALEN));
defparam \ALEN~I .operation_mode = "output";
defparam \ALEN~I .input_register_mode = "none";
defparam \ALEN~I .output_register_mode = "none";
defparam \ALEN~I .oe_register_mode = "none";
defparam \ALEN~I .input_async_reset = "none";
defparam \ALEN~I .output_async_reset = "none";
defparam \ALEN~I .oe_async_reset = "none";
defparam \ALEN~I .input_sync_reset = "none";
defparam \ALEN~I .output_sync_reset = "none";
defparam \ALEN~I .oe_sync_reset = "none";
defparam \ALEN~I .input_power_up = "low";
defparam \ALEN~I .output_power_up = "low";
defparam \ALEN~I .oe_power_up = "low";

cyclone_io \FWE~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|__ALT_INV__FWE ),
	.padio(FWE));
defparam \FWE~I .operation_mode = "output";
defparam \FWE~I .input_register_mode = "none";
defparam \FWE~I .output_register_mode = "none";
defparam \FWE~I .oe_register_mode = "none";
defparam \FWE~I .input_async_reset = "none";
defparam \FWE~I .output_async_reset = "none";
defparam \FWE~I .oe_async_reset = "none";
defparam \FWE~I .input_sync_reset = "none";
defparam \FWE~I .output_sync_reset = "none";
defparam \FWE~I .oe_sync_reset = "none";
defparam \FWE~I .input_power_up = "low";
defparam \FWE~I .output_power_up = "low";
defparam \FWE~I .oe_power_up = "low";

cyclone_io \FOE~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|__ALT_INV__FOE ),
	.padio(FOE));
defparam \FOE~I .operation_mode = "output";
defparam \FOE~I .input_register_mode = "none";
defparam \FOE~I .output_register_mode = "none";
defparam \FOE~I .oe_register_mode = "none";
defparam \FOE~I .input_async_reset = "none";
defparam \FOE~I .output_async_reset = "none";
defparam \FOE~I .oe_async_reset = "none";
defparam \FOE~I .input_sync_reset = "none";
defparam \FOE~I .output_sync_reset = "none";
defparam \FOE~I .oe_sync_reset = "none";
defparam \FOE~I .input_power_up = "low";
defparam \FOE~I .output_power_up = "low";
defparam \FOE~I .oe_power_up = "low";

cyclone_io \SFRWE~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFRWE ),
	.padio(SFRWE));
defparam \SFRWE~I .operation_mode = "output";
defparam \SFRWE~I .input_register_mode = "none";
defparam \SFRWE~I .output_register_mode = "none";
defparam \SFRWE~I .oe_register_mode = "none";
defparam \SFRWE~I .input_async_reset = "none";
defparam \SFRWE~I .output_async_reset = "none";
defparam \SFRWE~I .oe_async_reset = "none";
defparam \SFRWE~I .input_sync_reset = "none";
defparam \SFRWE~I .output_sync_reset = "none";
defparam \SFRWE~I .oe_sync_reset = "none";
defparam \SFRWE~I .input_power_up = "low";
defparam \SFRWE~I .output_power_up = "low";
defparam \SFRWE~I .oe_power_up = "low";

cyclone_io \SFROE~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|__ALT_INV__SFROE ),
	.padio(SFROE));
defparam \SFROE~I .operation_mode = "output";
defparam \SFROE~I .input_register_mode = "none";
defparam \SFROE~I .output_register_mode = "none";
defparam \SFROE~I .oe_register_mode = "none";
defparam \SFROE~I .input_async_reset = "none";
defparam \SFROE~I .output_async_reset = "none";
defparam \SFROE~I .oe_async_reset = "none";
defparam \SFROE~I .input_sync_reset = "none";
defparam \SFROE~I .output_sync_reset = "none";
defparam \SFROE~I .oe_sync_reset = "none";
defparam \SFROE~I .input_power_up = "low";
defparam \SFROE~I .output_power_up = "low";
defparam \SFROE~I .oe_power_up = "low";

cyclone_io \IDLE~I (
	.datain(\MCU80512:inst3|m3s020bo:U12|L_PCON[0] ),
	.padio(IDLE));
defparam \IDLE~I .operation_mode = "output";
defparam \IDLE~I .input_register_mode = "none";
defparam \IDLE~I .output_register_mode = "none";
defparam \IDLE~I .oe_register_mode = "none";
defparam \IDLE~I .input_async_reset = "none";
defparam \IDLE~I .output_async_reset = "none";
defparam \IDLE~I .oe_async_reset = "none";
defparam \IDLE~I .input_sync_reset = "none";
defparam \IDLE~I .output_sync_reset = "none";
defparam \IDLE~I .oe_sync_reset = "none";
defparam \IDLE~I .input_power_up = "low";
defparam \IDLE~I .output_power_up = "low";
defparam \IDLE~I .oe_power_up = "low";

cyclone_io \XOFF~I (
	.datain(\MCU80512:inst3|m3s020bo:U12|L_PCON[1] ),
	.padio(XOFF));
defparam \XOFF~I .operation_mode = "output";
defparam \XOFF~I .input_register_mode = "none";
defparam \XOFF~I .output_register_mode = "none";
defparam \XOFF~I .oe_register_mode = "none";
defparam \XOFF~I .input_async_reset = "none";
defparam \XOFF~I .output_async_reset = "none";
defparam \XOFF~I .oe_async_reset = "none";
defparam \XOFF~I .input_sync_reset = "none";
defparam \XOFF~I .output_sync_reset = "none";
defparam \XOFF~I .oe_sync_reset = "none";
defparam \XOFF~I .input_power_up = "low";
defparam \XOFF~I .output_power_up = "low";
defparam \XOFF~I .oe_power_up = "low";

cyclone_io \DOUT~I (
	.datain(\SCHKT:inst|ENA ),
	.padio(DOUT));
defparam \DOUT~I .operation_mode = "output";
defparam \DOUT~I .input_register_mode = "none";
defparam \DOUT~I .output_register_mode = "none";
defparam \DOUT~I .oe_register_mode = "none";
defparam \DOUT~I .input_async_reset = "none";
defparam \DOUT~I .output_async_reset = "none";
defparam \DOUT~I .oe_async_reset = "none";
defparam \DOUT~I .input_sync_reset = "none";
defparam \DOUT~I .output_sync_reset = "none";
defparam \DOUT~I .oe_sync_reset = "none";
defparam \DOUT~I .input_power_up = "low";
defparam \DOUT~I .output_power_up = "low";
defparam \DOUT~I .oe_power_up = "low";

cyclone_io \P0E[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[7]~8 ),
	.padio(P0E[7]));
defparam \P0E[7]~I .operation_mode = "output";
defparam \P0E[7]~I .input_register_mode = "none";
defparam \P0E[7]~I .output_register_mode = "none";
defparam \P0E[7]~I .oe_register_mode = "none";
defparam \P0E[7]~I .input_async_reset = "none";
defparam \P0E[7]~I .output_async_reset = "none";
defparam \P0E[7]~I .oe_async_reset = "none";
defparam \P0E[7]~I .input_sync_reset = "none";
defparam \P0E[7]~I .output_sync_reset = "none";
defparam \P0E[7]~I .oe_sync_reset = "none";
defparam \P0E[7]~I .input_power_up = "low";
defparam \P0E[7]~I .output_power_up = "low";
defparam \P0E[7]~I .oe_power_up = "low";

cyclone_io \P0E[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[6]~9 ),
	.padio(P0E[6]));
defparam \P0E[6]~I .operation_mode = "output";
defparam \P0E[6]~I .input_register_mode = "none";
defparam \P0E[6]~I .output_register_mode = "none";
defparam \P0E[6]~I .oe_register_mode = "none";
defparam \P0E[6]~I .input_async_reset = "none";
defparam \P0E[6]~I .output_async_reset = "none";
defparam \P0E[6]~I .oe_async_reset = "none";
defparam \P0E[6]~I .input_sync_reset = "none";
defparam \P0E[6]~I .output_sync_reset = "none";
defparam \P0E[6]~I .oe_sync_reset = "none";
defparam \P0E[6]~I .input_power_up = "low";
defparam \P0E[6]~I .output_power_up = "low";
defparam \P0E[6]~I .oe_power_up = "low";

cyclone_io \P0E[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[5]~10 ),
	.padio(P0E[5]));
defparam \P0E[5]~I .operation_mode = "output";
defparam \P0E[5]~I .input_register_mode = "none";
defparam \P0E[5]~I .output_register_mode = "none";
defparam \P0E[5]~I .oe_register_mode = "none";
defparam \P0E[5]~I .input_async_reset = "none";
defparam \P0E[5]~I .output_async_reset = "none";
defparam \P0E[5]~I .oe_async_reset = "none";
defparam \P0E[5]~I .input_sync_reset = "none";
defparam \P0E[5]~I .output_sync_reset = "none";
defparam \P0E[5]~I .oe_sync_reset = "none";
defparam \P0E[5]~I .input_power_up = "low";
defparam \P0E[5]~I .output_power_up = "low";
defparam \P0E[5]~I .oe_power_up = "low";

cyclone_io \P0E[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[4]~11 ),
	.padio(P0E[4]));
defparam \P0E[4]~I .operation_mode = "output";
defparam \P0E[4]~I .input_register_mode = "none";
defparam \P0E[4]~I .output_register_mode = "none";
defparam \P0E[4]~I .oe_register_mode = "none";
defparam \P0E[4]~I .input_async_reset = "none";
defparam \P0E[4]~I .output_async_reset = "none";
defparam \P0E[4]~I .oe_async_reset = "none";
defparam \P0E[4]~I .input_sync_reset = "none";
defparam \P0E[4]~I .output_sync_reset = "none";
defparam \P0E[4]~I .oe_sync_reset = "none";
defparam \P0E[4]~I .input_power_up = "low";
defparam \P0E[4]~I .output_power_up = "low";
defparam \P0E[4]~I .oe_power_up = "low";

cyclone_io \P0E[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[3]~12 ),
	.padio(P0E[3]));
defparam \P0E[3]~I .operation_mode = "output";
defparam \P0E[3]~I .input_register_mode = "none";
defparam \P0E[3]~I .output_register_mode = "none";
defparam \P0E[3]~I .oe_register_mode = "none";
defparam \P0E[3]~I .input_async_reset = "none";
defparam \P0E[3]~I .output_async_reset = "none";
defparam \P0E[3]~I .oe_async_reset = "none";
defparam \P0E[3]~I .input_sync_reset = "none";
defparam \P0E[3]~I .output_sync_reset = "none";
defparam \P0E[3]~I .oe_sync_reset = "none";
defparam \P0E[3]~I .input_power_up = "low";
defparam \P0E[3]~I .output_power_up = "low";
defparam \P0E[3]~I .oe_power_up = "low";

cyclone_io \P0E[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[2]~13 ),
	.padio(P0E[2]));
defparam \P0E[2]~I .operation_mode = "output";
defparam \P0E[2]~I .input_register_mode = "none";
defparam \P0E[2]~I .output_register_mode = "none";
defparam \P0E[2]~I .oe_register_mode = "none";
defparam \P0E[2]~I .input_async_reset = "none";
defparam \P0E[2]~I .output_async_reset = "none";
defparam \P0E[2]~I .oe_async_reset = "none";
defparam \P0E[2]~I .input_sync_reset = "none";
defparam \P0E[2]~I .output_sync_reset = "none";
defparam \P0E[2]~I .oe_sync_reset = "none";
defparam \P0E[2]~I .input_power_up = "low";
defparam \P0E[2]~I .output_power_up = "low";
defparam \P0E[2]~I .oe_power_up = "low";

cyclone_io \P0E[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[1]~14 ),
	.padio(P0E[1]));
defparam \P0E[1]~I .operation_mode = "output";
defparam \P0E[1]~I .input_register_mode = "none";
defparam \P0E[1]~I .output_register_mode = "none";
defparam \P0E[1]~I .oe_register_mode = "none";
defparam \P0E[1]~I .input_async_reset = "none";
defparam \P0E[1]~I .output_async_reset = "none";
defparam \P0E[1]~I .oe_async_reset = "none";
defparam \P0E[1]~I .input_sync_reset = "none";
defparam \P0E[1]~I .output_sync_reset = "none";
defparam \P0E[1]~I .oe_sync_reset = "none";
defparam \P0E[1]~I .input_power_up = "low";
defparam \P0E[1]~I .output_power_up = "low";
defparam \P0E[1]~I .oe_power_up = "low";

cyclone_io \P0E[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|AE[0]~15 ),
	.padio(P0E[0]));
defparam \P0E[0]~I .operation_mode = "output";
defparam \P0E[0]~I .input_register_mode = "none";
defparam \P0E[0]~I .output_register_mode = "none";
defparam \P0E[0]~I .oe_register_mode = "none";
defparam \P0E[0]~I .input_async_reset = "none";
defparam \P0E[0]~I .output_async_reset = "none";
defparam \P0E[0]~I .oe_async_reset = "none";
defparam \P0E[0]~I .input_sync_reset = "none";
defparam \P0E[0]~I .output_sync_reset = "none";
defparam \P0E[0]~I .oe_sync_reset = "none";
defparam \P0E[0]~I .input_power_up = "low";
defparam \P0E[0]~I .output_power_up = "low";
defparam \P0E[0]~I .oe_power_up = "low";

cyclone_io \P0O[7]~I (
	.datain(\MCU80512:inst3|OA[7]~848 ),
	.padio(P0O[7]));
defparam \P0O[7]~I .operation_mode = "output";
defparam \P0O[7]~I .input_register_mode = "none";
defparam \P0O[7]~I .output_register_mode = "none";
defparam \P0O[7]~I .oe_register_mode = "none";
defparam \P0O[7]~I .input_async_reset = "none";
defparam \P0O[7]~I .output_async_reset = "none";
defparam \P0O[7]~I .oe_async_reset = "none";
defparam \P0O[7]~I .input_sync_reset = "none";
defparam \P0O[7]~I .output_sync_reset = "none";
defparam \P0O[7]~I .oe_sync_reset = "none";
defparam \P0O[7]~I .input_power_up = "low";
defparam \P0O[7]~I .output_power_up = "low";
defparam \P0O[7]~I .oe_power_up = "low";

cyclone_io \P0O[6]~I (
	.datain(\MCU80512:inst3|OA[6]~849 ),
	.padio(P0O[6]));
defparam \P0O[6]~I .operation_mode = "output";
defparam \P0O[6]~I .input_register_mode = "none";
defparam \P0O[6]~I .output_register_mode = "none";
defparam \P0O[6]~I .oe_register_mode = "none";
defparam \P0O[6]~I .input_async_reset = "none";
defparam \P0O[6]~I .output_async_reset = "none";
defparam \P0O[6]~I .oe_async_reset = "none";
defparam \P0O[6]~I .input_sync_reset = "none";
defparam \P0O[6]~I .output_sync_reset = "none";
defparam \P0O[6]~I .oe_sync_reset = "none";
defparam \P0O[6]~I .input_power_up = "low";
defparam \P0O[6]~I .output_power_up = "low";
defparam \P0O[6]~I .oe_power_up = "low";

cyclone_io \P0O[5]~I (
	.datain(\MCU80512:inst3|OA[5]~850 ),
	.padio(P0O[5]));
defparam \P0O[5]~I .operation_mode = "output";
defparam \P0O[5]~I .input_register_mode = "none";
defparam \P0O[5]~I .output_register_mode = "none";
defparam \P0O[5]~I .oe_register_mode = "none";
defparam \P0O[5]~I .input_async_reset = "none";
defparam \P0O[5]~I .output_async_reset = "none";
defparam \P0O[5]~I .oe_async_reset = "none";
defparam \P0O[5]~I .input_sync_reset = "none";
defparam \P0O[5]~I .output_sync_reset = "none";
defparam \P0O[5]~I .oe_sync_reset = "none";
defparam \P0O[5]~I .input_power_up = "low";
defparam \P0O[5]~I .output_power_up = "low";
defparam \P0O[5]~I .oe_power_up = "low";

cyclone_io \P0O[4]~I (
	.datain(\MCU80512:inst3|OA[4]~851 ),
	.padio(P0O[4]));
defparam \P0O[4]~I .operation_mode = "output";
defparam \P0O[4]~I .input_register_mode = "none";
defparam \P0O[4]~I .output_register_mode = "none";
defparam \P0O[4]~I .oe_register_mode = "none";
defparam \P0O[4]~I .input_async_reset = "none";
defparam \P0O[4]~I .output_async_reset = "none";
defparam \P0O[4]~I .oe_async_reset = "none";
defparam \P0O[4]~I .input_sync_reset = "none";
defparam \P0O[4]~I .output_sync_reset = "none";
defparam \P0O[4]~I .oe_sync_reset = "none";
defparam \P0O[4]~I .input_power_up = "low";
defparam \P0O[4]~I .output_power_up = "low";
defparam \P0O[4]~I .oe_power_up = "low";

cyclone_io \P0O[3]~I (
	.datain(\MCU80512:inst3|OA[3]~852 ),
	.padio(P0O[3]));
defparam \P0O[3]~I .operation_mode = "output";
defparam \P0O[3]~I .input_register_mode = "none";
defparam \P0O[3]~I .output_register_mode = "none";
defparam \P0O[3]~I .oe_register_mode = "none";
defparam \P0O[3]~I .input_async_reset = "none";
defparam \P0O[3]~I .output_async_reset = "none";
defparam \P0O[3]~I .oe_async_reset = "none";
defparam \P0O[3]~I .input_sync_reset = "none";
defparam \P0O[3]~I .output_sync_reset = "none";
defparam \P0O[3]~I .oe_sync_reset = "none";
defparam \P0O[3]~I .input_power_up = "low";
defparam \P0O[3]~I .output_power_up = "low";
defparam \P0O[3]~I .oe_power_up = "low";

cyclone_io \P0O[2]~I (
	.datain(\MCU80512:inst3|OA[2]~853 ),
	.padio(P0O[2]));
defparam \P0O[2]~I .operation_mode = "output";
defparam \P0O[2]~I .input_register_mode = "none";
defparam \P0O[2]~I .output_register_mode = "none";
defparam \P0O[2]~I .oe_register_mode = "none";
defparam \P0O[2]~I .input_async_reset = "none";
defparam \P0O[2]~I .output_async_reset = "none";
defparam \P0O[2]~I .oe_async_reset = "none";
defparam \P0O[2]~I .input_sync_reset = "none";
defparam \P0O[2]~I .output_sync_reset = "none";
defparam \P0O[2]~I .oe_sync_reset = "none";
defparam \P0O[2]~I .input_power_up = "low";
defparam \P0O[2]~I .output_power_up = "low";
defparam \P0O[2]~I .oe_power_up = "low";

cyclone_io \P0O[1]~I (
	.datain(\MCU80512:inst3|OA[1]~854 ),
	.padio(P0O[1]));
defparam \P0O[1]~I .operation_mode = "output";
defparam \P0O[1]~I .input_register_mode = "none";
defparam \P0O[1]~I .output_register_mode = "none";
defparam \P0O[1]~I .oe_register_mode = "none";
defparam \P0O[1]~I .input_async_reset = "none";
defparam \P0O[1]~I .output_async_reset = "none";
defparam \P0O[1]~I .oe_async_reset = "none";
defparam \P0O[1]~I .input_sync_reset = "none";
defparam \P0O[1]~I .output_sync_reset = "none";
defparam \P0O[1]~I .oe_sync_reset = "none";
defparam \P0O[1]~I .input_power_up = "low";
defparam \P0O[1]~I .output_power_up = "low";
defparam \P0O[1]~I .oe_power_up = "low";

cyclone_io \P0O[0]~I (
	.datain(\MCU80512:inst3|OA[0]~855 ),
	.padio(P0O[0]));
defparam \P0O[0]~I .operation_mode = "output";
defparam \P0O[0]~I .input_register_mode = "none";
defparam \P0O[0]~I .output_register_mode = "none";
defparam \P0O[0]~I .oe_register_mode = "none";
defparam \P0O[0]~I .input_async_reset = "none";
defparam \P0O[0]~I .output_async_reset = "none";
defparam \P0O[0]~I .oe_async_reset = "none";
defparam \P0O[0]~I .input_sync_reset = "none";
defparam \P0O[0]~I .output_sync_reset = "none";
defparam \P0O[0]~I .oe_sync_reset = "none";
defparam \P0O[0]~I .input_power_up = "low";
defparam \P0O[0]~I .output_power_up = "low";
defparam \P0O[0]~I .oe_power_up = "low";

cyclone_io \P1E[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[7] ),
	.padio(P1E[7]));
defparam \P1E[7]~I .operation_mode = "output";
defparam \P1E[7]~I .input_register_mode = "none";
defparam \P1E[7]~I .output_register_mode = "none";
defparam \P1E[7]~I .oe_register_mode = "none";
defparam \P1E[7]~I .input_async_reset = "none";
defparam \P1E[7]~I .output_async_reset = "none";
defparam \P1E[7]~I .oe_async_reset = "none";
defparam \P1E[7]~I .input_sync_reset = "none";
defparam \P1E[7]~I .output_sync_reset = "none";
defparam \P1E[7]~I .oe_sync_reset = "none";
defparam \P1E[7]~I .input_power_up = "low";
defparam \P1E[7]~I .output_power_up = "low";
defparam \P1E[7]~I .oe_power_up = "low";

cyclone_io \P1E[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[6] ),
	.padio(P1E[6]));
defparam \P1E[6]~I .operation_mode = "output";
defparam \P1E[6]~I .input_register_mode = "none";
defparam \P1E[6]~I .output_register_mode = "none";
defparam \P1E[6]~I .oe_register_mode = "none";
defparam \P1E[6]~I .input_async_reset = "none";
defparam \P1E[6]~I .output_async_reset = "none";
defparam \P1E[6]~I .oe_async_reset = "none";
defparam \P1E[6]~I .input_sync_reset = "none";
defparam \P1E[6]~I .output_sync_reset = "none";
defparam \P1E[6]~I .oe_sync_reset = "none";
defparam \P1E[6]~I .input_power_up = "low";
defparam \P1E[6]~I .output_power_up = "low";
defparam \P1E[6]~I .oe_power_up = "low";

cyclone_io \P1E[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[5] ),
	.padio(P1E[5]));
defparam \P1E[5]~I .operation_mode = "output";
defparam \P1E[5]~I .input_register_mode = "none";
defparam \P1E[5]~I .output_register_mode = "none";
defparam \P1E[5]~I .oe_register_mode = "none";
defparam \P1E[5]~I .input_async_reset = "none";
defparam \P1E[5]~I .output_async_reset = "none";
defparam \P1E[5]~I .oe_async_reset = "none";
defparam \P1E[5]~I .input_sync_reset = "none";
defparam \P1E[5]~I .output_sync_reset = "none";
defparam \P1E[5]~I .oe_sync_reset = "none";
defparam \P1E[5]~I .input_power_up = "low";
defparam \P1E[5]~I .output_power_up = "low";
defparam \P1E[5]~I .oe_power_up = "low";

cyclone_io \P1E[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[4] ),
	.padio(P1E[4]));
defparam \P1E[4]~I .operation_mode = "output";
defparam \P1E[4]~I .input_register_mode = "none";
defparam \P1E[4]~I .output_register_mode = "none";
defparam \P1E[4]~I .oe_register_mode = "none";
defparam \P1E[4]~I .input_async_reset = "none";
defparam \P1E[4]~I .output_async_reset = "none";
defparam \P1E[4]~I .oe_async_reset = "none";
defparam \P1E[4]~I .input_sync_reset = "none";
defparam \P1E[4]~I .output_sync_reset = "none";
defparam \P1E[4]~I .oe_sync_reset = "none";
defparam \P1E[4]~I .input_power_up = "low";
defparam \P1E[4]~I .output_power_up = "low";
defparam \P1E[4]~I .oe_power_up = "low";

cyclone_io \P1E[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[3] ),
	.padio(P1E[3]));
defparam \P1E[3]~I .operation_mode = "output";
defparam \P1E[3]~I .input_register_mode = "none";
defparam \P1E[3]~I .output_register_mode = "none";
defparam \P1E[3]~I .oe_register_mode = "none";
defparam \P1E[3]~I .input_async_reset = "none";
defparam \P1E[3]~I .output_async_reset = "none";
defparam \P1E[3]~I .oe_async_reset = "none";
defparam \P1E[3]~I .input_sync_reset = "none";
defparam \P1E[3]~I .output_sync_reset = "none";
defparam \P1E[3]~I .oe_sync_reset = "none";
defparam \P1E[3]~I .input_power_up = "low";
defparam \P1E[3]~I .output_power_up = "low";
defparam \P1E[3]~I .oe_power_up = "low";

cyclone_io \P1E[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[2] ),
	.padio(P1E[2]));
defparam \P1E[2]~I .operation_mode = "output";
defparam \P1E[2]~I .input_register_mode = "none";
defparam \P1E[2]~I .output_register_mode = "none";
defparam \P1E[2]~I .oe_register_mode = "none";
defparam \P1E[2]~I .input_async_reset = "none";
defparam \P1E[2]~I .output_async_reset = "none";
defparam \P1E[2]~I .oe_async_reset = "none";
defparam \P1E[2]~I .input_sync_reset = "none";
defparam \P1E[2]~I .output_sync_reset = "none";
defparam \P1E[2]~I .oe_sync_reset = "none";
defparam \P1E[2]~I .input_power_up = "low";
defparam \P1E[2]~I .output_power_up = "low";
defparam \P1E[2]~I .oe_power_up = "low";

cyclone_io \P1E[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[1] ),
	.padio(P1E[1]));
defparam \P1E[1]~I .operation_mode = "output";
defparam \P1E[1]~I .input_register_mode = "none";
defparam \P1E[1]~I .output_register_mode = "none";
defparam \P1E[1]~I .oe_register_mode = "none";
defparam \P1E[1]~I .input_async_reset = "none";
defparam \P1E[1]~I .output_async_reset = "none";
defparam \P1E[1]~I .oe_async_reset = "none";
defparam \P1E[1]~I .input_sync_reset = "none";
defparam \P1E[1]~I .output_sync_reset = "none";
defparam \P1E[1]~I .oe_sync_reset = "none";
defparam \P1E[1]~I .input_power_up = "low";
defparam \P1E[1]~I .output_power_up = "low";
defparam \P1E[1]~I .oe_power_up = "low";

cyclone_io \P1E[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|BE[0] ),
	.padio(P1E[0]));
defparam \P1E[0]~I .operation_mode = "output";
defparam \P1E[0]~I .input_register_mode = "none";
defparam \P1E[0]~I .output_register_mode = "none";
defparam \P1E[0]~I .oe_register_mode = "none";
defparam \P1E[0]~I .input_async_reset = "none";
defparam \P1E[0]~I .output_async_reset = "none";
defparam \P1E[0]~I .oe_async_reset = "none";
defparam \P1E[0]~I .input_sync_reset = "none";
defparam \P1E[0]~I .output_sync_reset = "none";
defparam \P1E[0]~I .oe_sync_reset = "none";
defparam \P1E[0]~I .input_power_up = "low";
defparam \P1E[0]~I .output_power_up = "low";
defparam \P1E[0]~I .oe_power_up = "low";

cyclone_io \P1O[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[7] ),
	.padio(P1O[7]));
defparam \P1O[7]~I .operation_mode = "output";
defparam \P1O[7]~I .input_register_mode = "none";
defparam \P1O[7]~I .output_register_mode = "none";
defparam \P1O[7]~I .oe_register_mode = "none";
defparam \P1O[7]~I .input_async_reset = "none";
defparam \P1O[7]~I .output_async_reset = "none";
defparam \P1O[7]~I .oe_async_reset = "none";
defparam \P1O[7]~I .input_sync_reset = "none";
defparam \P1O[7]~I .output_sync_reset = "none";
defparam \P1O[7]~I .oe_sync_reset = "none";
defparam \P1O[7]~I .input_power_up = "low";
defparam \P1O[7]~I .output_power_up = "low";
defparam \P1O[7]~I .oe_power_up = "low";

cyclone_io \P1O[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[6] ),
	.padio(P1O[6]));
defparam \P1O[6]~I .operation_mode = "output";
defparam \P1O[6]~I .input_register_mode = "none";
defparam \P1O[6]~I .output_register_mode = "none";
defparam \P1O[6]~I .oe_register_mode = "none";
defparam \P1O[6]~I .input_async_reset = "none";
defparam \P1O[6]~I .output_async_reset = "none";
defparam \P1O[6]~I .oe_async_reset = "none";
defparam \P1O[6]~I .input_sync_reset = "none";
defparam \P1O[6]~I .output_sync_reset = "none";
defparam \P1O[6]~I .oe_sync_reset = "none";
defparam \P1O[6]~I .input_power_up = "low";
defparam \P1O[6]~I .output_power_up = "low";
defparam \P1O[6]~I .oe_power_up = "low";

cyclone_io \P1O[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[5] ),
	.padio(P1O[5]));
defparam \P1O[5]~I .operation_mode = "output";
defparam \P1O[5]~I .input_register_mode = "none";
defparam \P1O[5]~I .output_register_mode = "none";
defparam \P1O[5]~I .oe_register_mode = "none";
defparam \P1O[5]~I .input_async_reset = "none";
defparam \P1O[5]~I .output_async_reset = "none";
defparam \P1O[5]~I .oe_async_reset = "none";
defparam \P1O[5]~I .input_sync_reset = "none";
defparam \P1O[5]~I .output_sync_reset = "none";
defparam \P1O[5]~I .oe_sync_reset = "none";
defparam \P1O[5]~I .input_power_up = "low";
defparam \P1O[5]~I .output_power_up = "low";
defparam \P1O[5]~I .oe_power_up = "low";

cyclone_io \P1O[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[4] ),
	.padio(P1O[4]));
defparam \P1O[4]~I .operation_mode = "output";
defparam \P1O[4]~I .input_register_mode = "none";
defparam \P1O[4]~I .output_register_mode = "none";
defparam \P1O[4]~I .oe_register_mode = "none";
defparam \P1O[4]~I .input_async_reset = "none";
defparam \P1O[4]~I .output_async_reset = "none";
defparam \P1O[4]~I .oe_async_reset = "none";
defparam \P1O[4]~I .input_sync_reset = "none";
defparam \P1O[4]~I .output_sync_reset = "none";
defparam \P1O[4]~I .oe_sync_reset = "none";
defparam \P1O[4]~I .input_power_up = "low";
defparam \P1O[4]~I .output_power_up = "low";
defparam \P1O[4]~I .oe_power_up = "low";

cyclone_io \P1O[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[3] ),
	.padio(P1O[3]));
defparam \P1O[3]~I .operation_mode = "output";
defparam \P1O[3]~I .input_register_mode = "none";
defparam \P1O[3]~I .output_register_mode = "none";
defparam \P1O[3]~I .oe_register_mode = "none";
defparam \P1O[3]~I .input_async_reset = "none";
defparam \P1O[3]~I .output_async_reset = "none";
defparam \P1O[3]~I .oe_async_reset = "none";
defparam \P1O[3]~I .input_sync_reset = "none";
defparam \P1O[3]~I .output_sync_reset = "none";
defparam \P1O[3]~I .oe_sync_reset = "none";
defparam \P1O[3]~I .input_power_up = "low";
defparam \P1O[3]~I .output_power_up = "low";
defparam \P1O[3]~I .oe_power_up = "low";

cyclone_io \P1O[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[2] ),
	.padio(P1O[2]));
defparam \P1O[2]~I .operation_mode = "output";
defparam \P1O[2]~I .input_register_mode = "none";
defparam \P1O[2]~I .output_register_mode = "none";
defparam \P1O[2]~I .oe_register_mode = "none";
defparam \P1O[2]~I .input_async_reset = "none";
defparam \P1O[2]~I .output_async_reset = "none";
defparam \P1O[2]~I .oe_async_reset = "none";
defparam \P1O[2]~I .input_sync_reset = "none";
defparam \P1O[2]~I .output_sync_reset = "none";
defparam \P1O[2]~I .oe_sync_reset = "none";
defparam \P1O[2]~I .input_power_up = "low";
defparam \P1O[2]~I .output_power_up = "low";
defparam \P1O[2]~I .oe_power_up = "low";

cyclone_io \P1O[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[1] ),
	.padio(P1O[1]));
defparam \P1O[1]~I .operation_mode = "output";
defparam \P1O[1]~I .input_register_mode = "none";
defparam \P1O[1]~I .output_register_mode = "none";
defparam \P1O[1]~I .oe_register_mode = "none";
defparam \P1O[1]~I .input_async_reset = "none";
defparam \P1O[1]~I .output_async_reset = "none";
defparam \P1O[1]~I .oe_async_reset = "none";
defparam \P1O[1]~I .input_sync_reset = "none";
defparam \P1O[1]~I .output_sync_reset = "none";
defparam \P1O[1]~I .oe_sync_reset = "none";
defparam \P1O[1]~I .input_power_up = "low";
defparam \P1O[1]~I .output_power_up = "low";
defparam \P1O[1]~I .oe_power_up = "low";

cyclone_io \P1O[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT1_SFR[0] ),
	.padio(P1O[0]));
defparam \P1O[0]~I .operation_mode = "output";
defparam \P1O[0]~I .input_register_mode = "none";
defparam \P1O[0]~I .output_register_mode = "none";
defparam \P1O[0]~I .oe_register_mode = "none";
defparam \P1O[0]~I .input_async_reset = "none";
defparam \P1O[0]~I .output_async_reset = "none";
defparam \P1O[0]~I .oe_async_reset = "none";
defparam \P1O[0]~I .input_sync_reset = "none";
defparam \P1O[0]~I .output_sync_reset = "none";
defparam \P1O[0]~I .oe_sync_reset = "none";
defparam \P1O[0]~I .input_power_up = "low";
defparam \P1O[0]~I .output_power_up = "low";
defparam \P1O[0]~I .oe_power_up = "low";

cyclone_io \P2E[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[7]~39 ),
	.padio(P2E[7]));
defparam \P2E[7]~I .operation_mode = "output";
defparam \P2E[7]~I .input_register_mode = "none";
defparam \P2E[7]~I .output_register_mode = "none";
defparam \P2E[7]~I .oe_register_mode = "none";
defparam \P2E[7]~I .input_async_reset = "none";
defparam \P2E[7]~I .output_async_reset = "none";
defparam \P2E[7]~I .oe_async_reset = "none";
defparam \P2E[7]~I .input_sync_reset = "none";
defparam \P2E[7]~I .output_sync_reset = "none";
defparam \P2E[7]~I .oe_sync_reset = "none";
defparam \P2E[7]~I .input_power_up = "low";
defparam \P2E[7]~I .output_power_up = "low";
defparam \P2E[7]~I .oe_power_up = "low";

cyclone_io \P2E[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[6]~36 ),
	.padio(P2E[6]));
defparam \P2E[6]~I .operation_mode = "output";
defparam \P2E[6]~I .input_register_mode = "none";
defparam \P2E[6]~I .output_register_mode = "none";
defparam \P2E[6]~I .oe_register_mode = "none";
defparam \P2E[6]~I .input_async_reset = "none";
defparam \P2E[6]~I .output_async_reset = "none";
defparam \P2E[6]~I .oe_async_reset = "none";
defparam \P2E[6]~I .input_sync_reset = "none";
defparam \P2E[6]~I .output_sync_reset = "none";
defparam \P2E[6]~I .oe_sync_reset = "none";
defparam \P2E[6]~I .input_power_up = "low";
defparam \P2E[6]~I .output_power_up = "low";
defparam \P2E[6]~I .oe_power_up = "low";

cyclone_io \P2E[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[5]~33 ),
	.padio(P2E[5]));
defparam \P2E[5]~I .operation_mode = "output";
defparam \P2E[5]~I .input_register_mode = "none";
defparam \P2E[5]~I .output_register_mode = "none";
defparam \P2E[5]~I .oe_register_mode = "none";
defparam \P2E[5]~I .input_async_reset = "none";
defparam \P2E[5]~I .output_async_reset = "none";
defparam \P2E[5]~I .oe_async_reset = "none";
defparam \P2E[5]~I .input_sync_reset = "none";
defparam \P2E[5]~I .output_sync_reset = "none";
defparam \P2E[5]~I .oe_sync_reset = "none";
defparam \P2E[5]~I .input_power_up = "low";
defparam \P2E[5]~I .output_power_up = "low";
defparam \P2E[5]~I .oe_power_up = "low";

cyclone_io \P2E[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[4]~30 ),
	.padio(P2E[4]));
defparam \P2E[4]~I .operation_mode = "output";
defparam \P2E[4]~I .input_register_mode = "none";
defparam \P2E[4]~I .output_register_mode = "none";
defparam \P2E[4]~I .oe_register_mode = "none";
defparam \P2E[4]~I .input_async_reset = "none";
defparam \P2E[4]~I .output_async_reset = "none";
defparam \P2E[4]~I .oe_async_reset = "none";
defparam \P2E[4]~I .input_sync_reset = "none";
defparam \P2E[4]~I .output_sync_reset = "none";
defparam \P2E[4]~I .oe_sync_reset = "none";
defparam \P2E[4]~I .input_power_up = "low";
defparam \P2E[4]~I .output_power_up = "low";
defparam \P2E[4]~I .oe_power_up = "low";

cyclone_io \P2E[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[3]~27 ),
	.padio(P2E[3]));
defparam \P2E[3]~I .operation_mode = "output";
defparam \P2E[3]~I .input_register_mode = "none";
defparam \P2E[3]~I .output_register_mode = "none";
defparam \P2E[3]~I .oe_register_mode = "none";
defparam \P2E[3]~I .input_async_reset = "none";
defparam \P2E[3]~I .output_async_reset = "none";
defparam \P2E[3]~I .oe_async_reset = "none";
defparam \P2E[3]~I .input_sync_reset = "none";
defparam \P2E[3]~I .output_sync_reset = "none";
defparam \P2E[3]~I .oe_sync_reset = "none";
defparam \P2E[3]~I .input_power_up = "low";
defparam \P2E[3]~I .output_power_up = "low";
defparam \P2E[3]~I .oe_power_up = "low";

cyclone_io \P2E[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[2]~24 ),
	.padio(P2E[2]));
defparam \P2E[2]~I .operation_mode = "output";
defparam \P2E[2]~I .input_register_mode = "none";
defparam \P2E[2]~I .output_register_mode = "none";
defparam \P2E[2]~I .oe_register_mode = "none";
defparam \P2E[2]~I .input_async_reset = "none";
defparam \P2E[2]~I .output_async_reset = "none";
defparam \P2E[2]~I .oe_async_reset = "none";
defparam \P2E[2]~I .input_sync_reset = "none";
defparam \P2E[2]~I .output_sync_reset = "none";
defparam \P2E[2]~I .oe_sync_reset = "none";
defparam \P2E[2]~I .input_power_up = "low";
defparam \P2E[2]~I .output_power_up = "low";
defparam \P2E[2]~I .oe_power_up = "low";

cyclone_io \P2E[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[1]~21 ),
	.padio(P2E[1]));
defparam \P2E[1]~I .operation_mode = "output";
defparam \P2E[1]~I .input_register_mode = "none";
defparam \P2E[1]~I .output_register_mode = "none";
defparam \P2E[1]~I .oe_register_mode = "none";
defparam \P2E[1]~I .input_async_reset = "none";
defparam \P2E[1]~I .output_async_reset = "none";
defparam \P2E[1]~I .oe_async_reset = "none";
defparam \P2E[1]~I .input_sync_reset = "none";
defparam \P2E[1]~I .output_sync_reset = "none";
defparam \P2E[1]~I .oe_sync_reset = "none";
defparam \P2E[1]~I .input_power_up = "low";
defparam \P2E[1]~I .output_power_up = "low";
defparam \P2E[1]~I .oe_power_up = "low";

cyclone_io \P2E[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|CE[0]~18 ),
	.padio(P2E[0]));
defparam \P2E[0]~I .operation_mode = "output";
defparam \P2E[0]~I .input_register_mode = "none";
defparam \P2E[0]~I .output_register_mode = "none";
defparam \P2E[0]~I .oe_register_mode = "none";
defparam \P2E[0]~I .input_async_reset = "none";
defparam \P2E[0]~I .output_async_reset = "none";
defparam \P2E[0]~I .oe_async_reset = "none";
defparam \P2E[0]~I .input_sync_reset = "none";
defparam \P2E[0]~I .output_sync_reset = "none";
defparam \P2E[0]~I .oe_sync_reset = "none";
defparam \P2E[0]~I .input_power_up = "low";
defparam \P2E[0]~I .output_power_up = "low";
defparam \P2E[0]~I .oe_power_up = "low";

cyclone_io \P2O[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[7]~1629 ),
	.padio(P2O[7]));
defparam \P2O[7]~I .operation_mode = "output";
defparam \P2O[7]~I .input_register_mode = "none";
defparam \P2O[7]~I .output_register_mode = "none";
defparam \P2O[7]~I .oe_register_mode = "none";
defparam \P2O[7]~I .input_async_reset = "none";
defparam \P2O[7]~I .output_async_reset = "none";
defparam \P2O[7]~I .oe_async_reset = "none";
defparam \P2O[7]~I .input_sync_reset = "none";
defparam \P2O[7]~I .output_sync_reset = "none";
defparam \P2O[7]~I .oe_sync_reset = "none";
defparam \P2O[7]~I .input_power_up = "low";
defparam \P2O[7]~I .output_power_up = "low";
defparam \P2O[7]~I .oe_power_up = "low";

cyclone_io \P2O[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[6]~1631 ),
	.padio(P2O[6]));
defparam \P2O[6]~I .operation_mode = "output";
defparam \P2O[6]~I .input_register_mode = "none";
defparam \P2O[6]~I .output_register_mode = "none";
defparam \P2O[6]~I .oe_register_mode = "none";
defparam \P2O[6]~I .input_async_reset = "none";
defparam \P2O[6]~I .output_async_reset = "none";
defparam \P2O[6]~I .oe_async_reset = "none";
defparam \P2O[6]~I .input_sync_reset = "none";
defparam \P2O[6]~I .output_sync_reset = "none";
defparam \P2O[6]~I .oe_sync_reset = "none";
defparam \P2O[6]~I .input_power_up = "low";
defparam \P2O[6]~I .output_power_up = "low";
defparam \P2O[6]~I .oe_power_up = "low";

cyclone_io \P2O[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[5]~1633 ),
	.padio(P2O[5]));
defparam \P2O[5]~I .operation_mode = "output";
defparam \P2O[5]~I .input_register_mode = "none";
defparam \P2O[5]~I .output_register_mode = "none";
defparam \P2O[5]~I .oe_register_mode = "none";
defparam \P2O[5]~I .input_async_reset = "none";
defparam \P2O[5]~I .output_async_reset = "none";
defparam \P2O[5]~I .oe_async_reset = "none";
defparam \P2O[5]~I .input_sync_reset = "none";
defparam \P2O[5]~I .output_sync_reset = "none";
defparam \P2O[5]~I .oe_sync_reset = "none";
defparam \P2O[5]~I .input_power_up = "low";
defparam \P2O[5]~I .output_power_up = "low";
defparam \P2O[5]~I .oe_power_up = "low";

cyclone_io \P2O[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[4]~1635 ),
	.padio(P2O[4]));
defparam \P2O[4]~I .operation_mode = "output";
defparam \P2O[4]~I .input_register_mode = "none";
defparam \P2O[4]~I .output_register_mode = "none";
defparam \P2O[4]~I .oe_register_mode = "none";
defparam \P2O[4]~I .input_async_reset = "none";
defparam \P2O[4]~I .output_async_reset = "none";
defparam \P2O[4]~I .oe_async_reset = "none";
defparam \P2O[4]~I .input_sync_reset = "none";
defparam \P2O[4]~I .output_sync_reset = "none";
defparam \P2O[4]~I .oe_sync_reset = "none";
defparam \P2O[4]~I .input_power_up = "low";
defparam \P2O[4]~I .output_power_up = "low";
defparam \P2O[4]~I .oe_power_up = "low";

cyclone_io \P2O[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[3]~1637 ),
	.padio(P2O[3]));
defparam \P2O[3]~I .operation_mode = "output";
defparam \P2O[3]~I .input_register_mode = "none";
defparam \P2O[3]~I .output_register_mode = "none";
defparam \P2O[3]~I .oe_register_mode = "none";
defparam \P2O[3]~I .input_async_reset = "none";
defparam \P2O[3]~I .output_async_reset = "none";
defparam \P2O[3]~I .oe_async_reset = "none";
defparam \P2O[3]~I .input_sync_reset = "none";
defparam \P2O[3]~I .output_sync_reset = "none";
defparam \P2O[3]~I .oe_sync_reset = "none";
defparam \P2O[3]~I .input_power_up = "low";
defparam \P2O[3]~I .output_power_up = "low";
defparam \P2O[3]~I .oe_power_up = "low";

cyclone_io \P2O[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[2]~1639 ),
	.padio(P2O[2]));
defparam \P2O[2]~I .operation_mode = "output";
defparam \P2O[2]~I .input_register_mode = "none";
defparam \P2O[2]~I .output_register_mode = "none";
defparam \P2O[2]~I .oe_register_mode = "none";
defparam \P2O[2]~I .input_async_reset = "none";
defparam \P2O[2]~I .output_async_reset = "none";
defparam \P2O[2]~I .oe_async_reset = "none";
defparam \P2O[2]~I .input_sync_reset = "none";
defparam \P2O[2]~I .output_sync_reset = "none";
defparam \P2O[2]~I .oe_sync_reset = "none";
defparam \P2O[2]~I .input_power_up = "low";
defparam \P2O[2]~I .output_power_up = "low";
defparam \P2O[2]~I .oe_power_up = "low";

cyclone_io \P2O[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[1]~1641 ),
	.padio(P2O[1]));
defparam \P2O[1]~I .operation_mode = "output";
defparam \P2O[1]~I .input_register_mode = "none";
defparam \P2O[1]~I .output_register_mode = "none";
defparam \P2O[1]~I .oe_register_mode = "none";
defparam \P2O[1]~I .input_async_reset = "none";
defparam \P2O[1]~I .output_async_reset = "none";
defparam \P2O[1]~I .oe_async_reset = "none";
defparam \P2O[1]~I .input_sync_reset = "none";
defparam \P2O[1]~I .output_sync_reset = "none";
defparam \P2O[1]~I .oe_sync_reset = "none";
defparam \P2O[1]~I .input_power_up = "low";
defparam \P2O[1]~I .output_power_up = "low";
defparam \P2O[1]~I .oe_power_up = "low";

cyclone_io \P2O[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OC[0]~1643 ),
	.padio(P2O[0]));
defparam \P2O[0]~I .operation_mode = "output";
defparam \P2O[0]~I .input_register_mode = "none";
defparam \P2O[0]~I .output_register_mode = "none";
defparam \P2O[0]~I .oe_register_mode = "none";
defparam \P2O[0]~I .input_async_reset = "none";
defparam \P2O[0]~I .output_async_reset = "none";
defparam \P2O[0]~I .oe_async_reset = "none";
defparam \P2O[0]~I .input_sync_reset = "none";
defparam \P2O[0]~I .output_sync_reset = "none";
defparam \P2O[0]~I .oe_sync_reset = "none";
defparam \P2O[0]~I .input_power_up = "low";
defparam \P2O[0]~I .output_power_up = "low";
defparam \P2O[0]~I .oe_power_up = "low";

cyclone_io \P3E[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[7] ),
	.padio(P3E[7]));
defparam \P3E[7]~I .operation_mode = "output";
defparam \P3E[7]~I .input_register_mode = "none";
defparam \P3E[7]~I .output_register_mode = "none";
defparam \P3E[7]~I .oe_register_mode = "none";
defparam \P3E[7]~I .input_async_reset = "none";
defparam \P3E[7]~I .output_async_reset = "none";
defparam \P3E[7]~I .oe_async_reset = "none";
defparam \P3E[7]~I .input_sync_reset = "none";
defparam \P3E[7]~I .output_sync_reset = "none";
defparam \P3E[7]~I .oe_sync_reset = "none";
defparam \P3E[7]~I .input_power_up = "low";
defparam \P3E[7]~I .output_power_up = "low";
defparam \P3E[7]~I .oe_power_up = "low";

cyclone_io \P3E[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[6] ),
	.padio(P3E[6]));
defparam \P3E[6]~I .operation_mode = "output";
defparam \P3E[6]~I .input_register_mode = "none";
defparam \P3E[6]~I .output_register_mode = "none";
defparam \P3E[6]~I .oe_register_mode = "none";
defparam \P3E[6]~I .input_async_reset = "none";
defparam \P3E[6]~I .output_async_reset = "none";
defparam \P3E[6]~I .oe_async_reset = "none";
defparam \P3E[6]~I .input_sync_reset = "none";
defparam \P3E[6]~I .output_sync_reset = "none";
defparam \P3E[6]~I .oe_sync_reset = "none";
defparam \P3E[6]~I .input_power_up = "low";
defparam \P3E[6]~I .output_power_up = "low";
defparam \P3E[6]~I .oe_power_up = "low";

cyclone_io \P3E[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[5] ),
	.padio(P3E[5]));
defparam \P3E[5]~I .operation_mode = "output";
defparam \P3E[5]~I .input_register_mode = "none";
defparam \P3E[5]~I .output_register_mode = "none";
defparam \P3E[5]~I .oe_register_mode = "none";
defparam \P3E[5]~I .input_async_reset = "none";
defparam \P3E[5]~I .output_async_reset = "none";
defparam \P3E[5]~I .oe_async_reset = "none";
defparam \P3E[5]~I .input_sync_reset = "none";
defparam \P3E[5]~I .output_sync_reset = "none";
defparam \P3E[5]~I .oe_sync_reset = "none";
defparam \P3E[5]~I .input_power_up = "low";
defparam \P3E[5]~I .output_power_up = "low";
defparam \P3E[5]~I .oe_power_up = "low";

cyclone_io \P3E[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[4] ),
	.padio(P3E[4]));
defparam \P3E[4]~I .operation_mode = "output";
defparam \P3E[4]~I .input_register_mode = "none";
defparam \P3E[4]~I .output_register_mode = "none";
defparam \P3E[4]~I .oe_register_mode = "none";
defparam \P3E[4]~I .input_async_reset = "none";
defparam \P3E[4]~I .output_async_reset = "none";
defparam \P3E[4]~I .oe_async_reset = "none";
defparam \P3E[4]~I .input_sync_reset = "none";
defparam \P3E[4]~I .output_sync_reset = "none";
defparam \P3E[4]~I .oe_sync_reset = "none";
defparam \P3E[4]~I .input_power_up = "low";
defparam \P3E[4]~I .output_power_up = "low";
defparam \P3E[4]~I .oe_power_up = "low";

cyclone_io \P3E[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[3] ),
	.padio(P3E[3]));
defparam \P3E[3]~I .operation_mode = "output";
defparam \P3E[3]~I .input_register_mode = "none";
defparam \P3E[3]~I .output_register_mode = "none";
defparam \P3E[3]~I .oe_register_mode = "none";
defparam \P3E[3]~I .input_async_reset = "none";
defparam \P3E[3]~I .output_async_reset = "none";
defparam \P3E[3]~I .oe_async_reset = "none";
defparam \P3E[3]~I .input_sync_reset = "none";
defparam \P3E[3]~I .output_sync_reset = "none";
defparam \P3E[3]~I .oe_sync_reset = "none";
defparam \P3E[3]~I .input_power_up = "low";
defparam \P3E[3]~I .output_power_up = "low";
defparam \P3E[3]~I .oe_power_up = "low";

cyclone_io \P3E[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[2] ),
	.padio(P3E[2]));
defparam \P3E[2]~I .operation_mode = "output";
defparam \P3E[2]~I .input_register_mode = "none";
defparam \P3E[2]~I .output_register_mode = "none";
defparam \P3E[2]~I .oe_register_mode = "none";
defparam \P3E[2]~I .input_async_reset = "none";
defparam \P3E[2]~I .output_async_reset = "none";
defparam \P3E[2]~I .oe_async_reset = "none";
defparam \P3E[2]~I .input_sync_reset = "none";
defparam \P3E[2]~I .output_sync_reset = "none";
defparam \P3E[2]~I .oe_sync_reset = "none";
defparam \P3E[2]~I .input_power_up = "low";
defparam \P3E[2]~I .output_power_up = "low";
defparam \P3E[2]~I .oe_power_up = "low";

cyclone_io \P3E[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[1] ),
	.padio(P3E[1]));
defparam \P3E[1]~I .operation_mode = "output";
defparam \P3E[1]~I .input_register_mode = "none";
defparam \P3E[1]~I .output_register_mode = "none";
defparam \P3E[1]~I .oe_register_mode = "none";
defparam \P3E[1]~I .input_async_reset = "none";
defparam \P3E[1]~I .output_async_reset = "none";
defparam \P3E[1]~I .oe_async_reset = "none";
defparam \P3E[1]~I .input_sync_reset = "none";
defparam \P3E[1]~I .output_sync_reset = "none";
defparam \P3E[1]~I .oe_sync_reset = "none";
defparam \P3E[1]~I .input_power_up = "low";
defparam \P3E[1]~I .output_power_up = "low";
defparam \P3E[1]~I .oe_power_up = "low";

cyclone_io \P3E[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|DE[0] ),
	.padio(P3E[0]));
defparam \P3E[0]~I .operation_mode = "output";
defparam \P3E[0]~I .input_register_mode = "none";
defparam \P3E[0]~I .output_register_mode = "none";
defparam \P3E[0]~I .oe_register_mode = "none";
defparam \P3E[0]~I .input_async_reset = "none";
defparam \P3E[0]~I .output_async_reset = "none";
defparam \P3E[0]~I .oe_async_reset = "none";
defparam \P3E[0]~I .input_sync_reset = "none";
defparam \P3E[0]~I .output_sync_reset = "none";
defparam \P3E[0]~I .oe_sync_reset = "none";
defparam \P3E[0]~I .input_power_up = "low";
defparam \P3E[0]~I .output_power_up = "low";
defparam \P3E[0]~I .oe_power_up = "low";

cyclone_io \P3O[7]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OD[7] ),
	.padio(P3O[7]));
defparam \P3O[7]~I .operation_mode = "output";
defparam \P3O[7]~I .input_register_mode = "none";
defparam \P3O[7]~I .output_register_mode = "none";
defparam \P3O[7]~I .oe_register_mode = "none";
defparam \P3O[7]~I .input_async_reset = "none";
defparam \P3O[7]~I .output_async_reset = "none";
defparam \P3O[7]~I .oe_async_reset = "none";
defparam \P3O[7]~I .input_sync_reset = "none";
defparam \P3O[7]~I .output_sync_reset = "none";
defparam \P3O[7]~I .oe_sync_reset = "none";
defparam \P3O[7]~I .input_power_up = "low";
defparam \P3O[7]~I .output_power_up = "low";
defparam \P3O[7]~I .oe_power_up = "low";

cyclone_io \P3O[6]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OD[6] ),
	.padio(P3O[6]));
defparam \P3O[6]~I .operation_mode = "output";
defparam \P3O[6]~I .input_register_mode = "none";
defparam \P3O[6]~I .output_register_mode = "none";
defparam \P3O[6]~I .oe_register_mode = "none";
defparam \P3O[6]~I .input_async_reset = "none";
defparam \P3O[6]~I .output_async_reset = "none";
defparam \P3O[6]~I .oe_async_reset = "none";
defparam \P3O[6]~I .input_sync_reset = "none";
defparam \P3O[6]~I .output_sync_reset = "none";
defparam \P3O[6]~I .oe_sync_reset = "none";
defparam \P3O[6]~I .input_power_up = "low";
defparam \P3O[6]~I .output_power_up = "low";
defparam \P3O[6]~I .oe_power_up = "low";

cyclone_io \P3O[5]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[5] ),
	.padio(P3O[5]));
defparam \P3O[5]~I .operation_mode = "output";
defparam \P3O[5]~I .input_register_mode = "none";
defparam \P3O[5]~I .output_register_mode = "none";
defparam \P3O[5]~I .oe_register_mode = "none";
defparam \P3O[5]~I .input_async_reset = "none";
defparam \P3O[5]~I .output_async_reset = "none";
defparam \P3O[5]~I .oe_async_reset = "none";
defparam \P3O[5]~I .input_sync_reset = "none";
defparam \P3O[5]~I .output_sync_reset = "none";
defparam \P3O[5]~I .oe_sync_reset = "none";
defparam \P3O[5]~I .input_power_up = "low";
defparam \P3O[5]~I .output_power_up = "low";
defparam \P3O[5]~I .oe_power_up = "low";

cyclone_io \P3O[4]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[4] ),
	.padio(P3O[4]));
defparam \P3O[4]~I .operation_mode = "output";
defparam \P3O[4]~I .input_register_mode = "none";
defparam \P3O[4]~I .output_register_mode = "none";
defparam \P3O[4]~I .oe_register_mode = "none";
defparam \P3O[4]~I .input_async_reset = "none";
defparam \P3O[4]~I .output_async_reset = "none";
defparam \P3O[4]~I .oe_async_reset = "none";
defparam \P3O[4]~I .input_sync_reset = "none";
defparam \P3O[4]~I .output_sync_reset = "none";
defparam \P3O[4]~I .oe_sync_reset = "none";
defparam \P3O[4]~I .input_power_up = "low";
defparam \P3O[4]~I .output_power_up = "low";
defparam \P3O[4]~I .oe_power_up = "low";

cyclone_io \P3O[3]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[3] ),
	.padio(P3O[3]));
defparam \P3O[3]~I .operation_mode = "output";
defparam \P3O[3]~I .input_register_mode = "none";
defparam \P3O[3]~I .output_register_mode = "none";
defparam \P3O[3]~I .oe_register_mode = "none";
defparam \P3O[3]~I .input_async_reset = "none";
defparam \P3O[3]~I .output_async_reset = "none";
defparam \P3O[3]~I .oe_async_reset = "none";
defparam \P3O[3]~I .input_sync_reset = "none";
defparam \P3O[3]~I .output_sync_reset = "none";
defparam \P3O[3]~I .oe_sync_reset = "none";
defparam \P3O[3]~I .input_power_up = "low";
defparam \P3O[3]~I .output_power_up = "low";
defparam \P3O[3]~I .oe_power_up = "low";

cyclone_io \P3O[2]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|__ALT_INV__PORT3_SFR[2] ),
	.padio(P3O[2]));
defparam \P3O[2]~I .operation_mode = "output";
defparam \P3O[2]~I .input_register_mode = "none";
defparam \P3O[2]~I .output_register_mode = "none";
defparam \P3O[2]~I .oe_register_mode = "none";
defparam \P3O[2]~I .input_async_reset = "none";
defparam \P3O[2]~I .output_async_reset = "none";
defparam \P3O[2]~I .oe_async_reset = "none";
defparam \P3O[2]~I .input_sync_reset = "none";
defparam \P3O[2]~I .output_sync_reset = "none";
defparam \P3O[2]~I .oe_sync_reset = "none";
defparam \P3O[2]~I .input_power_up = "low";
defparam \P3O[2]~I .output_power_up = "low";
defparam \P3O[2]~I .oe_power_up = "low";

cyclone_io \P3O[1]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OD[1]~287 ),
	.padio(P3O[1]));
defparam \P3O[1]~I .operation_mode = "output";
defparam \P3O[1]~I .input_register_mode = "none";
defparam \P3O[1]~I .output_register_mode = "none";
defparam \P3O[1]~I .oe_register_mode = "none";
defparam \P3O[1]~I .input_async_reset = "none";
defparam \P3O[1]~I .output_async_reset = "none";
defparam \P3O[1]~I .oe_async_reset = "none";
defparam \P3O[1]~I .input_sync_reset = "none";
defparam \P3O[1]~I .output_sync_reset = "none";
defparam \P3O[1]~I .oe_sync_reset = "none";
defparam \P3O[1]~I .input_power_up = "low";
defparam \P3O[1]~I .output_power_up = "low";
defparam \P3O[1]~I .oe_power_up = "low";

cyclone_io \P3O[0]~I (
	.datain(\MCU80512:inst3|m3s018bo:U10|L_OD[0]~288 ),
	.padio(P3O[0]));
defparam \P3O[0]~I .operation_mode = "output";
defparam \P3O[0]~I .input_register_mode = "none";
defparam \P3O[0]~I .output_register_mode = "none";
defparam \P3O[0]~I .oe_register_mode = "none";
defparam \P3O[0]~I .input_async_reset = "none";
defparam \P3O[0]~I .output_async_reset = "none";
defparam \P3O[0]~I .oe_async_reset = "none";
defparam \P3O[0]~I .input_sync_reset = "none";
defparam \P3O[0]~I .output_sync_reset = "none";
defparam \P3O[0]~I .oe_sync_reset = "none";
defparam \P3O[0]~I .input_power_up = "low";
defparam \P3O[0]~I .output_power_up = "low";
defparam \P3O[0]~I .oe_power_up = "low";

cyclone_io \POE[7]~I (
	.datain(gnd),
	.padio(POE[7]));
defparam \POE[7]~I .operation_mode = "output";
defparam \POE[7]~I .input_register_mode = "none";
defparam \POE[7]~I .output_register_mode = "none";
defparam \POE[7]~I .oe_register_mode = "none";
defparam \POE[7]~I .input_async_reset = "none";
defparam \POE[7]~I .output_async_reset = "none";
defparam \POE[7]~I .oe_async_reset = "none";
defparam \POE[7]~I .input_sync_reset = "none";
defparam \POE[7]~I .output_sync_reset = "none";
defparam \POE[7]~I .oe_sync_reset = "none";
defparam \POE[7]~I .input_power_up = "low";
defparam \POE[7]~I .output_power_up = "low";
defparam \POE[7]~I .oe_power_up = "low";

cyclone_io \POE[6]~I (
	.datain(vcc),
	.padio(POE[6]));
defparam \POE[6]~I .operation_mode = "output";
defparam \POE[6]~I .input_register_mode = "none";
defparam \POE[6]~I .output_register_mode = "none";
defparam \POE[6]~I .oe_register_mode = "none";
defparam \POE[6]~I .input_async_reset = "none";
defparam \POE[6]~I .output_async_reset = "none";
defparam \POE[6]~I .oe_async_reset = "none";
defparam \POE[6]~I .input_sync_reset = "none";
defparam \POE[6]~I .output_sync_reset = "none";
defparam \POE[6]~I .oe_sync_reset = "none";
defparam \POE[6]~I .input_power_up = "low";
defparam \POE[6]~I .output_power_up = "low";
defparam \POE[6]~I .oe_power_up = "low";

cyclone_io \POE[5]~I (
	.datain(\SCHKT:inst|ENA ),
	.padio(POE[5]));
defparam \POE[5]~I .operation_mode = "output";
defparam \POE[5]~I .input_register_mode = "none";
defparam \POE[5]~I .output_register_mode = "none";
defparam \POE[5]~I .oe_register_mode = "none";
defparam \POE[5]~I .input_async_reset = "none";
defparam \POE[5]~I .output_async_reset = "none";
defparam \POE[5]~I .oe_async_reset = "none";
defparam \POE[5]~I .input_sync_reset = "none";
defparam \POE[5]~I .output_sync_reset = "none";
defparam \POE[5]~I .oe_sync_reset = "none";
defparam \POE[5]~I .input_power_up = "low";
defparam \POE[5]~I .output_power_up = "low";
defparam \POE[5]~I .oe_power_up = "low";

cyclone_io \POE[4]~I (
	.datain(\RESET~combout ),
	.padio(POE[4]));
defparam \POE[4]~I .operation_mode = "output";
defparam \POE[4]~I .input_register_mode = "none";
defparam \POE[4]~I .output_register_mode = "none";
defparam \POE[4]~I .oe_register_mode = "none";
defparam \POE[4]~I .input_async_reset = "none";
defparam \POE[4]~I .output_async_reset = "none";
defparam \POE[4]~I .oe_async_reset = "none";
defparam \POE[4]~I .input_sync_reset = "none";
defparam \POE[4]~I .output_sync_reset = "none";
defparam \POE[4]~I .oe_sync_reset = "none";
defparam \POE[4]~I .input_power_up = "low";
defparam \POE[4]~I .output_power_up = "low";
defparam \POE[4]~I .oe_power_up = "low";

cyclone_io \POE[3]~I (
	.datain(\X1~combout ),
	.padio(POE[3]));
defparam \POE[3]~I .operation_mode = "output";
defparam \POE[3]~I .input_register_mode = "none";
defparam \POE[3]~I .output_register_mode = "none";
defparam \POE[3]~I .oe_register_mode = "none";
defparam \POE[3]~I .input_async_reset = "none";
defparam \POE[3]~I .output_async_reset = "none";
defparam \POE[3]~I .oe_async_reset = "none";
defparam \POE[3]~I .input_sync_reset = "none";
defparam \POE[3]~I .output_sync_reset = "none";
defparam \POE[3]~I .oe_sync_reset = "none";
defparam \POE[3]~I .input_power_up = "low";
defparam \POE[3]~I .output_power_up = "low";
defparam \POE[3]~I .oe_power_up = "low";

cyclone_io \POE[2]~I (
	.datain(\SCHKT:inst|FA[2]~3 ),
	.padio(POE[2]));
defparam \POE[2]~I .operation_mode = "output";
defparam \POE[2]~I .input_register_mode = "none";
defparam \POE[2]~I .output_register_mode = "none";
defparam \POE[2]~I .oe_register_mode = "none";
defparam \POE[2]~I .input_async_reset = "none";
defparam \POE[2]~I .output_async_reset = "none";
defparam \POE[2]~I .oe_async_reset = "none";
defparam \POE[2]~I .input_sync_reset = "none";
defparam \POE[2]~I .output_sync_reset = "none";
defparam \POE[2]~I .oe_sync_reset = "none";
defparam \POE[2]~I .input_power_up = "low";
defparam \POE[2]~I .output_power_up = "low";
defparam \POE[2]~I .oe_power_up = "low";

cyclone_io \POE[1]~I (
	.datain(\SCHKT:inst|FA[1]~4 ),
	.padio(POE[1]));
defparam \POE[1]~I .operation_mode = "output";
defparam \POE[1]~I .input_register_mode = "none";
defparam \POE[1]~I .output_register_mode = "none";
defparam \POE[1]~I .oe_register_mode = "none";
defparam \POE[1]~I .input_async_reset = "none";
defparam \POE[1]~I .output_async_reset = "none";
defparam \POE[1]~I .oe_async_reset = "none";
defparam \POE[1]~I .input_sync_reset = "none";
defparam \POE[1]~I .output_sync_reset = "none";
defparam \POE[1]~I .oe_sync_reset = "none";
defparam \POE[1]~I .input_power_up = "low";
defparam \POE[1]~I .output_power_up = "low";
defparam \POE[1]~I .oe_power_up = "low";

cyclone_io \POE[0]~I (
	.datain(\SCHKT:inst|FA[0]~5 ),
	.padio(POE[0]));
defparam \POE[0]~I .operation_mode = "output";
defparam \POE[0]~I .input_register_mode = "none";
defparam \POE[0]~I .output_register_mode = "none";
defparam \POE[0]~I .oe_register_mode = "none";
defparam \POE[0]~I .input_async_reset = "none";
defparam \POE[0]~I .output_async_reset = "none";
defparam \POE[0]~I .oe_async_reset = "none";
defparam \POE[0]~I .input_sync_reset = "none";
defparam \POE[0]~I .output_sync_reset = "none";
defparam \POE[0]~I .oe_sync_reset = "none";
defparam \POE[0]~I .input_power_up = "low";
defparam \POE[0]~I .output_power_up = "low";
defparam \POE[0]~I .oe_power_up = "low";

cyclone_io \RAMadr[7]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[7] ),
	.padio(RAMadr[7]));
defparam \RAMadr[7]~I .operation_mode = "output";
defparam \RAMadr[7]~I .input_register_mode = "none";
defparam \RAMadr[7]~I .output_register_mode = "none";
defparam \RAMadr[7]~I .oe_register_mode = "none";
defparam \RAMadr[7]~I .input_async_reset = "none";
defparam \RAMadr[7]~I .output_async_reset = "none";
defparam \RAMadr[7]~I .oe_async_reset = "none";
defparam \RAMadr[7]~I .input_sync_reset = "none";
defparam \RAMadr[7]~I .output_sync_reset = "none";
defparam \RAMadr[7]~I .oe_sync_reset = "none";
defparam \RAMadr[7]~I .input_power_up = "low";
defparam \RAMadr[7]~I .output_power_up = "low";
defparam \RAMadr[7]~I .oe_power_up = "low";

cyclone_io \RAMadr[6]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[6] ),
	.padio(RAMadr[6]));
defparam \RAMadr[6]~I .operation_mode = "output";
defparam \RAMadr[6]~I .input_register_mode = "none";
defparam \RAMadr[6]~I .output_register_mode = "none";
defparam \RAMadr[6]~I .oe_register_mode = "none";
defparam \RAMadr[6]~I .input_async_reset = "none";
defparam \RAMadr[6]~I .output_async_reset = "none";
defparam \RAMadr[6]~I .oe_async_reset = "none";
defparam \RAMadr[6]~I .input_sync_reset = "none";
defparam \RAMadr[6]~I .output_sync_reset = "none";
defparam \RAMadr[6]~I .oe_sync_reset = "none";
defparam \RAMadr[6]~I .input_power_up = "low";
defparam \RAMadr[6]~I .output_power_up = "low";
defparam \RAMadr[6]~I .oe_power_up = "low";

cyclone_io \RAMadr[5]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[5] ),
	.padio(RAMadr[5]));
defparam \RAMadr[5]~I .operation_mode = "output";
defparam \RAMadr[5]~I .input_register_mode = "none";
defparam \RAMadr[5]~I .output_register_mode = "none";
defparam \RAMadr[5]~I .oe_register_mode = "none";
defparam \RAMadr[5]~I .input_async_reset = "none";
defparam \RAMadr[5]~I .output_async_reset = "none";
defparam \RAMadr[5]~I .oe_async_reset = "none";
defparam \RAMadr[5]~I .input_sync_reset = "none";
defparam \RAMadr[5]~I .output_sync_reset = "none";
defparam \RAMadr[5]~I .oe_sync_reset = "none";
defparam \RAMadr[5]~I .input_power_up = "low";
defparam \RAMadr[5]~I .output_power_up = "low";
defparam \RAMadr[5]~I .oe_power_up = "low";

cyclone_io \RAMadr[4]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[4] ),
	.padio(RAMadr[4]));
defparam \RAMadr[4]~I .operation_mode = "output";
defparam \RAMadr[4]~I .input_register_mode = "none";
defparam \RAMadr[4]~I .output_register_mode = "none";
defparam \RAMadr[4]~I .oe_register_mode = "none";
defparam \RAMadr[4]~I .input_async_reset = "none";
defparam \RAMadr[4]~I .output_async_reset = "none";
defparam \RAMadr[4]~I .oe_async_reset = "none";
defparam \RAMadr[4]~I .input_sync_reset = "none";
defparam \RAMadr[4]~I .output_sync_reset = "none";
defparam \RAMadr[4]~I .oe_sync_reset = "none";
defparam \RAMadr[4]~I .input_power_up = "low";
defparam \RAMadr[4]~I .output_power_up = "low";
defparam \RAMadr[4]~I .oe_power_up = "low";

cyclone_io \RAMadr[3]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[3] ),
	.padio(RAMadr[3]));
defparam \RAMadr[3]~I .operation_mode = "output";
defparam \RAMadr[3]~I .input_register_mode = "none";
defparam \RAMadr[3]~I .output_register_mode = "none";
defparam \RAMadr[3]~I .oe_register_mode = "none";
defparam \RAMadr[3]~I .input_async_reset = "none";
defparam \RAMadr[3]~I .output_async_reset = "none";
defparam \RAMadr[3]~I .oe_async_reset = "none";
defparam \RAMadr[3]~I .input_sync_reset = "none";
defparam \RAMadr[3]~I .output_sync_reset = "none";
defparam \RAMadr[3]~I .oe_sync_reset = "none";
defparam \RAMadr[3]~I .input_power_up = "low";
defparam \RAMadr[3]~I .output_power_up = "low";
defparam \RAMadr[3]~I .oe_power_up = "low";

cyclone_io \RAMadr[2]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[2] ),
	.padio(RAMadr[2]));
defparam \RAMadr[2]~I .operation_mode = "output";
defparam \RAMadr[2]~I .input_register_mode = "none";
defparam \RAMadr[2]~I .output_register_mode = "none";
defparam \RAMadr[2]~I .oe_register_mode = "none";
defparam \RAMadr[2]~I .input_async_reset = "none";
defparam \RAMadr[2]~I .output_async_reset = "none";
defparam \RAMadr[2]~I .oe_async_reset = "none";
defparam \RAMadr[2]~I .input_sync_reset = "none";
defparam \RAMadr[2]~I .output_sync_reset = "none";
defparam \RAMadr[2]~I .oe_sync_reset = "none";
defparam \RAMadr[2]~I .input_power_up = "low";
defparam \RAMadr[2]~I .output_power_up = "low";
defparam \RAMadr[2]~I .oe_power_up = "low";

cyclone_io \RAMadr[1]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[1] ),
	.padio(RAMadr[1]));
defparam \RAMadr[1]~I .operation_mode = "output";
defparam \RAMadr[1]~I .input_register_mode = "none";
defparam \RAMadr[1]~I .output_register_mode = "none";
defparam \RAMadr[1]~I .oe_register_mode = "none";
defparam \RAMadr[1]~I .input_async_reset = "none";
defparam \RAMadr[1]~I .output_async_reset = "none";
defparam \RAMadr[1]~I .oe_async_reset = "none";
defparam \RAMadr[1]~I .input_sync_reset = "none";
defparam \RAMadr[1]~I .output_sync_reset = "none";
defparam \RAMadr[1]~I .oe_sync_reset = "none";
defparam \RAMadr[1]~I .input_power_up = "low";
defparam \RAMadr[1]~I .output_power_up = "low";
defparam \RAMadr[1]~I .oe_power_up = "low";

cyclone_io \RAMadr[0]~I (
	.datain(\MCU80512:inst3|m3s008bo:U7|L_FA[0] ),
	.padio(RAMadr[0]));
defparam \RAMadr[0]~I .operation_mode = "output";
defparam \RAMadr[0]~I .input_register_mode = "none";
defparam \RAMadr[0]~I .output_register_mode = "none";
defparam \RAMadr[0]~I .oe_register_mode = "none";
defparam \RAMadr[0]~I .input_async_reset = "none";
defparam \RAMadr[0]~I .output_async_reset = "none";
defparam \RAMadr[0]~I .oe_async_reset = "none";
defparam \RAMadr[0]~I .input_sync_reset = "none";
defparam \RAMadr[0]~I .output_sync_reset = "none";
defparam \RAMadr[0]~I .oe_sync_reset = "none";
defparam \RAMadr[0]~I .input_power_up = "low";
defparam \RAMadr[0]~I .output_power_up = "low";
defparam \RAMadr[0]~I .oe_power_up = "low";

cyclone_io \RAMdaI[7]~I (
	.datain(\MCU80512:inst3|FO[7]~64 ),
	.padio(RAMdaI[7]));
defparam \RAMdaI[7]~I .operation_mode = "output";
defparam \RAMdaI[7]~I .input_register_mode = "none";
defparam \RAMdaI[7]~I .output_register_mode = "none";
defparam \RAMdaI[7]~I .oe_register_mode = "none";
defparam \RAMdaI[7]~I .input_async_reset = "none";
defparam \RAMdaI[7]~I .output_async_reset = "none";
defparam \RAMdaI[7]~I .oe_async_reset = "none";
defparam \RAMdaI[7]~I .input_sync_reset = "none";
defparam \RAMdaI[7]~I .output_sync_reset = "none";
defparam \RAMdaI[7]~I .oe_sync_reset = "none";
defparam \RAMdaI[7]~I .input_power_up = "low";
defparam \RAMdaI[7]~I .output_power_up = "low";
defparam \RAMdaI[7]~I .oe_power_up = "low";

cyclone_io \RAMdaI[6]~I (
	.datain(\MCU80512:inst3|FO[6]~65 ),
	.padio(RAMdaI[6]));
defparam \RAMdaI[6]~I .operation_mode = "output";
defparam \RAMdaI[6]~I .input_register_mode = "none";
defparam \RAMdaI[6]~I .output_register_mode = "none";
defparam \RAMdaI[6]~I .oe_register_mode = "none";
defparam \RAMdaI[6]~I .input_async_reset = "none";
defparam \RAMdaI[6]~I .output_async_reset = "none";
defparam \RAMdaI[6]~I .oe_async_reset = "none";
defparam \RAMdaI[6]~I .input_sync_reset = "none";
defparam \RAMdaI[6]~I .output_sync_reset = "none";
defparam \RAMdaI[6]~I .oe_sync_reset = "none";
defparam \RAMdaI[6]~I .input_power_up = "low";
defparam \RAMdaI[6]~I .output_power_up = "low";
defparam \RAMdaI[6]~I .oe_power_up = "low";

cyclone_io \RAMdaI[5]~I (
	.datain(\MCU80512:inst3|FO[5]~66 ),
	.padio(RAMdaI[5]));
defparam \RAMdaI[5]~I .operation_mode = "output";
defparam \RAMdaI[5]~I .input_register_mode = "none";
defparam \RAMdaI[5]~I .output_register_mode = "none";
defparam \RAMdaI[5]~I .oe_register_mode = "none";
defparam \RAMdaI[5]~I .input_async_reset = "none";
defparam \RAMdaI[5]~I .output_async_reset = "none";
defparam \RAMdaI[5]~I .oe_async_reset = "none";
defparam \RAMdaI[5]~I .input_sync_reset = "none";
defparam \RAMdaI[5]~I .output_sync_reset = "none";
defparam \RAMdaI[5]~I .oe_sync_reset = "none";
defparam \RAMdaI[5]~I .input_power_up = "low";
defparam \RAMdaI[5]~I .output_power_up = "low";
defparam \RAMdaI[5]~I .oe_power_up = "low";

cyclone_io \RAMdaI[4]~I (
	.datain(\MCU80512:inst3|FO[4]~67 ),
	.padio(RAMdaI[4]));
defparam \RAMdaI[4]~I .operation_mode = "output";
defparam \RAMdaI[4]~I .input_register_mode = "none";
defparam \RAMdaI[4]~I .output_register_mode = "none";
defparam \RAMdaI[4]~I .oe_register_mode = "none";
defparam \RAMdaI[4]~I .input_async_reset = "none";
defparam \RAMdaI[4]~I .output_async_reset = "none";
defparam \RAMdaI[4]~I .oe_async_reset = "none";
defparam \RAMdaI[4]~I .input_sync_reset = "none";
defparam \RAMdaI[4]~I .output_sync_reset = "none";
defparam \RAMdaI[4]~I .oe_sync_reset = "none";
defparam \RAMdaI[4]~I .input_power_up = "low";
defparam \RAMdaI[4]~I .output_power_up = "low";
defparam \RAMdaI[4]~I .oe_power_up = "low";

cyclone_io \RAMdaI[3]~I (
	.datain(\MCU80512:inst3|FO[3]~68 ),
	.padio(RAMdaI[3]));
defparam \RAMdaI[3]~I .operation_mode = "output";
defparam \RAMdaI[3]~I .input_register_mode = "none";
defparam \RAMdaI[3]~I .output_register_mode = "none";
defparam \RAMdaI[3]~I .oe_register_mode = "none";
defparam \RAMdaI[3]~I .input_async_reset = "none";
defparam \RAMdaI[3]~I .output_async_reset = "none";
defparam \RAMdaI[3]~I .oe_async_reset = "none";
defparam \RAMdaI[3]~I .input_sync_reset = "none";
defparam \RAMdaI[3]~I .output_sync_reset = "none";
defparam \RAMdaI[3]~I .oe_sync_reset = "none";
defparam \RAMdaI[3]~I .input_power_up = "low";
defparam \RAMdaI[3]~I .output_power_up = "low";
defparam \RAMdaI[3]~I .oe_power_up = "low";

cyclone_io \RAMdaI[2]~I (
	.datain(\MCU80512:inst3|FO[2]~69 ),
	.padio(RAMdaI[2]));
defparam \RAMdaI[2]~I .operation_mode = "output";
defparam \RAMdaI[2]~I .input_register_mode = "none";
defparam \RAMdaI[2]~I .output_register_mode = "none";
defparam \RAMdaI[2]~I .oe_register_mode = "none";
defparam \RAMdaI[2]~I .input_async_reset = "none";
defparam \RAMdaI[2]~I .output_async_reset = "none";
defparam \RAMdaI[2]~I .oe_async_reset = "none";
defparam \RAMdaI[2]~I .input_sync_reset = "none";
defparam \RAMdaI[2]~I .output_sync_reset = "none";
defparam \RAMdaI[2]~I .oe_sync_reset = "none";
defparam \RAMdaI[2]~I .input_power_up = "low";
defparam \RAMdaI[2]~I .output_power_up = "low";
defparam \RAMdaI[2]~I .oe_power_up = "low";

cyclone_io \RAMdaI[1]~I (
	.datain(\MCU80512:inst3|FO[1]~70 ),
	.padio(RAMdaI[1]));
defparam \RAMdaI[1]~I .operation_mode = "output";
defparam \RAMdaI[1]~I .input_register_mode = "none";
defparam \RAMdaI[1]~I .output_register_mode = "none";
defparam \RAMdaI[1]~I .oe_register_mode = "none";
defparam \RAMdaI[1]~I .input_async_reset = "none";
defparam \RAMdaI[1]~I .output_async_reset = "none";
defparam \RAMdaI[1]~I .oe_async_reset = "none";
defparam \RAMdaI[1]~I .input_sync_reset = "none";
defparam \RAMdaI[1]~I .output_sync_reset = "none";
defparam \RAMdaI[1]~I .oe_sync_reset = "none";
defparam \RAMdaI[1]~I .input_power_up = "low";
defparam \RAMdaI[1]~I .output_power_up = "low";
defparam \RAMdaI[1]~I .oe_power_up = "low";

cyclone_io \RAMdaI[0]~I (
	.datain(\MCU80512:inst3|FO[0]~71 ),
	.padio(RAMdaI[0]));
defparam \RAMdaI[0]~I .operation_mode = "output";
defparam \RAMdaI[0]~I .input_register_mode = "none";
defparam \RAMdaI[0]~I .output_register_mode = "none";
defparam \RAMdaI[0]~I .oe_register_mode = "none";
defparam \RAMdaI[0]~I .input_async_reset = "none";
defparam \RAMdaI[0]~I .output_async_reset = "none";
defparam \RAMdaI[0]~I .oe_async_reset = "none";
defparam \RAMdaI[0]~I .input_sync_reset = "none";
defparam \RAMdaI[0]~I .output_sync_reset = "none";
defparam \RAMdaI[0]~I .oe_sync_reset = "none";
defparam \RAMdaI[0]~I .input_power_up = "low";
defparam \RAMdaI[0]~I .output_power_up = "low";
defparam \RAMdaI[0]~I .oe_power_up = "low";

cyclone_io \ROMadr[15]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[15] ),
	.padio(ROMadr[15]));
defparam \ROMadr[15]~I .operation_mode = "output";
defparam \ROMadr[15]~I .input_register_mode = "none";
defparam \ROMadr[15]~I .output_register_mode = "none";
defparam \ROMadr[15]~I .oe_register_mode = "none";
defparam \ROMadr[15]~I .input_async_reset = "none";
defparam \ROMadr[15]~I .output_async_reset = "none";
defparam \ROMadr[15]~I .oe_async_reset = "none";
defparam \ROMadr[15]~I .input_sync_reset = "none";
defparam \ROMadr[15]~I .output_sync_reset = "none";
defparam \ROMadr[15]~I .oe_sync_reset = "none";
defparam \ROMadr[15]~I .input_power_up = "low";
defparam \ROMadr[15]~I .output_power_up = "low";
defparam \ROMadr[15]~I .oe_power_up = "low";

cyclone_io \ROMadr[14]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[14] ),
	.padio(ROMadr[14]));
defparam \ROMadr[14]~I .operation_mode = "output";
defparam \ROMadr[14]~I .input_register_mode = "none";
defparam \ROMadr[14]~I .output_register_mode = "none";
defparam \ROMadr[14]~I .oe_register_mode = "none";
defparam \ROMadr[14]~I .input_async_reset = "none";
defparam \ROMadr[14]~I .output_async_reset = "none";
defparam \ROMadr[14]~I .oe_async_reset = "none";
defparam \ROMadr[14]~I .input_sync_reset = "none";
defparam \ROMadr[14]~I .output_sync_reset = "none";
defparam \ROMadr[14]~I .oe_sync_reset = "none";
defparam \ROMadr[14]~I .input_power_up = "low";
defparam \ROMadr[14]~I .output_power_up = "low";
defparam \ROMadr[14]~I .oe_power_up = "low";

cyclone_io \ROMadr[13]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[13] ),
	.padio(ROMadr[13]));
defparam \ROMadr[13]~I .operation_mode = "output";
defparam \ROMadr[13]~I .input_register_mode = "none";
defparam \ROMadr[13]~I .output_register_mode = "none";
defparam \ROMadr[13]~I .oe_register_mode = "none";
defparam \ROMadr[13]~I .input_async_reset = "none";
defparam \ROMadr[13]~I .output_async_reset = "none";
defparam \ROMadr[13]~I .oe_async_reset = "none";
defparam \ROMadr[13]~I .input_sync_reset = "none";
defparam \ROMadr[13]~I .output_sync_reset = "none";
defparam \ROMadr[13]~I .oe_sync_reset = "none";
defparam \ROMadr[13]~I .input_power_up = "low";
defparam \ROMadr[13]~I .output_power_up = "low";
defparam \ROMadr[13]~I .oe_power_up = "low";

cyclone_io \ROMadr[12]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[12] ),
	.padio(ROMadr[12]));
defparam \ROMadr[12]~I .operation_mode = "output";
defparam \ROMadr[12]~I .input_register_mode = "none";
defparam \ROMadr[12]~I .output_register_mode = "none";
defparam \ROMadr[12]~I .oe_register_mode = "none";
defparam \ROMadr[12]~I .input_async_reset = "none";
defparam \ROMadr[12]~I .output_async_reset = "none";
defparam \ROMadr[12]~I .oe_async_reset = "none";
defparam \ROMadr[12]~I .input_sync_reset = "none";
defparam \ROMadr[12]~I .output_sync_reset = "none";
defparam \ROMadr[12]~I .oe_sync_reset = "none";
defparam \ROMadr[12]~I .input_power_up = "low";
defparam \ROMadr[12]~I .output_power_up = "low";
defparam \ROMadr[12]~I .oe_power_up = "low";

cyclone_io \ROMadr[11]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[11] ),
	.padio(ROMadr[11]));
defparam \ROMadr[11]~I .operation_mode = "output";
defparam \ROMadr[11]~I .input_register_mode = "none";
defparam \ROMadr[11]~I .output_register_mode = "none";
defparam \ROMadr[11]~I .oe_register_mode = "none";
defparam \ROMadr[11]~I .input_async_reset = "none";
defparam \ROMadr[11]~I .output_async_reset = "none";
defparam \ROMadr[11]~I .oe_async_reset = "none";
defparam \ROMadr[11]~I .input_sync_reset = "none";
defparam \ROMadr[11]~I .output_sync_reset = "none";
defparam \ROMadr[11]~I .oe_sync_reset = "none";
defparam \ROMadr[11]~I .input_power_up = "low";
defparam \ROMadr[11]~I .output_power_up = "low";
defparam \ROMadr[11]~I .oe_power_up = "low";

cyclone_io \ROMadr[10]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[10] ),
	.padio(ROMadr[10]));
defparam \ROMadr[10]~I .operation_mode = "output";
defparam \ROMadr[10]~I .input_register_mode = "none";
defparam \ROMadr[10]~I .output_register_mode = "none";
defparam \ROMadr[10]~I .oe_register_mode = "none";
defparam \ROMadr[10]~I .input_async_reset = "none";
defparam \ROMadr[10]~I .output_async_reset = "none";
defparam \ROMadr[10]~I .oe_async_reset = "none";
defparam \ROMadr[10]~I .input_sync_reset = "none";
defparam \ROMadr[10]~I .output_sync_reset = "none";
defparam \ROMadr[10]~I .oe_sync_reset = "none";
defparam \ROMadr[10]~I .input_power_up = "low";
defparam \ROMadr[10]~I .output_power_up = "low";
defparam \ROMadr[10]~I .oe_power_up = "low";

cyclone_io \ROMadr[9]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[9] ),
	.padio(ROMadr[9]));
defparam \ROMadr[9]~I .operation_mode = "output";
defparam \ROMadr[9]~I .input_register_mode = "none";
defparam \ROMadr[9]~I .output_register_mode = "none";
defparam \ROMadr[9]~I .oe_register_mode = "none";
defparam \ROMadr[9]~I .input_async_reset = "none";
defparam \ROMadr[9]~I .output_async_reset = "none";
defparam \ROMadr[9]~I .oe_async_reset = "none";
defparam \ROMadr[9]~I .input_sync_reset = "none";
defparam \ROMadr[9]~I .output_sync_reset = "none";
defparam \ROMadr[9]~I .oe_sync_reset = "none";
defparam \ROMadr[9]~I .input_power_up = "low";
defparam \ROMadr[9]~I .output_power_up = "low";
defparam \ROMadr[9]~I .oe_power_up = "low";

cyclone_io \ROMadr[8]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[8] ),
	.padio(ROMadr[8]));
defparam \ROMadr[8]~I .operation_mode = "output";
defparam \ROMadr[8]~I .input_register_mode = "none";
defparam \ROMadr[8]~I .output_register_mode = "none";
defparam \ROMadr[8]~I .oe_register_mode = "none";
defparam \ROMadr[8]~I .input_async_reset = "none";
defparam \ROMadr[8]~I .output_async_reset = "none";
defparam \ROMadr[8]~I .oe_async_reset = "none";
defparam \ROMadr[8]~I .input_sync_reset = "none";
defparam \ROMadr[8]~I .output_sync_reset = "none";
defparam \ROMadr[8]~I .oe_sync_reset = "none";
defparam \ROMadr[8]~I .input_power_up = "low";
defparam \ROMadr[8]~I .output_power_up = "low";
defparam \ROMadr[8]~I .oe_power_up = "low";

cyclone_io \ROMadr[7]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[7] ),
	.padio(ROMadr[7]));
defparam \ROMadr[7]~I .operation_mode = "output";
defparam \ROMadr[7]~I .input_register_mode = "none";
defparam \ROMadr[7]~I .output_register_mode = "none";
defparam \ROMadr[7]~I .oe_register_mode = "none";
defparam \ROMadr[7]~I .input_async_reset = "none";
defparam \ROMadr[7]~I .output_async_reset = "none";
defparam \ROMadr[7]~I .oe_async_reset = "none";
defparam \ROMadr[7]~I .input_sync_reset = "none";
defparam \ROMadr[7]~I .output_sync_reset = "none";
defparam \ROMadr[7]~I .oe_sync_reset = "none";
defparam \ROMadr[7]~I .input_power_up = "low";
defparam \ROMadr[7]~I .output_power_up = "low";
defparam \ROMadr[7]~I .oe_power_up = "low";

cyclone_io \ROMadr[6]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[6] ),
	.padio(ROMadr[6]));
defparam \ROMadr[6]~I .operation_mode = "output";
defparam \ROMadr[6]~I .input_register_mode = "none";
defparam \ROMadr[6]~I .output_register_mode = "none";
defparam \ROMadr[6]~I .oe_register_mode = "none";
defparam \ROMadr[6]~I .input_async_reset = "none";
defparam \ROMadr[6]~I .output_async_reset = "none";
defparam \ROMadr[6]~I .oe_async_reset = "none";
defparam \ROMadr[6]~I .input_sync_reset = "none";
defparam \ROMadr[6]~I .output_sync_reset = "none";
defparam \ROMadr[6]~I .oe_sync_reset = "none";
defparam \ROMadr[6]~I .input_power_up = "low";
defparam \ROMadr[6]~I .output_power_up = "low";
defparam \ROMadr[6]~I .oe_power_up = "low";

cyclone_io \ROMadr[5]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[5] ),
	.padio(ROMadr[5]));
defparam \ROMadr[5]~I .operation_mode = "output";
defparam \ROMadr[5]~I .input_register_mode = "none";
defparam \ROMadr[5]~I .output_register_mode = "none";
defparam \ROMadr[5]~I .oe_register_mode = "none";
defparam \ROMadr[5]~I .input_async_reset = "none";
defparam \ROMadr[5]~I .output_async_reset = "none";
defparam \ROMadr[5]~I .oe_async_reset = "none";
defparam \ROMadr[5]~I .input_sync_reset = "none";
defparam \ROMadr[5]~I .output_sync_reset = "none";
defparam \ROMadr[5]~I .oe_sync_reset = "none";
defparam \ROMadr[5]~I .input_power_up = "low";
defparam \ROMadr[5]~I .output_power_up = "low";
defparam \ROMadr[5]~I .oe_power_up = "low";

cyclone_io \ROMadr[4]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[4] ),
	.padio(ROMadr[4]));
defparam \ROMadr[4]~I .operation_mode = "output";
defparam \ROMadr[4]~I .input_register_mode = "none";
defparam \ROMadr[4]~I .output_register_mode = "none";
defparam \ROMadr[4]~I .oe_register_mode = "none";
defparam \ROMadr[4]~I .input_async_reset = "none";
defparam \ROMadr[4]~I .output_async_reset = "none";
defparam \ROMadr[4]~I .oe_async_reset = "none";
defparam \ROMadr[4]~I .input_sync_reset = "none";
defparam \ROMadr[4]~I .output_sync_reset = "none";
defparam \ROMadr[4]~I .oe_sync_reset = "none";
defparam \ROMadr[4]~I .input_power_up = "low";
defparam \ROMadr[4]~I .output_power_up = "low";
defparam \ROMadr[4]~I .oe_power_up = "low";

cyclone_io \ROMadr[3]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[3] ),
	.padio(ROMadr[3]));
defparam \ROMadr[3]~I .operation_mode = "output";
defparam \ROMadr[3]~I .input_register_mode = "none";
defparam \ROMadr[3]~I .output_register_mode = "none";
defparam \ROMadr[3]~I .oe_register_mode = "none";
defparam \ROMadr[3]~I .input_async_reset = "none";
defparam \ROMadr[3]~I .output_async_reset = "none";
defparam \ROMadr[3]~I .oe_async_reset = "none";
defparam \ROMadr[3]~I .input_sync_reset = "none";
defparam \ROMadr[3]~I .output_sync_reset = "none";
defparam \ROMadr[3]~I .oe_sync_reset = "none";
defparam \ROMadr[3]~I .input_power_up = "low";
defparam \ROMadr[3]~I .output_power_up = "low";
defparam \ROMadr[3]~I .oe_power_up = "low";

cyclone_io \ROMadr[2]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[2] ),
	.padio(ROMadr[2]));
defparam \ROMadr[2]~I .operation_mode = "output";
defparam \ROMadr[2]~I .input_register_mode = "none";
defparam \ROMadr[2]~I .output_register_mode = "none";
defparam \ROMadr[2]~I .oe_register_mode = "none";
defparam \ROMadr[2]~I .input_async_reset = "none";
defparam \ROMadr[2]~I .output_async_reset = "none";
defparam \ROMadr[2]~I .oe_async_reset = "none";
defparam \ROMadr[2]~I .input_sync_reset = "none";
defparam \ROMadr[2]~I .output_sync_reset = "none";
defparam \ROMadr[2]~I .oe_sync_reset = "none";
defparam \ROMadr[2]~I .input_power_up = "low";
defparam \ROMadr[2]~I .output_power_up = "low";
defparam \ROMadr[2]~I .oe_power_up = "low";

cyclone_io \ROMadr[1]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[1] ),
	.padio(ROMadr[1]));
defparam \ROMadr[1]~I .operation_mode = "output";
defparam \ROMadr[1]~I .input_register_mode = "none";
defparam \ROMadr[1]~I .output_register_mode = "none";
defparam \ROMadr[1]~I .oe_register_mode = "none";
defparam \ROMadr[1]~I .input_async_reset = "none";
defparam \ROMadr[1]~I .output_async_reset = "none";
defparam \ROMadr[1]~I .oe_async_reset = "none";
defparam \ROMadr[1]~I .input_sync_reset = "none";
defparam \ROMadr[1]~I .output_sync_reset = "none";
defparam \ROMadr[1]~I .oe_sync_reset = "none";
defparam \ROMadr[1]~I .input_power_up = "low";
defparam \ROMadr[1]~I .output_power_up = "low";
defparam \ROMadr[1]~I .oe_power_up = "low";

cyclone_io \ROMadr[0]~I (
	.datain(\MCU80512:inst3|m3s010bo:U8|PROGRAM_ADDR[0] ),
	.padio(ROMadr[0]));
defparam \ROMadr[0]~I .operation_mode = "output";
defparam \ROMadr[0]~I .input_register_mode = "none";
defparam \ROMadr[0]~I .output_register_mode = "none";
defparam \ROMadr[0]~I .oe_register_mode = "none";
defparam \ROMadr[0]~I .input_async_reset = "none";
defparam \ROMadr[0]~I .output_async_reset = "none";
defparam \ROMadr[0]~I .oe_async_reset = "none";
defparam \ROMadr[0]~I .input_sync_reset = "none";
defparam \ROMadr[0]~I .output_sync_reset = "none";
defparam \ROMadr[0]~I .oe_sync_reset = "none";
defparam \ROMadr[0]~I .input_power_up = "low";
defparam \ROMadr[0]~I .output_power_up = "low";
defparam \ROMadr[0]~I .oe_power_up = "low";

endmodule
