vendor_name = ModelSim
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/NOISE_TABLE.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/LENGTH_TABLE.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/DPCM_TABLE.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RGB_TABLE.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/PALETTE_RAM.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM2_RAM.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/OAM_RAM.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/cpu/Verilog/MOS6502_WBCD.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ppu/Verilog/RP2C02.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/apu/Verilog/RP2A03.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/russian_core.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/nbitlatch.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/singleportram.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/Waveform.vwf
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/ls139.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.qip
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.v
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll/clkpll_0002.qip
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clkpll.sip
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/clock_divider.v
source_file = 1, Waveform1.vwf
source_file = 1, output_files/Waveform.vwf
source_file = 1, C:/Users/steve/git_repos/school/cen3907/NES_fpga_development/hardware_development/russian/db/russian_core.cbx.xml
design_name = clock_divider
instance = comp, \out~output , out~output, clock_divider, 1
instance = comp, \clk~input , clk~input, clock_divider, 1
instance = comp, \clk~inputCLKENA0 , clk~inputCLKENA0, clock_divider, 1
instance = comp, \rstn~input , rstn~input, clock_divider, 1
instance = comp, \counter[0] , counter[0], clock_divider, 1
instance = comp, \counter[0]~3 , counter[0]~3, clock_divider, 1
instance = comp, \counter[0]~DUPLICATE , counter[0]~DUPLICATE, clock_divider, 1
instance = comp, \counter~0 , counter~0, clock_divider, 1
instance = comp, \counter[3] , counter[3], clock_divider, 1
instance = comp, \counter~2 , counter~2, clock_divider, 1
instance = comp, \counter[1] , counter[1], clock_divider, 1
instance = comp, \counter[2]~1 , counter[2]~1, clock_divider, 1
instance = comp, \counter[2] , counter[2], clock_divider, 1
instance = comp, \out~0 , out~0, clock_divider, 1
instance = comp, \out~reg0 , out~reg0, clock_divider, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, clock_divider, 1
