{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1569104787216 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1569104787219 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 21 22:24:55 2019 " "Processing started: Sat Sep 21 22:24:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1569104787219 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1569104787219 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off custom_cpu -c custom_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off custom_cpu -c custom_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1569104787220 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1569104788337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_processor-Structure " "Found design unit 1: custom_processor-Structure" {  } { { "custom_processor.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/custom_processor.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104789978 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_processor " "Found entity 1: custom_processor" {  } { { "custom_processor.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/custom_processor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104789978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104789978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system-rtl " "Found design unit 1: nios_system-rtl" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790052 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter-rtl " "Found design unit 1: nios_system_width_adapter-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790056 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter " "Found entity 1: nios_system_width_adapter" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_width_adapter_001-rtl " "Found design unit 1: nios_system_width_adapter_001-rtl" {  } { { "nios_system/synthesis/nios_system_width_adapter_001.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790059 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_width_adapter_001 " "Found entity 1: nios_system_width_adapter_001" {  } { { "nios_system/synthesis/nios_system_width_adapter_001.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller-rtl " "Found design unit 1: nios_system_rst_controller-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790062 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller " "Found entity 1: nios_system_rst_controller" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_001-rtl " "Found design unit 1: nios_system_rst_controller_001-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790066 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_001 " "Found entity 1: nios_system_rst_controller_001" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_rst_controller_005.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_rst_controller_005.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_rst_controller_005-rtl " "Found design unit 1: nios_system_rst_controller_005-rtl" {  } { { "nios_system/synthesis/nios_system_rst_controller_005.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_005.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790071 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rst_controller_005 " "Found entity 1: nios_system_rst_controller_005" {  } { { "nios_system/synthesis/nios_system_rst_controller_005.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_005.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790075 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790078 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790082 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790088 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790093 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_0_instruction_master_translator-rtl " "Found design unit 1: nios_system_cpu_0_instruction_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790096 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_instruction_master_translator " "Found entity 1: nios_system_cpu_0_instruction_master_translator" {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_0_data_master_translator-rtl " "Found design unit 1: nios_system_cpu_0_data_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790100 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_data_master_translator " "Found entity 1: nios_system_cpu_0_data_master_translator" {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_1_data_master_translator-rtl " "Found design unit 1: nios_system_cpu_1_data_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790104 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_data_master_translator " "Found entity 1: nios_system_cpu_1_data_master_translator" {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_1_instruction_master_translator-rtl " "Found design unit 1: nios_system_cpu_1_instruction_master_translator-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790108 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_instruction_master_translator " "Found entity 1: nios_system_cpu_1_instruction_master_translator" {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_cpu_0_jtag_debug_module_translator-rtl " "Found design unit 1: nios_system_cpu_0_jtag_debug_module_translator-rtl" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790112 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_jtag_debug_module_translator " "Found entity 1: nios_system_cpu_0_jtag_debug_module_translator" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sram_avalon_sram_slave_translator-rtl " "Found design unit 1: nios_system_sram_avalon_sram_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790116 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sram_avalon_sram_slave_translator " "Found entity 1: nios_system_sram_avalon_sram_slave_translator" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_sdram_s1_translator-rtl " "Found design unit 1: nios_system_sdram_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790121 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_s1_translator " "Found entity 1: nios_system_sdram_s1_translator" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios_system_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790125 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios_system_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_ht19_samikwa_yaacoub_control_slave_translator-rtl " "Found design unit 1: nios_system_ht19_samikwa_yaacoub_control_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790128 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ht19_samikwa_yaacoub_control_slave_translator " "Found entity 1: nios_system_ht19_samikwa_yaacoub_control_slave_translator" {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_timer_0_a_s1_translator-rtl " "Found design unit 1: nios_system_timer_0_a_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790132 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0_a_s1_translator " "Found entity 1: nios_system_timer_0_a_s1_translator" {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_p_counter_control_slave_translator-rtl " "Found design unit 1: nios_system_p_counter_control_slave_translator-rtl" {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790136 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_p_counter_control_slave_translator " "Found entity 1: nios_system_p_counter_control_slave_translator" {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_de2_pio_toggles18_s1_translator-rtl " "Found design unit 1: nios_system_de2_pio_toggles18_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790140 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_toggles18_s1_translator " "Found entity 1: nios_system_de2_pio_toggles18_s1_translator" {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_de2_pio_keys4_s1_translator-rtl " "Found design unit 1: nios_system_de2_pio_keys4_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790143 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_keys4_s1_translator " "Found entity 1: nios_system_de2_pio_keys4_s1_translator" {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_system_onchip_1_s1_translator-rtl " "Found design unit 1: nios_system_onchip_1_s1_translator-rtl" {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790147 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_1_s1_translator " "Found entity 1: nios_system_onchip_1_s1_translator" {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper_003 " "Found entity 1: nios_system_irq_mapper_003" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_irq_mapper_003.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790175 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_002 " "Found entity 1: nios_system_rsp_xbar_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux_001 " "Found entity 1: nios_system_rsp_xbar_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_mux " "Found entity 1: nios_system_rsp_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_003 " "Found entity 1: nios_system_rsp_xbar_demux_003" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux_002 " "Found entity 1: nios_system_rsp_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_rsp_xbar_demux " "Found entity 1: nios_system_rsp_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux_002 " "Found entity 1: nios_system_cmd_xbar_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_mux " "Found entity 1: nios_system_cmd_xbar_mux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_002 " "Found entity 1: nios_system_cmd_xbar_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux_001 " "Found entity 1: nios_system_cmd_xbar_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cmd_xbar_demux " "Found entity 1: nios_system_cmd_xbar_demux" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_023.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_023.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790244 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_023.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_023.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_023_default_decode " "Found entity 1: nios_system_id_router_023_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_023.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790246 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_023 " "Found entity 2: nios_system_id_router_023" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_023.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_023.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790246 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_022.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_022.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_022.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_022.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_022_default_decode " "Found entity 1: nios_system_id_router_022_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_022.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790250 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_022 " "Found entity 2: nios_system_id_router_022" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_022.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_022.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790250 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_019.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_019.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_019.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_019.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790253 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_019.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_019.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_019.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_019.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_019.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_019.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_019_default_decode " "Found entity 1: nios_system_id_router_019_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_019.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_019.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790254 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_019 " "Found entity 2: nios_system_id_router_019" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_019.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_019.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_018.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_018.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_018.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_018.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790257 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_018.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_018.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_018.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_018.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_018.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_018.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_018_default_decode " "Found entity 1: nios_system_id_router_018_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_018.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_018.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790258 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_018 " "Found entity 2: nios_system_id_router_018" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_018.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_018.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_015.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_015.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_015.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_015.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_015.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_015.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_015.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_015.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_015.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_015_default_decode " "Found entity 1: nios_system_id_router_015_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_015.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_015.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790262 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_015 " "Found entity 2: nios_system_id_router_015" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_015.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_015.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790262 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_014.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_014.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790265 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_014.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_014.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_014_default_decode " "Found entity 1: nios_system_id_router_014_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_014.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790266 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_014 " "Found entity 2: nios_system_id_router_014" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_014.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_014.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790266 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_003_default_decode " "Found entity 1: nios_system_id_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790271 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_003 " "Found entity 2: nios_system_id_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790274 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_002_default_decode " "Found entity 1: nios_system_id_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790275 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_002 " "Found entity 2: nios_system_id_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790278 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_001_default_decode " "Found entity 1: nios_system_id_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790279 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router_001 " "Found entity 2: nios_system_id_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790279 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_id_router.sv(48) " "Verilog HDL Declaration information at nios_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_id_router.sv(49) " "Verilog HDL Declaration information at nios_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_id_router_default_decode " "Found entity 1: nios_system_id_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790284 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_id_router " "Found entity 2: nios_system_id_router" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790284 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_007.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_007.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_007.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_007.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_007_default_decode " "Found entity 1: nios_system_addr_router_007_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_007.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790289 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_007 " "Found entity 2: nios_system_addr_router_007" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_007.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_006.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_006.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_006_default_decode " "Found entity 1: nios_system_addr_router_006_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_006.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790293 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_006 " "Found entity 2: nios_system_addr_router_006" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_006.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_006.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790293 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_005.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_005.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_005_default_decode " "Found entity 1: nios_system_addr_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_005.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790297 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_005 " "Found entity 2: nios_system_addr_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_005.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_004.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_004.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_004_default_decode " "Found entity 1: nios_system_addr_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_004.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790302 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_004 " "Found entity 2: nios_system_addr_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_004.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_003_default_decode " "Found entity 1: nios_system_addr_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790306 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_003 " "Found entity 2: nios_system_addr_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_003.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790306 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_002_default_decode " "Found entity 1: nios_system_addr_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790311 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_002 " "Found entity 2: nios_system_addr_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790311 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_001_default_decode " "Found entity 1: nios_system_addr_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790315 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router_001 " "Found entity 2: nios_system_addr_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_addr_router.sv(48) " "Verilog HDL Declaration information at nios_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790318 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_addr_router.sv(49) " "Verilog HDL Declaration information at nios_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1569104790318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_addr_router_default_decode " "Found entity 1: nios_system_addr_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790320 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_addr_router " "Found entity 2: nios_system_addr_router" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_custom_instruction_master_multi_xconnect " "Found entity 1: nios_system_cpu_0_custom_instruction_master_multi_xconnect" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "nios_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/fpoint_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/fpoint_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_wrapper " "Found entity 1: fpoint_wrapper" {  } { { "nios_system/synthesis/submodules/fpoint_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_wrapper.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/fpoint_qsys.v 23 23 " "Found 23 design units, including 23 entities, in source file nios_system/synthesis/submodules/fpoint_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_qsys_mult_single " "Found entity 1: fpoint_qsys_mult_single" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_qsys_addsub_single_altbarrel_shift_44e" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_qsys_addsub_single_altpriority_encoder_iha" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_qsys_addsub_single_altpriority_encoder_lha" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_qsys_addsub_single_altpriority_encoder_qha" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_qsys_addsub_single_altpriority_encoder_aja" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_qsys_addsub_single_altpriority_encoder_64b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_qsys_addsub_single_altpriority_encoder_94b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_qsys_addsub_single_altpriority_encoder_6la" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_qsys_addsub_single_altpriority_encoder_9la" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_qsys_addsub_single_altpriority_encoder_ela" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_qsys_addsub_single_altpriority_encoder_uma" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_qsys_addsub_single_altpriority_encoder_tma" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_qsys_addsub_single " "Found entity 22: fpoint_qsys_addsub_single" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_qsys " "Found entity 23: fpoint_qsys" {  } { { "nios_system/synthesis/submodules/fpoint_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_qsys.v" 3464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/fpoint_hw_qsys.v 36 36 " "Found 36 design units, including 36 entities, in source file nios_system/synthesis/submodules/fpoint_hw_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpoint_hw_qsys_mult_single " "Found entity 1: fpoint_hw_qsys_mult_single" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg " "Found entity 2: fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "3 fpoint_hw_qsys_addsub_single_altbarrel_shift_44e " "Found entity 3: fpoint_hw_qsys_addsub_single_altbarrel_shift_44e" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b " "Found entity 4: fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "5 fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b " "Found entity 5: fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "6 fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b " "Found entity 6: fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "7 fpoint_hw_qsys_addsub_single_altpriority_encoder_iha " "Found entity 7: fpoint_hw_qsys_addsub_single_altpriority_encoder_iha" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 962 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "8 fpoint_hw_qsys_addsub_single_altpriority_encoder_lha " "Found entity 8: fpoint_hw_qsys_addsub_single_altpriority_encoder_lha" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 978 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "9 fpoint_hw_qsys_addsub_single_altpriority_encoder_qha " "Found entity 9: fpoint_hw_qsys_addsub_single_altpriority_encoder_qha" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "10 fpoint_hw_qsys_addsub_single_altpriority_encoder_aja " "Found entity 10: fpoint_hw_qsys_addsub_single_altpriority_encoder_aja" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "11 fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b " "Found entity 11: fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "12 fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 " "Found entity 12: fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1099 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "13 fpoint_hw_qsys_addsub_single_altpriority_encoder_64b " "Found entity 13: fpoint_hw_qsys_addsub_single_altpriority_encoder_64b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "14 fpoint_hw_qsys_addsub_single_altpriority_encoder_94b " "Found entity 14: fpoint_hw_qsys_addsub_single_altpriority_encoder_94b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "15 fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b " "Found entity 15: fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "16 fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b " "Found entity 16: fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "17 fpoint_hw_qsys_addsub_single_altpriority_encoder_6la " "Found entity 17: fpoint_hw_qsys_addsub_single_altpriority_encoder_6la" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "18 fpoint_hw_qsys_addsub_single_altpriority_encoder_9la " "Found entity 18: fpoint_hw_qsys_addsub_single_altpriority_encoder_9la" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "19 fpoint_hw_qsys_addsub_single_altpriority_encoder_ela " "Found entity 19: fpoint_hw_qsys_addsub_single_altpriority_encoder_ela" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "20 fpoint_hw_qsys_addsub_single_altpriority_encoder_uma " "Found entity 20: fpoint_hw_qsys_addsub_single_altpriority_encoder_uma" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "21 fpoint_hw_qsys_addsub_single_altpriority_encoder_tma " "Found entity 21: fpoint_hw_qsys_addsub_single_altpriority_encoder_tma" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "22 fpoint_hw_qsys_addsub_single " "Found entity 22: fpoint_hw_qsys_addsub_single" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "23 fpoint_hw_qsys_div_single_altfp_div_csa_vhf " "Found entity 23: fpoint_hw_qsys_div_single_altfp_div_csa_vhf" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "24 fpoint_hw_qsys_div_single_altfp_div_csa_mke " "Found entity 24: fpoint_hw_qsys_div_single_altfp_div_csa_mke" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "25 fpoint_hw_qsys_div_single_altfp_div_csa_2jh " "Found entity 25: fpoint_hw_qsys_div_single_altfp_div_csa_2jh" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "26 fpoint_hw_qsys_div_single_altfp_div_csa_rle " "Found entity 26: fpoint_hw_qsys_div_single_altfp_div_csa_rle" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3809 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "27 fpoint_hw_qsys_div_single_altfp_div_csa_pke " "Found entity 27: fpoint_hw_qsys_div_single_altfp_div_csa_pke" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3924 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "28 fpoint_hw_qsys_div_single_altfp_div_csa_qle " "Found entity 28: fpoint_hw_qsys_div_single_altfp_div_csa_qle" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "29 fpoint_hw_qsys_div_single_qds_block_mab " "Found entity 29: fpoint_hw_qsys_div_single_qds_block_mab" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "30 fpoint_hw_qsys_div_single_srt_block_int_02n " "Found entity 30: fpoint_hw_qsys_div_single_srt_block_int_02n" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "31 fpoint_hw_qsys_div_single_qds_block_ls9 " "Found entity 31: fpoint_hw_qsys_div_single_qds_block_ls9" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "32 fpoint_hw_qsys_div_single_srt_block_int_84n " "Found entity 32: fpoint_hw_qsys_div_single_srt_block_int_84n" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "33 fpoint_hw_qsys_div_single_srt_block_int_fum " "Found entity 33: fpoint_hw_qsys_div_single_srt_block_int_fum" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "34 fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh " "Found entity 34: fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "35 fpoint_hw_qsys_div_single " "Found entity 35: fpoint_hw_qsys_div_single" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""} { "Info" "ISGN_ENTITY_NAME" "36 fpoint_hw_qsys " "Found entity 36: fpoint_hw_qsys" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clocks " "Found entity 1: nios_system_clocks" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_3.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_3 " "Found entity 1: nios_system_onchip_3" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_2.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_2 " "Found entity 1: nios_system_onchip_2" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_onchip_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_onchip_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_onchip_1 " "Found entity 1: nios_system_onchip_1" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_oci_test_bench " "Found entity 1: nios_system_cpu_0_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_oci_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_0_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_0_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_tck.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_0_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_sysclk.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_register_bank_a_module " "Found entity 1: nios_system_cpu_0_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_0_register_bank_b_module " "Found entity 2: nios_system_cpu_0_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_0_nios2_oci_debug " "Found entity 3: nios_system_cpu_0_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_0_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_0_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_0_nios2_ocimem " "Found entity 5: nios_system_cpu_0_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_0_nios2_avalon_reg " "Found entity 6: nios_system_cpu_0_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_0_nios2_oci_break " "Found entity 7: nios_system_cpu_0_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_0_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_0_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_0_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_0_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_0_nios2_oci_itrace " "Found entity 10: nios_system_cpu_0_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_0_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_0_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_0_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_0_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_0_nios2_oci_compute_tm_count " "Found entity 13: nios_system_cpu_0_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_0_nios2_oci_fifowp_inc " "Found entity 14: nios_system_cpu_0_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_0_nios2_oci_fifocount_inc " "Found entity 15: nios_system_cpu_0_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_0_nios2_oci_fifo " "Found entity 16: nios_system_cpu_0_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_0_nios2_oci_pib " "Found entity 17: nios_system_cpu_0_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_0_nios2_oci_im " "Found entity 18: nios_system_cpu_0_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_0_nios2_performance_monitors " "Found entity 19: nios_system_cpu_0_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_0_nios2_oci " "Found entity 20: nios_system_cpu_0_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu_0 " "Found entity 21: nios_system_cpu_0" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_0_test_bench " "Found entity 1: nios_system_cpu_0_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_3_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_3_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_sysclk.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_3_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_3_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_3_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_3_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_3_test_bench " "Found entity 1: nios_system_cpu_3_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_3_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_3_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_3_oci_test_bench " "Found entity 1: nios_system_cpu_3_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_oci_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_3.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_3_register_bank_a_module " "Found entity 1: nios_system_cpu_3_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_3_register_bank_b_module " "Found entity 2: nios_system_cpu_3_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_3_nios2_oci_debug " "Found entity 3: nios_system_cpu_3_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_3_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_3_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_3_nios2_ocimem " "Found entity 5: nios_system_cpu_3_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_3_nios2_avalon_reg " "Found entity 6: nios_system_cpu_3_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_3_nios2_oci_break " "Found entity 7: nios_system_cpu_3_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_3_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_3_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_3_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_3_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_3_nios2_oci_itrace " "Found entity 10: nios_system_cpu_3_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_3_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_3_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_3_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_3_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_3_nios2_oci_compute_tm_count " "Found entity 13: nios_system_cpu_3_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_3_nios2_oci_fifowp_inc " "Found entity 14: nios_system_cpu_3_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_3_nios2_oci_fifocount_inc " "Found entity 15: nios_system_cpu_3_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_3_nios2_oci_fifo " "Found entity 16: nios_system_cpu_3_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_3_nios2_oci_pib " "Found entity 17: nios_system_cpu_3_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_3_nios2_oci_im " "Found entity 18: nios_system_cpu_3_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_3_nios2_performance_monitors " "Found entity 19: nios_system_cpu_3_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_3_nios2_oci " "Found entity 20: nios_system_cpu_3_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu_3 " "Found entity 21: nios_system_cpu_3" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_3_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_3_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_tck.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_2_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_2_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_tck.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_2_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_2_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_sysclk.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_2_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_2_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_2_oci_test_bench " "Found entity 1: nios_system_cpu_2_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_oci_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_2_test_bench " "Found entity 1: nios_system_cpu_2_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_2.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_2_register_bank_a_module " "Found entity 1: nios_system_cpu_2_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_2_register_bank_b_module " "Found entity 2: nios_system_cpu_2_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_2_nios2_oci_debug " "Found entity 3: nios_system_cpu_2_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_2_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_2_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_2_nios2_ocimem " "Found entity 5: nios_system_cpu_2_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_2_nios2_avalon_reg " "Found entity 6: nios_system_cpu_2_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_2_nios2_oci_break " "Found entity 7: nios_system_cpu_2_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_2_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_2_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_2_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_2_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_2_nios2_oci_itrace " "Found entity 10: nios_system_cpu_2_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_2_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_2_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_2_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_2_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_2_nios2_oci_compute_tm_count " "Found entity 13: nios_system_cpu_2_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_2_nios2_oci_fifowp_inc " "Found entity 14: nios_system_cpu_2_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_2_nios2_oci_fifocount_inc " "Found entity 15: nios_system_cpu_2_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_2_nios2_oci_fifo " "Found entity 16: nios_system_cpu_2_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_2_nios2_oci_pib " "Found entity 17: nios_system_cpu_2_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_2_nios2_oci_im " "Found entity 18: nios_system_cpu_2_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_2_nios2_performance_monitors " "Found entity 19: nios_system_cpu_2_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_2_nios2_oci " "Found entity 20: nios_system_cpu_2_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu_2 " "Found entity 21: nios_system_cpu_2" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_jtag_debug_module_sysclk " "Found entity 1: nios_system_cpu_1_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_sysclk.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_1_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_1_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_test_bench " "Found entity 1: nios_system_cpu_1_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_1.v 21 21 " "Found 21 design units, including 21 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_register_bank_a_module " "Found entity 1: nios_system_cpu_1_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_cpu_1_register_bank_b_module " "Found entity 2: nios_system_cpu_1_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_cpu_1_nios2_oci_debug " "Found entity 3: nios_system_cpu_1_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_cpu_1_ociram_sp_ram_module " "Found entity 4: nios_system_cpu_1_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_cpu_1_nios2_ocimem " "Found entity 5: nios_system_cpu_1_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_cpu_1_nios2_avalon_reg " "Found entity 6: nios_system_cpu_1_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_cpu_1_nios2_oci_break " "Found entity 7: nios_system_cpu_1_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_cpu_1_nios2_oci_xbrk " "Found entity 8: nios_system_cpu_1_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_cpu_1_nios2_oci_dbrk " "Found entity 9: nios_system_cpu_1_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_cpu_1_nios2_oci_itrace " "Found entity 10: nios_system_cpu_1_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_cpu_1_nios2_oci_td_mode " "Found entity 11: nios_system_cpu_1_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_cpu_1_nios2_oci_dtrace " "Found entity 12: nios_system_cpu_1_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_cpu_1_nios2_oci_compute_tm_count " "Found entity 13: nios_system_cpu_1_nios2_oci_compute_tm_count" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_cpu_1_nios2_oci_fifowp_inc " "Found entity 14: nios_system_cpu_1_nios2_oci_fifowp_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_cpu_1_nios2_oci_fifocount_inc " "Found entity 15: nios_system_cpu_1_nios2_oci_fifocount_inc" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_cpu_1_nios2_oci_fifo " "Found entity 16: nios_system_cpu_1_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_cpu_1_nios2_oci_pib " "Found entity 17: nios_system_cpu_1_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_cpu_1_nios2_oci_im " "Found entity 18: nios_system_cpu_1_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_cpu_1_nios2_performance_monitors " "Found entity 19: nios_system_cpu_1_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_cpu_1_nios2_oci " "Found entity 20: nios_system_cpu_1_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_cpu_1 " "Found entity 21: nios_system_cpu_1" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_1_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_1_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_oci_test_bench " "Found entity 1: nios_system_cpu_1_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_oci_test_bench.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_jtag_debug_module_tck " "Found entity 1: nios_system_cpu_1_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_tck.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_cpu_1_jtag_debug_module_wrapper " "Found entity 1: nios_system_cpu_1_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_de2_pio_hex_high28.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_de2_pio_hex_high28.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_hex_high28 " "Found entity 1: nios_system_de2_pio_hex_high28" {  } { { "nios_system/synthesis/submodules/nios_system_de2_pio_hex_high28.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_de2_pio_hex_high28.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_de2_pio_greenled9.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_de2_pio_greenled9.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_greenled9 " "Found entity 1: nios_system_de2_pio_greenled9" {  } { { "nios_system/synthesis/submodules/nios_system_de2_pio_greenled9.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_de2_pio_greenled9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_de2_pio_redled18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_de2_pio_redled18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_redled18 " "Found entity 1: nios_system_de2_pio_redled18" {  } { { "nios_system/synthesis/submodules/nios_system_de2_pio_redled18.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_de2_pio_redled18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_de2_pio_keys4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_de2_pio_keys4.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_keys4 " "Found entity 1: nios_system_de2_pio_keys4" {  } { { "nios_system/synthesis/submodules/nios_system_de2_pio_keys4.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_de2_pio_keys4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_de2_pio_toggles18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_de2_pio_toggles18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_de2_pio_toggles18 " "Found entity 1: nios_system_de2_pio_toggles18" {  } { { "nios_system/synthesis/submodules/nios_system_de2_pio_toggles18.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_de2_pio_toggles18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_p_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_p_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_p_counter " "Found entity 1: nios_system_p_counter" {  } { { "nios_system/synthesis/submodules/nios_system_p_counter.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_p_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer_0_B.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer_0_B.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0_B " "Found entity 1: nios_system_timer_0_B" {  } { { "nios_system/synthesis/submodules/nios_system_timer_0_B.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_timer_0_B.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer_0_A.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer_0_A.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0_A " "Found entity 1: nios_system_timer_0_A" {  } { { "nios_system/synthesis/submodules/nios_system_timer_0_A.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_timer_0_A.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_input_efifo_module " "Found entity 1: nios_system_sdram_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790803 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram " "Found entity 2: nios_system_sdram" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sram " "Found entity 1: nios_system_sram" {  } { { "nios_system/synthesis/submodules/nios_system_sram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sram.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_ht19_Samikwa_Yaacoub.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_ht19_Samikwa_Yaacoub.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ht19_Samikwa_Yaacoub " "Found entity 1: nios_system_ht19_Samikwa_Yaacoub" {  } { { "nios_system/synthesis/submodules/nios_system_ht19_Samikwa_Yaacoub.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_ht19_Samikwa_Yaacoub.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_0_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790819 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_0_scfifo_w " "Found entity 2: nios_system_jtag_uart_0_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790819 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_0_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790819 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_0_scfifo_r " "Found entity 4: nios_system_jtag_uart_0_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790819 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart_0 " "Found entity 5: nios_system_jtag_uart_0" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104790819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104790819 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_0.v(1567) " "Verilog HDL or VHDL warning at nios_system_cpu_0.v(1567): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_0.v(1569) " "Verilog HDL or VHDL warning at nios_system_cpu_0.v(1569): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791137 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_0.v(1725) " "Verilog HDL or VHDL warning at nios_system_cpu_0.v(1725): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791138 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_0.v(2553) " "Verilog HDL or VHDL warning at nios_system_cpu_0.v(2553): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791148 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_3.v(1567) " "Verilog HDL or VHDL warning at nios_system_cpu_3.v(1567): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791194 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_3.v(1569) " "Verilog HDL or VHDL warning at nios_system_cpu_3.v(1569): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791195 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_3.v(1725) " "Verilog HDL or VHDL warning at nios_system_cpu_3.v(1725): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791196 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_3.v(2553) " "Verilog HDL or VHDL warning at nios_system_cpu_3.v(2553): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791207 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_2.v(1567) " "Verilog HDL or VHDL warning at nios_system_cpu_2.v(1567): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791250 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_2.v(1569) " "Verilog HDL or VHDL warning at nios_system_cpu_2.v(1569): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791250 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_2.v(1725) " "Verilog HDL or VHDL warning at nios_system_cpu_2.v(1725): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791251 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_2.v(2553) " "Verilog HDL or VHDL warning at nios_system_cpu_2.v(2553): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791263 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_1.v(1567) " "Verilog HDL or VHDL warning at nios_system_cpu_1.v(1567): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791303 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_1.v(1569) " "Verilog HDL or VHDL warning at nios_system_cpu_1.v(1569): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791303 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_1.v(1725) " "Verilog HDL or VHDL warning at nios_system_cpu_1.v(1725): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791304 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_cpu_1.v(2553) " "Verilog HDL or VHDL warning at nios_system_cpu_1.v(2553): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791314 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(316) " "Verilog HDL or VHDL warning at nios_system_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(326) " "Verilog HDL or VHDL warning at nios_system_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(336) " "Verilog HDL or VHDL warning at nios_system_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791353 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram.v(680) " "Verilog HDL or VHDL warning at nios_system_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1569104791361 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "custom_processor " "Elaborating entity \"custom_processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1569104791663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:NiosII " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:NiosII\"" {  } { { "custom_processor.vhd" "NiosII" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/custom_processor.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104791708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_system_jtag_uart_0\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_w nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_w\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_w" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "wfifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104796909 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104796909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_rj7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104797571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104797571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_scfifo_r nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_0_scfifo_r\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "the_nios_system_jtag_uart_0_scfifo_r" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "nios_system_jtag_uart_0_alt_jtag_atlantic" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104797907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:NiosII\|nios_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797908 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104797908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_ht19_Samikwa_Yaacoub nios_system:NiosII\|nios_system_ht19_Samikwa_Yaacoub:ht19_samikwa_yaacoub " "Elaborating entity \"nios_system_ht19_Samikwa_Yaacoub\" for hierarchy \"nios_system:NiosII\|nios_system_ht19_Samikwa_Yaacoub:ht19_samikwa_yaacoub\"" {  } { { "nios_system/synthesis/nios_system.vhd" "ht19_samikwa_yaacoub" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sram nios_system:NiosII\|nios_system_sram:sram " "Elaborating entity \"nios_system_sram\" for hierarchy \"nios_system:NiosII\|nios_system_sram:sram\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram nios_system:NiosII\|nios_system_sdram:sdram " "Elaborating entity \"nios_system_sdram\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_input_efifo_module nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module " "Elaborating entity \"nios_system_sdram_input_efifo_module\" for hierarchy \"nios_system:NiosII\|nios_system_sdram:sdram\|nios_system_sdram_input_efifo_module:the_nios_system_sdram_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "the_nios_system_sdram_input_efifo_module" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0_A nios_system:NiosII\|nios_system_timer_0_A:timer_0_a " "Elaborating entity \"nios_system_timer_0_A\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_A:timer_0_a\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0_a" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104797996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0_B nios_system:NiosII\|nios_system_timer_0_B:timer_0_b " "Elaborating entity \"nios_system_timer_0_B\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_B:timer_0_b\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0_b" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_p_counter nios_system:NiosII\|nios_system_p_counter:p_counter " "Elaborating entity \"nios_system_p_counter\" for hierarchy \"nios_system:NiosII\|nios_system_p_counter:p_counter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "p_counter" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_toggles18 nios_system:NiosII\|nios_system_de2_pio_toggles18:de2_pio_toggles18 " "Elaborating entity \"nios_system_de2_pio_toggles18\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_toggles18:de2_pio_toggles18\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_toggles18" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_keys4 nios_system:NiosII\|nios_system_de2_pio_keys4:de2_pio_keys4 " "Elaborating entity \"nios_system_de2_pio_keys4\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_keys4:de2_pio_keys4\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_keys4" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_redled18 nios_system:NiosII\|nios_system_de2_pio_redled18:de2_pio_redled18 " "Elaborating entity \"nios_system_de2_pio_redled18\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_redled18:de2_pio_redled18\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_redled18" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_greenled9 nios_system:NiosII\|nios_system_de2_pio_greenled9:de2_pio_greenled9 " "Elaborating entity \"nios_system_de2_pio_greenled9\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_greenled9:de2_pio_greenled9\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_greenled9" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_hex_high28 nios_system:NiosII\|nios_system_de2_pio_hex_high28:de2_pio_hex_high28 " "Elaborating entity \"nios_system_de2_pio_hex_high28\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_hex_high28:de2_pio_hex_high28\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_hex_high28" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1 nios_system:NiosII\|nios_system_cpu_1:cpu_1 " "Elaborating entity \"nios_system_cpu_1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_test_bench nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_test_bench:the_nios_system_cpu_1_test_bench " "Elaborating entity \"nios_system_cpu_1_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_test_bench:the_nios_system_cpu_1_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 3852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_register_bank_a_module nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a " "Elaborating entity \"nios_system_cpu_1_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_register_bank_a" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 4357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_1_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_1_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798208 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104798208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eog1 " "Found entity 1: altsyncram_eog1" {  } { { "db/altsyncram_eog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_eog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104798341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104798341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eog1 nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_eog1:auto_generated " "Elaborating entity \"altsyncram_eog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_a_module:nios_system_cpu_1_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_eog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_register_bank_b_module nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b " "Elaborating entity \"nios_system_cpu_1_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_register_bank_b" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 4378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_1_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_1_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798424 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104798424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fog1 " "Found entity 1: altsyncram_fog1" {  } { { "db/altsyncram_fog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_fog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104798561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104798561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fog1 nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fog1:auto_generated " "Elaborating entity \"altsyncram_fog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_register_bank_b_module:nios_system_cpu_1_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_fog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci " "Elaborating entity \"nios_system_cpu_1_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 4859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_debug nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_1_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_debug" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_altera_std_synchronizer" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104798658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_debug:the_nios_system_cpu_1_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798659 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104798659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_ocimem nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem " "Elaborating entity \"nios_system_cpu_1_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_ocimem" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_ociram_sp_ram_module nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_1_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_ociram_sp_ram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_1_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_1_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798712 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104798712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i581 " "Found entity 1: altsyncram_i581" {  } { { "db/altsyncram_i581.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_i581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104798848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104798848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i581 nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_i581:auto_generated " "Elaborating entity \"altsyncram_i581\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_ocimem:the_nios_system_cpu_1_nios2_ocimem\|nios_system_cpu_1_ociram_sp_ram_module:nios_system_cpu_1_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_i581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_avalon_reg nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_avalon_reg:the_nios_system_cpu_1_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_1_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_avalon_reg:the_nios_system_cpu_1_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_avalon_reg" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_break nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_break:the_nios_system_cpu_1_nios2_oci_break " "Elaborating entity \"nios_system_cpu_1_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_break:the_nios_system_cpu_1_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_break" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_xbrk nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_xbrk:the_nios_system_cpu_1_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_1_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_xbrk:the_nios_system_cpu_1_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_xbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_dbrk nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_dbrk:the_nios_system_cpu_1_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_1_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_dbrk:the_nios_system_cpu_1_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_dbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_itrace nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_itrace:the_nios_system_cpu_1_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_1_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_itrace:the_nios_system_cpu_1_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_itrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_dtrace nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_dtrace:the_nios_system_cpu_1_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_1_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_dtrace:the_nios_system_cpu_1_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_dtrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_td_mode nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_dtrace:the_nios_system_cpu_1_nios2_oci_dtrace\|nios_system_cpu_1_nios2_oci_td_mode:nios_system_cpu_1_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_1_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_dtrace:the_nios_system_cpu_1_nios2_oci_dtrace\|nios_system_cpu_1_nios2_oci_td_mode:nios_system_cpu_1_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_fifo nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_1_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104798989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_nios2_oci_compute_tm_count:nios_system_cpu_1_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_cpu_1_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_nios2_oci_compute_tm_count:nios_system_cpu_1_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_nios2_oci_fifowp_inc:nios_system_cpu_1_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_cpu_1_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_nios2_oci_fifowp_inc:nios_system_cpu_1_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_nios2_oci_fifocount_inc:nios_system_cpu_1_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_cpu_1_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_nios2_oci_fifocount_inc:nios_system_cpu_1_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "nios_system_cpu_1_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_oci_test_bench nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_oci_test_bench:the_nios_system_cpu_1_oci_test_bench " "Elaborating entity \"nios_system_cpu_1_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_fifo:the_nios_system_cpu_1_nios2_oci_fifo\|nios_system_cpu_1_oci_test_bench:the_nios_system_cpu_1_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_oci_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_pib nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_pib:the_nios_system_cpu_1_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_1_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_pib:the_nios_system_cpu_1_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_pib" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_nios2_oci_im nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_im:the_nios_system_cpu_1_nios2_oci_im " "Elaborating entity \"nios_system_cpu_1_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_nios2_oci_im:the_nios_system_cpu_1_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_nios2_oci_im" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_1_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "the_nios_system_cpu_1_jtag_debug_module_wrapper" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_jtag_debug_module_tck nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|nios_system_cpu_1_jtag_debug_module_tck:the_nios_system_cpu_1_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_1_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|nios_system_cpu_1_jtag_debug_module_tck:the_nios_system_cpu_1_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "the_nios_system_cpu_1_jtag_debug_module_tck" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|nios_system_cpu_1_jtag_debug_module_sysclk:the_nios_system_cpu_1_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_1_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|nios_system_cpu_1_jtag_debug_module_sysclk:the_nios_system_cpu_1_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "the_nios_system_cpu_1_jtag_debug_module_sysclk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "nios_system_cpu_1_jtag_debug_module_phy" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104799144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799145 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104799145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799151 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_1:cpu_1\|nios_system_cpu_1_nios2_oci:the_nios_system_cpu_1_nios2_oci\|nios_system_cpu_1_jtag_debug_module_wrapper:the_nios_system_cpu_1_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_cpu_1_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2 nios_system:NiosII\|nios_system_cpu_2:cpu_2 " "Elaborating entity \"nios_system_cpu_2\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_2" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_test_bench nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_test_bench:the_nios_system_cpu_2_test_bench " "Elaborating entity \"nios_system_cpu_2_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_test_bench:the_nios_system_cpu_2_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_register_bank_a_module nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a " "Elaborating entity \"nios_system_cpu_2_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_register_bank_a" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_2_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799237 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104799237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gog1 " "Found entity 1: altsyncram_gog1" {  } { { "db/altsyncram_gog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_gog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104799372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104799372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gog1 nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gog1:auto_generated " "Elaborating entity \"altsyncram_gog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_a_module:nios_system_cpu_2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_gog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_register_bank_b_module nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b " "Elaborating entity \"nios_system_cpu_2_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_register_bank_b" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_2_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799457 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104799457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hog1 " "Found entity 1: altsyncram_hog1" {  } { { "db/altsyncram_hog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_hog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104799595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104799595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hog1 nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hog1:auto_generated " "Elaborating entity \"altsyncram_hog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_register_bank_b_module:nios_system_cpu_2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_hog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci " "Elaborating entity \"nios_system_cpu_2_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_debug nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_debug:the_nios_system_cpu_2_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_2_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_debug:the_nios_system_cpu_2_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_debug" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_ocimem nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem " "Elaborating entity \"nios_system_cpu_2_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_ocimem" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_ociram_sp_ram_module nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_2_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_ociram_sp_ram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799718 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_2_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799730 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104799730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j581 " "Found entity 1: altsyncram_j581" {  } { { "db/altsyncram_j581.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_j581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104799869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104799869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j581 nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j581:auto_generated " "Elaborating entity \"altsyncram_j581\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_ocimem:the_nios_system_cpu_2_nios2_ocimem\|nios_system_cpu_2_ociram_sp_ram_module:nios_system_cpu_2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_j581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_avalon_reg nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_avalon_reg:the_nios_system_cpu_2_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_2_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_avalon_reg:the_nios_system_cpu_2_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_avalon_reg" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_break nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_break:the_nios_system_cpu_2_nios2_oci_break " "Elaborating entity \"nios_system_cpu_2_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_break:the_nios_system_cpu_2_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_break" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_xbrk nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_xbrk:the_nios_system_cpu_2_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_2_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_xbrk:the_nios_system_cpu_2_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_xbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_dbrk nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_dbrk:the_nios_system_cpu_2_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_2_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_dbrk:the_nios_system_cpu_2_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_dbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_itrace nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_itrace:the_nios_system_cpu_2_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_2_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_itrace:the_nios_system_cpu_2_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_itrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_dtrace nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_dtrace:the_nios_system_cpu_2_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_2_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_dtrace:the_nios_system_cpu_2_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_dtrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104799989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_td_mode nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_dtrace:the_nios_system_cpu_2_nios2_oci_dtrace\|nios_system_cpu_2_nios2_oci_td_mode:nios_system_cpu_2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_2_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_dtrace:the_nios_system_cpu_2_nios2_oci_dtrace\|nios_system_cpu_2_nios2_oci_td_mode:nios_system_cpu_2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_fifo nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_2_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_nios2_oci_compute_tm_count:nios_system_cpu_2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_cpu_2_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_nios2_oci_compute_tm_count:nios_system_cpu_2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_nios2_oci_fifowp_inc:nios_system_cpu_2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_cpu_2_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_nios2_oci_fifowp_inc:nios_system_cpu_2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_nios2_oci_fifocount_inc:nios_system_cpu_2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_cpu_2_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_nios2_oci_fifocount_inc:nios_system_cpu_2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "nios_system_cpu_2_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_oci_test_bench nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_oci_test_bench:the_nios_system_cpu_2_oci_test_bench " "Elaborating entity \"nios_system_cpu_2_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_fifo:the_nios_system_cpu_2_nios2_oci_fifo\|nios_system_cpu_2_oci_test_bench:the_nios_system_cpu_2_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_oci_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_pib nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_pib:the_nios_system_cpu_2_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_2_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_pib:the_nios_system_cpu_2_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_pib" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_nios2_oci_im nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_im:the_nios_system_cpu_2_nios2_oci_im " "Elaborating entity \"nios_system_cpu_2_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_nios2_oci_im:the_nios_system_cpu_2_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_nios2_oci_im" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_jtag_debug_module_wrapper:the_nios_system_cpu_2_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_2_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_jtag_debug_module_wrapper:the_nios_system_cpu_2_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "the_nios_system_cpu_2_jtag_debug_module_wrapper" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_jtag_debug_module_tck nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_jtag_debug_module_wrapper:the_nios_system_cpu_2_jtag_debug_module_wrapper\|nios_system_cpu_2_jtag_debug_module_tck:the_nios_system_cpu_2_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_2_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_jtag_debug_module_wrapper:the_nios_system_cpu_2_jtag_debug_module_wrapper\|nios_system_cpu_2_jtag_debug_module_tck:the_nios_system_cpu_2_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" "the_nios_system_cpu_2_jtag_debug_module_tck" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_2_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_jtag_debug_module_wrapper:the_nios_system_cpu_2_jtag_debug_module_wrapper\|nios_system_cpu_2_jtag_debug_module_sysclk:the_nios_system_cpu_2_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_2_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_2:cpu_2\|nios_system_cpu_2_nios2_oci:the_nios_system_cpu_2_nios2_oci\|nios_system_cpu_2_jtag_debug_module_wrapper:the_nios_system_cpu_2_jtag_debug_module_wrapper\|nios_system_cpu_2_jtag_debug_module_sysclk:the_nios_system_cpu_2_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" "the_nios_system_cpu_2_jtag_debug_module_sysclk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3 nios_system:NiosII\|nios_system_cpu_3:cpu_3 " "Elaborating entity \"nios_system_cpu_3\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_3" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_test_bench nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_test_bench:the_nios_system_cpu_3_test_bench " "Elaborating entity \"nios_system_cpu_3_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_test_bench:the_nios_system_cpu_3_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_register_bank_a_module nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a " "Elaborating entity \"nios_system_cpu_3_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_register_bank_a" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_3_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_3_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800265 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104800265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iog1 " "Found entity 1: altsyncram_iog1" {  } { { "db/altsyncram_iog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_iog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104800402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104800402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iog1 nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_iog1:auto_generated " "Elaborating entity \"altsyncram_iog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_a_module:nios_system_cpu_3_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_iog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_register_bank_b_module nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b " "Elaborating entity \"nios_system_cpu_3_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_register_bank_b" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_3_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_3_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800495 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104800495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jog1 " "Found entity 1: altsyncram_jog1" {  } { { "db/altsyncram_jog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_jog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104800646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104800646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jog1 nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jog1:auto_generated " "Elaborating entity \"altsyncram_jog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_register_bank_b_module:nios_system_cpu_3_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_jog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci " "Elaborating entity \"nios_system_cpu_3_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_debug nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_debug:the_nios_system_cpu_3_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_3_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_debug:the_nios_system_cpu_3_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_debug" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_ocimem nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem " "Elaborating entity \"nios_system_cpu_3_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_ocimem" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_ociram_sp_ram_module nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_3_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_ociram_sp_ram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_3_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_3_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800787 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104800787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k581 " "Found entity 1: altsyncram_k581" {  } { { "db/altsyncram_k581.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_k581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104800931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104800931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k581 nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_k581:auto_generated " "Elaborating entity \"altsyncram_k581\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_ocimem:the_nios_system_cpu_3_nios2_ocimem\|nios_system_cpu_3_ociram_sp_ram_module:nios_system_cpu_3_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_k581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_avalon_reg nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_avalon_reg:the_nios_system_cpu_3_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_3_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_avalon_reg:the_nios_system_cpu_3_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_avalon_reg" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_break nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_break:the_nios_system_cpu_3_nios2_oci_break " "Elaborating entity \"nios_system_cpu_3_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_break:the_nios_system_cpu_3_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_break" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104800998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_xbrk nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_xbrk:the_nios_system_cpu_3_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_3_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_xbrk:the_nios_system_cpu_3_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_xbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_dbrk nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_dbrk:the_nios_system_cpu_3_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_3_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_dbrk:the_nios_system_cpu_3_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_dbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_itrace nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_itrace:the_nios_system_cpu_3_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_3_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_itrace:the_nios_system_cpu_3_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_itrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_dtrace nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_dtrace:the_nios_system_cpu_3_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_3_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_dtrace:the_nios_system_cpu_3_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_dtrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_td_mode nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_dtrace:the_nios_system_cpu_3_nios2_oci_dtrace\|nios_system_cpu_3_nios2_oci_td_mode:nios_system_cpu_3_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_3_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_dtrace:the_nios_system_cpu_3_nios2_oci_dtrace\|nios_system_cpu_3_nios2_oci_td_mode:nios_system_cpu_3_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_fifo nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_3_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_nios2_oci_compute_tm_count:nios_system_cpu_3_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_cpu_3_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_nios2_oci_compute_tm_count:nios_system_cpu_3_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_nios2_oci_fifowp_inc:nios_system_cpu_3_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_cpu_3_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_nios2_oci_fifowp_inc:nios_system_cpu_3_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_nios2_oci_fifocount_inc:nios_system_cpu_3_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_cpu_3_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_nios2_oci_fifocount_inc:nios_system_cpu_3_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "nios_system_cpu_3_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_oci_test_bench nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_oci_test_bench:the_nios_system_cpu_3_oci_test_bench " "Elaborating entity \"nios_system_cpu_3_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_fifo:the_nios_system_cpu_3_nios2_oci_fifo\|nios_system_cpu_3_oci_test_bench:the_nios_system_cpu_3_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_oci_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_pib nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_pib:the_nios_system_cpu_3_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_3_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_pib:the_nios_system_cpu_3_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_pib" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_nios2_oci_im nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_im:the_nios_system_cpu_3_nios2_oci_im " "Elaborating entity \"nios_system_cpu_3_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_nios2_oci_im:the_nios_system_cpu_3_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_nios2_oci_im" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_jtag_debug_module_wrapper:the_nios_system_cpu_3_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_3_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_jtag_debug_module_wrapper:the_nios_system_cpu_3_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "the_nios_system_cpu_3_jtag_debug_module_wrapper" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_jtag_debug_module_tck nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_jtag_debug_module_wrapper:the_nios_system_cpu_3_jtag_debug_module_wrapper\|nios_system_cpu_3_jtag_debug_module_tck:the_nios_system_cpu_3_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_3_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_jtag_debug_module_wrapper:the_nios_system_cpu_3_jtag_debug_module_wrapper\|nios_system_cpu_3_jtag_debug_module_tck:the_nios_system_cpu_3_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" "the_nios_system_cpu_3_jtag_debug_module_tck" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_3_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_jtag_debug_module_wrapper:the_nios_system_cpu_3_jtag_debug_module_wrapper\|nios_system_cpu_3_jtag_debug_module_sysclk:the_nios_system_cpu_3_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_3_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_3:cpu_3\|nios_system_cpu_3_nios2_oci:the_nios_system_cpu_3_nios2_oci\|nios_system_cpu_3_jtag_debug_module_wrapper:the_nios_system_cpu_3_jtag_debug_module_wrapper\|nios_system_cpu_3_jtag_debug_module_sysclk:the_nios_system_cpu_3_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" "the_nios_system_cpu_3_jtag_debug_module_sysclk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0 nios_system:NiosII\|nios_system_cpu_0:cpu_0 " "Elaborating entity \"nios_system_cpu_0\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_test_bench nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_test_bench:the_nios_system_cpu_0_test_bench " "Elaborating entity \"nios_system_cpu_0_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_test_bench:the_nios_system_cpu_0_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_register_bank_a_module nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a " "Elaborating entity \"nios_system_cpu_0_register_bank_a_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_register_bank_a" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 4355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_0_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_cpu_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801310 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104801310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dog1 " "Found entity 1: altsyncram_dog1" {  } { { "db/altsyncram_dog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_dog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104801457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104801457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dog1 nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dog1:auto_generated " "Elaborating entity \"altsyncram_dog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_a_module:nios_system_cpu_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_dog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_register_bank_b_module nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b " "Elaborating entity \"nios_system_cpu_0_register_bank_b_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_register_bank_b" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_0_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_cpu_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801558 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104801558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kog1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kog1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kog1 " "Found entity 1: altsyncram_kog1" {  } { { "db/altsyncram_kog1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_kog1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104801712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104801712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kog1 nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kog1:auto_generated " "Elaborating entity \"altsyncram_kog1\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_register_bank_b_module:nios_system_cpu_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_kog1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci " "Elaborating entity \"nios_system_cpu_0_nios2_oci\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 4857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_debug nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_debug:the_nios_system_cpu_0_nios2_oci_debug " "Elaborating entity \"nios_system_cpu_0_nios2_oci_debug\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_debug:the_nios_system_cpu_0_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_debug" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_ocimem nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem " "Elaborating entity \"nios_system_cpu_0_nios2_ocimem\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_ocimem" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_ociram_sp_ram_module nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram " "Elaborating entity \"nios_system_cpu_0_ociram_sp_ram_module\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_ociram_sp_ram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104801870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_cpu_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_cpu_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104801871 ""}  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104801871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h581.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h581.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h581 " "Found entity 1: altsyncram_h581" {  } { { "db/altsyncram_h581.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_h581.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104802013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104802013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h581 nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_h581:auto_generated " "Elaborating entity \"altsyncram_h581\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_ocimem:the_nios_system_cpu_0_nios2_ocimem\|nios_system_cpu_0_ociram_sp_ram_module:nios_system_cpu_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_h581:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_avalon_reg nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_avalon_reg:the_nios_system_cpu_0_nios2_avalon_reg " "Elaborating entity \"nios_system_cpu_0_nios2_avalon_reg\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_avalon_reg:the_nios_system_cpu_0_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_avalon_reg" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_break nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_break:the_nios_system_cpu_0_nios2_oci_break " "Elaborating entity \"nios_system_cpu_0_nios2_oci_break\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_break:the_nios_system_cpu_0_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_break" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_xbrk nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_xbrk:the_nios_system_cpu_0_nios2_oci_xbrk " "Elaborating entity \"nios_system_cpu_0_nios2_oci_xbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_xbrk:the_nios_system_cpu_0_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_xbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_dbrk nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_dbrk:the_nios_system_cpu_0_nios2_oci_dbrk " "Elaborating entity \"nios_system_cpu_0_nios2_oci_dbrk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_dbrk:the_nios_system_cpu_0_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_dbrk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_itrace nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_itrace:the_nios_system_cpu_0_nios2_oci_itrace " "Elaborating entity \"nios_system_cpu_0_nios2_oci_itrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_itrace:the_nios_system_cpu_0_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_itrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_dtrace nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_dtrace:the_nios_system_cpu_0_nios2_oci_dtrace " "Elaborating entity \"nios_system_cpu_0_nios2_oci_dtrace\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_dtrace:the_nios_system_cpu_0_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_dtrace" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_td_mode nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_dtrace:the_nios_system_cpu_0_nios2_oci_dtrace\|nios_system_cpu_0_nios2_oci_td_mode:nios_system_cpu_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_cpu_0_nios2_oci_td_mode\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_dtrace:the_nios_system_cpu_0_nios2_oci_dtrace\|nios_system_cpu_0_nios2_oci_td_mode:nios_system_cpu_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_fifo nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo " "Elaborating entity \"nios_system_cpu_0_nios2_oci_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_compute_tm_count nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_nios2_oci_compute_tm_count:nios_system_cpu_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios_system_cpu_0_nios2_oci_compute_tm_count\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_nios2_oci_compute_tm_count:nios_system_cpu_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_fifowp_inc nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_nios2_oci_fifowp_inc:nios_system_cpu_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios_system_cpu_0_nios2_oci_fifowp_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_nios2_oci_fifowp_inc:nios_system_cpu_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_fifocount_inc nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_nios2_oci_fifocount_inc:nios_system_cpu_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios_system_cpu_0_nios2_oci_fifocount_inc\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_nios2_oci_fifocount_inc:nios_system_cpu_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "nios_system_cpu_0_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_oci_test_bench nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_oci_test_bench:the_nios_system_cpu_0_oci_test_bench " "Elaborating entity \"nios_system_cpu_0_oci_test_bench\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_fifo:the_nios_system_cpu_0_nios2_oci_fifo\|nios_system_cpu_0_oci_test_bench:the_nios_system_cpu_0_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_oci_test_bench" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_pib nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_pib:the_nios_system_cpu_0_nios2_oci_pib " "Elaborating entity \"nios_system_cpu_0_nios2_oci_pib\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_pib:the_nios_system_cpu_0_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_pib" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_nios2_oci_im nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_im:the_nios_system_cpu_0_nios2_oci_im " "Elaborating entity \"nios_system_cpu_0_nios2_oci_im\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_nios2_oci_im:the_nios_system_cpu_0_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_nios2_oci_im" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_wrapper nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_jtag_debug_module_wrapper:the_nios_system_cpu_0_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_wrapper\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_jtag_debug_module_wrapper:the_nios_system_cpu_0_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "the_nios_system_cpu_0_jtag_debug_module_wrapper" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_tck nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_jtag_debug_module_wrapper:the_nios_system_cpu_0_jtag_debug_module_wrapper\|nios_system_cpu_0_jtag_debug_module_tck:the_nios_system_cpu_0_jtag_debug_module_tck " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_tck\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_jtag_debug_module_wrapper:the_nios_system_cpu_0_jtag_debug_module_wrapper\|nios_system_cpu_0_jtag_debug_module_tck:the_nios_system_cpu_0_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" "the_nios_system_cpu_0_jtag_debug_module_tck" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_sysclk nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_jtag_debug_module_wrapper:the_nios_system_cpu_0_jtag_debug_module_wrapper\|nios_system_cpu_0_jtag_debug_module_sysclk:the_nios_system_cpu_0_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_sysclk\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0:cpu_0\|nios_system_cpu_0_nios2_oci:the_nios_system_cpu_0_nios2_oci\|nios_system_cpu_0_jtag_debug_module_wrapper:the_nios_system_cpu_0_jtag_debug_module_wrapper\|nios_system_cpu_0_jtag_debug_module_sysclk:the_nios_system_cpu_0_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" "the_nios_system_cpu_0_jtag_debug_module_sysclk" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_1 nios_system:NiosII\|nios_system_onchip_1:onchip_1 " "Elaborating entity \"nios_system_onchip_1\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_1.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_1.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_1.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104802341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_1.hex " "Parameter \"init_file\" = \"nios_system_onchip_1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802342 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_1.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104802342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mrc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mrc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mrc1 " "Found entity 1: altsyncram_mrc1" {  } { { "db/altsyncram_mrc1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_mrc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104802497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104802497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mrc1 nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_mrc1:auto_generated " "Elaborating entity \"altsyncram_mrc1\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_mrc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104802615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104802615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_mrc1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_mrc1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_mrc1.tdf" "decode3" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_mrc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_gob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_gob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gob " "Found entity 1: mux_gob" {  } { { "db/mux_gob.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/mux_gob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104802739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104802739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gob nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_mrc1:auto_generated\|mux_gob:mux2 " "Elaborating entity \"mux_gob\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1:onchip_1\|altsyncram:the_altsyncram\|altsyncram_mrc1:auto_generated\|mux_gob:mux2\"" {  } { { "db/altsyncram_mrc1.tdf" "mux2" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_mrc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_2 nios_system:NiosII\|nios_system_onchip_2:onchip_2 " "Elaborating entity \"nios_system_onchip_2\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_2:onchip_2\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_2" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_2.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802844 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_2.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_2.hex " "Parameter \"init_file\" = \"nios_system_onchip_2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104802861 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_2.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104802861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nrc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nrc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nrc1 " "Found entity 1: altsyncram_nrc1" {  } { { "db/altsyncram_nrc1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_nrc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104803015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104803015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nrc1 nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram\|altsyncram_nrc1:auto_generated " "Elaborating entity \"altsyncram_nrc1\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_2:onchip_2\|altsyncram:the_altsyncram\|altsyncram_nrc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_3 nios_system:NiosII\|nios_system_onchip_3:onchip_3 " "Elaborating entity \"nios_system_onchip_3\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_3:onchip_3\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_3" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_3.v" "the_altsyncram" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_3.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_onchip_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_3.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104803160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_onchip_3.hex " "Parameter \"init_file\" = \"nios_system_onchip_3.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803161 ""}  } { { "nios_system/synthesis/submodules/nios_system_onchip_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_onchip_3.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104803161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_orc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_orc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_orc1 " "Found entity 1: altsyncram_orc1" {  } { { "db/altsyncram_orc1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_orc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104803316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104803316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_orc1 nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram\|altsyncram_orc1:auto_generated " "Elaborating entity \"altsyncram_orc1\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_3:onchip_3\|altsyncram:the_altsyncram\|altsyncram_orc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104803321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clocks nios_system:NiosII\|nios_system_clocks:clocks " "Elaborating entity \"nios_system_clocks\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\"" {  } { { "nios_system/synthesis/nios_system.vhd" "clocks" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804289 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK nios_system_clocks.v(97) " "Verilog HDL or VHDL warning at nios_system_clocks.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1569104804291 "|custom_processor|nios_system:NiosII|nios_system_clocks:clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "DE_Clock_Generator_System" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104804401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804402 ""}  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104804402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104804538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104804538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_wrapper nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0 " "Elaborating entity \"fpoint_wrapper\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "nios_custom_instr_floating_point_0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance " "Elaborating entity \"fpoint_hw_qsys\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\"" {  } { { "nios_system/synthesis/submodules/fpoint_wrapper.v" "fpoint_instance" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_wrapper.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_mult_single nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult " "Elaborating entity \"fpoint_hw_qsys_mult_single\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_mult" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_add_adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 591 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104804620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804620 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 591 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104804620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1od.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1od.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1od " "Found entity 1: add_sub_1od" {  } { { "db/add_sub_1od.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_1od.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104804734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104804734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1od nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated " "Elaborating entity \"add_sub_1od\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_add_adder\|add_sub_1od:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_adj_adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 615 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104804756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804757 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 615 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104804757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d8c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d8c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d8c " "Found entity 1: add_sub_d8c" {  } { { "db/add_sub_d8c.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_d8c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104804868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104804868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d8c nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated " "Elaborating entity \"add_sub_d8c\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_adj_adder\|add_sub_d8c:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "exp_bias_subtr" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 639 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104804889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104804890 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 639 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104804890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104805005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104805005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_round_adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805024 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 665 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104805027 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805027 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805027 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 665 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104805027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ptb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ptb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ptb " "Found entity 1: add_sub_ptb" {  } { { "db/add_sub_ptb.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_ptb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104805143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104805143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ptb nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated " "Elaborating entity \"add_sub_ptb\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_add_sub:man_round_adder\|add_sub_ptb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_product2_mult" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805208 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805211 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 686 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104805211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_njt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_njt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_njt " "Found entity 1: mult_njt" {  } { { "db/mult_njt.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/mult_njt.tdf" 35 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104805342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104805342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_njt nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated " "Elaborating entity \"mult_njt\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|lpm_mult:man_product2_mult\|mult_njt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub " "Elaborating entity \"fpoint_hw_qsys_addsub_single\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_addsub" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "lbarrel_shift" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altbarrel_shift_44e nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altbarrel_shift_44e\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "rbarrel_shift" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8 nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "leading_zeroes_cnt" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_aja nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_aja\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder7" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder10" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder11" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10\|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder11\|fpoint_hw_qsys_addsub_single_altpriority_encoder_i0b:altpriority_encoder13\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder13" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_qha nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_qha\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder9" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_lha nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_lha\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder15" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_iha nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_iha\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7\|fpoint_hw_qsys_addsub_single_altpriority_encoder_qha:altpriority_encoder9\|fpoint_hw_qsys_addsub_single_altpriority_encoder_lha:altpriority_encoder15\|fpoint_hw_qsys_addsub_single_altpriority_encoder_iha:altpriority_encoder17\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder17" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder8" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_tma nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_tma\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_cnt" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder21" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder23" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_94b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_94b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder25" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_64b nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_64b\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21\|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23\|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25\|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder27" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_uma nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_uma\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder22" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104805923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_ela nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_ela\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder30" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_9la nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_9la\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder32" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_addsub_single_altpriority_encoder_6la nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34 " "Elaborating entity \"fpoint_hw_qsys_addsub_single_altpriority_encoder_6la\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt\|fpoint_hw_qsys_addsub_single_altpriority_encoder_uma:altpriority_encoder22\|fpoint_hw_qsys_addsub_single_altpriority_encoder_ela:altpriority_encoder30\|fpoint_hw_qsys_addsub_single_altpriority_encoder_9la:altpriority_encoder32\|fpoint_hw_qsys_addsub_single_altpriority_encoder_6la:altpriority_encoder34\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altpriority_encoder34" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104806094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806095 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806095 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104806095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_hth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104806211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104806211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub1\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub3" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2669 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104806252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806252 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2669 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104806252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_70f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_70f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_70f " "Found entity 1: add_sub_70f" {  } { { "db/add_sub_70f.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_70f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104806366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104806366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_70f nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated " "Elaborating entity \"add_sub_70f\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub3\|add_sub_70f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub4" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2694 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104806388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806389 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2694 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104806389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ve " "Found entity 1: add_sub_9ve" {  } { { "db/add_sub_9ve.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_9ve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104806502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104806502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9ve nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated " "Elaborating entity \"add_sub_9ve\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub4\|add_sub_9ve:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub5" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2719 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104806528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806529 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806529 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2719 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104806529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gsh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gsh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gsh " "Found entity 1: add_sub_gsh" {  } { { "db/add_sub_gsh.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_gsh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104806660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104806660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gsh nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated " "Elaborating entity \"add_sub_gsh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:add_sub5\|add_sub_gsh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2762 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104806718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806718 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2762 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104806718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_glh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_glh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_glh " "Found entity 1: add_sub_glh" {  } { { "db/add_sub_glh.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_glh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104806857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104806857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_glh nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated " "Elaborating entity \"add_sub_glh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_lower\|add_sub_glh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2779 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104806890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104806891 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2779 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104806891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l6h " "Found entity 1: add_sub_l6h" {  } { { "db/add_sub_l6h.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_l6h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104807026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104807026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l6h nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated " "Elaborating entity \"add_sub_l6h\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper0\|add_sub_l6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_2comp_res_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807058 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2872 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807164 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2872 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fff " "Found entity 1: add_sub_fff" {  } { { "db/add_sub_fff.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_fff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104807287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104807287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fff nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated " "Elaborating entity \"add_sub_fff\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_fff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "man_res_rounding_add_sub_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2897 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807317 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2897 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_onf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_onf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_onf " "Found entity 1: add_sub_onf" {  } { { "db/add_sub_onf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_onf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104807437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104807437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_onf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated " "Elaborating entity \"add_sub_onf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_onf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "trailing_zeros_limit_comparator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2923 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807489 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 2923 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_seg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_seg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_seg " "Found entity 1: cmpr_seg" {  } { { "db/cmpr_seg.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_seg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104807607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104807607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_seg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated " "Elaborating entity \"cmpr_seg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_seg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div " "Elaborating entity \"fpoint_hw_qsys_div_single\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "the_fp_div" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_vhf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_vhf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa8" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3524 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807667 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3524 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8qf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8qf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8qf " "Found entity 1: add_sub_8qf" {  } { { "db/add_sub_8qf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_8qf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104807777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104807777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8qf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_8qf:auto_generated " "Elaborating entity \"add_sub_8qf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_lower\|add_sub_8qf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3549 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807803 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3549 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_srt_ext1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_mke nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_mke\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa25" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3617 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104807890 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807890 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104807890 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3617 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104807890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eff " "Found entity 1: add_sub_eff" {  } { { "db/add_sub_eff.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_eff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104808035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104808035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eff nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_eff:auto_generated " "Elaborating entity \"add_sub_eff\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_lower\|add_sub_eff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808063 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808064 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dbf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dbf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dbf " "Found entity 1: add_sub_dbf" {  } { { "db/add_sub_dbf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_dbf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104808190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104808190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dbf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_dbf:auto_generated " "Elaborating entity \"add_sub_dbf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper0\|add_sub_dbf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3667 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808224 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808224 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3667 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_2jh nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_2jh\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa26" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3737 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808276 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3737 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_odi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104808398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104808398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_lower\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3763 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808427 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3763 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n9i " "Found entity 1: add_sub_n9i" {  } { { "db/add_sub_n9i.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_n9i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104808542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104808542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n9i nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_n9i:auto_generated " "Elaborating entity \"add_sub_n9i\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper0\|add_sub_n9i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3789 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808571 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3789 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_rle nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_rle\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa27" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3851 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808615 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3851 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hgf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hgf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hgf " "Found entity 1: add_sub_hgf" {  } { { "db/add_sub_hgf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_hgf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104808732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104808732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hgf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_hgf:auto_generated " "Elaborating entity \"add_sub_hgf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_lower\|add_sub_hgf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3876 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808761 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3876 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gcf " "Found entity 1: add_sub_gcf" {  } { { "db/add_sub_gcf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_gcf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104808881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104808881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gcf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_gcf:auto_generated " "Elaborating entity \"add_sub_gcf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper0\|add_sub_gcf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3901 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808917 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3901 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_02n nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_02n\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int11" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_pke nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_pke\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa29" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_lower" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3966 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104808982 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104808982 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3966 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104808982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gff.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gff " "Found entity 1: add_sub_gff" {  } { { "db/add_sub_gff.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_gff.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104809105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104809105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gff nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_gff:auto_generated " "Elaborating entity \"add_sub_gff\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_lower\|add_sub_gff:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3991 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3991 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104809136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809137 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809137 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 3991 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104809137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ebf " "Found entity 1: add_sub_ebf" {  } { { "db/add_sub_ebf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104809249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104809249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ebf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_ebf:auto_generated " "Elaborating entity \"add_sub_ebf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper0\|add_sub_ebf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4016 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104809280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa29\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809280 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4016 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104809280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_altfp_div_csa_qle nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31 " "Elaborating entity \"fpoint_hw_qsys_div_single_altfp_div_csa_qle\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "altfp_div_csa31" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104809436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809437 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104809437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fcf " "Found entity 1: add_sub_fcf" {  } { { "db/add_sub_fcf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_fcf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104809560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104809560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fcf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_fcf:auto_generated " "Elaborating entity \"add_sub_fcf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper0\|add_sub_fcf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "csa_upper1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104809597 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809597 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809597 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104809597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "mux33" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4499 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104809761 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809762 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4499 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104809762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5tc " "Found entity 1: mux_5tc" {  } { { "db/mux_5tc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/mux_5tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104809904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104809904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5tc nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_5tc:auto_generated " "Elaborating entity \"mux_5tc\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|lpm_mux:mux33\|mux_5tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_mab nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_mab\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "qds_block28" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr35" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4214 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104809950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104809950 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4214 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104809950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9ig.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9ig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9ig " "Found entity 1: cmpr_9ig" {  } { { "db/cmpr_9ig.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_9ig.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104810059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104810059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9ig nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_9ig:auto_generated " "Elaborating entity \"cmpr_9ig\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_compare:cmpr35\|cmpr_9ig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "mux34" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4309 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104810139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 16 " "Parameter \"lpm_size\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810139 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4309 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104810139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_juc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_juc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_juc " "Found entity 1: mux_juc" {  } { { "db/mux_juc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/mux_juc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104810297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104810297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_juc nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_juc:auto_generated " "Elaborating entity \"mux_juc\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11\|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28\|lpm_mux:mux34\|mux_juc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_84n nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_84n\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int12" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_qds_block_ls9 nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39 " "Elaborating entity \"fpoint_hw_qsys_div_single_qds_block_ls9\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "qds_block39" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 4917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104810672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpoint_hw_qsys_div_single_srt_block_int_fum nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24 " "Elaborating entity \"fpoint_hw_qsys_div_single_srt_block_int_fum\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "srt_block_int24" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104815617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "mux55" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104815933 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5094 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104815937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104815937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104815937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104815937 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104815937 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 5094 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104815937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7tc " "Found entity 1: mux_7tc" {  } { { "db/mux_7tc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/mux_7tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104816069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104816069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7tc nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_7tc:auto_generated " "Elaborating entity \"mux_7tc\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24\|lpm_mux:mux55\|mux_7tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "add_sub10" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6922 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104816224 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816225 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6922 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104816225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_trf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_trf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_trf " "Found entity 1: add_sub_trf" {  } { { "db/add_sub_trf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_trf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104816360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104816360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_trf nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_trf:auto_generated " "Elaborating entity \"add_sub_trf\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_add_sub:add_sub10\|add_sub_trf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr2" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6974 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104816400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816400 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6974 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104816400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgg " "Found entity 1: cmpr_qgg" {  } { { "db/cmpr_qgg.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_qgg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104816520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104816520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qgg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_qgg:auto_generated " "Elaborating entity \"cmpr_qgg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr2\|cmpr_qgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr3" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816542 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6999 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104816545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816545 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 6999 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104816545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgg " "Found entity 1: cmpr_pgg" {  } { { "db/cmpr_pgg.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_pgg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104816664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104816664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pgg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_pgg:auto_generated " "Elaborating entity \"cmpr_pgg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr3\|cmpr_pgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr4" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7024 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104816688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816688 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7024 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104816688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgg " "Found entity 1: cmpr_rgg" {  } { { "db/cmpr_rgg.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_rgg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104816823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104816823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rgg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_rgg:auto_generated " "Elaborating entity \"cmpr_rgg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr4\|cmpr_rgg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr5" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816846 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7049 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104816850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816850 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7049 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104816850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n9g " "Found entity 1: cmpr_n9g" {  } { { "db/cmpr_n9g.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_n9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104816973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104816973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n9g nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_n9g:auto_generated " "Elaborating entity \"cmpr_n9g\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr5\|cmpr_n9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr6" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7074 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104816994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104816994 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7074 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104816994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugg " "Found entity 1: cmpr_ugg" {  } { { "db/cmpr_ugg.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_ugg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104817119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104817119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ugg nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ugg:auto_generated " "Elaborating entity \"cmpr_ugg\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr6\|cmpr_ugg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104817124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "cmpr7" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104817141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\"" {  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7099 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104817144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104817144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104817144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104817144 ""}  } { { "nios_system/synthesis/submodules/fpoint_hw_qsys.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/fpoint_hw_qsys.v" 7099 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104817144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_s9g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_s9g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_s9g " "Found entity 1: cmpr_s9g" {  } { { "db/cmpr_s9g.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_s9g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104817264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104817264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_s9g nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_s9g:auto_generated " "Elaborating entity \"cmpr_s9g\" for hierarchy \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|lpm_compare:cmpr7\|cmpr_s9g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104817270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator nios_system:NiosII\|altera_customins_master_translator:cpu_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"nios_system:NiosII\|altera_customins_master_translator:cpu_0_custom_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_custom_instruction_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841158 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(50) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(50) has no driver" {  } { { "nios_system/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_customins_master_translator.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1569104841163 "|custom_processor|nios_system:NiosII|altera_customins_master_translator:cpu_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_custom_instruction_master_multi_xconnect nios_system:NiosII\|nios_system_cpu_0_custom_instruction_master_multi_xconnect:cpu_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"nios_system_cpu_0_custom_instruction_master_multi_xconnect\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_custom_instruction_master_multi_xconnect:cpu_0_custom_instruction_master_multi_xconnect\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_custom_instruction_master_multi_xconnect" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator nios_system:NiosII\|altera_customins_slave_translator:cpu_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"nios_system:NiosII\|altera_customins_slave_translator:cpu_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_custom_instruction_master_multi_slave_translator0" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(123) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(123): truncated value with size 32 to match size of target (2)" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1569104841181 "|custom_processor|nios_system:NiosII|altera_customins_slave_translator:cpu_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(129) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(129): truncated value with size 32 to match size of target (2)" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1569104841181 "|custom_processor|nios_system:NiosII|altera_customins_slave_translator:cpu_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "nios_system/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1569104841182 "|custom_processor|nios_system:NiosII|altera_customins_slave_translator:cpu_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_instruction_master_translator nios_system:NiosII\|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"nios_system_cpu_0_instruction_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_instruction_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 6390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841237 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_cpu_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_cpu_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841242 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_cpu_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_cpu_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841242 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_cpu_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_cpu_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841243 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_cpu_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_cpu_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841244 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_cpu_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_cpu_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841244 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator\|altera_merlin_master_translator:cpu_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_instruction_master_translator:cpu_0_instruction_master_translator\|altera_merlin_master_translator:cpu_0_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" "cpu_0_instruction_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_data_master_translator nios_system:NiosII\|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator " "Elaborating entity \"nios_system_cpu_0_data_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_data_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 6454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841284 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_cpu_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_cpu_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841289 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_cpu_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_cpu_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841289 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_cpu_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_cpu_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841289 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_cpu_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_cpu_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841290 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_cpu_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_cpu_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841290 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator\|altera_merlin_master_translator:cpu_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_data_master_translator:cpu_0_data_master_translator\|altera_merlin_master_translator:cpu_0_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" "cpu_0_data_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_data_master_translator nios_system:NiosII\|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator " "Elaborating entity \"nios_system_cpu_1_data_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_1_data_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 6518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841344 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_cpu_1_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_cpu_1_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841349 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_cpu_1_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_cpu_1_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841349 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_cpu_1_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_cpu_1_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841350 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_cpu_1_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_cpu_1_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841350 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_cpu_1_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_cpu_1_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841351 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator\|altera_merlin_master_translator:cpu_1_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1_data_master_translator:cpu_1_data_master_translator\|altera_merlin_master_translator:cpu_1_data_master_translator\"" {  } { { "nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" "cpu_1_data_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_1_instruction_master_translator nios_system:NiosII\|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator " "Elaborating entity \"nios_system_cpu_1_instruction_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_1_instruction_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 6582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841391 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios_system_cpu_1_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_cpu_1_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841396 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios_system_cpu_1_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_cpu_1_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841396 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios_system_cpu_1_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_cpu_1_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841397 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios_system_cpu_1_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_cpu_1_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841398 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios_system_cpu_1_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_cpu_1_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841398 "|custom_processor|nios_system:NiosII|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:NiosII\|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator\|altera_merlin_master_translator:cpu_1_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_1_instruction_master_translator:cpu_1_instruction_master_translator\|altera_merlin_master_translator:cpu_1_instruction_master_translator\"" {  } { { "nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" "cpu_1_instruction_master_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_1_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_translator nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_jtag_debug_module_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 6902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_cpu_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841525 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_cpu_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841526 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_cpu_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841526 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_cpu_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841527 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_cpu_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841527 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_cpu_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841527 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_cpu_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841528 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_cpu_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841528 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_cpu_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841529 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_cpu_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841529 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_cpu_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841530 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator:cpu_0_jtag_debug_module_translator\|altera_merlin_slave_translator:cpu_0_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" "cpu_0_jtag_debug_module_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sram_avalon_sram_slave_translator nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"nios_system_sram_avalon_sram_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 6970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841570 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_sram_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841573 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_sram_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841574 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_sram_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841574 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_sram_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841574 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_sram_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841575 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_sram_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841575 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_sram_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841576 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_sram_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841576 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_sram_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841576 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_sram_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841577 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_sram_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841577 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_sram_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841578 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_s1_translator nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"nios_system_sdram_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841612 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841616 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841616 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841617 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841617 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841617 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841618 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841618 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841619 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841619 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841619 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841620 "|custom_processor|nios_system:NiosII|nios_system_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_0_avalon_jtag_slave_translator nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios_system_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841659 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841663 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841664 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841664 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841664 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841665 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841665 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841666 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841666 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841667 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841667 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841668 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841668 "|custom_processor|nios_system:NiosII|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_ht19_samikwa_yaacoub_control_slave_translator nios_system:NiosII\|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator " "Elaborating entity \"nios_system_ht19_samikwa_yaacoub_control_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "ht19_samikwa_yaacoub_control_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841711 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841714 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841715 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841715 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841715 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841716 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841716 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841716 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841717 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841717 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841718 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841718 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841719 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841719 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841720 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841720 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841721 "|custom_processor|nios_system:NiosII|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator\|altera_merlin_slave_translator:ht19_samikwa_yaacoub_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_ht19_samikwa_yaacoub_control_slave_translator:ht19_samikwa_yaacoub_control_slave_translator\|altera_merlin_slave_translator:ht19_samikwa_yaacoub_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" "ht19_samikwa_yaacoub_control_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_ht19_samikwa_yaacoub_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0_a_s1_translator nios_system:NiosII\|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator " "Elaborating entity \"nios_system_timer_0_a_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "timer_0_a_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841760 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_timer_0_a_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841764 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_timer_0_a_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841765 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_timer_0_a_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841765 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_timer_0_a_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841765 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_timer_0_a_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841766 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_timer_0_a_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841766 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_timer_0_a_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841767 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_timer_0_a_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841767 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_timer_0_a_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841767 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_timer_0_a_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841768 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_timer_0_a_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841768 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_timer_0_a_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841769 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_timer_0_a_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_timer_0_a_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841769 "|custom_processor|nios_system:NiosII|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator\|altera_merlin_slave_translator:timer_0_a_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_timer_0_a_s1_translator:timer_0_a_s1_translator\|altera_merlin_slave_translator:timer_0_a_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" "timer_0_a_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_timer_0_a_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_p_counter_control_slave_translator nios_system:NiosII\|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"nios_system_p_counter_control_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "p_counter_control_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841822 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_p_counter_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841827 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_p_counter_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841827 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_p_counter_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841828 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_p_counter_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841828 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_p_counter_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841829 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_p_counter_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841829 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_p_counter_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841830 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_p_counter_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841830 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_p_counter_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841831 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_p_counter_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841831 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_p_counter_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841832 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_p_counter_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841832 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_p_counter_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_p_counter_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841833 "|custom_processor|nios_system:NiosII|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" "p_counter_control_slave_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_p_counter_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_toggles18_s1_translator nios_system:NiosII\|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator " "Elaborating entity \"nios_system_de2_pio_toggles18_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_toggles18_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841878 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_de2_pio_toggles18_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841882 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_de2_pio_toggles18_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841882 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_de2_pio_toggles18_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841883 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_de2_pio_toggles18_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841883 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_de2_pio_toggles18_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841883 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_de2_pio_toggles18_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841884 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_de2_pio_toggles18_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841884 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_de2_pio_toggles18_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841885 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_de2_pio_toggles18_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841885 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_de2_pio_toggles18_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841886 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_de2_pio_toggles18_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841886 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_de2_pio_toggles18_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841887 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_de2_pio_toggles18_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_de2_pio_toggles18_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841887 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\|altera_merlin_slave_translator:de2_pio_toggles18_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\|altera_merlin_slave_translator:de2_pio_toggles18_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" "de2_pio_toggles18_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_toggles18_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_de2_pio_keys4_s1_translator nios_system:NiosII\|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator " "Elaborating entity \"nios_system_de2_pio_keys4_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "de2_pio_keys4_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104841930 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_de2_pio_keys4_s1_translator.vhd(53) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841934 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_de2_pio_keys4_s1_translator.vhd(54) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841935 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_de2_pio_keys4_s1_translator.vhd(55) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841935 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios_system_de2_pio_keys4_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841935 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios_system_de2_pio_keys4_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841936 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios_system_de2_pio_keys4_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841936 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_de2_pio_keys4_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841937 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_de2_pio_keys4_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841937 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_de2_pio_keys4_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841937 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_de2_pio_keys4_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841938 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios_system_de2_pio_keys4_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841938 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_de2_pio_keys4_s1_translator.vhd(67) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841939 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios_system_de2_pio_keys4_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841939 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_de2_pio_keys4_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841940 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_de2_pio_keys4_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841940 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_de2_pio_keys4_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_de2_pio_keys4_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_de2_pio_keys4_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104841941 "|custom_processor|nios_system:NiosII|nios_system_de2_pio_keys4_s1_translator:de2_pio_keys4_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_onchip_1_s1_translator nios_system:NiosII\|nios_system_onchip_1_s1_translator:onchip_1_s1_translator " "Elaborating entity \"nios_system_onchip_1_s1_translator\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1_s1_translator:onchip_1_s1_translator\"" {  } { { "nios_system/synthesis/nios_system.vhd" "onchip_1_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 7854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842040 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios_system_onchip_1_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842045 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios_system_onchip_1_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842045 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios_system_onchip_1_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842046 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios_system_onchip_1_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842046 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios_system_onchip_1_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842047 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios_system_onchip_1_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842047 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios_system_onchip_1_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842048 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios_system_onchip_1_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842048 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios_system_onchip_1_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842049 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios_system_onchip_1_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842049 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios_system_onchip_1_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios_system_onchip_1_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842050 "|custom_processor|nios_system:NiosII|nios_system_onchip_1_s1_translator:onchip_1_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:NiosII\|nios_system_onchip_1_s1_translator:onchip_1_s1_translator\|altera_merlin_slave_translator:onchip_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:NiosII\|nios_system_onchip_1_s1_translator:onchip_1_s1_translator\|altera_merlin_slave_translator:onchip_1_s1_translator\"" {  } { { "nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" "onchip_1_s1_translator" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_onchip_1_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 8670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 8752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_1_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_1_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 8834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_1_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_1_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 8916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_2_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 8998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_2_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_3_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_3_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_3_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:NiosII\|altera_merlin_master_agent:cpu_3_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:NiosII\|altera_merlin_master_agent:cpu_3_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_3_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842391 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842402 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842501 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842504 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842505 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842505 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842507 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842507 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842507 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842555 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842563 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842631 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842634 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842635 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842635 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842636 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842637 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842637 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842683 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842686 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842686 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842687 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842689 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842689 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842690 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842690 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842691 "|custom_processor|nios_system:NiosII|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 9704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842755 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842760 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842760 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842761 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842763 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842763 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104842764 "|custom_processor|nios_system:NiosII|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:NiosII\|nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104842798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router nios_system:NiosII\|nios_system_addr_router:addr_router " "Elaborating entity \"nios_system_addr_router\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_default_decode nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router:addr_router\|nios_system_addr_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001 nios_system:NiosII\|nios_system_addr_router_001:addr_router_001 " "Elaborating entity \"nios_system_addr_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_001_default_decode nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_001:addr_router_001\|nios_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_001.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_001.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002 nios_system:NiosII\|nios_system_addr_router_002:addr_router_002 " "Elaborating entity \"nios_system_addr_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_002" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_002_default_decode nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_002:addr_router_002\|nios_system_addr_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_002.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_003 nios_system:NiosII\|nios_system_addr_router_003:addr_router_003 " "Elaborating entity \"nios_system_addr_router_003\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_003:addr_router_003\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_003" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_003_default_decode nios_system:NiosII\|nios_system_addr_router_003:addr_router_003\|nios_system_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_003_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_003:addr_router_003\|nios_system_addr_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_003.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_004 nios_system:NiosII\|nios_system_addr_router_004:addr_router_004 " "Elaborating entity \"nios_system_addr_router_004\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_004:addr_router_004\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_004" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_004_default_decode nios_system:NiosII\|nios_system_addr_router_004:addr_router_004\|nios_system_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_004_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_004:addr_router_004\|nios_system_addr_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_004.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_004.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_005 nios_system:NiosII\|nios_system_addr_router_005:addr_router_005 " "Elaborating entity \"nios_system_addr_router_005\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_005:addr_router_005\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_005" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_005_default_decode nios_system:NiosII\|nios_system_addr_router_005:addr_router_005\|nios_system_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_005_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_005:addr_router_005\|nios_system_addr_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_005.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_006 nios_system:NiosII\|nios_system_addr_router_006:addr_router_006 " "Elaborating entity \"nios_system_addr_router_006\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_006:addr_router_006\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_006" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_006_default_decode nios_system:NiosII\|nios_system_addr_router_006:addr_router_006\|nios_system_addr_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_006_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_006:addr_router_006\|nios_system_addr_router_006_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_006.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_007 nios_system:NiosII\|nios_system_addr_router_007:addr_router_007 " "Elaborating entity \"nios_system_addr_router_007\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_007:addr_router_007\"" {  } { { "nios_system/synthesis/nios_system.vhd" "addr_router_007" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_addr_router_007_default_decode nios_system:NiosII\|nios_system_addr_router_007:addr_router_007\|nios_system_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"nios_system_addr_router_007_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_addr_router_007:addr_router_007\|nios_system_addr_router_007_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_addr_router_007.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_addr_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router nios_system:NiosII\|nios_system_id_router:id_router " "Elaborating entity \"nios_system_id_router\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_default_decode nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router:id_router\|nios_system_id_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_001 nios_system:NiosII\|nios_system_id_router_001:id_router_001 " "Elaborating entity \"nios_system_id_router_001\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_001:id_router_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_001_default_decode nios_system:NiosII\|nios_system_id_router_001:id_router_001\|nios_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_001_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_001:id_router_001\|nios_system_id_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_001.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002 nios_system:NiosII\|nios_system_id_router_002:id_router_002 " "Elaborating entity \"nios_system_id_router_002\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_002" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_002_default_decode nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_002_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_002:id_router_002\|nios_system_id_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_002.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_003 nios_system:NiosII\|nios_system_id_router_003:id_router_003 " "Elaborating entity \"nios_system_id_router_003\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_003:id_router_003\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_003" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 12832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_003_default_decode nios_system:NiosII\|nios_system_id_router_003:id_router_003\|nios_system_id_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_003_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_003:id_router_003\|nios_system_id_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_003.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104843908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_014 nios_system:NiosII\|nios_system_id_router_014:id_router_014 " "Elaborating entity \"nios_system_id_router_014\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_014:id_router_014\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_014" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_014_default_decode nios_system:NiosII\|nios_system_id_router_014:id_router_014\|nios_system_id_router_014_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_014_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_014:id_router_014\|nios_system_id_router_014_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_014.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_014.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_015 nios_system:NiosII\|nios_system_id_router_015:id_router_015 " "Elaborating entity \"nios_system_id_router_015\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_015:id_router_015\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_015" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13036 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_015_default_decode nios_system:NiosII\|nios_system_id_router_015:id_router_015\|nios_system_id_router_015_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_015_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_015:id_router_015\|nios_system_id_router_015_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_015.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_015.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_018 nios_system:NiosII\|nios_system_id_router_018:id_router_018 " "Elaborating entity \"nios_system_id_router_018\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_018:id_router_018\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_018" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13087 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_018_default_decode nios_system:NiosII\|nios_system_id_router_018:id_router_018\|nios_system_id_router_018_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_018_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_018:id_router_018\|nios_system_id_router_018_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_018.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_018.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_019 nios_system:NiosII\|nios_system_id_router_019:id_router_019 " "Elaborating entity \"nios_system_id_router_019\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_019:id_router_019\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_019" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_019_default_decode nios_system:NiosII\|nios_system_id_router_019:id_router_019\|nios_system_id_router_019_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_019_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_019:id_router_019\|nios_system_id_router_019_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_019.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_019.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_022 nios_system:NiosII\|nios_system_id_router_022:id_router_022 " "Elaborating entity \"nios_system_id_router_022\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_022:id_router_022\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_022" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_022_default_decode nios_system:NiosII\|nios_system_id_router_022:id_router_022\|nios_system_id_router_022_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_022_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_022:id_router_022\|nios_system_id_router_022_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_022.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_022.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_023 nios_system:NiosII\|nios_system_id_router_023:id_router_023 " "Elaborating entity \"nios_system_id_router_023\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_023:id_router_023\"" {  } { { "nios_system/synthesis/nios_system.vhd" "id_router_023" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_id_router_023_default_decode nios_system:NiosII\|nios_system_id_router_023:id_router_023\|nios_system_id_router_023_default_decode:the_default_decode " "Elaborating entity \"nios_system_id_router_023_default_decode\" for hierarchy \"nios_system:NiosII\|nios_system_id_router_023:id_router_023\|nios_system_id_router_023_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_id_router_023.sv" "the_default_decode" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_id_router_023.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "burst_adapter" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller nios_system:NiosII\|nios_system_rst_controller:rst_controller " "Elaborating entity \"nios_system_rst_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844186 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller.vhd(35) " "VHDL Signal Declaration warning at nios_system_rst_controller.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104844188 "|custom_processor|nios_system:NiosII|nios_system_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system_rst_controller.vhd" "rst_controller" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_001 nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios_system_rst_controller_001\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_001.vhd" "rst_controller_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rst_controller_005 nios_system:NiosII\|nios_system_rst_controller_005:rst_controller_005 " "Elaborating entity \"nios_system_rst_controller_005\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_005:rst_controller_005\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rst_controller_005" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844306 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios_system_rst_controller_005.vhd(35) " "VHDL Signal Declaration warning at nios_system_rst_controller_005.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios_system/synthesis/nios_system_rst_controller_005.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_005.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1569104844309 "|custom_processor|nios_system:NiosII|nios_system_rst_controller_005:rst_controller_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:NiosII\|nios_system_rst_controller_005:rst_controller_005\|altera_reset_controller:rst_controller_005 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:NiosII\|nios_system_rst_controller_005:rst_controller_005\|altera_reset_controller:rst_controller_005\"" {  } { { "nios_system/synthesis/nios_system_rst_controller_005.vhd" "rst_controller_005" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_rst_controller_005.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios_system_cmd_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_001 nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios_system_cmd_xbar_demux_001\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_demux_002 nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"nios_system_cmd_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_demux_002" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios_system_cmd_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" "arb" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_cmd_xbar_mux_002 nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"nios_system_cmd_xbar_mux_002\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "cmd_xbar_mux_002" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 13837 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" "arb" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cmd_xbar_mux_002.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios_system_rsp_xbar_demux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_002 nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"nios_system_rsp_xbar_demux_002\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_002" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_demux_003 nios_system:NiosII\|nios_system_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"nios_system_rsp_xbar_demux_003\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_demux_003" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios_system_rsp_xbar_mux\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" "arb" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_001 nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios_system_rsp_xbar_mux_001\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" "arb" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_001.sv" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_rsp_xbar_mux_002 nios_system:NiosII\|nios_system_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"nios_system_rsp_xbar_mux_002\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "nios_system/synthesis/nios_system.vhd" "rsp_xbar_mux_002" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:NiosII\|nios_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_002.sv" "arb" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_rsp_xbar_mux_002.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:NiosII\|nios_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:NiosII\|nios_system_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter nios_system:NiosII\|nios_system_width_adapter:width_adapter " "Elaborating entity \"nios_system_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 14941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios_system/synthesis/nios_system_width_adapter.vhd" "width_adapter" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104844985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_width_adapter_001 nios_system:NiosII\|nios_system_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios_system_width_adapter_001\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_001:width_adapter_001\"" {  } { { "nios_system/synthesis/nios_system.vhd" "width_adapter_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 15001 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104845001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:NiosII\|nios_system_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:NiosII\|nios_system_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios_system/synthesis/nios_system_width_adapter_001.vhd" "width_adapter_001" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104845036 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1569104845043 "|custom_processor|nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1569104845044 "|custom_processor|nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1569104845044 "|custom_processor|nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1569104845044 "|custom_processor|nios_system:NiosII|nios_system_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:NiosII\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 15061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104845056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper_003 nios_system:NiosII\|nios_system_irq_mapper_003:irq_mapper_003 " "Elaborating entity \"nios_system_irq_mapper_003\" for hierarchy \"nios_system:NiosII\|nios_system_irq_mapper_003:irq_mapper_003\"" {  } { { "nios_system/synthesis/nios_system.vhd" "irq_mapper_003" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 15088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104845073 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866548 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866548 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866549 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866549 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866549 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866550 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866587 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866587 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866588 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866588 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866588 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866589 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866622 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866622 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866622 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866623 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866623 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866624 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866660 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866660 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866661 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866662 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866662 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866699 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866699 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866699 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866700 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866700 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866701 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866739 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866740 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866741 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866741 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866777 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866777 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866778 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866778 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866778 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866779 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866816 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866817 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866817 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866817 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866818 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866818 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866854 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866855 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866855 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866856 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866893 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866893 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866894 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866895 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866895 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866939 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866939 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866940 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866940 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866941 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866941 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866986 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866987 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866988 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866988 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866989 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104866990 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867027 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867028 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867028 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867029 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867029 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867029 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867067 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867067 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867068 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867068 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867068 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867069 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867108 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867108 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867108 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867109 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867109 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867110 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867154 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867155 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867155 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867156 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867156 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867156 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867191 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867191 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867191 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867192 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867192 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867193 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867228 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867228 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867229 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867229 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867229 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867230 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867267 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867267 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867268 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867268 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867268 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867269 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867305 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867306 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867306 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867306 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867307 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867307 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867343 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867343 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867344 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867344 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867345 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867345 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867380 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867381 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867381 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867381 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867382 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867418 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867418 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867419 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867419 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867419 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system_cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1569104867420 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "DE_Clock_Generator_System" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1569104870746 "|custom_processor|nios_system:NiosII|nios_system_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "632 " "Ignored 632 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "632 " "Ignored 632 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1569104912902 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1569104912902 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "56 " "Inferred 56 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 32 " "Parameter TAP_DISTANCE set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Parameter WIDTH set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|and_or_dffe_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 30 " "Parameter TAP_DISTANCE set to 30" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|exp_pipeline0c_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 29 " "Parameter TAP_DISTANCE set to 29" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 24 " "Parameter TAP_DISTANCE set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 22 " "Parameter TAP_DISTANCE set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 20 " "Parameter TAP_DISTANCE set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 18 " "Parameter TAP_DISTANCE set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 14 " "Parameter TAP_DISTANCE set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|rom_out_dffe_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 12 " "Parameter TAP_DISTANCE set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 3 " "Parameter WIDTH set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|sign_node_ff0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 10 " "Parameter TAP_DISTANCE set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|input_is_infinity_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 8 " "Parameter TAP_DISTANCE set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|input_is_infinite_dffe1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_1\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_2\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_3\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 48 " "Parameter WIDTH set to 48" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991628 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1569104991628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104991853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104991854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 32 " "Parameter \"TAP_DISTANCE\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104991854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Parameter \"WIDTH\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104991854 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104991854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_t5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_t5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_t5n " "Found entity 1: shift_taps_t5n" {  } { { "db/shift_taps_t5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_t5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104991988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104991988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_62b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_62b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_62b1 " "Found entity 1: altsyncram_62b1" {  } { { "db/altsyncram_62b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_62b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104992142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104992142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pqf " "Found entity 1: cntr_pqf" {  } { { "db/cntr_pqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_pqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104992287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104992287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104992431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104992431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fah " "Found entity 1: cntr_fah" {  } { { "db/cntr_fah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_fah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104992574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104992574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104992815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:and_or_dffe_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104992815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 30 " "Parameter \"TAP_DISTANCE\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104992815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104992815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104992815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_m5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m5n " "Found entity 1: shift_taps_m5n" {  } { { "db/shift_taps_m5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_m5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104992948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104992948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a2b1 " "Found entity 1: altsyncram_a2b1" {  } { { "db/altsyncram_a2b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_a2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104993090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104993090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0rf " "Found entity 1: cntr_0rf" {  } { { "db/cntr_0rf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_0rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104993237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104993237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mah " "Found entity 1: cntr_mah" {  } { { "db/cntr_mah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_mah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104993385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104993385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104993633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|altshift_taps:exp_pipeline0c_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104993634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 29 " "Parameter \"TAP_DISTANCE\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104993634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104993634 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104993634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_56n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_56n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_56n " "Found entity 1: shift_taps_56n" {  } { { "db/shift_taps_56n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_56n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104993775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104993775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m2b1 " "Found entity 1: altsyncram_m2b1" {  } { { "db/altsyncram_m2b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_m2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104993963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104993963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqf " "Found entity 1: cntr_vqf" {  } { { "db/cntr_vqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_vqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104994108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104994108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lah " "Found entity 1: cntr_lah" {  } { { "db/cntr_lah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_lah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104994255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104994255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104994493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104994494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 24 " "Parameter \"TAP_DISTANCE\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104994494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104994494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104994494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q5n " "Found entity 1: shift_taps_q5n" {  } { { "db/shift_taps_q5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_q5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104994637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104994637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_02b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_02b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_02b1 " "Found entity 1: altsyncram_02b1" {  } { { "db/altsyncram_02b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_02b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104994777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104994777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104994921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104994921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gah " "Found entity 1: cntr_gah" {  } { { "db/cntr_gah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_gah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104995094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104995094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104995337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104995337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 22 " "Parameter \"TAP_DISTANCE\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104995337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104995337 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104995337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o5n " "Found entity 1: shift_taps_o5n" {  } { { "db/shift_taps_o5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_o5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104995476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104995476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_s1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104995629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104995629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oqf " "Found entity 1: cntr_oqf" {  } { { "db/cntr_oqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_oqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104995769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104995769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eah " "Found entity 1: cntr_eah" {  } { { "db/cntr_eah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_eah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104995915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104995915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104996178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104996179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 20 " "Parameter \"TAP_DISTANCE\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104996179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104996179 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104996179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_n5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_n5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_n5n " "Found entity 1: shift_taps_n5n" {  } { { "db/shift_taps_n5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_n5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104996311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104996311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2b1 " "Found entity 1: altsyncram_b2b1" {  } { { "db/altsyncram_b2b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_b2b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104996452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104996452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1rf " "Found entity 1: cntr_1rf" {  } { { "db/cntr_1rf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_1rf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104996594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104996594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nah " "Found entity 1: cntr_nah" {  } { { "db/cntr_nah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_nah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104996767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104996767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104997014 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104997014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 18 " "Parameter \"TAP_DISTANCE\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104997014 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104997014 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104997014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_u5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_u5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_u5n " "Found entity 1: shift_taps_u5n" {  } { { "db/shift_taps_u5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_u5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104997156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104997156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_42b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_42b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_42b1 " "Found entity 1: altsyncram_42b1" {  } { { "db/altsyncram_42b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_42b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104997299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104997299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sqf " "Found entity 1: cntr_sqf" {  } { { "db/cntr_sqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_sqf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104997481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104997481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jah " "Found entity 1: cntr_jah" {  } { { "db/cntr_jah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_jah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104997623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104997623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104997871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104997871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104997871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104997871 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104997871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_r5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_r5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_r5n " "Found entity 1: shift_taps_r5n" {  } { { "db/shift_taps_r5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_r5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104998022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104998022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12b1 " "Found entity 1: altsyncram_12b1" {  } { { "db/altsyncram_12b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_12b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104998168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104998168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rqf " "Found entity 1: cntr_rqf" {  } { { "db/cntr_rqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_rqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104998313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104998313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104998473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104998473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hah " "Found entity 1: cntr_hah" {  } { { "db/cntr_hah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_hah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104998625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104998625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104998894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104998894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 14 " "Parameter \"TAP_DISTANCE\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104998894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104998894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104998894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_p5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_p5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_p5n " "Found entity 1: shift_taps_p5n" {  } { { "db/shift_taps_p5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_p5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104999036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104999036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1b1 " "Found entity 1: altsyncram_t1b1" {  } { { "db/altsyncram_t1b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_t1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104999218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104999218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tqf " "Found entity 1: cntr_tqf" {  } { { "db/cntr_tqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_tqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104999390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104999390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_iah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_iah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_iah " "Found entity 1: cntr_iah" {  } { { "db/cntr_iah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_iah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104999553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104999553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569104999820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_div_single:the_fp_div\|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1\|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18\|altshift_taps:rom_out_dffe_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104999820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 12 " "Parameter \"TAP_DISTANCE\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104999820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569104999820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569104999820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_s5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_s5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_s5n " "Found entity 1: shift_taps_s5n" {  } { { "db/shift_taps_s5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_s5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569104999967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569104999967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1b1 " "Found entity 1: altsyncram_o1b1" {  } { { "db/altsyncram_o1b1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_o1b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105000113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105000113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mqf " "Found entity 1: cntr_mqf" {  } { { "db/cntr_mqf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_mqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105000251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105000251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cah " "Found entity 1: cntr_cah" {  } { { "db/cntr_cah.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_cah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105000402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105000402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105000653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:sign_node_ff0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105000653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 10 " "Parameter \"TAP_DISTANCE\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105000653 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105000653 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569105000653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v5n " "Found entity 1: shift_taps_v5n" {  } { { "db/shift_taps_v5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_v5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105000790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105000790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6va1 " "Found entity 1: altsyncram_6va1" {  } { { "db/altsyncram_6va1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_6va1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105000948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105000948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpf " "Found entity 1: cntr_cpf" {  } { { "db/cntr_cpf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_cpf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105001100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105001100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_39h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_39h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_39h " "Found entity 1: cntr_39h" {  } { { "db/cntr_39h.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_39h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105001247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105001247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105001507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_mult_single:the_fp_mult\|altshift_taps:input_is_infinity_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105001508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 8 " "Parameter \"TAP_DISTANCE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105001508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105001508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569105001508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f4n " "Found entity 1: shift_taps_f4n" {  } { { "db/shift_taps_f4n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_f4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105001646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105001646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7va1 " "Found entity 1: altsyncram_7va1" {  } { { "db/altsyncram_7va1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_7va1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105001790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105001790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_apf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_apf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_apf " "Found entity 1: cntr_apf" {  } { { "db/cntr_apf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_apf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105001952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105001952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105002110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105002110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09h " "Found entity 1: cntr_09h" {  } { { "db/cntr_09h.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_09h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105002294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105002294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105002580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:input_is_infinite_dffe1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105002581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105002581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105002581 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569105002581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_d4n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105002753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105002753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0va1 " "Found entity 1: altsyncram_0va1" {  } { { "db/altsyncram_0va1.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_0va1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105002926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105002926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105003105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105003105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_u8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105003254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105003254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105003494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"nios_system:NiosII\|fpoint_wrapper:nios_custom_instr_floating_point_0\|fpoint_hw_qsys:fpoint_instance\|fpoint_hw_qsys_addsub_single:the_fp_addsub\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105003495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105003495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 48 " "Parameter \"WIDTH\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1569105003495 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1569105003495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_06n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_06n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_06n " "Found entity 1: shift_taps_06n" {  } { { "db/shift_taps_06n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_06n.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105003628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105003628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b961 " "Found entity 1: altsyncram_b961" {  } { { "db/altsyncram_b961.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altsyncram_b961.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105003805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105003805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105003954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105003954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105004104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105004104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105004250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105004250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1569105004387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1569105004387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "17 " "17 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1569105016029 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 440 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 354 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 3200 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 4209 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 348 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 3200 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 4210 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 3200 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 4209 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 3200 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 4209 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_sdram.v" 304 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 3797 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v" 393 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 3798 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 3797 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 3797 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_0.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_0.v" 599 -1 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_d4n.tdf" 39 2 0 } } { "db/shift_taps_06n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_06n.tdf" 42 2 0 } } { "db/shift_taps_f4n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_f4n.tdf" 39 2 0 } } { "db/shift_taps_t5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_t5n.tdf" 39 2 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 223 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/shift_taps_56n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_56n.tdf" 39 2 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_1.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_1.v" 599 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_2.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_2.v" 599 -1 0 } } { "nios_system/synthesis/submodules/nios_system_cpu_3.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_cpu_3.v" 599 -1 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0_A.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_timer_0_A.v" 166 -1 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0_B.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_timer_0_B.v" 166 -1 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0_B.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_timer_0_B.v" 175 -1 0 } } { "db/shift_taps_m5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_m5n.tdf" 39 2 0 } } { "db/shift_taps_v5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_v5n.tdf" 39 2 0 } } { "db/shift_taps_q5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_q5n.tdf" 39 2 0 } } { "db/shift_taps_o5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_o5n.tdf" 39 2 0 } } { "db/shift_taps_n5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_n5n.tdf" 39 2 0 } } { "db/shift_taps_u5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_u5n.tdf" 39 2 0 } } { "db/shift_taps_r5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_r5n.tdf" 39 2 0 } } { "db/shift_taps_p5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_p5n.tdf" 39 2 0 } } { "db/shift_taps_s5n.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/shift_taps_s5n.tdf" 39 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1569105021841 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1569105021843 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "custom_processor.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/custom_processor.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569105058260 "|custom_processor|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1569105058260 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105068043 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "913 " "913 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1569105111272 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1569105114110 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1569105114110 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1569105114469 "|custom_processor|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1569105114469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105114910 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "custom_cpu " "Ignored assignments for entity \"custom_cpu\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity custom_cpu -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity custom_cpu -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity custom_cpu -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1569105116534 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1569105116534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/Desktop/IL2202_Project/quartus/H4_/output_files/custom_cpu.map.smsg " "Generated suppressed messages file /home/student/Desktop/IL2202_Project/quartus/H4_/output_files/custom_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1569105125807 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1569105139386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1569105139386 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"nios_system:NiosII\|nios_system_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/submodules/nios_system_clocks.v" 162 0 0 } } { "nios_system/synthesis/nios_system.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/nios_system/synthesis/nios_system.vhd" 5749 0 0 } } { "custom_processor.vhd" "" { Text "/home/student/Desktop/IL2202_Project/quartus/H4_/custom_processor.vhd" 74 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1569105143984 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38646 " "Implemented 38646 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1569105151703 ""} { "Info" "ICUT_CUT_TM_OPINS" "134 " "Implemented 134 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1569105151703 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1569105151703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37356 " "Implemented 37356 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1569105151703 ""} { "Info" "ICUT_CUT_TM_RAMS" "1052 " "Implemented 1052 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1569105151703 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1569105151703 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "28 " "Implemented 28 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1569105151703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1569105151703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 356 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 356 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1569105152551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 21 22:32:32 2019 " "Processing ended: Sat Sep 21 22:32:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1569105152551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:37 " "Elapsed time: 00:07:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1569105152551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:05 " "Total CPU time (on all processors): 00:06:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1569105152551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1569105152551 ""}
