{
  "Top": "quant_top",
  "RtlTop": "quant_top",
  "RtlPrefix": "",
  "RtlSubPrefix": "quant_top_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu5ev",
    "Package": "-sfvc784",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "i_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::vector<signed char, 4>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "i_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "o_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::vector<signed char, 4>, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "o_stream_V",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "scalars": {
      "index": "2",
      "direction": "in",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "scalars",
          "name": "scalars",
          "usage": "data",
          "direction": "in"
        }]
    },
    "table": {
      "index": "3",
      "direction": "unused",
      "srcType": "int const *",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "table_r",
          "name": "table_r",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top quant_top -name quant_top"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "quant_top"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "18829"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "quant_top",
    "Version": "1.0",
    "DisplayName": "Quant_top",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_quant_top_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/quant_top.cpp"],
    "Vhdl": [
      "impl\/vhdl\/quant_top_do_quant.vhd",
      "impl\/vhdl\/quant_top_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/quant_top_quant_module_table.vhd",
      "impl\/vhdl\/quant_top_sitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/quant_top.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/quant_top_do_quant.v",
      "impl\/verilog\/quant_top_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/quant_top_quant_module_table.v",
      "impl\/verilog\/quant_top_quant_module_table_rom.dat",
      "impl\/verilog\/quant_top_sitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/quant_top.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/quant_top_ap_fmul_2_max_dsp_32_ip.tcl",
      "impl\/misc\/quant_top_ap_sitofp_2_no_dsp_32_ip.tcl"
    ],
    "DesignXml": ".autopilot\/db\/quant_top.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["F:\/master_MLsys\/USTC_spring\/EDA\/Project\/HG-PIPE\/test\/test_requant\/solution1\/.debug\/quant_top.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "quant_top_ap_fmul_2_max_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name quant_top_ap_fmul_2_max_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "quant_top_ap_sitofp_2_no_dsp_32",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name quant_top_ap_sitofp_2_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "i_stream_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "i_stream_V_",
      "portMap": {
        "i_stream_V_dout": "RD_DATA",
        "i_stream_V_empty_n": "EMPTY_N",
        "i_stream_V_read": "RD_EN"
      },
      "ports": [
        "i_stream_V_dout",
        "i_stream_V_empty_n",
        "i_stream_V_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "i_stream"
        }]
    },
    "o_stream_V": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "o_stream_V_",
      "portMap": {
        "o_stream_V_din": "WR_DATA",
        "o_stream_V_full_n": "FULL_N",
        "o_stream_V_write": "WR_EN"
      },
      "ports": [
        "o_stream_V_din",
        "o_stream_V_full_n",
        "o_stream_V_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "o_stream"
        }]
    },
    "scalars": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"scalars": "DATA"},
      "ports": ["scalars"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "scalars"
        }]
    },
    "table_r": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"table_r": "DATA"},
      "ports": ["table_r"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "table"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "i_stream_V_dout": {
      "dir": "in",
      "width": "32"
    },
    "i_stream_V_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "i_stream_V_read": {
      "dir": "out",
      "width": "1"
    },
    "o_stream_V_din": {
      "dir": "out",
      "width": "32"
    },
    "o_stream_V_full_n": {
      "dir": "in",
      "width": "1"
    },
    "o_stream_V_write": {
      "dir": "out",
      "width": "1"
    },
    "scalars": {
      "dir": "in",
      "width": "32"
    },
    "table_r": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "quant_top",
      "Instances": [{
          "ModuleName": "do_quant",
          "InstanceName": "grp_do_quant_fu_48"
        }]
    },
    "Info": {
      "do_quant": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "quant_top": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "do_quant": {
        "Latency": {
          "LatencyBest": "18828",
          "LatencyAvg": "18828",
          "LatencyWorst": "18828",
          "PipelineII": "18828",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.675"
        },
        "Loops": [{
            "Name": "TT_LOOP_CT_LOOP",
            "TripCount": "9408",
            "Latency": "18826",
            "PipelineII": "2",
            "PipelineDepth": "13"
          }],
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "742",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "3178",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      },
      "quant_top": {
        "Latency": {
          "LatencyBest": "18829",
          "LatencyAvg": "18829",
          "LatencyWorst": "18829",
          "PipelineII": "18830",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.675"
        },
        "Area": {
          "DSP": "6",
          "AVAIL_DSP": "1248",
          "UTIL_DSP": "~0",
          "FF": "761",
          "AVAIL_FF": "234240",
          "UTIL_FF": "~0",
          "LUT": "3218",
          "AVAIL_LUT": "117120",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "288",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "64",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-06-22 19:07:53 +0800",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
