============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Lenovo
   Run Date =   Tue Aug 27 15:29:53 2024

   Run on =     LAPTOP-QRG7LJL6
============================================================
RUN-1002 : start command "open_project rx_top.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../rx_top.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../rx_bps_module.v
HDL-1007 : analyze verilog file ../../rx_control_module.v
HDL-1007 : analyze verilog file ../../LED_display_module.v
HDL-5007 WARNING: empty port in module declaration in ../../LED_display_module.v(3)
HDL-1007 : analyze verilog file ../../Digitron_NumDisplay.v
HDL-1007 : analyze verilog file ../../tx_control_module.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/rx_top_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../tx_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 13 view nodes, 40 trigger nets, 40 data nets.
KIT-1004 : Chipwatcher code = 0010111001111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.2/cw/ -file rx_top_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file rx_top_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in rx_top_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=154) in C:/Anlogic/TD5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=154) in C:/Anlogic/TD5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110}) in C:/Anlogic/TD5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01101) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "rx_top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=13,BUS_DIN_NUM=40,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01,32'sb0110,32'sb0100,32'sb01101,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01000,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb0111,32'sb01011,32'sb011000,32'sb011001,32'sb011010,32'sb011011,32'sb011100,32'sb011101,32'sb011110,32'sb0100110,32'sb0100111},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb010110,32'sb0100010,32'sb01000000,32'sb01000110,32'sb01001100,32'sb01010010,32'sb01011000,32'sb01011110,32'sb01100100,32'sb01111000,32'sb01111110})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01101)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model rx_top
SYN-1032 : 2168/49 useful/useless nets, 1128/35 useful/useless insts
SYN-1016 : Merged 60 instances.
SYN-1032 : 1765/18 useful/useless nets, 1589/18 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1749/16 useful/useless nets, 1577/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 490 better
SYN-1014 : Optimize round 2
SYN-1032 : 1363/60 useful/useless nets, 1191/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 25 IOs to PADs
RUN-1002 : start command "update_pll_param -module rx_top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 31 instances.
SYN-2501 : Optimize round 1, 64 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 1865/2 useful/useless nets, 1697/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 250 (3.60), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 248 (3.67), #lev = 5 (1.88)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 681 instances into 248 LUTs, name keeping = 73%.
SYN-1001 : Packing model "rx_top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 454 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 114 adder to BLE ...
SYN-4008 : Packed 114 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.188543s wall, 1.125000s user + 0.062500s system = 1.187500s CPU (99.9%)

RUN-1004 : used memory is 117 MB, reserved memory is 80 MB, peak memory is 122 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model rx_top
SYN-5055 WARNING: The kept net U2/BPS_CLK_n will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U6/BPS_CLK will be merged to another kept net BPS_CLK
SYN-5055 WARNING: The kept net U1/CLK will be merged to another kept net CLK_500K
SYN-5055 WARNING: The kept net U3/isCount will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U2/Count_Sig will be merged to another kept net Count_Sig
SYN-5055 WARNING: The kept net U3/isDone will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U4/RX_Done_Sig will be merged to another kept net RX_Done_Sig
SYN-5055 WARNING: The kept net U5/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U6/TX_Data_Valid will be merged to another kept net TX_Data_Valid
SYN-5055 WARNING: The kept net U1/neg_sig_n will be merged to another kept net neg_sig
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (320 clock/control pins, 0 other pins).
SYN-4024 : Net "CLK_500K" drives clk pins.
SYN-4024 : Net "CLK_dup_1" drives clk pins.
SYN-4024 : Net "U5/SingleNum_n" drives clk pins.
SYN-4024 : Net "U6/State_n" drives clk pins.
SYN-4024 : Net "U6/rTX_n1" drives clk pins.
SYN-4025 : Tag rtl::Net CLK_500K as clock net
SYN-4025 : Tag rtl::Net CLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net U5/SingleNum_n as clock net
SYN-4025 : Tag rtl::Net U6/State_n as clock net
SYN-4025 : Tag rtl::Net U6/rTX_n1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net CLK_500K to drive 175 clock pins.
SYN-4015 : Create BUFG instance for clk Net U5/SingleNum_n to drive 8 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/State_n to drive 4 clock pins.
SYN-4015 : Create BUFG instance for clk Net U6/rTX_n1 to drive 2 clock pins.
PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 1104 instances
RUN-0007 : 406 luts, 529 seqs, 80 mslices, 51 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1272 nets
RUN-1001 : 642 nets have 2 pins
RUN-1001 : 536 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 6 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     39      
RUN-1001 :   No   |  No   |  Yes  |     174     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     316     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1102 instances, 406 luts, 529 seqs, 131 slices, 26 macros(131 instances: 80 mslices 51 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 333280
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1102.
PHY-3001 : End clustering;  0.000058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 208459, overlap = 6.75
PHY-3002 : Step(2): len = 150032, overlap = 2.25
PHY-3002 : Step(3): len = 108527, overlap = 9
PHY-3002 : Step(4): len = 88340.9, overlap = 9
PHY-3002 : Step(5): len = 75627.8, overlap = 9
PHY-3002 : Step(6): len = 64928.8, overlap = 9
PHY-3002 : Step(7): len = 55305.5, overlap = 9
PHY-3002 : Step(8): len = 52658.6, overlap = 9
PHY-3002 : Step(9): len = 42677.9, overlap = 11.25
PHY-3002 : Step(10): len = 40667.5, overlap = 11.25
PHY-3002 : Step(11): len = 37767.5, overlap = 11.25
PHY-3002 : Step(12): len = 33140.5, overlap = 11.25
PHY-3002 : Step(13): len = 31985.1, overlap = 11.25
PHY-3002 : Step(14): len = 28343, overlap = 11.6875
PHY-3002 : Step(15): len = 28386, overlap = 11.5625
PHY-3002 : Step(16): len = 27235.6, overlap = 11.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03388e-05
PHY-3002 : Step(17): len = 27810.7, overlap = 9.25
PHY-3002 : Step(18): len = 27848.5, overlap = 11.5
PHY-3002 : Step(19): len = 26631.3, overlap = 11.5
PHY-3002 : Step(20): len = 26516.1, overlap = 11.5
PHY-3002 : Step(21): len = 26238.4, overlap = 6.875
PHY-3002 : Step(22): len = 26107.2, overlap = 6.9375
PHY-3002 : Step(23): len = 25925, overlap = 4.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.06776e-05
PHY-3002 : Step(24): len = 25589.2, overlap = 4.8125
PHY-3002 : Step(25): len = 25537, overlap = 9.375
PHY-3002 : Step(26): len = 25633.2, overlap = 7.125
PHY-3002 : Step(27): len = 25629.4, overlap = 7.125
PHY-3002 : Step(28): len = 25609.4, overlap = 4.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.13552e-05
PHY-3002 : Step(29): len = 25446.9, overlap = 9.5625
PHY-3002 : Step(30): len = 25392.7, overlap = 9.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007396s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (845.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.77365e-05
PHY-3002 : Step(31): len = 25784.6, overlap = 14.8125
PHY-3002 : Step(32): len = 25961.9, overlap = 15.5938
PHY-3002 : Step(33): len = 24078.3, overlap = 15.8125
PHY-3002 : Step(34): len = 24340.6, overlap = 16.0938
PHY-3002 : Step(35): len = 24368.6, overlap = 17.2812
PHY-3002 : Step(36): len = 24641.5, overlap = 16.625
PHY-3002 : Step(37): len = 23641.5, overlap = 15.375
PHY-3002 : Step(38): len = 22017.2, overlap = 13.5312
PHY-3002 : Step(39): len = 22207.9, overlap = 14.9062
PHY-3002 : Step(40): len = 21839.2, overlap = 15.2188
PHY-3002 : Step(41): len = 21627.1, overlap = 14.9062
PHY-3002 : Step(42): len = 21114.6, overlap = 16.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000195473
PHY-3002 : Step(43): len = 20592.2, overlap = 16.4688
PHY-3002 : Step(44): len = 20673.7, overlap = 16.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000390946
PHY-3002 : Step(45): len = 20391.4, overlap = 15.8125
PHY-3002 : Step(46): len = 20568.4, overlap = 16.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.58642e-06
PHY-3002 : Step(47): len = 20645.1, overlap = 50.1562
PHY-3002 : Step(48): len = 20875.3, overlap = 50.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.91728e-05
PHY-3002 : Step(49): len = 21418.7, overlap = 49.3125
PHY-3002 : Step(50): len = 21760.8, overlap = 48.6875
PHY-3002 : Step(51): len = 22612.6, overlap = 47.5625
PHY-3002 : Step(52): len = 22834.5, overlap = 47.5625
PHY-3002 : Step(53): len = 21939.2, overlap = 46.3125
PHY-3002 : Step(54): len = 21932.1, overlap = 45.25
PHY-3002 : Step(55): len = 21864.7, overlap = 45.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.83457e-05
PHY-3002 : Step(56): len = 21789.6, overlap = 38
PHY-3002 : Step(57): len = 21789.6, overlap = 38
PHY-3002 : Step(58): len = 21620.4, overlap = 38.2812
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.0704e-05
PHY-3002 : Step(59): len = 22225.1, overlap = 35.0312
PHY-3002 : Step(60): len = 22225.1, overlap = 35.0312
PHY-3002 : Step(61): len = 21953.6, overlap = 30.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000114781
PHY-3002 : Step(62): len = 22437.3, overlap = 28.4688
PHY-3002 : Step(63): len = 22605.7, overlap = 27.5938
PHY-3002 : Step(64): len = 22816.5, overlap = 23.5312
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 59.09 peak overflow 4.41
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1272.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 25576, over cnt = 112(0%), over = 445, worst = 18
PHY-1001 : End global iterations;  0.064687s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (120.8%)

PHY-1001 : Congestion index: top1 = 29.91, top5 = 15.21, top10 = 8.93, top15 = 6.11.
PHY-1001 : End incremental global routing;  0.133845s wall, 0.109375s user + 0.046875s system = 0.156250s CPU (116.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 5325, tnet num: 1270, tinst num: 1102, tnode num: 7265, tedge num: 8710.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.144881s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (97.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.296622s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (105.4%)

OPT-1001 : Current memory(MB): used = 171, reserve = 135, peak = 171.
OPT-1001 : End physical optimization;  0.308865s wall, 0.281250s user + 0.046875s system = 0.328125s CPU (106.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 406 LUT to BLE ...
SYN-4008 : Packed 406 LUT and 127 SEQ to BLE.
SYN-4003 : Packing 402 remaining SEQ's ...
SYN-4005 : Packed 220 SEQ with LUT/SLICE
SYN-4006 : 88 single LUT's are left
SYN-4006 : 182 single SEQ's are left
SYN-4011 : Packing model "rx_top" (AL_USER_NORMAL) with 588/769 primitive instances ...
PHY-3001 : End packing;  0.036628s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (85.3%)

PHY-1001 : Populate physical database on model rx_top.
RUN-1001 : There are total 493 instances
RUN-1001 : 228 mslices, 227 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1149 nets
RUN-1001 : 469 nets have 2 pins
RUN-1001 : 580 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 491 instances, 455 slices, 26 macros(131 instances: 80 mslices 51 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 23831.2, Over = 37
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.17611e-05
PHY-3002 : Step(65): len = 23019.5, overlap = 38
PHY-3002 : Step(66): len = 23073.4, overlap = 39
PHY-3002 : Step(67): len = 22948.3, overlap = 40
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.35223e-05
PHY-3002 : Step(68): len = 23186.6, overlap = 40
PHY-3002 : Step(69): len = 23398.1, overlap = 39.75
PHY-3002 : Step(70): len = 23814.7, overlap = 37.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.70445e-05
PHY-3002 : Step(71): len = 24574.6, overlap = 33.5
PHY-3002 : Step(72): len = 24849.3, overlap = 33
PHY-3002 : Step(73): len = 25394.4, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.110743s wall, 0.062500s user + 0.265625s system = 0.328125s CPU (296.3%)

PHY-3001 : Trial Legalized: Len = 36150.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000206575
PHY-3002 : Step(74): len = 31257.8, overlap = 8.5
PHY-3002 : Step(75): len = 29095.9, overlap = 13
PHY-3002 : Step(76): len = 28151.9, overlap = 14.25
PHY-3002 : Step(77): len = 27497, overlap = 16.25
PHY-3002 : Step(78): len = 27469.9, overlap = 16
PHY-3002 : Step(79): len = 27307.4, overlap = 15.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00041315
PHY-3002 : Step(80): len = 27743.8, overlap = 16.75
PHY-3002 : Step(81): len = 27790.8, overlap = 16.5
PHY-3002 : Step(82): len = 27731.7, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0008263
PHY-3002 : Step(83): len = 27968.1, overlap = 16
PHY-3002 : Step(84): len = 28002.5, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004463s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 31798.5, Over = 0
PHY-3001 : Spreading special nets. 9 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 13 instances has been re-located, deltaX = 8, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 32000.5, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 39/1149.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37536, over cnt = 134(0%), over = 209, worst = 5
PHY-1002 : len = 38480, over cnt = 74(0%), over = 95, worst = 3
PHY-1002 : len = 39672, over cnt = 11(0%), over = 13, worst = 2
PHY-1002 : len = 39856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136278s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.2%)

PHY-1001 : Congestion index: top1 = 27.48, top5 = 19.53, top10 = 13.02, top15 = 9.17.
PHY-1001 : End incremental global routing;  0.200164s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4596, tnet num: 1147, tinst num: 491, tnode num: 5945, tedge num: 7738.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.161931s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.379761s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.9%)

OPT-1001 : Current memory(MB): used = 175, reserve = 138, peak = 175.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001529s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 992/1149.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 39856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002933s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.48, top5 = 19.53, top10 = 13.02, top15 = 9.17.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002405s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (649.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.000000
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.451109s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.4%)

RUN-1003 : finish command "place" in  3.234004s wall, 4.656250s user + 4.265625s system = 8.921875s CPU (275.9%)

RUN-1004 : used memory is 158 MB, reserved memory is 122 MB, peak memory is 177 MB
RUN-1002 : start command "export_db rx_top_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 493 instances
RUN-1001 : 228 mslices, 227 lslices, 25 pads, 5 brams, 0 dsps
RUN-1001 : There are total 1149 nets
RUN-1001 : 469 nets have 2 pins
RUN-1001 : 580 nets have [3 - 5] pins
RUN-1001 : 49 nets have [6 - 10] pins
RUN-1001 : 34 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model rx_top.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 4596, tnet num: 1147, tinst num: 491, tnode num: 5945, tedge num: 7738.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 228 mslices, 227 lslices, 25 pads, 5 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1147 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 638 clock pins, and constraint 1349 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 37352, over cnt = 137(0%), over = 214, worst = 5
PHY-1002 : len = 38504, over cnt = 57(0%), over = 71, worst = 3
PHY-1002 : len = 39144, over cnt = 26(0%), over = 30, worst = 2
PHY-1002 : len = 39584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.136317s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (149.0%)

PHY-1001 : Congestion index: top1 = 27.13, top5 = 19.26, top10 = 12.90, top15 = 9.08.
PHY-1001 : End global routing;  0.195420s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (135.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 205, reserve = 169, peak = 217.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance DigitronCS_Out[3]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[2]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[1]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance DigitronCS_Out[0]_syn_2 with INV attribute.
PHY-1001 : Processed IO instance TX_Pin_Out_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net CLK_dup_1 will be routed on clock mesh
PHY-1001 : clock net CLK_500K_syn_8 will be merged with clock CLK_500K
PHY-1001 : clock net U5/SingleNum_n_syn_3 will be merged with clock U5/SingleNum_n
PHY-1001 : clock net U6/State_n_syn_5 will be merged with clock U6/State_n
PHY-1001 : clock net U6/rTX_n1_syn_5 will be merged with clock U6/rTX_n1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 468, reserve = 437, peak = 468.
PHY-1001 : End build detailed router design. 3.035998s wall, 3.000000s user + 0.031250s system = 3.031250s CPU (99.8%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 30520, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.415287s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 500, reserve = 470, peak = 500.
PHY-1001 : End phase 1; 2.422980s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (100.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 68% nets.
PHY-1001 : Routed 88% nets.
PHY-1022 : len = 171456, over cnt = 44(0%), over = 44, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 500, reserve = 470, peak = 500.
PHY-1001 : End initial routed; 1.527982s wall, 1.828125s user + 0.125000s system = 1.953125s CPU (127.8%)

PHY-1001 : Current memory(MB): used = 500, reserve = 470, peak = 500.
PHY-1001 : End phase 2; 1.528072s wall, 1.828125s user + 0.125000s system = 1.953125s CPU (127.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 171352, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.024067s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (194.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 171336, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.034909s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (89.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.134657s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (92.8%)

PHY-1001 : Current memory(MB): used = 512, reserve = 482, peak = 512.
PHY-1001 : End phase 3; 0.307806s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (101.5%)

PHY-1003 : Routed, final wirelength = 171336
PHY-1001 : Current memory(MB): used = 513, reserve = 482, peak = 513.
PHY-1001 : End export database. 0.008437s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.506104s wall, 7.734375s user + 0.187500s system = 7.921875s CPU (105.5%)

RUN-1003 : finish command "route" in  7.968659s wall, 8.203125s user + 0.250000s system = 8.453125s CPU (106.1%)

RUN-1004 : used memory is 457 MB, reserved memory is 426 MB, peak memory is 513 MB
RUN-1002 : start command "report_area -io_info -file rx_top_phy.area"
RUN-1001 : standard
***Report Model: rx_top Device: EG4S20BG256***

IO Statistics
#IO                        25
  #input                    4
  #output                  21
  #inout                    0

Utilization Statistics
#lut                      696   out of  19600    3.55%
#reg                      537   out of  19600    2.74%
#le                       875
  #lut only               338   out of    875   38.63%
  #reg only               179   out of    875   20.46%
  #lut&reg                358   out of    875   40.91%
#dsp                        0   out of     29    0.00%
#bram                       5   out of     64    7.81%
  #bram9k                   5
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       25   out of    188   13.30%
  #ireg                     1
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       5   out of     16   31.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                                                                                   Fanout
#1        config_inst_syn_9    GCLK               config             config_inst.jtck                                                                         171
#2        CLK_500K             GCLK               mslice             CLK_500K_reg_syn_5.q1                                                                    114
#3        CLK_dup_1            GCLK               io                 CLK_syn_2.di                                                                             27
#4        U5/SingleNum_n       GCLK               mslice             U5/SingleNum_n_syn_7.f0                                                                  7
#5        U6/State_n           GCLK               mslice             U6/rTX_n1_syn_10.f0                                                                      3
#6        U6/rTX_n1            GCLK               mslice             cw_top/wrapper_cwc_top/trigger_inst/bus_inst/BUS_DETECTOR[1]$bus_nodes/reg0_syn_31.f0    2


Detailed IO Report

        Name           Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
         CLK             INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
        RSTn             INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
      RX_En_Sig          INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
      RX_Pin_In          INPUT        F12        LVCMOS33          N/A          PULLUP      IREG    
  DigitronCS_Out[3]     OUTPUT         A3        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[2]     OUTPUT         A5        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[1]     OUTPUT         B6        LVCMOS33           8            NONE       OREG    
  DigitronCS_Out[0]     OUTPUT         C9        LVCMOS33           8            NONE       OREG    
   Digitron_Out[7]      OUTPUT         C8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[6]      OUTPUT         A8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[5]      OUTPUT         B5        LVCMOS33           8            NONE       NONE    
   Digitron_Out[4]      OUTPUT         A7        LVCMOS33           8            NONE       NONE    
   Digitron_Out[3]      OUTPUT         E8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[2]      OUTPUT         B8        LVCMOS33           8            NONE       NONE    
   Digitron_Out[1]      OUTPUT         A6        LVCMOS33           8            NONE       NONE    
   Digitron_Out[0]      OUTPUT         A4        LVCMOS33           8            NONE       NONE    
     LED_Out[7]         OUTPUT        F16        LVCMOS33           8            NONE       OREG    
     LED_Out[6]         OUTPUT        E16        LVCMOS33           8            NONE       OREG    
     LED_Out[5]         OUTPUT        E13        LVCMOS33           8            NONE       OREG    
     LED_Out[4]         OUTPUT        C16        LVCMOS33           8            NONE       OREG    
     LED_Out[3]         OUTPUT        C15        LVCMOS33           8            NONE       OREG    
     LED_Out[2]         OUTPUT        B16        LVCMOS33           8            NONE       OREG    
     LED_Out[1]         OUTPUT        B15        LVCMOS33           8            NONE       OREG    
     LED_Out[0]         OUTPUT        B14        LVCMOS33           8            NONE       OREG    
     TX_Pin_Out         OUTPUT        D12        LVCMOS33           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------+
|Instance                             |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------+
|top                                  |rx_top              |875    |565     |131     |551     |5       |0       |
|  U2                                 |rx_bps_module       |21     |17      |4       |13      |0       |0       |
|  U3                                 |rx_control_module   |33     |33      |0       |14      |0       |0       |
|  U5                                 |Digitron_NumDisplay |142    |117     |23      |38      |0       |0       |
|  U6                                 |tx_control_module   |16     |16      |0       |7       |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER      |638    |365     |97      |453     |0       |0       |
|    wrapper_cwc_top                  |cwc_top             |638    |365     |97      |453     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int         |303    |148     |0       |301     |0       |0       |
|        reg_inst                     |register            |300    |145     |0       |298     |0       |0       |
|        tap_inst                     |tap                 |3      |3       |0       |3       |0       |0       |
|      trigger_inst                   |trigger             |335    |217     |97      |152     |0       |0       |
|        bus_inst                     |bus_top             |132    |81      |40      |61      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det             |27     |13      |10      |7       |0       |0       |
|          BUS_DETECTOR[11]$bus_nodes |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[12]$bus_nodes |bus_det             |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes  |bus_det             |20     |12      |8       |7       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det             |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det             |51     |29      |16      |21      |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det             |2      |1       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det             |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det             |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst                |emb_ctrl            |112    |83      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       444   
    #2          2       432   
    #3          3       100   
    #4          4        46   
    #5        5-10       59   
    #6        11-50      31   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.78            

RUN-1002 : start command "export_db rx_top_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid rx_top_inst.bid"
PRG-1000 : <!-- HMAC is: f36bf39f095aee49badff405f4c2d7b53e9089c2296f0346e8b394d990307294 -->
RUN-1002 : start command "bitgen -bit rx_top.bit -unused_io_status pulldown"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Bitgen processed 163 unused pads, reserve input tri_state with pulldown
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 654
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1149, pip num: 11054
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1335 valid insts, and 29709 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101100010111001111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file rx_top.bit.
RUN-1003 : finish command "bitgen -bit rx_top.bit -unused_io_status pulldown" in  1.847477s wall, 14.531250s user + 0.187500s system = 14.718750s CPU (796.7%)

RUN-1004 : used memory is 469 MB, reserved memory is 442 MB, peak memory is 647 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240827_152953.log"
