{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1624077114306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1624077114307 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "HX1006A_HDRVSoC_top 10CL006YU256C8G " "Selected device 10CL006YU256C8G for design \"HX1006A_HDRVSoC_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1624077114361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624077114406 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1624077114406 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "apll:apll_inst\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"apll:apll_inst\|altpll:altpll_component\|apll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "apll:apll_inst\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for apll:apll_inst\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/apll_altpll.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/apll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1624077114447 ""}  } { { "db/apll_altpll.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/apll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1624077114447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1624077114941 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1624077114945 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624077115061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YU256C8G " "Device 10CL016YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624077115061 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1624077115061 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1624077115061 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 10784 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624077115068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 10786 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624077115068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 10788 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624077115068 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 10790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1624077115068 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1624077115068 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1624077115071 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1624077115131 ""}
{ "Info" "ISTA_SDC_FOUND" "HX1006A_HDRVSoC_top.out.sdc " "Reading SDC File: 'HX1006A_HDRVSoC_top.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1624077116189 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: apll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: apll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1624077116235 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1624077116235 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1624077116246 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624077116247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624077116247 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_50 " "  20.000       CLK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1624077116247 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1624077116247 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "apll:apll_inst\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node apll:apll_inst\|altpll:altpll_component\|apll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624077116602 ""}  } { { "db/apll_altpll.v" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/db/apll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 2243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624077116602 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "soc_svga_top:soc_inst\|isp_uart:isp_uart_inst\|WideAnd0~0  " "Automatically promoted node soc_svga_top:soc_inst\|isp_uart:isp_uart_inst\|WideAnd0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[16\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[16\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[15\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[15\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[14\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[14\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[13\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[13\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[12\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[12\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1171 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[11\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[11\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[10\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[10\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[9\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[9\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[8\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[8\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[7\] " "Destination node soc_svga_top:soc_inst\|core_top:core_top_inst\|core_instr_bus_adapter:core_instr_bus_adapter_i\|o_pc\[7\]" {  } { { "RTL/core_instr_bus_adapter.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/core_instr_bus_adapter.sv" 55 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1624077116602 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1624077116602 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1624077116602 ""}  } { { "RTL/isp_uart.sv" "" { Text "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/RTL/isp_uart.sv" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 0 { 0 ""} 0 2707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1624077116602 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1624077117184 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624077117186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1624077117186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624077117191 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1624077117196 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1624077117201 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1624077117201 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1624077117203 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1624077117337 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1624077117341 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1624077117341 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[0\] " "Node \"DIG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[1\] " "Node \"DIG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[2\] " "Node \"DIG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[3\] " "Node \"DIG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[4\] " "Node \"DIG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[5\] " "Node \"DIG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[6\] " "Node \"DIG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DIG\[7\] " "Node \"DIG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[0\] " "Node \"SEL\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[1\] " "Node \"SEL\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[2\] " "Node \"SEL\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[3\] " "Node \"SEL\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[4\] " "Node \"SEL\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[5\] " "Node \"SEL\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[6\] " "Node \"SEL\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SEL\[7\] " "Node \"SEL\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SEL\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/intelfpga/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1624077117466 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1624077117466 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624077117468 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1624077117554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1624077118465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624077119000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1624077119037 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1624077124445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624077124445 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1624077125418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1624077127555 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1624077127555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1624077131855 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1624077131855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624077131859 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.08 " "Total time spent on timing analysis during the Fitter is 2.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1624077132155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624077132180 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624077132570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1624077132572 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1624077133131 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1624077133846 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1624077134149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.fit.smsg " "Generated suppressed messages file C:/Users/TNB/Desktop/FPGA/experiment/experiment_04_RISC-V/HX1006A_HDRVSoC/HX1006A_HDRVSoC_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1624077134355 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5636 " "Peak virtual memory: 5636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624077135482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 19 12:32:15 2021 " "Processing ended: Sat Jun 19 12:32:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624077135482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624077135482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624077135482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1624077135482 ""}
