\DefMacro{TIMING_ASPDAC2025_Chang}{C165}
\DefMacro{PLACE_TCAD2024_Zhao}{J164}
\DefMacro{FPGA_TCAD2024_Jiang}{J163}
\DefMacro{PLACE_ICCAD2024_Wang}{C162}
\DefMacro{ROUTE_ICCAD2024_Zhao}{C161}
\DefMacro{TIMING_ICCAD2024_Guo}{C160}
\DefMacro{ANALOG_ICCAD2024_Gao}{C159}
\DefMacro{OPT_ICCAD2024_Du}{C158}
\DefMacro{THERMAL_ICCAD2024_Zhu}{C157}
\DefMacro{PLACE_ICCAD2024_Mai}{C156}
\DefMacro{LCM_SCIS2024_Ho}{J155}
\DefMacro{ROUTE_DAC2024_Wang}{C154}
\DefMacro{POWER_DAC2024_Du}{C153}
\DefMacro{ANALOG_DAC2024_Zhang}{C152}
\DefMacro{ANALOG_DAC2024_Kong}{C151}
\DefMacro{LOGIC_DAC2024_Pu}{C150}
\DefMacro{PART_DAC2024_Lee}{C149}
\DefMacro{FFET_VLSI2024_Lu}{C148}
\DefMacro{CELL_ISEDA2024_Gao}{C147}
\DefMacro{THERMAL_ISEDA2024_Wang}{C146}
\DefMacro{FPGA_ISEDA2024_Mai}{C145}
\DefMacro{CIRCUITNET_ICLR2024_Jiang}{C144}
\DefMacro{TIMER_DATE2024_Guo}{C143}
\DefMacro{ANALOG_DATE2024_Zhang}{C142}
\DefMacro{PLACE_ISPD2024_Pu}{C141}
\DefMacro{PLACE_ISPD2024_Zhang}{C140}
\DefMacro{ROUTE_ISPD2024_Liu}{C139}
\DefMacro{TASKFLOW_HPCASIA2024_Chiu}{C138}
\DefMacro{PLACE_TCAD2023_Liao}{J137}
\DefMacro{TIMER_TCAD2023_Zhang}{J136}
\DefMacro{DRC_TODAES2023_Zhu}{J135}
\DefMacro{TIMER_PBA_TCAD2023_Guo}{J134}
\DefMacro{TIMER_GBA_TCAD2023_Guo}{J133}
\DefMacro{CIRCUITNET_TCAD2023_Chai}{J132}
\DefMacro{FPGA_TCAD2023_Mai}{J131}
\DefMacro{TIMER_TCAD2023_Chen}{J130}
\DefMacro{FPGA_TCAS2023_Tao}{J129}
\DefMacro{PLACE_TCAD2023_Liao}{J128}
\DefMacro{ANALOG_SCIS2023_Gao}{J127}
\DefMacro{FPGA_ASICON2023_Mai}{C126}
\DefMacro{PLACE_ICCAD2023_Chen}{C125}
\DefMacro{PD_ICCAD2023_Jiang}{C124}
\DefMacro{SIM_MICRO2023_Zhou}{C123}
\DefMacro{SIM_DAC2023_Guo}{C122}
\DefMacro{ANALOG_DAC2023_Wang}{C121}
\DefMacro{PLACE_DAC2023_Liao}{C120}
\DefMacro{ROUTE_DAC2023_Liu}{C119}
\DefMacro{PLACE_DAC2023_Zheng}{C118}
\DefMacro{MPL_DAC2023_Zhang}{C117}
\DefMacro{ROUTE_ISEDA2023_Zhao}{C116}
\DefMacro{ROUTE_ISEDA2023_Zhang}{C115}
\DefMacro{ANALOG_DATE2023_Zhang}{C114}
\DefMacro{TIMING_DATE2023_Zhang}{C113}
\DefMacro{SI_TODAES2023_Lin}{J112}
\DefMacro{PLACE_ASPDAC2023_Chen}{C111}
\DefMacro{ROUTE_ASPDAC2023_Wang}{C110}
\DefMacro{SURVEY_ARXIV2022_Yan}{C109}
\DefMacro{ROUTING_ICCAD2022_Guo}{C108}
\DefMacro{DFM_ICCAD2022_Wang}{C107}
\DefMacro{ANALOG_ICSICT2022_Lin}{C106}
\DefMacro{CELL_TCASII2022_Zhang}{J105}
\DefMacro{ROUTING_TCAD2023_Liu}{J104}
\DefMacro{DFM_MLCAD2022_Zhu}{C103}
\DefMacro{CIRCUITNET_SCIS2022_Chai}{J102}
\DefMacro{PLACE_DAC2022_Mai}{C101}
\DefMacro{PLACE_DAC2022_Guo}{C100}
\DefMacro{Timing_DAC2022_Guo}{C99}
\DefMacro{Timing_DAC2022_Zhang}{C98}
\DefMacro{ROUTE_DAC2022_Wang}{C97}
\DefMacro{ANALOG_TCAD2022_Gao}{J96}
\DefMacro{TIMER_DATE2022_Zhang}{C95}
\DefMacro{ROUTE_DATE2022_Liu}{C94}
\DefMacro{PLACE_DATE2022_Liao}{C93}
\DefMacro{PLACE_DATE2022_Yang}{C92}
\DefMacro{ROUTE_ASPDAC2022_Jiang}{C91}
\DefMacro{Timing_ASPDAC2022_Zhou}{C90}
\DefMacro{DFM_TCAD2021_Li}{J89}
\DefMacro{TIMER_DAC2021_Guo}{C88}
\DefMacro{TIMER_TopK_DAC2021_Guo}{C87}
\DefMacro{PLACE_DAC2021_Guo}{C86}
\DefMacro{ANALOG_DAC2021_Gao}{C85}
\DefMacro{ANALOG_CCCF2021_Lin}{J84}
\DefMacro{TIMER_TCAD2021_Guo}{J83}
\DefMacro{MLCAD_TCAD2021_RAPP}{J82}
\DefMacro{TIMER_ICCAD2021_Guo}{C81}
\DefMacro{TIMER_TopK_ICCAD2021_Guo}{C80}
\DefMacro{PLACE_TCAD2021_Lin}{J79}
\DefMacro{ROUTE_SPIE2021_Qu}{C78}
\DefMacro{TASKFLOW_TPDS2021_Huang}{J77}
\DefMacro{PD_MIM2021_Lin}{J76}
\DefMacro{SIGNOFF_MIM2021_Zhuo}{J75}
\DefMacro{ROUTE_DATE2021_Qu}{C74}
\DefMacro{PLACE_DATE2021_Liu}{C73}
\DefMacro{QUANTUM_DATE2021_Li}{C72}
\DefMacro{ANALOG_ASPDAC2021_Gao}{C71}
\DefMacro{DFM_ASPDAC2021_Lin}{C70}
\DefMacro{FPGA_TCAD2021_Meng}{J69}
\DefMacro{MPL_TCAD2020_Li}{J68}
\DefMacro{PLACE_ICCAD2020_Gu}{C67}
\DefMacro{STA_ICCAD2020_Guo}{C66}
\DefMacro{GPUCAD_ICCAD2020_Lin}{C65}
\DefMacro{DFM_ISPD2020_Ye}{C64}
\DefMacro{ANALOG_MDAT2020_Chen}{J63}
\DefMacro{TASKFLOW_TCAD2020_Huang}{J62}
\DefMacro{Power_EDL2020_Chen}{J61}
\DefMacro{DFM_DAC2020_Li}{C60}
\DefMacro{DFM_OPEX2020_Chen}{J59}
\DefMacro{PLACE_TCAD2020_Lin}{J58}
\DefMacro{DFM_TCAD2020_Cai}{J57}
\DefMacro{PLACE_CSTIC2020_Lin}{C56}
\DefMacro{SECURITY_HOST2020_Rajarathnam}{C55}
\DefMacro{SRAF_TCAD2020_Alawieh}{J54}
\DefMacro{ABCDPLACE_TCAD2020_Lin}{J53}
\DefMacro{POWER_ACCESS2020_Chen}{J52}
\DefMacro{ANALOG_ASPDAC2020_Liu}{C51}
\DefMacro{FPGA_ASPDAC2020_Alawieh}{C50}
\DefMacro{PLACE_ICCAD2019_Li}{C49}
\DefMacro{ANALOG_ICCAD2019_Zhu}{C48}
\DefMacro{NAS_ICCAD2019_Gong}{C47}
\DefMacro{ANALOG_ICCAD2019_Xu}{C46}
\DefMacro{SMO_JM32020_Chen}{J45}
\DefMacro{DFM_TCAD2018_Lin}{J44}
\DefMacro{DFM_ASICON2019_Li}{C43}
\DefMacro{PLACE_DAC2019_Lin}{C42}
\DefMacro{DFM_DAC2019_Ye}{C41}
\DefMacro{ANALOG_DAC2019_Xu}{C40}
\DefMacro{DFM_DAC2019_Alawieh}{C39}
\DefMacro{ML_AISTATS2019_Lin}{C38}
\DefMacro{ANALOG_ISPD2019_Xu}{C37}
\DefMacro{HSD_TCAD2019_Chen}{J36}
\DefMacro{HSD_DATE2019_Ye}{C35}
\DefMacro{HSD_JM32019_Chen}{J34}
\DefMacro{HSD_ASPDAC2019_Chen}{C33}
\DefMacro{DFM_ASPDAC2019_Ye}{C32}
\DefMacro{HSD_ASPDAC2019_Ye}{C31}
\DefMacro{DFM_ITC2018_Lin}{C30}
\DefMacro{QUANTUM_TCAD2017_Lin}{J29}
\DefMacro{SPM_TCAD2018_Li}{J28}
\DefMacro{ML_ICML2018_Zhang}{C27}
\DefMacro{SRAF_TCAD2017_Xu}{J26}
\DefMacro{PLACE_TCAD2017_Lin}{J25}
\DefMacro{FPGA_TODAES2017_Li}{J24}
\DefMacro{DFM_ISPD2018_Lin}{C23}
\DefMacro{SPM_ASPDAC2018_Li}{C22}
\DefMacro{DFR_ASPDAC2018_Hsu}{C21}
\DefMacro{DFM_ICCD2017_Lin}{C20}
\DefMacro{MASK_PT2017_Lin}{C19}
\DefMacro{CMP_TCAD2016_Lin}{J18}
\DefMacro{DFMP_ISLPED2017_Ye}{C17}
\DefMacro{DFMP_TCAD2017_Lin}{J16}
\DefMacro{DFM_TCAD2017_Xu}{J15}
\DefMacro{DFMR_DAC2017_Xu}{C14}
\DefMacro{DFMP_JVLSI2017_Lin}{J13}
\DefMacro{MPL_JM32017_Lin}{J12}
\DefMacro{DFMR_ISPD2017_Ou}{C11}
\DefMacro{PLACE_ICCAD2016_Lin}{C10}
\DefMacro{CMP_ICCAD2016_Tao}{C9}
\DefMacro{DFMP_ICSICT2016_Lin}{C8}
\DefMacro{DFM_SCIS2016_Yu}{J7}
\DefMacro{MPL_SPIE2016_Lin}{C6}
\DefMacro{DFMP_ASPDAC2016_Lin}{C5}
\DefMacro{DFMP_ICCAD2015_Lin}{C4}
\DefMacro{CMP_DAC2015_Lin}{C3}
\DefMacro{MPL_DAC2015_Pan}{C2}
\DefMacro{DFMP_TCAD2015_Yu}{J1}
\DefMacro{BOOK_Springer2023_Lin}{B3}
\DefMacro{BOOK_Springer2023_Yang}{B2}
\DefMacro{BOOK_Springer2018_Lin}{B1}
\DefMacro{DFM_Thesis2018_Lin}{1}
