********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : May 29 2020
DATE   : 2020-06-04.17:08:47
COMMAND: -cd chapter-22 22.10--celldefine-invalid.sv -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l 22.10--celldefine-invalid.sv.log

[SNT:PP0106] 22.10--celldefine-invalid.sv:8:12: Syntax error: extraneous input 'foo' expecting {Spaces, CR},
`celldefine foo
            ^-- 22.10--celldefine-invalid.sv:8:12:.

[SNT:PA0207] 22.10--celldefine-invalid.sv:10: Syntax error: no viable alternative at input 'foo\n\n',
.

[  FATAL] : 0
[ SYNTAX] : 2
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 0

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

