****************************************
Report : report_transformed_registers
Version: V-2023.12-SP5-3
Date   : Sat Oct 11 13:27:23 2025
****************************************

Legend:
C0p - constant 0 register preserved
C1p - constant 1 register preserved
C0r - constant 0 register removed
C1r - constant 1 register removed
ulp - preserved unloaded register
ulr - removed unloaded register
mrg - merged register
srh - shift register head
srf - shift register flop
mb  - multibit
mbd - multibit debanked
rep - replicated
inv - inverted
rtm - retimed


Register                                         Optimization   Device Type         Removal Reason      File name:Line number
------------------------------------------------------------------------------------------------------------------------


reg_files_inst/mem_reg[0][31]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][30]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][29]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][28]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][27]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][26]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][25]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][24]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][23]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][22]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][21]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][20]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][19]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][18]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][17]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][16]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][15]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][14]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][13]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][12]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][11]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][10]                    C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][9]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][8]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][7]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][6]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][5]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][4]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][3]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][2]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][1]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}
reg_files_inst/mem_reg[0][0]                     C0r            register            constant enable     {{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:14}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:17}{/storage/e19129/projects/e19-co502-RV32IM-Pipeline-Implementation-Group1/cpu/ID_stage/reg_files/reg_files.v:51}}

