|CPU_TOP
FC <= ALU_MD_G:inst3.FC
RST => uPC:inst6.RST
RST => REGS_MD:inst12.RST
RST => ALU_MD_G:inst3.RST
CLK => step3:inst11.CLK
STEP => step3:inst11.STEP
BUS[0] <= BUS~7.DB_MAX_OUTPUT_PORT_TYPE
BUS[1] <= BUS~6.DB_MAX_OUTPUT_PORT_TYPE
BUS[2] <= BUS~5.DB_MAX_OUTPUT_PORT_TYPE
BUS[3] <= BUS~4.DB_MAX_OUTPUT_PORT_TYPE
BUS[4] <= BUS~3.DB_MAX_OUTPUT_PORT_TYPE
BUS[5] <= BUS~2.DB_MAX_OUTPUT_PORT_TYPE
BUS[6] <= BUS~1.DB_MAX_OUTPUT_PORT_TYPE
BUS[7] <= BUS~0.DB_MAX_OUTPUT_PORT_TYPE
RAM_B <= uPC:inst6.RAM_B
RAM[0] <= lpm_ram_dq0:inst9.q[0]
RAM[1] <= lpm_ram_dq0:inst9.q[1]
RAM[2] <= lpm_ram_dq0:inst9.q[2]
RAM[3] <= lpm_ram_dq0:inst9.q[3]
RAM[4] <= lpm_ram_dq0:inst9.q[4]
RAM[5] <= lpm_ram_dq0:inst9.q[5]
RAM[6] <= lpm_ram_dq0:inst9.q[6]
RAM[7] <= lpm_ram_dq0:inst9.q[7]
M[1] <= uPC:inst6.M[1]
M[2] <= uPC:inst6.M[2]
M[3] <= uPC:inst6.M[3]
M[4] <= uPC:inst6.M[4]
M[5] <= uPC:inst6.M[5]
M[6] <= uPC:inst6.M[6]
M[7] <= uPC:inst6.M[7]
M[8] <= uPC:inst6.M[8]
M[9] <= uPC:inst6.M[9]
M[10] <= uPC:inst6.M[10]
M[11] <= uPC:inst6.M[11]
M[12] <= uPC:inst6.M[12]
M[13] <= uPC:inst6.M[13]
M[14] <= uPC:inst6.M[14]
M[15] <= uPC:inst6.M[15]
M[16] <= uPC:inst6.M[16]
M[17] <= uPC:inst6.M[17]
M[18] <= uPC:inst6.M[18]
M[19] <= uPC:inst6.M[19]
M[20] <= uPC:inst6.M[20]
M[21] <= uPC:inst6.M[21]
M[22] <= uPC:inst6.M[22]
M[23] <= uPC:inst6.M[23]
M[24] <= uPC:inst6.M[24]
ADDR[0] <= REGS_MD:inst12.AR[0]
ADDR[1] <= REGS_MD:inst12.AR[1]
ADDR[2] <= REGS_MD:inst12.AR[2]
ADDR[3] <= REGS_MD:inst12.AR[3]
ADDR[4] <= REGS_MD:inst12.AR[4]
ADDR[5] <= REGS_MD:inst12.AR[5]
ADDR[6] <= REGS_MD:inst12.AR[6]
ADDR[7] <= REGS_MD:inst12.AR[7]
LED_B <= uPC:inst6.LED_B
IR[0] <= REGS_MD:inst12.IR[0]
IR[1] <= REGS_MD:inst12.IR[1]
IR[2] <= REGS_MD:inst12.IR[2]
IR[3] <= REGS_MD:inst12.IR[3]
IR[4] <= REGS_MD:inst12.IR[4]
IR[5] <= REGS_MD:inst12.IR[5]
IR[6] <= REGS_MD:inst12.IR[6]
IR[7] <= REGS_MD:inst12.IR[7]
SW_B <= uPC:inst6.SW_B
IN[0] => ALU_MD_G:inst3.IN[0]
IN[1] => ALU_MD_G:inst3.IN[1]
IN[2] => ALU_MD_G:inst3.IN[2]
IN[3] => ALU_MD_G:inst3.IN[3]
IN[4] => ALU_MD_G:inst3.IN[4]
IN[5] => ALU_MD_G:inst3.IN[5]
IN[6] => ALU_MD_G:inst3.IN[6]
IN[7] => ALU_MD_G:inst3.IN[7]
ALU[0] <= <GND>
ALU[1] <= <GND>
ALU[2] <= <GND>
ALU[3] <= <GND>
ALU[4] <= <GND>
ALU[5] <= <GND>
ALU[6] <= <GND>
ALU[7] <= <GND>
DOUT[0] <= REGS_MD:inst12.DOUT[0]
DOUT[1] <= REGS_MD:inst12.DOUT[1]
DOUT[2] <= REGS_MD:inst12.DOUT[2]
DOUT[3] <= REGS_MD:inst12.DOUT[3]
DOUT[4] <= REGS_MD:inst12.DOUT[4]
DOUT[5] <= REGS_MD:inst12.DOUT[5]
DOUT[6] <= REGS_MD:inst12.DOUT[6]
DOUT[7] <= REGS_MD:inst12.DOUT[7]
DR1[0] <= ALU_MD_G:inst3.DR1[0]
DR1[1] <= ALU_MD_G:inst3.DR1[1]
DR1[2] <= ALU_MD_G:inst3.DR1[2]
DR1[3] <= ALU_MD_G:inst3.DR1[3]
DR1[4] <= ALU_MD_G:inst3.DR1[4]
DR1[5] <= ALU_MD_G:inst3.DR1[5]
DR1[6] <= ALU_MD_G:inst3.DR1[6]
DR1[7] <= ALU_MD_G:inst3.DR1[7]
DR2[0] <= ALU_MD_G:inst3.DR2[0]
DR2[1] <= ALU_MD_G:inst3.DR2[1]
DR2[2] <= ALU_MD_G:inst3.DR2[2]
DR2[3] <= ALU_MD_G:inst3.DR2[3]
DR2[4] <= ALU_MD_G:inst3.DR2[4]
DR2[5] <= ALU_MD_G:inst3.DR2[5]
DR2[6] <= ALU_MD_G:inst3.DR2[6]
DR2[7] <= ALU_MD_G:inst3.DR2[7]
PC[0] <= REGS_MD:inst12.PC[0]
PC[1] <= REGS_MD:inst12.PC[1]
PC[2] <= REGS_MD:inst12.PC[2]
PC[3] <= REGS_MD:inst12.PC[3]
PC[4] <= REGS_MD:inst12.PC[4]
PC[5] <= REGS_MD:inst12.PC[5]
PC[6] <= REGS_MD:inst12.PC[6]
PC[7] <= REGS_MD:inst12.PC[7]
R0[0] <= ALU_MD_G:inst3.R0[0]
R0[1] <= ALU_MD_G:inst3.R0[1]
R0[2] <= ALU_MD_G:inst3.R0[2]
R0[3] <= ALU_MD_G:inst3.R0[3]
R0[4] <= ALU_MD_G:inst3.R0[4]
R0[5] <= ALU_MD_G:inst3.R0[5]
R0[6] <= ALU_MD_G:inst3.R0[6]
R0[7] <= ALU_MD_G:inst3.R0[7]
R1[0] <= ALU_MD_G:inst3.R1[0]
R1[1] <= ALU_MD_G:inst3.R1[1]
R1[2] <= ALU_MD_G:inst3.R1[2]
R1[3] <= ALU_MD_G:inst3.R1[3]
R1[4] <= ALU_MD_G:inst3.R1[4]
R1[5] <= ALU_MD_G:inst3.R1[5]
R1[6] <= ALU_MD_G:inst3.R1[6]
R1[7] <= ALU_MD_G:inst3.R1[7]
R2[0] <= ALU_MD_G:inst3.R2[0]
R2[1] <= ALU_MD_G:inst3.R2[1]
R2[2] <= ALU_MD_G:inst3.R2[2]
R2[3] <= ALU_MD_G:inst3.R2[3]
R2[4] <= ALU_MD_G:inst3.R2[4]
R2[5] <= ALU_MD_G:inst3.R2[5]
R2[6] <= ALU_MD_G:inst3.R2[6]
R2[7] <= ALU_MD_G:inst3.R2[7]
SFT[0] <= <GND>
SFT[1] <= <GND>
SFT[2] <= <GND>
SFT[3] <= <GND>
SFT[4] <= <GND>
SFT[5] <= <GND>
SFT[6] <= <GND>
SFT[7] <= <GND>
uA2[0] <= uPC:inst6.uA[0]
uA2[1] <= uPC:inst6.uA[1]
uA2[2] <= uPC:inst6.uA[2]
uA2[3] <= uPC:inst6.uA[3]
uA2[4] <= uPC:inst6.uA[4]
uA2[5] <= uPC:inst6.uA[5]


|CPU_TOP|ALU_MD_G:inst3
CO <= SHIFT_1:inst38.CO
T3 => SHIFT_1:inst38.T3
T2 => SHIFT_1:inst38.T2
T2 => inst33.IN0
T2 => inst32.IN0
FC <= ALU181:inst1.CO
M[19] => SHIFT_1:inst38.M[19]
M[20] => ALU181:inst1.M
M[20] => SHIFT_1:inst38.M[20]
M[21] => ALU181:inst1.S[0]
M[21] => SHIFT_1:inst38.M[21]
M[22] => ALU181:inst1.S[1]
M[22] => SHIFT_1:inst38.M[22]
M[23] => ALU181:inst1.S[2]
M[24] => ALU181:inst1.S[3]
DR1[0] <= lpm_latch0:inst8.q[0]
DR1[1] <= lpm_latch0:inst8.q[1]
DR1[2] <= lpm_latch0:inst8.q[2]
DR1[3] <= lpm_latch0:inst8.q[3]
DR1[4] <= lpm_latch0:inst8.q[4]
DR1[5] <= lpm_latch0:inst8.q[5]
DR1[6] <= lpm_latch0:inst8.q[6]
DR1[7] <= lpm_latch0:inst8.q[7]
LDDR1 => inst33.IN1
BUS[0] <> lpm_bustri0:inst7.tridata[0]
BUS[0] <> lpm_bustri0:inst26.tridata[0]
BUS[0] <> lpm_bustri0:inst30.tridata[0]
BUS[0] <> lpm_bustri0:inst27.tridata[0]
BUS[0] <> lpm_bustri0:inst21.tridata[0]
BUS[0] <> lpm_bustri0:inst37.tridata[0]
BUS[1] <> lpm_bustri0:inst7.tridata[1]
BUS[1] <> lpm_bustri0:inst26.tridata[1]
BUS[1] <> lpm_bustri0:inst30.tridata[1]
BUS[1] <> lpm_bustri0:inst27.tridata[1]
BUS[1] <> lpm_bustri0:inst21.tridata[1]
BUS[1] <> lpm_bustri0:inst37.tridata[1]
BUS[2] <> lpm_bustri0:inst7.tridata[2]
BUS[2] <> lpm_bustri0:inst26.tridata[2]
BUS[2] <> lpm_bustri0:inst30.tridata[2]
BUS[2] <> lpm_bustri0:inst27.tridata[2]
BUS[2] <> lpm_bustri0:inst21.tridata[2]
BUS[2] <> lpm_bustri0:inst37.tridata[2]
BUS[3] <> lpm_bustri0:inst7.tridata[3]
BUS[3] <> lpm_bustri0:inst26.tridata[3]
BUS[3] <> lpm_bustri0:inst30.tridata[3]
BUS[3] <> lpm_bustri0:inst27.tridata[3]
BUS[3] <> lpm_bustri0:inst21.tridata[3]
BUS[3] <> lpm_bustri0:inst37.tridata[3]
BUS[4] <> lpm_bustri0:inst7.tridata[4]
BUS[4] <> lpm_bustri0:inst26.tridata[4]
BUS[4] <> lpm_bustri0:inst30.tridata[4]
BUS[4] <> lpm_bustri0:inst27.tridata[4]
BUS[4] <> lpm_bustri0:inst21.tridata[4]
BUS[4] <> lpm_bustri0:inst37.tridata[4]
BUS[5] <> lpm_bustri0:inst7.tridata[5]
BUS[5] <> lpm_bustri0:inst26.tridata[5]
BUS[5] <> lpm_bustri0:inst30.tridata[5]
BUS[5] <> lpm_bustri0:inst27.tridata[5]
BUS[5] <> lpm_bustri0:inst21.tridata[5]
BUS[5] <> lpm_bustri0:inst37.tridata[5]
BUS[6] <> lpm_bustri0:inst7.tridata[6]
BUS[6] <> lpm_bustri0:inst26.tridata[6]
BUS[6] <> lpm_bustri0:inst30.tridata[6]
BUS[6] <> lpm_bustri0:inst27.tridata[6]
BUS[6] <> lpm_bustri0:inst21.tridata[6]
BUS[6] <> lpm_bustri0:inst37.tridata[6]
BUS[7] <> lpm_bustri0:inst7.tridata[7]
BUS[7] <> lpm_bustri0:inst26.tridata[7]
BUS[7] <> lpm_bustri0:inst30.tridata[7]
BUS[7] <> lpm_bustri0:inst27.tridata[7]
BUS[7] <> lpm_bustri0:inst21.tridata[7]
BUS[7] <> lpm_bustri0:inst37.tridata[7]
DR2[0] <= lpm_latch0:inst14.q[0]
DR2[1] <= lpm_latch0:inst14.q[1]
DR2[2] <= lpm_latch0:inst14.q[2]
DR2[3] <= lpm_latch0:inst14.q[3]
DR2[4] <= lpm_latch0:inst14.q[4]
DR2[5] <= lpm_latch0:inst14.q[5]
DR2[6] <= lpm_latch0:inst14.q[6]
DR2[7] <= lpm_latch0:inst14.q[7]
LDDR2 => inst32.IN1
RST => SHIFT_1:inst38.RST
ALU_B => lpm_bustri0:inst7.enabledt
IR[0] => LDR0_2:inst2.I0
IR[1] => LDR0_2:inst2.I1
IR[2] => LDR0_2:inst2.I2
IR[3] => LDR0_2:inst2.I3
LDRI => LDR0_2:inst2.LDRI
RD_B => LDR0_2:inst2.RD_B
RS_B => LDR0_2:inst2.RS_B
RJ_B => LDR0_2:inst2.RJ_B
R0[0] <= REG0_2:inst10.R0[0]
R0[1] <= REG0_2:inst10.R0[1]
R0[2] <= REG0_2:inst10.R0[2]
R0[3] <= REG0_2:inst10.R0[3]
R0[4] <= REG0_2:inst10.R0[4]
R0[5] <= REG0_2:inst10.R0[5]
R0[6] <= REG0_2:inst10.R0[6]
R0[7] <= REG0_2:inst10.R0[7]
T4 => REG0_2:inst10.CLK
R2[0] <= REG0_2:inst10.R2[0]
R2[1] <= REG0_2:inst10.R2[1]
R2[2] <= REG0_2:inst10.R2[2]
R2[3] <= REG0_2:inst10.R2[3]
R2[4] <= REG0_2:inst10.R2[4]
R2[5] <= REG0_2:inst10.R2[5]
R2[6] <= REG0_2:inst10.R2[6]
R2[7] <= REG0_2:inst10.R2[7]
R1[0] <= REG0_2:inst10.R1[0]
R1[1] <= REG0_2:inst10.R1[1]
R1[2] <= REG0_2:inst10.R1[2]
R1[3] <= REG0_2:inst10.R1[3]
R1[4] <= REG0_2:inst10.R1[4]
R1[5] <= REG0_2:inst10.R1[5]
R1[6] <= REG0_2:inst10.R1[6]
R1[7] <= REG0_2:inst10.R1[7]
SW_B => lpm_bustri0:inst21.enabledt
IN[0] => lpm_bustri0:inst21.data[0]
IN[1] => lpm_bustri0:inst21.data[1]
IN[2] => lpm_bustri0:inst21.data[2]
IN[3] => lpm_bustri0:inst21.data[3]
IN[4] => lpm_bustri0:inst21.data[4]
IN[5] => lpm_bustri0:inst21.data[5]
IN[6] => lpm_bustri0:inst21.data[6]
IN[7] => lpm_bustri0:inst21.data[7]
SFT_B => lpm_bustri0:inst37.enabledt
SFT[0] <= SHIFT_1:inst38.Q[0]
SFT[1] <= SHIFT_1:inst38.Q[1]
SFT[2] <= SHIFT_1:inst38.Q[2]
SFT[3] <= SHIFT_1:inst38.Q[3]
SFT[4] <= SHIFT_1:inst38.Q[4]
SFT[5] <= SHIFT_1:inst38.Q[5]
SFT[6] <= SHIFT_1:inst38.Q[6]
SFT[7] <= SHIFT_1:inst38.Q[7]


|CPU_TOP|ALU_MD_G:inst3|SHIFT_1:inst38
CO <= 252.DB_MAX_OUTPUT_PORT_TYPE
RST => inst1.IN0
T3 => 253.IN0
M[19] => 264.IN1
M[20] => 264.IN0
M[20] => SHEFT:inst.M
M[20] => 21mux:268.S
M[21] => SHEFT:inst.S[0]
M[22] => SHEFT:inst.S[1]
T2 => SHEFT:inst.CLK
Ci => SHEFT:inst.C0
D[0] => SHEFT:inst.D[0]
D[1] => SHEFT:inst.D[1]
D[2] => SHEFT:inst.D[2]
D[3] => SHEFT:inst.D[3]
D[4] => SHEFT:inst.D[4]
D[5] => SHEFT:inst.D[5]
D[6] => SHEFT:inst.D[6]
D[7] => SHEFT:inst.D[7]
Ci_A => 21mux:268.B
Q[0] <= SHEFT:inst.QB[0]
Q[1] <= SHEFT:inst.QB[1]
Q[2] <= SHEFT:inst.QB[2]
Q[3] <= SHEFT:inst.QB[3]
Q[4] <= SHEFT:inst.QB[4]
Q[5] <= SHEFT:inst.QB[5]
Q[6] <= SHEFT:inst.QB[6]
Q[7] <= SHEFT:inst.QB[7]


|CPU_TOP|ALU_MD_G:inst3|SHIFT_1:inst38|21mux:268
Y <= 5.DB_MAX_OUTPUT_PORT_TYPE
A => 6.IN0
S => 6.IN1
S => 7.IN1
B => 8.IN0


|CPU_TOP|ALU_MD_G:inst3|SHIFT_1:inst38|SHEFT:inst
CLK => CY.CLK
CLK => REG[0].CLK
CLK => REG[1].CLK
CLK => REG[2].CLK
CLK => REG[3].CLK
CLK => REG[4].CLK
CLK => REG[5].CLK
CLK => REG[6].CLK
CLK => REG[7].CLK
M => Mux0.IN5
M => Mux7.IN5
M => Mux8.IN2
C0 => Mux0.IN0
C0 => Mux7.IN0
S[0] => Mux0.IN4
S[0] => Mux1.IN2
S[0] => Mux2.IN2
S[0] => Mux3.IN2
S[0] => Mux4.IN2
S[0] => Mux5.IN2
S[0] => Mux6.IN2
S[0] => Mux7.IN4
S[0] => Mux8.IN1
S[1] => Mux0.IN3
S[1] => Mux1.IN1
S[1] => Mux2.IN1
S[1] => Mux3.IN1
S[1] => Mux4.IN1
S[1] => Mux5.IN1
S[1] => Mux6.IN1
S[1] => Mux7.IN3
S[1] => Mux8.IN0
D[0] => Mux7.IN1
D[0] => Mux7.IN2
D[1] => Mux6.IN0
D[2] => Mux5.IN0
D[3] => Mux4.IN0
D[4] => Mux3.IN0
D[5] => Mux2.IN0
D[6] => Mux1.IN0
D[7] => Mux0.IN1
D[7] => Mux0.IN2
QB[0] <= REG[0].DB_MAX_OUTPUT_PORT_TYPE
QB[1] <= REG[1].DB_MAX_OUTPUT_PORT_TYPE
QB[2] <= REG[2].DB_MAX_OUTPUT_PORT_TYPE
QB[3] <= REG[3].DB_MAX_OUTPUT_PORT_TYPE
QB[4] <= REG[4].DB_MAX_OUTPUT_PORT_TYPE
QB[5] <= REG[5].DB_MAX_OUTPUT_PORT_TYPE
QB[6] <= REG[6].DB_MAX_OUTPUT_PORT_TYPE
QB[7] <= REG[7].DB_MAX_OUTPUT_PORT_TYPE
CN <= CY.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|ALU181:inst1
S[0] => Mux0.IN19
S[0] => Mux1.IN19
S[0] => Mux2.IN19
S[0] => Mux3.IN19
S[0] => Mux4.IN19
S[0] => Mux5.IN19
S[0] => Mux6.IN19
S[0] => Mux7.IN19
S[0] => Mux8.IN19
S[1] => Mux0.IN18
S[1] => Mux1.IN18
S[1] => Mux2.IN18
S[1] => Mux3.IN18
S[1] => Mux4.IN18
S[1] => Mux5.IN18
S[1] => Mux6.IN18
S[1] => Mux7.IN18
S[1] => Mux8.IN18
S[2] => Mux0.IN17
S[2] => Mux1.IN17
S[2] => Mux2.IN17
S[2] => Mux3.IN17
S[2] => Mux4.IN17
S[2] => Mux5.IN17
S[2] => Mux6.IN17
S[2] => Mux7.IN17
S[2] => Mux8.IN17
S[3] => Mux0.IN16
S[3] => Mux1.IN16
S[3] => Mux2.IN16
S[3] => Mux3.IN16
S[3] => Mux4.IN16
S[3] => Mux5.IN16
S[3] => Mux6.IN16
S[3] => Mux7.IN16
S[3] => Mux8.IN16
A[0] => Add0.IN18
A[0] => Add4.IN18
A[0] => Add8.IN18
A[0] => F9~64.IN0
A[0] => Add11.IN18
A[0] => Add13.IN10
A[0] => F9~98.IN0
A[0] => F9~124.IN0
A[0] => F9~148.DATAB
A[0] => F9~150.IN0
A[0] => Add18.IN18
A[0] => F9~166.IN0
A[0] => Add20.IN18
A[0] => Add22.IN18
A[0] => F9~192.DATAA
A[0] => F9~81.IN0
A[0] => F9~18.IN0
A[0] => F9~8.DATAA
A[1] => Add0.IN17
A[1] => Add4.IN17
A[1] => Add8.IN17
A[1] => F9~65.IN0
A[1] => Add11.IN17
A[1] => Add13.IN9
A[1] => F9~99.IN0
A[1] => F9~125.IN0
A[1] => F9~147.DATAB
A[1] => F9~151.IN0
A[1] => Add18.IN17
A[1] => F9~167.IN0
A[1] => Add20.IN17
A[1] => Add22.IN17
A[1] => F9~191.DATAA
A[1] => F9~82.IN0
A[1] => F9~19.IN0
A[1] => F9~7.DATAA
A[2] => Add0.IN16
A[2] => Add4.IN16
A[2] => Add8.IN16
A[2] => F9~66.IN0
A[2] => Add11.IN16
A[2] => Add13.IN8
A[2] => F9~100.IN0
A[2] => F9~126.IN0
A[2] => F9~146.DATAB
A[2] => F9~152.IN0
A[2] => Add18.IN16
A[2] => F9~168.IN0
A[2] => Add20.IN16
A[2] => Add22.IN16
A[2] => F9~190.DATAA
A[2] => F9~83.IN0
A[2] => F9~20.IN0
A[2] => F9~6.DATAA
A[3] => Add0.IN15
A[3] => Add4.IN15
A[3] => Add8.IN15
A[3] => F9~67.IN0
A[3] => Add11.IN15
A[3] => Add13.IN7
A[3] => F9~101.IN0
A[3] => F9~127.IN0
A[3] => F9~145.DATAB
A[3] => F9~153.IN0
A[3] => Add18.IN15
A[3] => F9~169.IN0
A[3] => Add20.IN15
A[3] => Add22.IN15
A[3] => F9~189.DATAA
A[3] => F9~84.IN0
A[3] => F9~21.IN0
A[3] => F9~5.DATAA
A[4] => Add0.IN14
A[4] => Add4.IN14
A[4] => Add8.IN14
A[4] => F9~68.IN0
A[4] => Add11.IN14
A[4] => Add13.IN6
A[4] => F9~102.IN0
A[4] => F9~128.IN0
A[4] => F9~144.DATAB
A[4] => F9~154.IN0
A[4] => Add18.IN14
A[4] => F9~170.IN0
A[4] => Add20.IN14
A[4] => Add22.IN14
A[4] => F9~188.DATAA
A[4] => F9~85.IN0
A[4] => F9~22.IN0
A[4] => F9~4.DATAA
A[5] => Add0.IN13
A[5] => Add4.IN13
A[5] => Add8.IN13
A[5] => F9~69.IN0
A[5] => Add11.IN13
A[5] => Add13.IN5
A[5] => F9~103.IN0
A[5] => F9~129.IN0
A[5] => F9~143.DATAB
A[5] => F9~155.IN0
A[5] => Add18.IN13
A[5] => F9~171.IN0
A[5] => Add20.IN13
A[5] => Add22.IN13
A[5] => F9~187.DATAA
A[5] => F9~86.IN0
A[5] => F9~23.IN0
A[5] => F9~3.DATAA
A[6] => Add0.IN12
A[6] => Add4.IN12
A[6] => Add8.IN12
A[6] => F9~70.IN0
A[6] => Add11.IN12
A[6] => Add13.IN4
A[6] => F9~104.IN0
A[6] => F9~130.IN0
A[6] => F9~142.DATAB
A[6] => F9~156.IN0
A[6] => Add18.IN12
A[6] => F9~172.IN0
A[6] => Add20.IN12
A[6] => Add22.IN12
A[6] => F9~186.DATAA
A[6] => F9~87.IN0
A[6] => F9~24.IN0
A[6] => F9~2.DATAA
A[7] => Add0.IN11
A[7] => Add4.IN11
A[7] => Add8.IN11
A[7] => F9~71.IN0
A[7] => Add11.IN11
A[7] => Add13.IN3
A[7] => F9~105.IN0
A[7] => F9~131.IN0
A[7] => F9~141.DATAB
A[7] => Add18.IN11
A[7] => F9~173.IN0
A[7] => Add20.IN11
A[7] => F9~174.IN0
A[7] => Add22.IN11
A[7] => F9~185.DATAA
A[7] => F9~88.IN0
A[7] => F9~25.IN0
A[7] => F9~1.DATAA
B[0] => F9~18.IN1
B[0] => F9~81.IN1
B[0] => Add13.IN18
B[0] => F9~98.IN1
B[0] => F9~123.DATAA
B[0] => F9~124.IN1
B[0] => F9~150.IN1
B[0] => F9~166.IN1
B[0] => F9~64.IN1
B[0] => Add8.IN10
B[0] => F9~54.DATAA
B[1] => F9~19.IN1
B[1] => F9~82.IN1
B[1] => Add13.IN17
B[1] => F9~99.IN1
B[1] => F9~122.DATAA
B[1] => F9~125.IN1
B[1] => F9~151.IN1
B[1] => F9~167.IN1
B[1] => F9~65.IN1
B[1] => Add8.IN9
B[1] => F9~53.DATAA
B[2] => F9~20.IN1
B[2] => F9~83.IN1
B[2] => Add13.IN16
B[2] => F9~100.IN1
B[2] => F9~121.DATAA
B[2] => F9~126.IN1
B[2] => F9~152.IN1
B[2] => F9~168.IN1
B[2] => F9~66.IN1
B[2] => Add8.IN8
B[2] => F9~52.DATAA
B[3] => F9~21.IN1
B[3] => F9~84.IN1
B[3] => Add13.IN15
B[3] => F9~101.IN1
B[3] => F9~120.DATAA
B[3] => F9~127.IN1
B[3] => F9~153.IN1
B[3] => F9~169.IN1
B[3] => F9~67.IN1
B[3] => Add8.IN7
B[3] => F9~51.DATAA
B[4] => F9~22.IN1
B[4] => F9~85.IN1
B[4] => Add13.IN14
B[4] => F9~102.IN1
B[4] => F9~119.DATAA
B[4] => F9~128.IN1
B[4] => F9~154.IN1
B[4] => F9~170.IN1
B[4] => F9~68.IN1
B[4] => Add8.IN6
B[4] => F9~50.DATAA
B[5] => F9~23.IN1
B[5] => F9~86.IN1
B[5] => Add13.IN13
B[5] => F9~103.IN1
B[5] => F9~118.DATAA
B[5] => F9~129.IN1
B[5] => F9~155.IN1
B[5] => F9~171.IN1
B[5] => F9~69.IN1
B[5] => Add8.IN5
B[5] => F9~49.DATAA
B[6] => F9~24.IN1
B[6] => F9~87.IN1
B[6] => Add13.IN12
B[6] => F9~104.IN1
B[6] => F9~117.DATAA
B[6] => F9~130.IN1
B[6] => F9~156.IN1
B[6] => F9~172.IN1
B[6] => F9~70.IN1
B[6] => Add8.IN4
B[6] => F9~48.DATAA
B[7] => F9~25.IN1
B[7] => F9~88.IN1
B[7] => Add13.IN11
B[7] => F9~105.IN1
B[7] => F9~116.DATAA
B[7] => F9~131.IN1
B[7] => F9~174.IN1
B[7] => F9~173.IN1
B[7] => F9~71.IN1
B[7] => Add8.IN3
B[7] => F9~47.DATAA
F[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
COUT[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
COUT[1] <= <GND>
COUT[2] <= <GND>
COUT[3] <= <GND>
M => F9~184.OUTPUTSELECT
M => F9~185.OUTPUTSELECT
M => F9~186.OUTPUTSELECT
M => F9~187.OUTPUTSELECT
M => F9~188.OUTPUTSELECT
M => F9~189.OUTPUTSELECT
M => F9~190.OUTPUTSELECT
M => F9~191.OUTPUTSELECT
M => F9~192.OUTPUTSELECT
M => F9~175.OUTPUTSELECT
M => F9~176.OUTPUTSELECT
M => F9~177.OUTPUTSELECT
M => F9~178.OUTPUTSELECT
M => F9~179.OUTPUTSELECT
M => F9~180.OUTPUTSELECT
M => F9~181.OUTPUTSELECT
M => F9~182.OUTPUTSELECT
M => F9~183.OUTPUTSELECT
M => F9~157.OUTPUTSELECT
M => F9~158.OUTPUTSELECT
M => F9~159.OUTPUTSELECT
M => F9~160.OUTPUTSELECT
M => F9~161.OUTPUTSELECT
M => F9~162.OUTPUTSELECT
M => F9~163.OUTPUTSELECT
M => F9~164.OUTPUTSELECT
M => F9~165.OUTPUTSELECT
M => F9~141.OUTPUTSELECT
M => F9~142.OUTPUTSELECT
M => F9~143.OUTPUTSELECT
M => F9~144.OUTPUTSELECT
M => F9~145.OUTPUTSELECT
M => F9~146.OUTPUTSELECT
M => F9~147.OUTPUTSELECT
M => F9~148.OUTPUTSELECT
M => F9~149.OUTPUTSELECT
M => F9~132.OUTPUTSELECT
M => F9~133.OUTPUTSELECT
M => F9~134.OUTPUTSELECT
M => F9~135.OUTPUTSELECT
M => F9~136.OUTPUTSELECT
M => F9~137.OUTPUTSELECT
M => F9~138.OUTPUTSELECT
M => F9~139.OUTPUTSELECT
M => F9~140.OUTPUTSELECT
M => F9~115.OUTPUTSELECT
M => F9~116.OUTPUTSELECT
M => F9~117.OUTPUTSELECT
M => F9~118.OUTPUTSELECT
M => F9~119.OUTPUTSELECT
M => F9~120.OUTPUTSELECT
M => F9~121.OUTPUTSELECT
M => F9~122.OUTPUTSELECT
M => F9~123.OUTPUTSELECT
M => F9~106.OUTPUTSELECT
M => F9~107.OUTPUTSELECT
M => F9~108.OUTPUTSELECT
M => F9~109.OUTPUTSELECT
M => F9~110.OUTPUTSELECT
M => F9~111.OUTPUTSELECT
M => F9~112.OUTPUTSELECT
M => F9~113.OUTPUTSELECT
M => F9~114.OUTPUTSELECT
M => F9~89.OUTPUTSELECT
M => F9~90.OUTPUTSELECT
M => F9~91.OUTPUTSELECT
M => F9~92.OUTPUTSELECT
M => F9~93.OUTPUTSELECT
M => F9~94.OUTPUTSELECT
M => F9~95.OUTPUTSELECT
M => F9~96.OUTPUTSELECT
M => F9~97.OUTPUTSELECT
M => F9~72.OUTPUTSELECT
M => F9~73.OUTPUTSELECT
M => F9~74.OUTPUTSELECT
M => F9~75.OUTPUTSELECT
M => F9~76.OUTPUTSELECT
M => F9~77.OUTPUTSELECT
M => F9~78.OUTPUTSELECT
M => F9~79.OUTPUTSELECT
M => F9~80.OUTPUTSELECT
M => F9~55.OUTPUTSELECT
M => F9~56.OUTPUTSELECT
M => F9~57.OUTPUTSELECT
M => F9~58.OUTPUTSELECT
M => F9~59.OUTPUTSELECT
M => F9~60.OUTPUTSELECT
M => F9~61.OUTPUTSELECT
M => F9~62.OUTPUTSELECT
M => F9~63.OUTPUTSELECT
M => F9~46.OUTPUTSELECT
M => F9~47.OUTPUTSELECT
M => F9~48.OUTPUTSELECT
M => F9~49.OUTPUTSELECT
M => F9~50.OUTPUTSELECT
M => F9~51.OUTPUTSELECT
M => F9~52.OUTPUTSELECT
M => F9~53.OUTPUTSELECT
M => F9~54.OUTPUTSELECT
M => F9~37.OUTPUTSELECT
M => F9~38.OUTPUTSELECT
M => F9~39.OUTPUTSELECT
M => F9~40.OUTPUTSELECT
M => F9~41.OUTPUTSELECT
M => F9~42.OUTPUTSELECT
M => F9~43.OUTPUTSELECT
M => F9~44.OUTPUTSELECT
M => F9~45.OUTPUTSELECT
M => F9~35.OUTPUTSELECT
M => F9~36.OUTPUTSELECT
M => F9~26.OUTPUTSELECT
M => F9~27.OUTPUTSELECT
M => F9~28.OUTPUTSELECT
M => F9~29.OUTPUTSELECT
M => F9~30.OUTPUTSELECT
M => F9~31.OUTPUTSELECT
M => F9~32.OUTPUTSELECT
M => F9~33.OUTPUTSELECT
M => F9~34.OUTPUTSELECT
M => F9~9.OUTPUTSELECT
M => F9~10.OUTPUTSELECT
M => F9~11.OUTPUTSELECT
M => F9~12.OUTPUTSELECT
M => F9~13.OUTPUTSELECT
M => F9~14.OUTPUTSELECT
M => F9~15.OUTPUTSELECT
M => F9~16.OUTPUTSELECT
M => F9~17.OUTPUTSELECT
M => F9~0.OUTPUTSELECT
M => F9~1.OUTPUTSELECT
M => F9~2.OUTPUTSELECT
M => F9~3.OUTPUTSELECT
M => F9~4.OUTPUTSELECT
M => F9~5.OUTPUTSELECT
M => F9~6.OUTPUTSELECT
M => F9~7.OUTPUTSELECT
M => F9~8.OUTPUTSELECT
CN => Add0.IN10
CN => Add1.IN18
CN => Add2.IN18
CN => Add5.IN18
CN => Add7.IN18
CN => Add12.IN18
CN => Add14.IN18
CN => Add16.IN18
CN => F9~149.DATAB
CN => Add19.IN18
CN => Add21.IN18
CN => Add22.IN10
CN => Add17.IN18
CN => Add10.IN18
CN => Add9.IN18
CN => Add3.IN1
CO <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
FZ <= <GND>


|CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst8
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst8|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst14
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_latch0:inst14|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst7
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst7|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst26
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst26|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|LDR0_2:inst2
LDR0 <= inst7.DB_MAX_OUTPUT_PORT_TYPE
I1 => 74139M:inst.B
I1 => 74139M:inst1.B
I0 => 74139M:inst.A
I0 => 74139M:inst1.A
LDRI => 74139M:inst.G
LDR1 <= inst8.DB_MAX_OUTPUT_PORT_TYPE
LDR2 <= inst9.DB_MAX_OUTPUT_PORT_TYPE
R0_B <= inst11.DB_MAX_OUTPUT_PORT_TYPE
I3 => 74139M:inst2.B
I2 => 74139M:inst2.A
RS_B => 74139M:inst2.G
RD_B => 74139M:inst1.G
R1_B <= inst12.DB_MAX_OUTPUT_PORT_TYPE
R2_B <= inst13.DB_MAX_OUTPUT_PORT_TYPE
RJ_B => inst13.IN0


|CPU_TOP|ALU_MD_G:inst3|LDR0_2:inst2|74139M:inst
Y3N <= 36.DB_MAX_OUTPUT_PORT_TYPE
B => 11.IN0
A => 8.IN0
G => 7.IN0
Y0N <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 35.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|LDR0_2:inst2|74139M:inst2
Y3N <= 36.DB_MAX_OUTPUT_PORT_TYPE
B => 11.IN0
A => 8.IN0
G => 7.IN0
Y0N <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 35.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|LDR0_2:inst2|74139M:inst1
Y3N <= 36.DB_MAX_OUTPUT_PORT_TYPE
B => 11.IN0
A => 8.IN0
G => 7.IN0
Y0N <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 35.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10
R0[0] <= lpm_latch0:inst9.q[0]
R0[1] <= lpm_latch0:inst9.q[1]
R0[2] <= lpm_latch0:inst9.q[2]
R0[3] <= lpm_latch0:inst9.q[3]
R0[4] <= lpm_latch0:inst9.q[4]
R0[5] <= lpm_latch0:inst9.q[5]
R0[6] <= lpm_latch0:inst9.q[6]
R0[7] <= lpm_latch0:inst9.q[7]
CLK => inst3.IN0
CLK => inst4.IN0
CLK => inst5.IN0
LD_R0 => inst3.IN1
d[0] => lpm_latch0:inst9.data[0]
d[0] => lpm_latch0:inst10.data[0]
d[0] => lpm_latch0:inst11.data[0]
d[1] => lpm_latch0:inst9.data[1]
d[1] => lpm_latch0:inst10.data[1]
d[1] => lpm_latch0:inst11.data[1]
d[2] => lpm_latch0:inst9.data[2]
d[2] => lpm_latch0:inst10.data[2]
d[2] => lpm_latch0:inst11.data[2]
d[3] => lpm_latch0:inst9.data[3]
d[3] => lpm_latch0:inst10.data[3]
d[3] => lpm_latch0:inst11.data[3]
d[4] => lpm_latch0:inst9.data[4]
d[4] => lpm_latch0:inst10.data[4]
d[4] => lpm_latch0:inst11.data[4]
d[5] => lpm_latch0:inst9.data[5]
d[5] => lpm_latch0:inst10.data[5]
d[5] => lpm_latch0:inst11.data[5]
d[6] => lpm_latch0:inst9.data[6]
d[6] => lpm_latch0:inst10.data[6]
d[6] => lpm_latch0:inst11.data[6]
d[7] => lpm_latch0:inst9.data[7]
d[7] => lpm_latch0:inst10.data[7]
d[7] => lpm_latch0:inst11.data[7]
R1[0] <= lpm_latch0:inst10.q[0]
R1[1] <= lpm_latch0:inst10.q[1]
R1[2] <= lpm_latch0:inst10.q[2]
R1[3] <= lpm_latch0:inst10.q[3]
R1[4] <= lpm_latch0:inst10.q[4]
R1[5] <= lpm_latch0:inst10.q[5]
R1[6] <= lpm_latch0:inst10.q[6]
R1[7] <= lpm_latch0:inst10.q[7]
LD_R1 => inst4.IN1
R2[0] <= lpm_latch0:inst11.q[0]
R2[1] <= lpm_latch0:inst11.q[1]
R2[2] <= lpm_latch0:inst11.q[2]
R2[3] <= lpm_latch0:inst11.q[3]
R2[4] <= lpm_latch0:inst11.q[4]
R2[5] <= lpm_latch0:inst11.q[5]
R2[6] <= lpm_latch0:inst11.q[6]
R2[7] <= lpm_latch0:inst11.q[7]
LD_R2 => inst5.IN1


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst9|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst10|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|ALU_MD_G:inst3|REG0_2:inst10|lpm_latch0:inst11|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst30
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst30|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst27
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst27|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst21
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst21|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst37
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|ALU_MD_G:inst3|lpm_bustri0:inst37|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6
SW_B <= decoder_ALL:inst40.SW_B
M[1] <= lpm_rom0:inst1.q[0]
M[2] <= lpm_rom0:inst1.q[1]
M[3] <= lpm_rom0:inst1.q[2]
M[4] <= lpm_rom0:inst1.q[3]
M[5] <= lpm_rom0:inst1.q[4]
M[6] <= lpm_rom0:inst1.q[5]
M[7] <= lpm_rom0:inst1.q[6]
M[8] <= lpm_rom0:inst1.q[7]
M[9] <= lpm_rom0:inst1.q[8]
M[10] <= lpm_rom0:inst1.q[9]
M[11] <= lpm_rom0:inst1.q[10]
M[12] <= lpm_rom0:inst1.q[11]
M[13] <= lpm_rom0:inst1.q[12]
M[14] <= lpm_rom0:inst1.q[13]
M[15] <= lpm_rom0:inst1.q[14]
M[16] <= lpm_rom0:inst1.q[15]
M[17] <= lpm_rom0:inst1.q[16]
M[18] <= lpm_rom0:inst1.q[17]
M[19] <= lpm_rom0:inst1.q[18]
M[20] <= lpm_rom0:inst1.q[19]
M[21] <= lpm_rom0:inst1.q[20]
M[22] <= lpm_rom0:inst1.q[21]
M[23] <= lpm_rom0:inst1.q[22]
M[24] <= lpm_rom0:inst1.q[23]
T1 => lpm_rom0:inst1.clock
T3 => uA_reg:inst18.CLK
T3 => inst37.IN0
RST => uA_reg:inst18.RST
FC => uI_C:inst12.FC
FZ => uI_C:inst12.FZ
T2 => inst37.IN1
SWA => uI_C:inst12.SWA
SWB => uI_C:inst12.SWB
IR[2] => uI_C:inst12.I[2]
IR[3] => uI_C:inst12.I[3]
IR[4] => uI_C:inst12.I[4]
IR[5] => uI_C:inst12.I[5]
IR[6] => uI_C:inst12.I[6]
IR[7] => uI_C:inst12.I[7]
RAM_B <= decoder_ALL:inst40.RAM_B
LDRI <= decoder_ALL:inst40.LDRI
LDDR1 <= decoder_ALL:inst40.LDDR1
LDDR2 <= decoder_ALL:inst40.LDDR2
LDIR <= decoder_ALL:inst40.LDIR
LOAD <= decoder_ALL:inst40.LOAD
LDAR <= decoder_ALL:inst40.LDAR
RS_B <= decoder_ALL:inst40.RS_B
RD_B <= decoder_ALL:inst40.RD_B
RJ_B <= decoder_ALL:inst40.RJ_B
PC_B <= decoder_ALL:inst40.PC_B
LDPC <= decoder_ALL:inst40.LDPC
ALU_B <= decoder_ALL:inst40.ALU_B
LED_B <= decoder_ALL:inst40.LED_B
SFT_B <= decoder_ALL:inst40.SFT_B
AR <= decoder_ALL:inst40.AR
uA[0] <= uA_reg:inst18.q[1]
uA[1] <= uA_reg:inst18.q[2]
uA[2] <= uA_reg:inst18.q[3]
uA[3] <= uA_reg:inst18.q[4]
uA[4] <= uA_reg:inst18.q[5]
uA[5] <= uA_reg:inst18.q[6]


|CPU_TOP|uPC:inst6|decoder_ALL:inst40
LDRI <= decoder_A:inst4.LDRI
M[7] => decoder_C:inst6.A
M[8] => decoder_C:inst6.B
M[9] => decoder_C:inst6.C
M[10] => decoder_B:inst5.A
M[11] => decoder_B:inst5.B
M[12] => decoder_B:inst5.C
M[13] => decoder_A:inst4.A
M[14] => decoder_A:inst4.B
M[15] => decoder_A:inst4.C
M[16] => decoder2_4:inst24.A
M[17] => decoder2_4:inst24.B
LDDR1 <= decoder_A:inst4.LDDR1
LDDR2 <= decoder_A:inst4.LDDR2
LDIR <= decoder_A:inst4.LDIR
LOAD <= decoder_A:inst4.LOAD
LDAR <= decoder_A:inst4.LDAR
RS_B <= decoder_B:inst5.RS_B
RD_B <= decoder_B:inst5.RD_B
RJ_B <= decoder_B:inst5.RJ_B
ALU_B <= decoder_B:inst5.ALU_B
PC_B <= decoder_B:inst5.PC_B
SFT_B <= decoder_B:inst5.SFT_B
AR <= decoder_C:inst6.AR
LDPC <= decoder_C:inst6.LDPC
SW_B <= decoder2_4:inst24.Y0
RAM_B <= decoder2_4:inst24.Y1
LED_B <= decoder2_4:inst24.Y2
P[1] <= decoder_C:inst6.P[1]
P[2] <= decoder_C:inst6.P[2]
P[3] <= decoder_C:inst6.P[3]
P[4] <= decoder_C:inst6.P[4]


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_A:inst4
LDRI <= 74138:inst.Y1N
A => 74138:inst.A
B => 74138:inst.B
C => 74138:inst.C
LDDR1 <= inst4.DB_MAX_OUTPUT_PORT_TYPE
LDDR2 <= inst5.DB_MAX_OUTPUT_PORT_TYPE
LDIR <= inst6.DB_MAX_OUTPUT_PORT_TYPE
LOAD <= inst10.DB_MAX_OUTPUT_PORT_TYPE
LDAR <= inst7.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_A:inst4|74138:inst
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_B:inst5
RS_B <= 74138:inst.Y1N
A => 74138:inst.A
B => 74138:inst.B
C => 74138:inst.C
RD_B <= 74138:inst.Y2N
RJ_B <= 74138:inst.Y3N
ALU_B <= inst2.DB_MAX_OUTPUT_PORT_TYPE
PC_B <= inst1.DB_MAX_OUTPUT_PORT_TYPE
SFT_B <= inst3.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_B:inst5|74138:inst
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_C:inst6
AR <= 74138:inst.Y5N
A => 74138:inst.A
B => 74138:inst.B
C => 74138:inst.C
LDPC <= inst1.DB_MAX_OUTPUT_PORT_TYPE
P[1] <= 74138:inst.Y1N
P[2] <= 74138:inst.Y2N
P[3] <= 74138:inst.Y3N
P[4] <= 74138:inst.Y4N


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder_C:inst6|74138:inst
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24
Y1 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
B => 74139M:inst.B
A => 74139M:inst.A
Y0 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
Y2 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
Y3 <= inst4.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|decoder_ALL:inst40|decoder2_4:inst24|74139M:inst
Y3N <= 36.DB_MAX_OUTPUT_PORT_TYPE
B => 11.IN0
A => 8.IN0
G => 7.IN0
Y0N <= 33.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 34.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 35.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|lpm_rom0:inst1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]


|CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hu51:auto_generated.address_a[0]
address_a[1] => altsyncram_hu51:auto_generated.address_a[1]
address_a[2] => altsyncram_hu51:auto_generated.address_a[2]
address_a[3] => altsyncram_hu51:auto_generated.address_a[3]
address_a[4] => altsyncram_hu51:auto_generated.address_a[4]
address_a[5] => altsyncram_hu51:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hu51:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hu51:auto_generated.q_a[0]
q_a[1] <= altsyncram_hu51:auto_generated.q_a[1]
q_a[2] <= altsyncram_hu51:auto_generated.q_a[2]
q_a[3] <= altsyncram_hu51:auto_generated.q_a[3]
q_a[4] <= altsyncram_hu51:auto_generated.q_a[4]
q_a[5] <= altsyncram_hu51:auto_generated.q_a[5]
q_a[6] <= altsyncram_hu51:auto_generated.q_a[6]
q_a[7] <= altsyncram_hu51:auto_generated.q_a[7]
q_a[8] <= altsyncram_hu51:auto_generated.q_a[8]
q_a[9] <= altsyncram_hu51:auto_generated.q_a[9]
q_a[10] <= altsyncram_hu51:auto_generated.q_a[10]
q_a[11] <= altsyncram_hu51:auto_generated.q_a[11]
q_a[12] <= altsyncram_hu51:auto_generated.q_a[12]
q_a[13] <= altsyncram_hu51:auto_generated.q_a[13]
q_a[14] <= altsyncram_hu51:auto_generated.q_a[14]
q_a[15] <= altsyncram_hu51:auto_generated.q_a[15]
q_a[16] <= altsyncram_hu51:auto_generated.q_a[16]
q_a[17] <= altsyncram_hu51:auto_generated.q_a[17]
q_a[18] <= altsyncram_hu51:auto_generated.q_a[18]
q_a[19] <= altsyncram_hu51:auto_generated.q_a[19]
q_a[20] <= altsyncram_hu51:auto_generated.q_a[20]
q_a[21] <= altsyncram_hu51:auto_generated.q_a[21]
q_a[22] <= altsyncram_hu51:auto_generated.q_a[22]
q_a[23] <= altsyncram_hu51:auto_generated.q_a[23]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated
address_a[0] => altsyncram_gc72:altsyncram1.address_a[0]
address_a[1] => altsyncram_gc72:altsyncram1.address_a[1]
address_a[2] => altsyncram_gc72:altsyncram1.address_a[2]
address_a[3] => altsyncram_gc72:altsyncram1.address_a[3]
address_a[4] => altsyncram_gc72:altsyncram1.address_a[4]
address_a[5] => altsyncram_gc72:altsyncram1.address_a[5]
clock0 => altsyncram_gc72:altsyncram1.clock0
q_a[0] <= altsyncram_gc72:altsyncram1.q_a[0]
q_a[1] <= altsyncram_gc72:altsyncram1.q_a[1]
q_a[2] <= altsyncram_gc72:altsyncram1.q_a[2]
q_a[3] <= altsyncram_gc72:altsyncram1.q_a[3]
q_a[4] <= altsyncram_gc72:altsyncram1.q_a[4]
q_a[5] <= altsyncram_gc72:altsyncram1.q_a[5]
q_a[6] <= altsyncram_gc72:altsyncram1.q_a[6]
q_a[7] <= altsyncram_gc72:altsyncram1.q_a[7]
q_a[8] <= altsyncram_gc72:altsyncram1.q_a[8]
q_a[9] <= altsyncram_gc72:altsyncram1.q_a[9]
q_a[10] <= altsyncram_gc72:altsyncram1.q_a[10]
q_a[11] <= altsyncram_gc72:altsyncram1.q_a[11]
q_a[12] <= altsyncram_gc72:altsyncram1.q_a[12]
q_a[13] <= altsyncram_gc72:altsyncram1.q_a[13]
q_a[14] <= altsyncram_gc72:altsyncram1.q_a[14]
q_a[15] <= altsyncram_gc72:altsyncram1.q_a[15]
q_a[16] <= altsyncram_gc72:altsyncram1.q_a[16]
q_a[17] <= altsyncram_gc72:altsyncram1.q_a[17]
q_a[18] <= altsyncram_gc72:altsyncram1.q_a[18]
q_a[19] <= altsyncram_gc72:altsyncram1.q_a[19]
q_a[20] <= altsyncram_gc72:altsyncram1.q_a[20]
q_a[21] <= altsyncram_gc72:altsyncram1.q_a[21]
q_a[22] <= altsyncram_gc72:altsyncram1.q_a[22]
q_a[23] <= altsyncram_gc72:altsyncram1.q_a[23]


|CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|altsyncram_gc72:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE


|CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~47.DATAB
data_read[1] => ram_rom_data_reg~46.DATAB
data_read[2] => ram_rom_data_reg~45.DATAB
data_read[3] => ram_rom_data_reg~44.DATAB
data_read[4] => ram_rom_data_reg~43.DATAB
data_read[5] => ram_rom_data_reg~42.DATAB
data_read[6] => ram_rom_data_reg~41.DATAB
data_read[7] => ram_rom_data_reg~40.DATAB
data_read[8] => ram_rom_data_reg~39.DATAB
data_read[9] => ram_rom_data_reg~38.DATAB
data_read[10] => ram_rom_data_reg~37.DATAB
data_read[11] => ram_rom_data_reg~36.DATAB
data_read[12] => ram_rom_data_reg~35.DATAB
data_read[13] => ram_rom_data_reg~34.DATAB
data_read[14] => ram_rom_data_reg~33.DATAB
data_read[15] => ram_rom_data_reg~32.DATAB
data_read[16] => ram_rom_data_reg~31.DATAB
data_read[17] => ram_rom_data_reg~30.DATAB
data_read[18] => ram_rom_data_reg~29.DATAB
data_read[19] => ram_rom_data_reg~28.DATAB
data_read[20] => ram_rom_data_reg~27.DATAB
data_read[21] => ram_rom_data_reg~26.DATAB
data_read[22] => ram_rom_data_reg~25.DATAB
data_read[23] => ram_rom_data_reg~24.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg~6.DATAB
tdi => ram_rom_data_reg~0.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen~0.IN0
jtag_state_cdr => name_gen~1.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen~1.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen~0.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0~5.IN0
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[1] => process_0~1.IN1
ir_in[1] => process_0~3.IN0
ir_in[1] => ram_rom_incr_addr~0.IN1
ir_in[2] => process_0~3.IN1
ir_in[2] => ram_rom_incr_addr~1.IN1
ir_in[2] => enable_write~0.IN1
ir_in[3] => process_0~0.IN1
ir_in[3] => process_0~2.IN1
ir_in[3] => process_0~6.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[4] => process_0~5.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_hu51:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter~5.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter~10.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~7.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|uPC:inst6|uA_reg:inst18
q[1] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= inst5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
RST => inst6.IN0
CLK => inst2.CLK
CLK => inst7.CLK
CLK => inst8.CLK
CLK => inst3.CLK
CLK => inst5.CLK
CLK => inst4.CLK
d[1] => inst2.DATAIN
d[2] => inst7.DATAIN
d[3] => inst8.DATAIN
d[4] => inst4.DATAIN
d[5] => inst5.DATAIN
d[6] => inst3.DATAIN
s[1] => inst2.PRESET
s[2] => inst7.PRESET
s[3] => inst8.PRESET
s[4] => inst4.PRESET
s[5] => inst5.PRESET
s[6] => inst3.PRESET


|CPU_TOP|uPC:inst6|uI_C:inst12
SE[1] <= inst16.DB_MAX_OUTPUT_PORT_TYPE
SE[2] <= inst15.DB_MAX_OUTPUT_PORT_TYPE
SE[3] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
SE[4] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
SE[5] <= inst.DB_MAX_OUTPUT_PORT_TYPE
SE[6] <= <VCC>
I[2] => inst8.IN0
I[3] => inst5.IN0
I[4] => inst7.IN0
I[5] => inst4.IN0
I[6] => inst3.IN0
I[7] => inst2.IN0
CLK => inst7.IN1
CLK => inst8.IN1
CLK => inst9.IN1
CLK => inst4.IN1
CLK => inst5.IN1
CLK => inst6.IN1
CLK => inst3.IN1
CLK => inst2.IN1
CLK => inst.IN1
P[1] => inst11.IN0
P[2] => inst12.IN0
P[3] => inst13.IN0
P[4] => inst14.IN0
SWA => inst9.IN2
SWB => inst6.IN2
FZ => inst10.IN0
FC => inst10.IN1


|CPU_TOP|step3:inst11
T4 <= inst3.DB_MAX_OUTPUT_PORT_TYPE
STEP => inst3.ACLR
STEP => inst4.ACLR
STEP => inst2.ACLR
STEP => inst1.ACLR
STEP => inst.ACLR
CLK => inst5.IN1
T3 <= inst2.DB_MAX_OUTPUT_PORT_TYPE
T2 <= inst1.DB_MAX_OUTPUT_PORT_TYPE
T1 <= inst.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|fc_z:inst44
FC <= 2.DB_MAX_OUTPUT_PORT_TYPE
SFT_B => 7.IN0
SFT_B => 1.IN1
M[20] => 15.IN1
AR => 13.IN0
T3 => 10.IN1
CO => 1.IN0
CN => 6.IN1
FZ <= 19.DB_MAX_OUTPUT_PORT_TYPE
d[0] => 18.IN0
d[1] => 18.IN1
d[2] => 18.IN2
d[3] => 18.IN3
d[4] => 18.IN4
d[5] => 18.IN5
d[6] => 18.IN6
d[7] => 18.IN7


|CPU_TOP|lpm_bustri0:inst15
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|lpm_bustri0:inst15|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|lpm_ram_dq0:inst9
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component
wren_a => altsyncram_aog1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_aog1:auto_generated.data_a[0]
data_a[1] => altsyncram_aog1:auto_generated.data_a[1]
data_a[2] => altsyncram_aog1:auto_generated.data_a[2]
data_a[3] => altsyncram_aog1:auto_generated.data_a[3]
data_a[4] => altsyncram_aog1:auto_generated.data_a[4]
data_a[5] => altsyncram_aog1:auto_generated.data_a[5]
data_a[6] => altsyncram_aog1:auto_generated.data_a[6]
data_a[7] => altsyncram_aog1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_aog1:auto_generated.address_a[0]
address_a[1] => altsyncram_aog1:auto_generated.address_a[1]
address_a[2] => altsyncram_aog1:auto_generated.address_a[2]
address_a[3] => altsyncram_aog1:auto_generated.address_a[3]
address_a[4] => altsyncram_aog1:auto_generated.address_a[4]
address_a[5] => altsyncram_aog1:auto_generated.address_a[5]
address_a[6] => altsyncram_aog1:auto_generated.address_a[6]
address_a[7] => altsyncram_aog1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_aog1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_aog1:auto_generated.q_a[0]
q_a[1] <= altsyncram_aog1:auto_generated.q_a[1]
q_a[2] <= altsyncram_aog1:auto_generated.q_a[2]
q_a[3] <= altsyncram_aog1:auto_generated.q_a[3]
q_a[4] <= altsyncram_aog1:auto_generated.q_a[4]
q_a[5] <= altsyncram_aog1:auto_generated.q_a[5]
q_a[6] <= altsyncram_aog1:auto_generated.q_a[6]
q_a[7] <= altsyncram_aog1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated
address_a[0] => altsyncram_l4c2:altsyncram1.address_a[0]
address_a[1] => altsyncram_l4c2:altsyncram1.address_a[1]
address_a[2] => altsyncram_l4c2:altsyncram1.address_a[2]
address_a[3] => altsyncram_l4c2:altsyncram1.address_a[3]
address_a[4] => altsyncram_l4c2:altsyncram1.address_a[4]
address_a[5] => altsyncram_l4c2:altsyncram1.address_a[5]
address_a[6] => altsyncram_l4c2:altsyncram1.address_a[6]
address_a[7] => altsyncram_l4c2:altsyncram1.address_a[7]
clock0 => altsyncram_l4c2:altsyncram1.clock0
data_a[0] => altsyncram_l4c2:altsyncram1.data_a[0]
data_a[1] => altsyncram_l4c2:altsyncram1.data_a[1]
data_a[2] => altsyncram_l4c2:altsyncram1.data_a[2]
data_a[3] => altsyncram_l4c2:altsyncram1.data_a[3]
data_a[4] => altsyncram_l4c2:altsyncram1.data_a[4]
data_a[5] => altsyncram_l4c2:altsyncram1.data_a[5]
data_a[6] => altsyncram_l4c2:altsyncram1.data_a[6]
data_a[7] => altsyncram_l4c2:altsyncram1.data_a[7]
q_a[0] <= altsyncram_l4c2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_l4c2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_l4c2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_l4c2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_l4c2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_l4c2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_l4c2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_l4c2:altsyncram1.q_a[7]
wren_a => altsyncram_l4c2:altsyncram1.wren_a


|CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|altsyncram_l4c2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write~0.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg~15.DATAB
data_read[1] => ram_rom_data_reg~14.DATAB
data_read[2] => ram_rom_data_reg~13.DATAB
data_read[3] => ram_rom_data_reg~12.DATAB
data_read[4] => ram_rom_data_reg~11.DATAB
data_read[5] => ram_rom_data_reg~10.DATAB
data_read[6] => ram_rom_data_reg~9.DATAB
data_read[7] => ram_rom_data_reg~8.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg~8.DATAB
tdi => ram_rom_data_reg~0.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen~0.IN0
jtag_state_cdr => name_gen~1.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen~1.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen~0.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0~5.IN0
ir_in[0] => tdo~1.OUTPUTSELECT
ir_in[0] => is_in_use_reg~1.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0~1.IN1
ir_in[1] => process_0~3.IN0
ir_in[1] => ram_rom_incr_addr~0.IN1
ir_in[2] => process_0~3.IN1
ir_in[2] => ram_rom_incr_addr~1.IN1
ir_in[2] => enable_write~0.IN1
ir_in[3] => process_0~0.IN1
ir_in[3] => process_0~2.IN1
ir_in[3] => process_0~6.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[4] => process_0~5.IN1
ir_in[4] => is_in_use_reg~0.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo~1.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|lpm_ram_dq0:inst9|altsyncram:altsyncram_component|altsyncram_aog1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter~5.OUTPUTSELECT
SHIFT => word_counter~6.OUTPUTSELECT
SHIFT => word_counter~7.OUTPUTSELECT
SHIFT => word_counter~8.OUTPUTSELECT
SHIFT => word_counter~9.OUTPUTSELECT
SHIFT => WORD_SR~0.OUTPUTSELECT
SHIFT => WORD_SR~1.OUTPUTSELECT
SHIFT => WORD_SR~2.OUTPUTSELECT
SHIFT => WORD_SR~3.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter~10.OUTPUTSELECT
ENA => word_counter~11.OUTPUTSELECT
ENA => word_counter~12.OUTPUTSELECT
ENA => word_counter~13.OUTPUTSELECT
ENA => word_counter~14.OUTPUTSELECT
ENA => WORD_SR~4.OUTPUTSELECT
ENA => WORD_SR~5.OUTPUTSELECT
ENA => WORD_SR~6.OUTPUTSELECT
ENA => WORD_SR~7.OUTPUTSELECT
TDI => WORD_SR~0.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|REGS_MD:inst12
AR[0] <= lpm_latch0:inst3.q[0]
AR[1] <= lpm_latch0:inst3.q[1]
AR[2] <= lpm_latch0:inst3.q[2]
AR[3] <= lpm_latch0:inst3.q[3]
AR[4] <= lpm_latch0:inst3.q[4]
AR[5] <= lpm_latch0:inst3.q[5]
AR[6] <= lpm_latch0:inst3.q[6]
AR[7] <= lpm_latch0:inst3.q[7]
LDAR => inst28.IN0
T2 => inst28.IN1
T2 => inst31.IN1
BUS[0] <= lpm_bustri0:inst22.tridata[0]
BUS[1] <= lpm_bustri0:inst22.tridata[1]
BUS[2] <= lpm_bustri0:inst22.tridata[2]
BUS[3] <= lpm_bustri0:inst22.tridata[3]
BUS[4] <= lpm_bustri0:inst22.tridata[4]
BUS[5] <= lpm_bustri0:inst22.tridata[5]
BUS[6] <= lpm_bustri0:inst22.tridata[6]
BUS[7] <= lpm_bustri0:inst22.tridata[7]
PC_B => lpm_bustri0:inst22.enabledt
PC[0] <= counter:inst2.q[0]
PC[1] <= counter:inst2.q[1]
PC[2] <= counter:inst2.q[2]
PC[3] <= counter:inst2.q[3]
PC[4] <= counter:inst2.q[4]
PC[5] <= counter:inst2.q[5]
PC[6] <= counter:inst2.q[6]
PC[7] <= counter:inst2.q[7]
LOAD => counter:inst2.LOAD
T4 => inst17.IN0
T4 => inst34.IN0
LDPC => inst17.IN1
RST => counter:inst2.RST
DOUT[0] <= lpm_latch0:inst.q[0]
DOUT[1] <= lpm_latch0:inst.q[1]
DOUT[2] <= lpm_latch0:inst.q[2]
DOUT[3] <= lpm_latch0:inst.q[3]
DOUT[4] <= lpm_latch0:inst.q[4]
DOUT[5] <= lpm_latch0:inst.q[5]
DOUT[6] <= lpm_latch0:inst.q[6]
DOUT[7] <= lpm_latch0:inst.q[7]
LED_B => inst34.IN1
IR[0] <= lpm_latch0:inst1.q[0]
IR[1] <= lpm_latch0:inst1.q[1]
IR[2] <= lpm_latch0:inst1.q[2]
IR[3] <= lpm_latch0:inst1.q[3]
IR[4] <= lpm_latch0:inst1.q[4]
IR[5] <= lpm_latch0:inst1.q[5]
IR[6] <= lpm_latch0:inst1.q[6]
IR[7] <= lpm_latch0:inst1.q[7]
LDIR => inst31.IN0


|CPU_TOP|REGS_MD:inst12|lpm_latch0:inst3
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|REGS_MD:inst12|lpm_latch0:inst3|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|REGS_MD:inst12|lpm_bustri0:inst22
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]


|CPU_TOP|REGS_MD:inst12|lpm_bustri0:inst22|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0]~7.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~6.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~5.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~4.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~3.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~2.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|REGS_MD:inst12|counter:inst2
q[0] <= lpm_counter1:inst.q[0]
q[1] <= lpm_counter1:inst.q[1]
q[2] <= lpm_counter1:inst.q[2]
q[3] <= lpm_counter1:inst.q[3]
q[4] <= lpm_counter1:inst.q[4]
q[5] <= lpm_counter1:inst.q[5]
q[6] <= lpm_counter1:inst.q[6]
q[7] <= lpm_counter1:inst.q[7]
LOAD => lpm_counter1:inst.sload
CLK => lpm_counter1:inst.clock
RST => lpm_counter1:inst.aclr
d[0] => lpm_counter1:inst.data[0]
d[1] => lpm_counter1:inst.data[1]
d[2] => lpm_counter1:inst.data[2]
d[3] => lpm_counter1:inst.data[3]
d[4] => lpm_counter1:inst.data[4]
d[5] => lpm_counter1:inst.data[5]
d[6] => lpm_counter1:inst.data[6]
d[7] => lpm_counter1:inst.data[7]


|CPU_TOP|REGS_MD:inst12|counter:inst2|lpm_counter1:inst
clock => lpm_counter:lpm_counter_component.clock
sload => lpm_counter:lpm_counter_component.sload
aclr => lpm_counter:lpm_counter_component.aclr
data[0] => lpm_counter:lpm_counter_component.data[0]
data[1] => lpm_counter:lpm_counter_component.data[1]
data[2] => lpm_counter:lpm_counter_component.data[2]
data[3] => lpm_counter:lpm_counter_component.data[3]
data[4] => lpm_counter:lpm_counter_component.data[4]
data[5] => lpm_counter:lpm_counter_component.data[5]
data[6] => lpm_counter:lpm_counter_component.data[6]
data[7] => lpm_counter:lpm_counter_component.data[7]
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]


|CPU_TOP|REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component
clock => cntr_k5j:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => cntr_k5j:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_k5j:auto_generated.sload
data[0] => cntr_k5j:auto_generated.data[0]
data[1] => cntr_k5j:auto_generated.data[1]
data[2] => cntr_k5j:auto_generated.data[2]
data[3] => cntr_k5j:auto_generated.data[3]
data[4] => cntr_k5j:auto_generated.data[4]
data[5] => cntr_k5j:auto_generated.data[5]
data[6] => cntr_k5j:auto_generated.data[6]
data[7] => cntr_k5j:auto_generated.data[7]
cin => ~NO_FANOUT~
q[0] <= cntr_k5j:auto_generated.q[0]
q[1] <= cntr_k5j:auto_generated.q[1]
q[2] <= cntr_k5j:auto_generated.q[2]
q[3] <= cntr_k5j:auto_generated.q[3]
q[4] <= cntr_k5j:auto_generated.q[4]
q[5] <= cntr_k5j:auto_generated.q[5]
q[6] <= cntr_k5j:auto_generated.q[6]
q[7] <= cntr_k5j:auto_generated.q[7]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|CPU_TOP|REGS_MD:inst12|counter:inst2|lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_k5j:auto_generated
aclr => counter_reg_bit[7]~8.IN0
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
data[0] => _~17.IN1
data[1] => _~16.IN1
data[2] => _~15.IN1
data[3] => _~14.IN1
data[4] => _~13.IN1
data[5] => _~12.IN1
data[6] => _~11.IN1
data[7] => _~10.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
sload => _~27.IN1
sload => counter_reg_bit[7]~10.IN1


|CPU_TOP|REGS_MD:inst12|lpm_latch0:inst
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|REGS_MD:inst12|lpm_latch0:inst|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TOP|REGS_MD:inst12|lpm_latch0:inst1
data[0] => lpm_latch:lpm_latch_component.data[0]
data[1] => lpm_latch:lpm_latch_component.data[1]
data[2] => lpm_latch:lpm_latch_component.data[2]
data[3] => lpm_latch:lpm_latch_component.data[3]
data[4] => lpm_latch:lpm_latch_component.data[4]
data[5] => lpm_latch:lpm_latch_component.data[5]
data[6] => lpm_latch:lpm_latch_component.data[6]
data[7] => lpm_latch:lpm_latch_component.data[7]
gate => lpm_latch:lpm_latch_component.gate
q[0] <= lpm_latch:lpm_latch_component.q[0]
q[1] <= lpm_latch:lpm_latch_component.q[1]
q[2] <= lpm_latch:lpm_latch_component.q[2]
q[3] <= lpm_latch:lpm_latch_component.q[3]
q[4] <= lpm_latch:lpm_latch_component.q[4]
q[5] <= lpm_latch:lpm_latch_component.q[5]
q[6] <= lpm_latch:lpm_latch_component.q[6]
q[7] <= lpm_latch:lpm_latch_component.q[7]


|CPU_TOP|REGS_MD:inst12|lpm_latch0:inst1|lpm_latch:lpm_latch_component
data[0] => latches[0].DATAIN
data[1] => latches[1].DATAIN
data[2] => latches[2].DATAIN
data[3] => latches[3].DATAIN
data[4] => latches[4].DATAIN
data[5] => latches[5].DATAIN
data[6] => latches[6].DATAIN
data[7] => latches[7].DATAIN
gate => latches[7].LATCH_ENABLE
gate => latches[6].LATCH_ENABLE
gate => latches[5].LATCH_ENABLE
gate => latches[4].LATCH_ENABLE
gate => latches[3].LATCH_ENABLE
gate => latches[2].LATCH_ENABLE
gate => latches[1].LATCH_ENABLE
gate => latches[0].LATCH_ENABLE
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
q[0] <= latches[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= latches[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= latches[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= latches[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= latches[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= latches[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= latches[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= latches[7].DB_MAX_OUTPUT_PORT_TYPE


