# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FullAdder_TopAdder_Multiplier.srcs/sources_1/ip/vio_0/hdl" \
"../../../../FullAdder_TopAdder_Multiplier.srcs/sources_1/new/full_adder.v" \
"../../../../FullAdder_TopAdder_Multiplier.srcs/sources_1/new/top_adder.v" \
"../../../../FullAdder_TopAdder_Multiplier.srcs/sim_1/new/tb_fa.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
