;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 10/4/2016 3:27:04 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2000  	536936444
0x0004	0x16F90000  	5881
0x0008	0x16F10000  	5873
0x000C	0x16F10000  	5873
0x0010	0x16F10000  	5873
0x0014	0x16F10000  	5873
0x0018	0x16F10000  	5873
0x001C	0x16F10000  	5873
0x0020	0x16F10000  	5873
0x0024	0x16F10000  	5873
0x0028	0x16F10000  	5873
0x002C	0x16F10000  	5873
0x0030	0x16F10000  	5873
0x0034	0x16F10000  	5873
0x0038	0x16F10000  	5873
0x003C	0x16F10000  	5873
0x0040	0x16F10000  	5873
0x0044	0x16F10000  	5873
0x0048	0x16F10000  	5873
0x004C	0x16F10000  	5873
0x0050	0x16F10000  	5873
0x0054	0x16F10000  	5873
0x0058	0x16F10000  	5873
0x005C	0x16F10000  	5873
0x0060	0x16F10000  	5873
0x0064	0x16F10000  	5873
0x0068	0x16F10000  	5873
0x006C	0x16F10000  	5873
0x0070	0x16F10000  	5873
0x0074	0x16F10000  	5873
0x0078	0x16F10000  	5873
0x007C	0x16F10000  	5873
0x0080	0x16F10000  	5873
0x0084	0x16F10000  	5873
0x0088	0x16F10000  	5873
0x008C	0x16F10000  	5873
0x0090	0x16F10000  	5873
0x0094	0x16F10000  	5873
0x0098	0x16F10000  	5873
0x009C	0x16F10000  	5873
0x00A0	0x16F10000  	5873
0x00A4	0x16F10000  	5873
0x00A8	0x16F10000  	5873
0x00AC	0x16F10000  	5873
0x00B0	0x16F10000  	5873
0x00B4	0x16F10000  	5873
0x00B8	0x16F10000  	5873
0x00BC	0x16F10000  	5873
0x00C0	0x16F10000  	5873
0x00C4	0x16F10000  	5873
0x00C8	0x16F10000  	5873
0x00CC	0x16F10000  	5873
0x00D0	0x16F10000  	5873
0x00D4	0x16F10000  	5873
0x00D8	0x16F10000  	5873
0x00DC	0x16F10000  	5873
0x00E0	0x16F10000  	5873
0x00E4	0x16F10000  	5873
0x00E8	0x16F10000  	5873
0x00EC	0x16F10000  	5873
0x00F0	0x16F10000  	5873
0x00F4	0x16F10000  	5873
0x00F8	0x16F10000  	5873
0x00FC	0x16F10000  	5873
0x0100	0x16F10000  	5873
0x0104	0x16F10000  	5873
0x0108	0x16F10000  	5873
0x010C	0x16F10000  	5873
0x0110	0x16F10000  	5873
0x0114	0x16F10000  	5873
0x0118	0x16F10000  	5873
0x011C	0x16F10000  	5873
0x0120	0x16F10000  	5873
0x0124	0x16F10000  	5873
0x0128	0x16F10000  	5873
0x012C	0x16F10000  	5873
0x0130	0x16F10000  	5873
0x0134	0x16F10000  	5873
0x0138	0x16F10000  	5873
0x013C	0x16F10000  	5873
0x0140	0x16F10000  	5873
0x0144	0x16F10000  	5873
0x0148	0x16F10000  	5873
0x014C	0x16F10000  	5873
; end of ____SysVT
_main:
;Color_3_ARM.c, 11 :: 		void main()
0x16F8	0xB08B    SUB	SP, SP, #44
0x16FA	0xF000F8AD  BL	6232
0x16FE	0xF000FA87  BL	7184
0x1702	0xF7FFFFEB  BL	5852
0x1706	0xF000FA43  BL	7056
;Color_3_ARM.c, 14 :: 		uint8_t id_buffer[6] = { 0 };
0x170A	0x2000    MOVS	R0, #0
0x170C	0xF88D000C  STRB	R0, [SP, #12]
0x1710	0x2000    MOVS	R0, #0
0x1712	0xF88D000D  STRB	R0, [SP, #13]
0x1716	0xF88D000E  STRB	R0, [SP, #14]
0x171A	0xF88D000F  STRB	R0, [SP, #15]
0x171E	0xF88D0010  STRB	R0, [SP, #16]
0x1722	0xF88D0011  STRB	R0, [SP, #17]
;Color_3_ARM.c, 15 :: 		uint8_t id_reg = 0x12;
; id_reg start address is: 4 (R1)
0x1726	0x2112    MOVS	R1, #18
;Color_3_ARM.c, 16 :: 		uint8_t uart_text[25] = { 0 };
0x1728	0xF10D0B12  ADD	R11, SP, #18
0x172C	0xF10B0A19  ADD	R10, R11, #25
0x1730	0xF8DFC0F8  LDR	R12, [PC, #248]
0x1734	0xF7FFFFAA  BL	___CC2DW+0
;Color_3_ARM.c, 20 :: 		system_setup();
0x1738	0xF88D1000  STRB	R1, [SP, #0]
0x173C	0xF7FFFEDC  BL	_system_setup+0
;Color_3_ARM.c, 23 :: 		UART1_Write_Text( "Device ID:  " );
0x1740	0x483B    LDR	R0, [PC, #236]
0x1742	0xF7FFFD5B  BL	_UART1_Write_Text+0
0x1746	0xF89D1000  LDRB	R1, [SP, #0]
;Color_3_ARM.c, 24 :: 		color_3_hal_read( id_buffer, id_reg, 1 );
0x174A	0xA803    ADD	R0, SP, #12
0x174C	0x2201    MOVS	R2, #1
; id_reg end address is: 4 (R1)
0x174E	0xF7FFFF5D  BL	_color_3_hal_read+0
;Color_3_ARM.c, 25 :: 		IntToHex( id_buffer[0], uart_text );
0x1752	0xF10D0112  ADD	R1, SP, #18
0x1756	0xA803    ADD	R0, SP, #12
0x1758	0x7800    LDRB	R0, [R0, #0]
0x175A	0xF7FFFF29  BL	_IntToHex+0
;Color_3_ARM.c, 26 :: 		UART1_Write_Text( uart_text );
0x175E	0xF10D0012  ADD	R0, SP, #18
0x1762	0xF7FFFD4B  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 27 :: 		UART1_Write_Text( "\r\n\r\n\r\n" );
0x1766	0x4833    LDR	R0, [PC, #204]
0x1768	0xF7FFFD48  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 28 :: 		Delay_ms(1000);
0x176C	0xF64127FF  MOVW	R7, #6911
0x1770	0xF2C007B7  MOVT	R7, #183
0x1774	0xBF00    NOP
0x1776	0xBF00    NOP
L_main0:
0x1778	0x1E7F    SUBS	R7, R7, #1
0x177A	0xD1FD    BNE	L_main0
0x177C	0xBF00    NOP
0x177E	0xBF00    NOP
0x1780	0xBF00    NOP
;Color_3_ARM.c, 30 :: 		while(1)
L_main2:
;Color_3_ARM.c, 32 :: 		color_3_get_rgb_data( &my_color );
0x1782	0xA801    ADD	R0, SP, #4
0x1784	0xF7FFFE3A  BL	_color_3_get_rgb_data+0
;Color_3_ARM.c, 34 :: 		UART1_Write_Text( "Clear Data: " );
0x1788	0x482B    LDR	R0, [PC, #172]
0x178A	0xF7FFFD37  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 35 :: 		IntToStr( my_color.clear_data, uart_text );
0x178E	0xF10D0012  ADD	R0, SP, #18
0x1792	0x4601    MOV	R1, R0
0x1794	0xF8BD0004  LDRH	R0, [SP, #4]
0x1798	0xF7FFFDF8  BL	_IntToStr+0
;Color_3_ARM.c, 36 :: 		UART1_Write_Text( uart_text );
0x179C	0xF10D0012  ADD	R0, SP, #18
0x17A0	0xF7FFFD2C  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 37 :: 		UART1_Write_Text( "\r\n" );
0x17A4	0x4825    LDR	R0, [PC, #148]
0x17A6	0xF7FFFD29  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 39 :: 		UART1_Write_Text( "Red Data:   " );
0x17AA	0x4825    LDR	R0, [PC, #148]
0x17AC	0xF7FFFD26  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 40 :: 		IntToStr( my_color.red_data, uart_text );
0x17B0	0xF10D0012  ADD	R0, SP, #18
0x17B4	0x4601    MOV	R1, R0
0x17B6	0xF8BD0006  LDRH	R0, [SP, #6]
0x17BA	0xF7FFFDE7  BL	_IntToStr+0
;Color_3_ARM.c, 41 :: 		UART1_Write_Text( uart_text );
0x17BE	0xF10D0012  ADD	R0, SP, #18
0x17C2	0xF7FFFD1B  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 42 :: 		UART1_Write_Text( "\r\n" );
0x17C6	0x481F    LDR	R0, [PC, #124]
0x17C8	0xF7FFFD18  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 44 :: 		UART1_Write_Text( "Green Data: " );
0x17CC	0x481E    LDR	R0, [PC, #120]
0x17CE	0xF7FFFD15  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 45 :: 		IntToStr( my_color.green_data, uart_text );
0x17D2	0xF10D0012  ADD	R0, SP, #18
0x17D6	0x4601    MOV	R1, R0
0x17D8	0xF8BD0008  LDRH	R0, [SP, #8]
0x17DC	0xF7FFFDD6  BL	_IntToStr+0
;Color_3_ARM.c, 46 :: 		UART1_Write_Text( uart_text );
0x17E0	0xF10D0012  ADD	R0, SP, #18
0x17E4	0xF7FFFD0A  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 47 :: 		UART1_Write_Text( "\r\n" );
0x17E8	0x4818    LDR	R0, [PC, #96]
0x17EA	0xF7FFFD07  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 49 :: 		UART1_Write_Text( "Blue Data:  " );
0x17EE	0x4818    LDR	R0, [PC, #96]
0x17F0	0xF7FFFD04  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 50 :: 		IntToStr( my_color.blue_data, uart_text );
0x17F4	0xF10D0012  ADD	R0, SP, #18
0x17F8	0x4601    MOV	R1, R0
0x17FA	0xF8BD000A  LDRH	R0, [SP, #10]
0x17FE	0xF7FFFDC5  BL	_IntToStr+0
;Color_3_ARM.c, 51 :: 		UART1_Write_Text( uart_text );
0x1802	0xF10D0012  ADD	R0, SP, #18
0x1806	0xF7FFFCF9  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 52 :: 		UART1_Write_Text( "\r\n" );
0x180A	0x4812    LDR	R0, [PC, #72]
0x180C	0xF7FFFCF6  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 54 :: 		Delay_ms(1000);
0x1810	0xF64127FF  MOVW	R7, #6911
0x1814	0xF2C007B7  MOVT	R7, #183
L_main4:
0x1818	0x1E7F    SUBS	R7, R7, #1
0x181A	0xD1FD    BNE	L_main4
0x181C	0xBF00    NOP
0x181E	0xBF00    NOP
0x1820	0xBF00    NOP
0x1822	0xBF00    NOP
0x1824	0xBF00    NOP
;Color_3_ARM.c, 55 :: 		}
0x1826	0xE7AC    B	L_main2
;Color_3_ARM.c, 56 :: 		}
L_end_main:
L__main_end_loop:
0x1828	0xE7FE    B	L__main_end_loop
0x182A	0xBF00    NOP
0x182C	0x1B0F0000  	?ICSmain_uart_text_L0+0
0x1830	0x003C2000  	?lstr1_Color_3_ARM+0
0x1834	0x00492000  	?lstr2_Color_3_ARM+0
0x1838	0x00502000  	?lstr3_Color_3_ARM+0
0x183C	0x005D2000  	?lstr4_Color_3_ARM+0
0x1840	0x00602000  	?lstr5_Color_3_ARM+0
0x1844	0x006D2000  	?lstr6_Color_3_ARM+0
0x1848	0x00702000  	?lstr7_Color_3_ARM+0
0x184C	0x007D2000  	?lstr8_Color_3_ARM+0
0x1850	0x00802000  	?lstr9_Color_3_ARM+0
0x1854	0x008D2000  	?lstr10_Color_3_ARM+0
; end of _main
___CC2DW:
;__Lib_System_105_107.c, 27 :: 		
0x168C	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 29 :: 		
L_loopDW:
;__Lib_System_105_107.c, 30 :: 		
0x168E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_105_107.c, 31 :: 		
0x1692	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_105_107.c, 32 :: 		
0x1696	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 33 :: 		
0x169A	0xD1F8    BNE	L_loopDW
;__Lib_System_105_107.c, 35 :: 		
L_end___CC2DW:
0x169C	0xB001    ADD	SP, SP, #4
0x169E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_105_107.c, 69 :: 		
0x16A0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 71 :: 		
0x16A2	0xF04F0900  MOV	R9, #0
;__Lib_System_105_107.c, 72 :: 		
0x16A6	0xF04F0C00  MOV	R12, #0
;__Lib_System_105_107.c, 73 :: 		
0x16AA	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_105_107.c, 74 :: 		
0x16AE	0xDC04    BGT	L_loopFZs
;__Lib_System_105_107.c, 75 :: 		
0x16B0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_105_107.c, 76 :: 		
0x16B4	0xDB01    BLT	L_loopFZs
;__Lib_System_105_107.c, 77 :: 		
0x16B6	0x46D4    MOV	R12, R10
;__Lib_System_105_107.c, 78 :: 		
0x16B8	0x46EA    MOV	R10, SP
;__Lib_System_105_107.c, 79 :: 		
L_loopFZs:
;__Lib_System_105_107.c, 80 :: 		
0x16BA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_105_107.c, 81 :: 		
0x16BE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_105_107.c, 82 :: 		
0x16C2	0xD1FA    BNE	L_loopFZs
;__Lib_System_105_107.c, 83 :: 		
0x16C4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_105_107.c, 84 :: 		
0x16C8	0xDD05    BLE	L_norep
;__Lib_System_105_107.c, 85 :: 		
0x16CA	0x46E2    MOV	R10, R12
;__Lib_System_105_107.c, 86 :: 		
0x16CC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_105_107.c, 87 :: 		
0x16D0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_105_107.c, 88 :: 		
0x16D4	0xE7F1    B	L_loopFZs
;__Lib_System_105_107.c, 89 :: 		
L_norep:
;__Lib_System_105_107.c, 91 :: 		
L_end___FillZeros:
0x16D6	0xB001    ADD	SP, SP, #4
0x16D8	0x4770    BX	LR
; end of ___FillZeros
_system_setup:
;Color_3_ARM.c, 58 :: 		void system_setup( void )
0x14F8	0xB081    SUB	SP, SP, #4
0x14FA	0xF8CDE000  STR	LR, [SP, #0]
;Color_3_ARM.c, 62 :: 		GPIO_Digital_Input( &GPIOD_BASE, _GPIO_PINMASK_10 );
0x14FE	0xF2404100  MOVW	R1, #1024
0x1502	0x4824    LDR	R0, [PC, #144]
0x1504	0xF7FFFE6E  BL	_GPIO_Digital_Input+0
;Color_3_ARM.c, 63 :: 		Delay_ms(300);
0x1508	0xF64E677F  MOVW	R7, #61055
0x150C	0xF2C00736  MOVT	R7, #54
L_system_setup6:
0x1510	0x1E7F    SUBS	R7, R7, #1
0x1512	0xD1FD    BNE	L_system_setup6
0x1514	0xBF00    NOP
0x1516	0xBF00    NOP
0x1518	0xBF00    NOP
0x151A	0xBF00    NOP
0x151C	0xBF00    NOP
;Color_3_ARM.c, 66 :: 		UART1_Init( 115200 );
0x151E	0xF44F30E1  MOV	R0, #115200
0x1522	0xF7FFFE79  BL	_UART1_Init+0
;Color_3_ARM.c, 67 :: 		Delay_ms(300);
0x1526	0xF64E677F  MOVW	R7, #61055
0x152A	0xF2C00736  MOVT	R7, #54
0x152E	0xBF00    NOP
0x1530	0xBF00    NOP
L_system_setup8:
0x1532	0x1E7F    SUBS	R7, R7, #1
0x1534	0xD1FD    BNE	L_system_setup8
0x1536	0xBF00    NOP
0x1538	0xBF00    NOP
0x153A	0xBF00    NOP
;Color_3_ARM.c, 68 :: 		UART1_Write_Text( "UART Initialized\r\n" );
0x153C	0x4816    LDR	R0, [PC, #88]
0x153E	0xF7FFFE5D  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 71 :: 		I2C1_Init_Advanced( 100000, &_GPIO_MODULE_I2C1_PB67 );
0x1542	0x4916    LDR	R1, [PC, #88]
0x1544	0x4816    LDR	R0, [PC, #88]
0x1546	0xF7FFFF13  BL	_I2C1_Init_Advanced+0
;Color_3_ARM.c, 72 :: 		Delay_ms(500);
0x154A	0xF648577F  MOVW	R7, #36223
0x154E	0xF2C0075B  MOVT	R7, #91
L_system_setup10:
0x1552	0x1E7F    SUBS	R7, R7, #1
0x1554	0xD1FD    BNE	L_system_setup10
0x1556	0xBF00    NOP
0x1558	0xBF00    NOP
0x155A	0xBF00    NOP
0x155C	0xBF00    NOP
0x155E	0xBF00    NOP
;Color_3_ARM.c, 73 :: 		UART1_Write_Text( "I2C Initialized\r\n" );
0x1560	0x4810    LDR	R0, [PC, #64]
0x1562	0xF7FFFE4B  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 75 :: 		color_3_init( _i2c_address );
0x1566	0x4810    LDR	R0, [PC, #64]
0x1568	0x7800    LDRB	R0, [R0, #0]
0x156A	0xF7FFFE6F  BL	_color_3_init+0
;Color_3_ARM.c, 76 :: 		Delay_ms(300);
0x156E	0xF64E677F  MOVW	R7, #61055
0x1572	0xF2C00736  MOVT	R7, #54
0x1576	0xBF00    NOP
0x1578	0xBF00    NOP
L_system_setup12:
0x157A	0x1E7F    SUBS	R7, R7, #1
0x157C	0xD1FD    BNE	L_system_setup12
0x157E	0xBF00    NOP
0x1580	0xBF00    NOP
0x1582	0xBF00    NOP
;Color_3_ARM.c, 78 :: 		UART1_Write_Text( "Color 3 Initialized\r\n" );
0x1584	0x4809    LDR	R0, [PC, #36]
0x1586	0xF7FFFE39  BL	_UART1_Write_Text+0
;Color_3_ARM.c, 79 :: 		}
L_end_system_setup:
0x158A	0xF8DDE000  LDR	LR, [SP, #0]
0x158E	0xB001    ADD	SP, SP, #4
0x1590	0x4770    BX	LR
0x1592	0xBF00    NOP
0x1594	0x14004001  	GPIOD_BASE+0
0x1598	0x00002000  	?lstr11_Color_3_ARM+0
0x159C	0x1A9C0000  	__GPIO_MODULE_I2C1_PB67+0
0x15A0	0x86A00001  	#100000
0x15A4	0x00132000  	?lstr12_Color_3_ARM+0
0x15A8	0x00252000  	__i2c_address+0
0x15AC	0x00262000  	?lstr13_Color_3_ARM+0
; end of _system_setup
_GPIO_Digital_Input:
;__Lib_GPIO_32F10x.c, 369 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x11E4	0xB081    SUB	SP, SP, #4
0x11E6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 370 :: 		
0x11EA	0xF04F0242  MOV	R2, #66
0x11EE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x11F0	0xF7FFFB40  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 371 :: 		
L_end_GPIO_Digital_Input:
0x11F4	0xF8DDE000  LDR	LR, [SP, #0]
0x11F8	0xB001    ADD	SP, SP, #4
0x11FA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0874	0xB081    SUB	SP, SP, #4
0x0876	0xF8CDE000  STR	LR, [SP, #0]
0x087A	0xB28C    UXTH	R4, R1
0x087C	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x087E	0x4B77    LDR	R3, [PC, #476]
0x0880	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x0884	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x0886	0x4618    MOV	R0, R3
0x0888	0xF7FFFF04  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x088C	0xF1B40FFF  CMP	R4, #255
0x0890	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x0892	0x4B73    LDR	R3, [PC, #460]
0x0894	0x429D    CMP	R5, R3
0x0896	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x0898	0xF04F3333  MOV	R3, #858993459
0x089C	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x089E	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x08A0	0x2D42    CMP	R5, #66
0x08A2	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x08A4	0xF04F3344  MOV	R3, #1145324612
0x08A8	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x08AA	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x08AC	0xF64F73FF  MOVW	R3, #65535
0x08B0	0x429C    CMP	R4, R3
0x08B2	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x08B4	0x4B6A    LDR	R3, [PC, #424]
0x08B6	0x429D    CMP	R5, R3
0x08B8	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x08BA	0xF04F3333  MOV	R3, #858993459
0x08BE	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x08C0	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x08C2	0xF04F3333  MOV	R3, #858993459
0x08C6	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x08C8	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x08CA	0x2D42    CMP	R5, #66
0x08CC	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x08CE	0xF04F3344  MOV	R3, #1145324612
0x08D2	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x08D4	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x08D6	0xF04F3344  MOV	R3, #1145324612
0x08DA	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x08DC	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x08DE	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x08E0	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x08E2	0xF0050301  AND	R3, R5, #1
0x08E6	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x08E8	0x2100    MOVS	R1, #0
0x08EA	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x08EC	0xF0050302  AND	R3, R5, #2
0x08F0	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x08F2	0xF40573C0  AND	R3, R5, #384
0x08F6	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x08F8	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x08FA	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x08FC	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x08FE	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0900	0xF0050304  AND	R3, R5, #4
0x0904	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x0906	0xF0050320  AND	R3, R5, #32
0x090A	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x090C	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x090E	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0910	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x0912	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x0914	0xF0050308  AND	R3, R5, #8
0x0918	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x091A	0xF0050320  AND	R3, R5, #32
0x091E	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0920	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x0922	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x0924	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x0926	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0928	0x4B4E    LDR	R3, [PC, #312]
0x092A	0xEA050303  AND	R3, R5, R3, LSL #0
0x092E	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0930	0x2003    MOVS	R0, #3
0x0932	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x0934	0xF4057300  AND	R3, R5, #512
0x0938	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x093A	0x2002    MOVS	R0, #2
0x093C	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x093E	0xF4056380  AND	R3, R5, #1024
0x0942	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x0944	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x0946	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0948	0xF005030C  AND	R3, R5, #12
0x094C	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x094E	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0950	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x0952	0xF00403FF  AND	R3, R4, #255
0x0956	0xB29B    UXTH	R3, R3
0x0958	0x2B00    CMP	R3, #0
0x095A	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x095C	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x095E	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x0960	0xFA1FF884  UXTH	R8, R4
0x0964	0x4632    MOV	R2, R6
0x0966	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x0968	0x2808    CMP	R0, #8
0x096A	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x096C	0xF04F0301  MOV	R3, #1
0x0970	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x0974	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x0978	0x42A3    CMP	R3, R4
0x097A	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x097C	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x097E	0xF04F030F  MOV	R3, #15
0x0982	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x0984	0x43DB    MVN	R3, R3
0x0986	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x098A	0xFA01F305  LSL	R3, R1, R5
0x098E	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0992	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x0994	0xF4067381  AND	R3, R6, #258
0x0998	0xF5B37F81  CMP	R3, #258
0x099C	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x099E	0xF2020414  ADDW	R4, R2, #20
0x09A2	0xF04F0301  MOV	R3, #1
0x09A6	0x4083    LSLS	R3, R0
0x09A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x09AA	0xF0060382  AND	R3, R6, #130
0x09AE	0x2B82    CMP	R3, #130
0x09B0	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x09B2	0xF2020410  ADDW	R4, R2, #16
0x09B6	0xF04F0301  MOV	R3, #1
0x09BA	0x4083    LSLS	R3, R0
0x09BC	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x09BE	0x462F    MOV	R7, R5
0x09C0	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x09C2	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x09C4	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x09C6	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x09C8	0xFA1FF088  UXTH	R0, R8
0x09CC	0x460F    MOV	R7, R1
0x09CE	0x4631    MOV	R1, R6
0x09D0	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x09D2	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x09D4	0x460F    MOV	R7, R1
0x09D6	0x4629    MOV	R1, R5
0x09D8	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x09DA	0xF1B00FFF  CMP	R0, #255
0x09DE	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x09E0	0x1D33    ADDS	R3, R6, #4
0x09E2	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x09E6	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x09E8	0x2A08    CMP	R2, #8
0x09EA	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x09EC	0xF2020408  ADDW	R4, R2, #8
0x09F0	0xF04F0301  MOV	R3, #1
0x09F4	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x09F8	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x09FC	0x42A3    CMP	R3, R4
0x09FE	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0A00	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x0A02	0xF04F030F  MOV	R3, #15
0x0A06	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0A08	0x43DB    MVN	R3, R3
0x0A0A	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0A0E	0xFA07F305  LSL	R3, R7, R5
0x0A12	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x0A16	0xF4017381  AND	R3, R1, #258
0x0A1A	0xF5B37F81  CMP	R3, #258
0x0A1E	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0A20	0xF2060514  ADDW	R5, R6, #20
0x0A24	0xF2020408  ADDW	R4, R2, #8
0x0A28	0xF04F0301  MOV	R3, #1
0x0A2C	0x40A3    LSLS	R3, R4
0x0A2E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0A30	0xF0010382  AND	R3, R1, #130
0x0A34	0x2B82    CMP	R3, #130
0x0A36	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0A38	0xF2060510  ADDW	R5, R6, #16
0x0A3C	0xF2020408  ADDW	R4, R2, #8
0x0A40	0xF04F0301  MOV	R3, #1
0x0A44	0x40A3    LSLS	R3, R4
0x0A46	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0A48	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0A4A	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0A4C	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0A4E	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0A50	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x0A54	0xF8DDE000  LDR	LR, [SP, #0]
0x0A58	0xB001    ADD	SP, SP, #4
0x0A5A	0x4770    BX	LR
0x0A5C	0xFC00FFFF  	#-1024
0x0A60	0x00140008  	#524308
0x0A64	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0694	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0696	0x4919    LDR	R1, [PC, #100]
0x0698	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x069C	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x069E	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x06A0	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x06A2	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x06A4	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x06A6	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x06A8	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x06AA	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x06AC	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x06AE	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x06B0	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x06B2	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x06B4	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x06B6	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x06B8	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x06BA	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x06BE	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x06C0	0x490F    LDR	R1, [PC, #60]
0x06C2	0x4288    CMP	R0, R1
0x06C4	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x06C6	0x490F    LDR	R1, [PC, #60]
0x06C8	0x4288    CMP	R0, R1
0x06CA	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x06CC	0x490E    LDR	R1, [PC, #56]
0x06CE	0x4288    CMP	R0, R1
0x06D0	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x06D2	0x490E    LDR	R1, [PC, #56]
0x06D4	0x4288    CMP	R0, R1
0x06D6	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x06D8	0x490D    LDR	R1, [PC, #52]
0x06DA	0x4288    CMP	R0, R1
0x06DC	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x06DE	0x490D    LDR	R1, [PC, #52]
0x06E0	0x4288    CMP	R0, R1
0x06E2	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x06E4	0x490C    LDR	R1, [PC, #48]
0x06E6	0x4288    CMP	R0, R1
0x06E8	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x06EA	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x06EC	0x490B    LDR	R1, [PC, #44]
0x06EE	0x6809    LDR	R1, [R1, #0]
0x06F0	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x06F4	0x4909    LDR	R1, [PC, #36]
0x06F6	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x06F8	0xB001    ADD	SP, SP, #4
0x06FA	0x4770    BX	LR
0x06FC	0xFC00FFFF  	#-1024
0x0700	0x08004001  	#1073809408
0x0704	0x0C004001  	#1073810432
0x0708	0x10004001  	#1073811456
0x070C	0x14004001  	#1073812480
0x0710	0x18004001  	#1073813504
0x0714	0x1C004001  	#1073814528
0x0718	0x20004001  	#1073815552
0x071C	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
_UART1_Init:
;__Lib_UART_123_45.c, 401 :: 		
; baud_rate start address is: 0 (R0)
0x1218	0xB081    SUB	SP, SP, #4
0x121A	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45.c, 402 :: 		
0x121E	0x4A09    LDR	R2, [PC, #36]
0x1220	0xF2400100  MOVW	R1, #0
0x1224	0xB404    PUSH	(R2)
0x1226	0xB402    PUSH	(R1)
0x1228	0xF2400300  MOVW	R3, #0
0x122C	0xF2400200  MOVW	R2, #0
0x1230	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x1232	0x4805    LDR	R0, [PC, #20]
0x1234	0xF7FFFC18  BL	__Lib_UART_123_45_UARTx_Init_Advanced+0
0x1238	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45.c, 403 :: 		
L_end_UART1_Init:
0x123A	0xF8DDE000  LDR	LR, [SP, #0]
0x123E	0xB001    ADD	SP, SP, #4
0x1240	0x4770    BX	LR
0x1242	0xBF00    NOP
0x1244	0x1A300000  	__GPIO_MODULE_USART1_PA9_10+0
0x1248	0x38004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_UARTx_Init_Advanced:
;__Lib_UART_123_45.c, 294 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0A68	0xB089    SUB	SP, SP, #36
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
0x0A6E	0x4683    MOV	R11, R0
0x0A70	0xB298    UXTH	R0, R3
0x0A72	0x468C    MOV	R12, R1
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 44 (R11)
; baud_rate start address is: 48 (R12)
; parity start address is: 0 (R0)
; stop_bits start address is: 4 (R1)
0x0A74	0xF8BD1024  LDRH	R1, [SP, #36]
; module start address is: 24 (R6)
0x0A78	0x9E0A    LDR	R6, [SP, #40]
;__Lib_UART_123_45.c, 298 :: 		
0x0A7A	0xAC04    ADD	R4, SP, #16
0x0A7C	0xF8AD1004  STRH	R1, [SP, #4]
0x0A80	0xF8AD0008  STRH	R0, [SP, #8]
0x0A84	0x4620    MOV	R0, R4
0x0A86	0xF7FFFE4B  BL	_RCC_GetClocksFrequency+0
0x0A8A	0xF8BD0008  LDRH	R0, [SP, #8]
0x0A8E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 301 :: 		
0x0A92	0x4C64    LDR	R4, [PC, #400]
0x0A94	0x45A3    CMP	R11, R4
0x0A96	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced15
;__Lib_UART_123_45.c, 302 :: 		
0x0A98	0x2501    MOVS	R5, #1
0x0A9A	0xB26D    SXTB	R5, R5
0x0A9C	0x4C62    LDR	R4, [PC, #392]
0x0A9E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 303 :: 		
0x0AA0	0x4D62    LDR	R5, [PC, #392]
0x0AA2	0x4C63    LDR	R4, [PC, #396]
0x0AA4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 304 :: 		
0x0AA6	0x4D63    LDR	R5, [PC, #396]
0x0AA8	0x4C63    LDR	R4, [PC, #396]
0x0AAA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 305 :: 		
0x0AAC	0x4D63    LDR	R5, [PC, #396]
0x0AAE	0x4C64    LDR	R4, [PC, #400]
0x0AB0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 306 :: 		
0x0AB2	0x4D64    LDR	R5, [PC, #400]
0x0AB4	0x4C64    LDR	R4, [PC, #400]
0x0AB6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 307 :: 		
0x0AB8	0x9C07    LDR	R4, [SP, #28]
0x0ABA	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 308 :: 		
0x0ABC	0xE056    B	L___Lib_UART_123_45_UARTx_Init_Advanced16
L___Lib_UART_123_45_UARTx_Init_Advanced15:
;__Lib_UART_123_45.c, 309 :: 		
0x0ABE	0x4C63    LDR	R4, [PC, #396]
0x0AC0	0x45A3    CMP	R11, R4
0x0AC2	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced17
;__Lib_UART_123_45.c, 310 :: 		
0x0AC4	0x2501    MOVS	R5, #1
0x0AC6	0xB26D    SXTB	R5, R5
0x0AC8	0x4C61    LDR	R4, [PC, #388]
0x0ACA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 311 :: 		
0x0ACC	0x4D61    LDR	R5, [PC, #388]
0x0ACE	0x4C58    LDR	R4, [PC, #352]
0x0AD0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 312 :: 		
0x0AD2	0x4D61    LDR	R5, [PC, #388]
0x0AD4	0x4C58    LDR	R4, [PC, #352]
0x0AD6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 313 :: 		
0x0AD8	0x4D60    LDR	R5, [PC, #384]
0x0ADA	0x4C59    LDR	R4, [PC, #356]
0x0ADC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 314 :: 		
0x0ADE	0x4D60    LDR	R5, [PC, #384]
0x0AE0	0x4C59    LDR	R4, [PC, #356]
0x0AE2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 315 :: 		
0x0AE4	0x9C06    LDR	R4, [SP, #24]
0x0AE6	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 316 :: 		
0x0AE8	0xE040    B	L___Lib_UART_123_45_UARTx_Init_Advanced18
L___Lib_UART_123_45_UARTx_Init_Advanced17:
;__Lib_UART_123_45.c, 317 :: 		
0x0AEA	0x4C5E    LDR	R4, [PC, #376]
0x0AEC	0x45A3    CMP	R11, R4
0x0AEE	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced19
;__Lib_UART_123_45.c, 318 :: 		
0x0AF0	0x2501    MOVS	R5, #1
0x0AF2	0xB26D    SXTB	R5, R5
0x0AF4	0x4C5C    LDR	R4, [PC, #368]
0x0AF6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 319 :: 		
0x0AF8	0x4D5C    LDR	R5, [PC, #368]
0x0AFA	0x4C4D    LDR	R4, [PC, #308]
0x0AFC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 320 :: 		
0x0AFE	0x4D5C    LDR	R5, [PC, #368]
0x0B00	0x4C4D    LDR	R4, [PC, #308]
0x0B02	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 321 :: 		
0x0B04	0x4D5B    LDR	R5, [PC, #364]
0x0B06	0x4C4E    LDR	R4, [PC, #312]
0x0B08	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 322 :: 		
0x0B0A	0x4D5B    LDR	R5, [PC, #364]
0x0B0C	0x4C4E    LDR	R4, [PC, #312]
0x0B0E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 323 :: 		
0x0B10	0x9C06    LDR	R4, [SP, #24]
0x0B12	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 324 :: 		
0x0B14	0xE02A    B	L___Lib_UART_123_45_UARTx_Init_Advanced20
L___Lib_UART_123_45_UARTx_Init_Advanced19:
;__Lib_UART_123_45.c, 325 :: 		
0x0B16	0x4C59    LDR	R4, [PC, #356]
0x0B18	0x45A3    CMP	R11, R4
0x0B1A	0xD112    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced21
;__Lib_UART_123_45.c, 326 :: 		
0x0B1C	0x2501    MOVS	R5, #1
0x0B1E	0xB26D    SXTB	R5, R5
0x0B20	0x4C57    LDR	R4, [PC, #348]
0x0B22	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 327 :: 		
0x0B24	0x4D57    LDR	R5, [PC, #348]
0x0B26	0x4C42    LDR	R4, [PC, #264]
0x0B28	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 328 :: 		
0x0B2A	0x4D57    LDR	R5, [PC, #348]
0x0B2C	0x4C42    LDR	R4, [PC, #264]
0x0B2E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 329 :: 		
0x0B30	0x4D56    LDR	R5, [PC, #344]
0x0B32	0x4C43    LDR	R4, [PC, #268]
0x0B34	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 330 :: 		
0x0B36	0x4D56    LDR	R5, [PC, #344]
0x0B38	0x4C43    LDR	R4, [PC, #268]
0x0B3A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 331 :: 		
0x0B3C	0x9C06    LDR	R4, [SP, #24]
0x0B3E	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 332 :: 		
0x0B40	0xE014    B	L___Lib_UART_123_45_UARTx_Init_Advanced22
L___Lib_UART_123_45_UARTx_Init_Advanced21:
;__Lib_UART_123_45.c, 333 :: 		
0x0B42	0x4C54    LDR	R4, [PC, #336]
0x0B44	0x45A3    CMP	R11, R4
0x0B46	0xD111    BNE	L___Lib_UART_123_45_UARTx_Init_Advanced23
;__Lib_UART_123_45.c, 334 :: 		
0x0B48	0x2501    MOVS	R5, #1
0x0B4A	0xB26D    SXTB	R5, R5
0x0B4C	0x4C52    LDR	R4, [PC, #328]
0x0B4E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 335 :: 		
0x0B50	0x4D52    LDR	R5, [PC, #328]
0x0B52	0x4C37    LDR	R4, [PC, #220]
0x0B54	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 336 :: 		
0x0B56	0x4D52    LDR	R5, [PC, #328]
0x0B58	0x4C37    LDR	R4, [PC, #220]
0x0B5A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 337 :: 		
0x0B5C	0x4D51    LDR	R5, [PC, #324]
0x0B5E	0x4C38    LDR	R4, [PC, #224]
0x0B60	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 338 :: 		
0x0B62	0x4D51    LDR	R5, [PC, #324]
0x0B64	0x4C38    LDR	R4, [PC, #224]
0x0B66	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45.c, 339 :: 		
0x0B68	0x9C06    LDR	R4, [SP, #24]
0x0B6A	0x9403    STR	R4, [SP, #12]
;__Lib_UART_123_45.c, 340 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced23:
L___Lib_UART_123_45_UARTx_Init_Advanced22:
L___Lib_UART_123_45_UARTx_Init_Advanced20:
L___Lib_UART_123_45_UARTx_Init_Advanced18:
L___Lib_UART_123_45_UARTx_Init_Advanced16:
;__Lib_UART_123_45.c, 342 :: 		
0x0B6C	0xF8AD1004  STRH	R1, [SP, #4]
; module end address is: 24 (R6)
0x0B70	0xF8AD0008  STRH	R0, [SP, #8]
0x0B74	0x4630    MOV	R0, R6
0x0B76	0xF7FFFCF5  BL	_GPIO_Alternate_Function_Enable+0
0x0B7A	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B7E	0xF8BD1004  LDRH	R1, [SP, #4]
;__Lib_UART_123_45.c, 344 :: 		
0x0B82	0xF10B0510  ADD	R5, R11, #16
0x0B86	0x2400    MOVS	R4, #0
0x0B88	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 345 :: 		
0x0B8A	0xF10B0510  ADD	R5, R11, #16
0x0B8E	0x682C    LDR	R4, [R5, #0]
0x0B90	0x430C    ORRS	R4, R1
; stop_bits end address is: 4 (R1)
0x0B92	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 346 :: 		
0x0B94	0xF10B050C  ADD	R5, R11, #12
0x0B98	0x2400    MOVS	R4, #0
0x0B9A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 348 :: 		
0x0B9C	0xB118    CBZ	R0, L___Lib_UART_123_45_UARTx_Init_Advanced38
;__Lib_UART_123_45.c, 349 :: 		
0x0B9E	0xF4406080  ORR	R0, R0, #1024
0x0BA2	0xB280    UXTH	R0, R0
; parity end address is: 0 (R0)
;__Lib_UART_123_45.c, 350 :: 		
0x0BA4	0xE7FF    B	L___Lib_UART_123_45_UARTx_Init_Advanced24
L___Lib_UART_123_45_UARTx_Init_Advanced38:
;__Lib_UART_123_45.c, 348 :: 		
;__Lib_UART_123_45.c, 350 :: 		
L___Lib_UART_123_45_UARTx_Init_Advanced24:
;__Lib_UART_123_45.c, 352 :: 		
; parity start address is: 0 (R0)
0x0BA6	0xF10B050C  ADD	R5, R11, #12
0x0BAA	0x682C    LDR	R4, [R5, #0]
0x0BAC	0x4304    ORRS	R4, R0
; parity end address is: 0 (R0)
0x0BAE	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 354 :: 		
0x0BB0	0xF10B060C  ADD	R6, R11, #12
0x0BB4	0x2501    MOVS	R5, #1
0x0BB6	0x6834    LDR	R4, [R6, #0]
0x0BB8	0xF365344D  BFI	R4, R5, #13, #1
0x0BBC	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 355 :: 		
0x0BBE	0xF10B060C  ADD	R6, R11, #12
0x0BC2	0x2501    MOVS	R5, #1
0x0BC4	0x6834    LDR	R4, [R6, #0]
0x0BC6	0xF36504C3  BFI	R4, R5, #3, #1
0x0BCA	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 356 :: 		
0x0BCC	0xF10B060C  ADD	R6, R11, #12
0x0BD0	0x2501    MOVS	R5, #1
0x0BD2	0x6834    LDR	R4, [R6, #0]
0x0BD4	0xF3650482  BFI	R4, R5, #2, #1
0x0BD8	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45.c, 357 :: 		
0x0BDA	0xF10B0514  ADD	R5, R11, #20
0x0BDE	0x2400    MOVS	R4, #0
0x0BE0	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 362 :: 		
0x0BE2	0x9D03    LDR	R5, [SP, #12]
0x0BE4	0x2419    MOVS	R4, #25
0x0BE6	0x4365    MULS	R5, R4, R5
0x0BE8	0xEA4F048C  LSL	R4, R12, #2
; baud_rate end address is: 48 (R12)
0x0BEC	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45.c, 363 :: 		
0x0BF0	0x2464    MOVS	R4, #100
0x0BF2	0xFBB7F4F4  UDIV	R4, R7, R4
0x0BF6	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45.c, 365 :: 		
0x0BF8	0x0935    LSRS	R5, R6, #4
0x0BFA	0x2464    MOVS	R4, #100
0x0BFC	0x436C    MULS	R4, R5, R4
0x0BFE	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45.c, 366 :: 		
0x0C00	0x0124    LSLS	R4, R4, #4
0x0C02	0xF2040532  ADDW	R5, R4, #50
0x0C06	0x2464    MOVS	R4, #100
0x0C08	0xFBB5F4F4  UDIV	R4, R5, R4
0x0C0C	0xF004040F  AND	R4, R4, #15
0x0C10	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45.c, 368 :: 		
0x0C14	0xF10B0508  ADD	R5, R11, #8
; UART_Base end address is: 44 (R11)
0x0C18	0xB2A4    UXTH	R4, R4
0x0C1A	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45.c, 369 :: 		
L_end_UARTx_Init_Advanced:
0x0C1C	0xF8DDE000  LDR	LR, [SP, #0]
0x0C20	0xB009    ADD	SP, SP, #36
0x0C22	0x4770    BX	LR
0x0C24	0x38004001  	USART1_SR+0
0x0C28	0x03384242  	RCC_APB2ENR+0
0x0C2C	0xFFFFFFFF  	_UART1_Write+0
0x0C30	0x00B02000  	_UART_Wr_Ptr+0
0x0C34	0x054D0000  	_UART1_Read+0
0x0C38	0x00B42000  	_UART_Rd_Ptr+0
0x0C3C	0x03C10000  	_UART1_Data_Ready+0
0x0C40	0x00B82000  	_UART_Rdy_Ptr+0
0x0C44	0x03D90000  	_UART1_Tx_Idle+0
0x0C48	0x00BC2000  	_UART_Tx_Idle_Ptr+0
0x0C4C	0x44004000  	USART2_SR+0
0x0C50	0x03C44242  	RCC_APB1ENR+0
0x0C54	0xFFFFFFFF  	_UART2_Write+0
0x0C58	0x03A90000  	_UART2_Read+0
0x0C5C	0x03910000  	_UART2_Data_Ready+0
0x0C60	0x03F10000  	_UART2_Tx_Idle+0
0x0C64	0x48004000  	USART3_SR+0
0x0C68	0x03C84242  	RCC_APB1ENR+0
0x0C6C	0xFFFFFFFF  	_UART3_Write+0
0x0C70	0x04ED0000  	_UART3_Read+0
0x0C74	0x04D50000  	_UART3_Data_Ready+0
0x0C78	0x04BD0000  	_UART3_Tx_Idle+0
0x0C7C	0x4C004000  	UART4_SR+0
0x0C80	0x03CC4242  	RCC_APB1ENR+0
0x0C84	0xFFFFFFFF  	_UART4_Write+0
0x0C88	0x05350000  	_UART4_Read+0
0x0C8C	0x051D0000  	_UART4_Data_Ready+0
0x0C90	0x05050000  	_UART4_Tx_Idle+0
0x0C94	0x50004000  	UART5_SR+0
0x0C98	0x03D04242  	RCC_APB1ENR+0
0x0C9C	0xFFFFFFFF  	_UART5_Write+0
0x0CA0	0x04390000  	_UART5_Read+0
0x0CA4	0x04210000  	_UART5_Data_Ready+0
0x0CA8	0x04090000  	_UART5_Tx_Idle+0
; end of __Lib_UART_123_45_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_105_107.c, 443 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0720	0xB082    SUB	SP, SP, #8
0x0722	0xF8CDE000  STR	LR, [SP, #0]
0x0726	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_105_107.c, 446 :: 		
0x0728	0x4619    MOV	R1, R3
0x072A	0x9101    STR	R1, [SP, #4]
0x072C	0xF7FFFD4A  BL	_Get_Fosc_kHz+0
0x0730	0xF24031E8  MOVW	R1, #1000
0x0734	0xFB00F201  MUL	R2, R0, R1
0x0738	0x9901    LDR	R1, [SP, #4]
0x073A	0x600A    STR	R2, [R1, #0]
;__Lib_System_105_107.c, 449 :: 		
0x073C	0x491F    LDR	R1, [PC, #124]
0x073E	0x7809    LDRB	R1, [R1, #0]
0x0740	0xF3C11103  UBFX	R1, R1, #4, #4
; tmp start address is: 0 (R0)
0x0744	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 450 :: 		
0x0746	0x491E    LDR	R1, [PC, #120]
0x0748	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x074A	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x074C	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 452 :: 		
0x074E	0x1D1A    ADDS	R2, R3, #4
0x0750	0x6819    LDR	R1, [R3, #0]
0x0752	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0754	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 454 :: 		
0x0756	0x4919    LDR	R1, [PC, #100]
0x0758	0x8809    LDRH	R1, [R1, #0]
0x075A	0xF3C12102  UBFX	R1, R1, #8, #3
; tmp start address is: 0 (R0)
0x075E	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 455 :: 		
0x0760	0x4917    LDR	R1, [PC, #92]
0x0762	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0764	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0766	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 457 :: 		
0x0768	0xF2030208  ADDW	R2, R3, #8
0x076C	0x1D19    ADDS	R1, R3, #4
0x076E	0x6809    LDR	R1, [R1, #0]
0x0770	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0772	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 459 :: 		
0x0774	0x4911    LDR	R1, [PC, #68]
0x0776	0x8809    LDRH	R1, [R1, #0]
0x0778	0xF3C121C2  UBFX	R1, R1, #11, #3
; tmp start address is: 0 (R0)
0x077C	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 460 :: 		
0x077E	0x4910    LDR	R1, [PC, #64]
0x0780	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x0782	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0784	0xB2C0    UXTB	R0, R0
;__Lib_System_105_107.c, 462 :: 		
0x0786	0xF203020C  ADDW	R2, R3, #12
0x078A	0x1D19    ADDS	R1, R3, #4
0x078C	0x6809    LDR	R1, [R1, #0]
0x078E	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0790	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 464 :: 		
0x0792	0x490A    LDR	R1, [PC, #40]
0x0794	0x8809    LDRH	R1, [R1, #0]
0x0796	0xF3C13181  UBFX	R1, R1, #14, #2
; tmp start address is: 0 (R0)
0x079A	0xB288    UXTH	R0, R1
;__Lib_System_105_107.c, 465 :: 		
0x079C	0x4909    LDR	R1, [PC, #36]
0x079E	0x1809    ADDS	R1, R1, R0
; tmp end address is: 0 (R0)
0x07A0	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x07A2	0xB2C8    UXTB	R0, R1
;__Lib_System_105_107.c, 467 :: 		
0x07A4	0xF2030210  ADDW	R2, R3, #16
0x07A8	0xF203010C  ADDW	R1, R3, #12
; RCC_Clocks end address is: 12 (R3)
0x07AC	0x6809    LDR	R1, [R1, #0]
0x07AE	0xFBB1F1F0  UDIV	R1, R1, R0
; presc end address is: 0 (R0)
0x07B2	0x6011    STR	R1, [R2, #0]
;__Lib_System_105_107.c, 468 :: 		
L_end_RCC_GetClocksFrequency:
0x07B4	0xF8DDE000  LDR	LR, [SP, #0]
0x07B8	0xB002    ADD	SP, SP, #8
0x07BA	0x4770    BX	LR
0x07BC	0x10044002  	RCC_CFGRbits+0
0x07C0	0x1B650000  	__Lib_System_105_107_APBAHBPrescTable+0
0x07C4	0x14F40000  	__Lib_System_105_107_ADCPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x01C4	0x4801    LDR	R0, [PC, #4]
0x01C6	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x01C8	0x4770    BX	LR
0x01CA	0xBF00    NOP
0x01CC	0x00AC2000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0564	0xB081    SUB	SP, SP, #4
0x0566	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x056A	0x2201    MOVS	R2, #1
0x056C	0xB252    SXTB	R2, R2
0x056E	0x493E    LDR	R1, [PC, #248]
0x0570	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0572	0xF2000168  ADDW	R1, R0, #104
0x0576	0x680B    LDR	R3, [R1, #0]
0x0578	0xF06F6100  MVN	R1, #134217728
0x057C	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0580	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0582	0xF0036100  AND	R1, R3, #134217728
0x0586	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x0588	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x058A	0xF0024100  AND	R1, R2, #-2147483648
0x058E	0xF1B14F00  CMP	R1, #-2147483648
0x0592	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0594	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0596	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x0598	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x059A	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x059C	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x059E	0xF4042170  AND	R1, R4, #983040
0x05A2	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x05A4	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x05A6	0xF64F71FF  MOVW	R1, #65535
0x05AA	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x05AE	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x05B0	0xF4041140  AND	R1, R4, #3145728
0x05B4	0xF5B11F40  CMP	R1, #3145728
0x05B8	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x05BA	0xF06F6170  MVN	R1, #251658240
0x05BE	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x05C2	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x05C4	0x492A    LDR	R1, [PC, #168]
0x05C6	0x680A    LDR	R2, [R1, #0]
0x05C8	0xF06F6170  MVN	R1, #251658240
0x05CC	0x400A    ANDS	R2, R1
0x05CE	0x4928    LDR	R1, [PC, #160]
0x05D0	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x05D2	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x05D4	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x05D6	0xF4041180  AND	R1, R4, #1048576
0x05DA	0xF5B11F80  CMP	R1, #1048576
0x05DE	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x05E0	0xF04F0103  MOV	R1, #3
0x05E4	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x05E6	0x43C9    MVN	R1, R1
0x05E8	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x05EC	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x05F0	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x05F2	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x05F4	0x0D61    LSRS	R1, R4, #21
0x05F6	0x0109    LSLS	R1, R1, #4
0x05F8	0xFA05F101  LSL	R1, R5, R1
0x05FC	0x43C9    MVN	R1, R1
0x05FE	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x0600	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x0604	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x0606	0x0D61    LSRS	R1, R4, #21
0x0608	0x0109    LSLS	R1, R1, #4
0x060A	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x060E	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x0610	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x0612	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x0616	0xF1B14F00  CMP	R1, #-2147483648
0x061A	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x061C	0x4913    LDR	R1, [PC, #76]
0x061E	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0620	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0622	0x4913    LDR	R1, [PC, #76]
0x0624	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x0626	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x062A	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x062C	0xEA4F018A  LSL	R1, R10, #2
0x0630	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0634	0x6809    LDR	R1, [R1, #0]
0x0636	0xF1B13FFF  CMP	R1, #-1
0x063A	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x063C	0xF1090134  ADD	R1, R9, #52
0x0640	0xEA4F038A  LSL	R3, R10, #2
0x0644	0x18C9    ADDS	R1, R1, R3
0x0646	0x6809    LDR	R1, [R1, #0]
0x0648	0x460A    MOV	R2, R1
0x064A	0xEB090103  ADD	R1, R9, R3, LSL #0
0x064E	0x6809    LDR	R1, [R1, #0]
0x0650	0x4608    MOV	R0, R1
0x0652	0x4611    MOV	R1, R2
0x0654	0xF7FFFDC8  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x0658	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x065C	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x065E	0xF8DDE000  LDR	LR, [SP, #0]
0x0662	0xB001    ADD	SP, SP, #4
0x0664	0x4770    BX	LR
0x0666	0xBF00    NOP
0x0668	0x03004242  	RCC_APB2ENRbits+0
0x066C	0x001C4001  	AFIO_MAPR2+0
0x0670	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x01E8	0xB083    SUB	SP, SP, #12
0x01EA	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x01EE	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x01F2	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x01F4	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x01F6	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x01FA	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x01FC	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x01FE	0x4A19    LDR	R2, [PC, #100]
0x0200	0x9202    STR	R2, [SP, #8]
0x0202	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x0204	0x4A18    LDR	R2, [PC, #96]
0x0206	0x9202    STR	R2, [SP, #8]
0x0208	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x020A	0x4A18    LDR	R2, [PC, #96]
0x020C	0x9202    STR	R2, [SP, #8]
0x020E	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x0210	0x4A17    LDR	R2, [PC, #92]
0x0212	0x9202    STR	R2, [SP, #8]
0x0214	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x0216	0x4A17    LDR	R2, [PC, #92]
0x0218	0x9202    STR	R2, [SP, #8]
0x021A	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x021C	0x4A16    LDR	R2, [PC, #88]
0x021E	0x9202    STR	R2, [SP, #8]
0x0220	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x0222	0x4A16    LDR	R2, [PC, #88]
0x0224	0x9202    STR	R2, [SP, #8]
0x0226	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x0228	0x2800    CMP	R0, #0
0x022A	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x022C	0x2801    CMP	R0, #1
0x022E	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x0230	0x2802    CMP	R0, #2
0x0232	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x0234	0x2803    CMP	R0, #3
0x0236	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0238	0x2804    CMP	R0, #4
0x023A	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x023C	0x2805    CMP	R0, #5
0x023E	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0240	0x2806    CMP	R0, #6
0x0242	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x0244	0x2201    MOVS	R2, #1
0x0246	0xB212    SXTH	R2, R2
0x0248	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x024A	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x024E	0x9802    LDR	R0, [SP, #8]
0x0250	0x460A    MOV	R2, R1
0x0252	0xF8BD1004  LDRH	R1, [SP, #4]
0x0256	0xF000FB0D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x025A	0xF8DDE000  LDR	LR, [SP, #0]
0x025E	0xB003    ADD	SP, SP, #12
0x0260	0x4770    BX	LR
0x0262	0xBF00    NOP
0x0264	0x08004001  	#1073809408
0x0268	0x0C004001  	#1073810432
0x026C	0x10004001  	#1073811456
0x0270	0x14004001  	#1073812480
0x0274	0x18004001  	#1073813504
0x0278	0x1C004001  	#1073814528
0x027C	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_UART1_Write_Text:
;__Lib_UART_123_45.c, 75 :: 		
; uart_text start address is: 0 (R0)
0x11FC	0xB081    SUB	SP, SP, #4
0x11FE	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45.c, 76 :: 		
0x1202	0x4601    MOV	R1, R0
; uart_text end address is: 0 (R0)
0x1204	0x4803    LDR	R0, [PC, #12]
0x1206	0xF7FFFF87  BL	__Lib_UART_123_45_UARTx_Write_Text+0
;__Lib_UART_123_45.c, 77 :: 		
L_end_UART1_Write_Text:
0x120A	0xF8DDE000  LDR	LR, [SP, #0]
0x120E	0xB001    ADD	SP, SP, #4
0x1210	0x4770    BX	LR
0x1212	0xBF00    NOP
0x1214	0x38004001  	USART1_SR+0
; end of _UART1_Write_Text
__Lib_UART_123_45_UARTx_Write_Text:
;__Lib_UART_123_45.c, 64 :: 		
; uart_text start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x1118	0xB081    SUB	SP, SP, #4
0x111A	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; uart_text start address is: 4 (R1)
;__Lib_UART_123_45.c, 65 :: 		
; counter start address is: 24 (R6)
0x111E	0x2600    MOVS	R6, #0
;__Lib_UART_123_45.c, 67 :: 		
0x1120	0x780A    LDRB	R2, [R1, #0]
; data_ start address is: 12 (R3)
0x1122	0xB2D3    UXTB	R3, R2
; UART_Base end address is: 0 (R0)
; uart_text end address is: 4 (R1)
; data_ end address is: 12 (R3)
; counter end address is: 24 (R6)
0x1124	0x4605    MOV	R5, R0
0x1126	0xB2D8    UXTB	R0, R3
0x1128	0x460C    MOV	R4, R1
;__Lib_UART_123_45.c, 68 :: 		
L___Lib_UART_123_45_UARTx_Write_Text2:
; data_ start address is: 0 (R0)
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
; counter start address is: 24 (R6)
; uart_text start address is: 16 (R4)
; uart_text end address is: 16 (R4)
; UART_Base start address is: 20 (R5)
; UART_Base end address is: 20 (R5)
0x112A	0xB150    CBZ	R0, L___Lib_UART_123_45_UARTx_Write_Text3
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
;__Lib_UART_123_45.c, 69 :: 		
; UART_Base start address is: 20 (R5)
; uart_text start address is: 16 (R4)
0x112C	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x112E	0x4628    MOV	R0, R5
0x1130	0xF7FFFAA0  BL	__Lib_UART_123_45_UARTx_Write+0
;__Lib_UART_123_45.c, 70 :: 		
0x1134	0x1C72    ADDS	R2, R6, #1
0x1136	0xB2D2    UXTB	R2, R2
0x1138	0xB2D6    UXTB	R6, R2
;__Lib_UART_123_45.c, 71 :: 		
0x113A	0x18A2    ADDS	R2, R4, R2
0x113C	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x113E	0xB2D0    UXTB	R0, R2
;__Lib_UART_123_45.c, 72 :: 		
; uart_text end address is: 16 (R4)
; UART_Base end address is: 20 (R5)
; counter end address is: 24 (R6)
; data_ end address is: 0 (R0)
0x1140	0xE7F3    B	L___Lib_UART_123_45_UARTx_Write_Text2
L___Lib_UART_123_45_UARTx_Write_Text3:
;__Lib_UART_123_45.c, 73 :: 		
L_end_UARTx_Write_Text:
0x1142	0xF8DDE000  LDR	LR, [SP, #0]
0x1146	0xB001    ADD	SP, SP, #4
0x1148	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write_Text
__Lib_UART_123_45_UARTx_Write:
;__Lib_UART_123_45.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x0674	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0676	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x067A	0x4601    MOV	R1, R0
0x067C	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45.c, 36 :: 		
L___Lib_UART_123_45_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0680	0x680B    LDR	R3, [R1, #0]
0x0682	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0686	0xB902    CBNZ	R2, L___Lib_UART_123_45_UARTx_Write1
;__Lib_UART_123_45.c, 37 :: 		
0x0688	0xE7FA    B	L___Lib_UART_123_45_UARTx_Write0
L___Lib_UART_123_45_UARTx_Write1:
;__Lib_UART_123_45.c, 38 :: 		
0x068A	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x068C	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45.c, 39 :: 		
L_end_UARTx_Write:
0x068E	0xB001    ADD	SP, SP, #4
0x0690	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Write
_I2C1_Init_Advanced:
;__Lib_I2C_12.c, 308 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1370	0xB081    SUB	SP, SP, #4
0x1372	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_12.c, 309 :: 		
0x1376	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1378	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x137A	0x4803    LDR	R0, [PC, #12]
0x137C	0xF7FFFDDC  BL	_I2Cx_Init_Advanced+0
;__Lib_I2C_12.c, 310 :: 		
L_end_I2C1_Init_Advanced:
0x1380	0xF8DDE000  LDR	LR, [SP, #0]
0x1384	0xB001    ADD	SP, SP, #4
0x1386	0x4770    BX	LR
0x1388	0x54004000  	I2C1_CR1+0
; end of _I2C1_Init_Advanced
_I2Cx_Init_Advanced:
;__Lib_I2C_12.c, 357 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0F38	0xB088    SUB	SP, SP, #32
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
0x0F3E	0x460E    MOV	R6, R1
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 24 (R6)
; module start address is: 8 (R2)
;__Lib_I2C_12.c, 359 :: 		
;__Lib_I2C_12.c, 366 :: 		
0x0F40	0x4B55    LDR	R3, [PC, #340]
0x0F42	0x4298    CMP	R0, R3
0x0F44	0xD10D    BNE	L_I2Cx_Init_Advanced61
;__Lib_I2C_12.c, 367 :: 		
0x0F46	0x2401    MOVS	R4, #1
0x0F48	0xB264    SXTB	R4, R4
0x0F4A	0x4B54    LDR	R3, [PC, #336]
0x0F4C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 368 :: 		
0x0F4E	0x4C54    LDR	R4, [PC, #336]
0x0F50	0x4B54    LDR	R3, [PC, #336]
0x0F52	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 369 :: 		
0x0F54	0x4C54    LDR	R4, [PC, #336]
0x0F56	0x4B55    LDR	R3, [PC, #340]
0x0F58	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 370 :: 		
0x0F5A	0x4C55    LDR	R4, [PC, #340]
0x0F5C	0x4B55    LDR	R3, [PC, #340]
0x0F5E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 371 :: 		
0x0F60	0xE00F    B	L_I2Cx_Init_Advanced62
L_I2Cx_Init_Advanced61:
;__Lib_I2C_12.c, 372 :: 		
0x0F62	0x4B55    LDR	R3, [PC, #340]
0x0F64	0x4298    CMP	R0, R3
0x0F66	0xD10C    BNE	L_I2Cx_Init_Advanced63
;__Lib_I2C_12.c, 373 :: 		
0x0F68	0x2401    MOVS	R4, #1
0x0F6A	0xB264    SXTB	R4, R4
0x0F6C	0x4B53    LDR	R3, [PC, #332]
0x0F6E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 374 :: 		
0x0F70	0x4C53    LDR	R4, [PC, #332]
0x0F72	0x4B4C    LDR	R3, [PC, #304]
0x0F74	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 375 :: 		
0x0F76	0x4C53    LDR	R4, [PC, #332]
0x0F78	0x4B4C    LDR	R3, [PC, #304]
0x0F7A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 376 :: 		
0x0F7C	0x4C52    LDR	R4, [PC, #328]
0x0F7E	0x4B4D    LDR	R3, [PC, #308]
0x0F80	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 377 :: 		
L_I2Cx_Init_Advanced63:
L_I2Cx_Init_Advanced62:
;__Lib_I2C_12.c, 378 :: 		
0x0F82	0x9601    STR	R6, [SP, #4]
; module end address is: 8 (R2)
0x0F84	0x9002    STR	R0, [SP, #8]
0x0F86	0x4610    MOV	R0, R2
0x0F88	0xF7FFFAEC  BL	_GPIO_Alternate_Function_Enable+0
0x0F8C	0x9802    LDR	R0, [SP, #8]
0x0F8E	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 383 :: 		
0x0F90	0x1D03    ADDS	R3, R0, #4
0x0F92	0x681B    LDR	R3, [R3, #0]
;__Lib_I2C_12.c, 385 :: 		
0x0F94	0xB29C    UXTH	R4, R3
0x0F96	0xF06F033F  MVN	R3, #63
0x0F9A	0xEA040303  AND	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x0F9E	0xB29D    UXTH	R5, R3
;__Lib_I2C_12.c, 387 :: 		
0x0FA0	0xAB03    ADD	R3, SP, #12
0x0FA2	0x9001    STR	R0, [SP, #4]
0x0FA4	0x4618    MOV	R0, R3
0x0FA6	0xF7FFFBBB  BL	_RCC_GetClocksFrequency+0
0x0FAA	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_12.c, 388 :: 		
; pclk1 start address is: 28 (R7)
0x0FAC	0x9F05    LDR	R7, [SP, #20]
;__Lib_I2C_12.c, 390 :: 		
0x0FAE	0x9C05    LDR	R4, [SP, #20]
0x0FB0	0x4B46    LDR	R3, [PC, #280]
0x0FB2	0xFBB4F3F3  UDIV	R3, R4, R3
; freqrange start address is: 4 (R1)
0x0FB6	0xB299    UXTH	R1, R3
;__Lib_I2C_12.c, 391 :: 		
0x0FB8	0xB29B    UXTH	R3, R3
0x0FBA	0xEA450403  ORR	R4, R5, R3, LSL #0
0x0FBE	0xB2A4    UXTH	R4, R4
; tmpreg end address is: 20 (R5)
;__Lib_I2C_12.c, 393 :: 		
0x0FC0	0x1D03    ADDS	R3, R0, #4
0x0FC2	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_12.c, 397 :: 		
0x0FC4	0x2400    MOVS	R4, #0
0x0FC6	0x6803    LDR	R3, [R0, #0]
0x0FC8	0xF3640300  BFI	R3, R4, #0, #1
0x0FCC	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 400 :: 		
; tmpreg start address is: 8 (R2)
0x0FCE	0x2200    MOVS	R2, #0
;__Lib_I2C_12.c, 403 :: 		
0x0FD0	0x4B3F    LDR	R3, [PC, #252]
0x0FD2	0x429E    CMP	R6, R3
0x0FD4	0xD812    BHI	L_I2Cx_Init_Advanced64
;__Lib_I2C_12.c, 406 :: 		
0x0FD6	0x0073    LSLS	R3, R6, #1
; I2C_ClockSpeed end address is: 24 (R6)
0x0FD8	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x0FDC	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 408 :: 		
0x0FDE	0x2C04    CMP	R4, #4
0x0FE0	0xD202    BCS	L__I2Cx_Init_Advanced70
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 411 :: 		
; result start address is: 12 (R3)
0x0FE2	0x2304    MOVS	R3, #4
; result end address is: 12 (R3)
0x0FE4	0x461C    MOV	R4, R3
;__Lib_I2C_12.c, 412 :: 		
0x0FE6	0xE7FF    B	L_I2Cx_Init_Advanced65
L__I2Cx_Init_Advanced70:
;__Lib_I2C_12.c, 408 :: 		
;__Lib_I2C_12.c, 412 :: 		
L_I2Cx_Init_Advanced65:
;__Lib_I2C_12.c, 414 :: 		
; result start address is: 16 (R4)
0x0FE8	0xEA420304  ORR	R3, R2, R4, LSL #0
; result end address is: 16 (R4)
0x0FEC	0xB29A    UXTH	R2, R3
;__Lib_I2C_12.c, 416 :: 		
0x0FEE	0xF2000420  ADDW	R4, R0, #32
0x0FF2	0x1C4B    ADDS	R3, R1, #1
0x0FF4	0xB29B    UXTH	R3, R3
; freqrange end address is: 4 (R1)
0x0FF6	0x6023    STR	R3, [R4, #0]
;__Lib_I2C_12.c, 417 :: 		
0x0FF8	0xB291    UXTH	R1, R2
0x0FFA	0xE03F    B	L_I2Cx_Init_Advanced66
L_I2Cx_Init_Advanced64:
;__Lib_I2C_12.c, 422 :: 		
; freqrange start address is: 4 (R1)
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x0FFC	0x2303    MOVS	R3, #3
0x0FFE	0xFB06F403  MUL	R4, R6, R3
0x1002	0xFBB7F3F4  UDIV	R3, R7, R4
; result start address is: 32 (R8)
0x1006	0xFA1FF883  UXTH	R8, R3
;__Lib_I2C_12.c, 425 :: 		
0x100A	0x2319    MOVS	R3, #25
0x100C	0xFB06F503  MUL	R5, R6, R3
0x1010	0xFBB7F3F5  UDIV	R3, R7, R5
; result25 start address is: 36 (R9)
0x1014	0xFA1FF983  UXTH	R9, R3
;__Lib_I2C_12.c, 427 :: 		
0x1018	0xFB08F404  MUL	R4, R8, R4
; result end address is: 32 (R8)
;__Lib_I2C_12.c, 429 :: 		
0x101C	0xFB09F305  MUL	R3, R9, R5
; result25 end address is: 36 (R9)
;__Lib_I2C_12.c, 431 :: 		
0x1020	0x1B3C    SUB	R4, R7, R4
0x1022	0x1AFB    SUB	R3, R7, R3
0x1024	0x429C    CMP	R4, R3
0x1026	0xD205    BCS	L_I2Cx_Init_Advanced67
;__Lib_I2C_12.c, 432 :: 		
0x1028	0x2303    MOVS	R3, #3
0x102A	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x102C	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x1030	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 433 :: 		
; result end address is: 16 (R4)
0x1032	0xE006    B	L_I2Cx_Init_Advanced68
L_I2Cx_Init_Advanced67:
;__Lib_I2C_12.c, 435 :: 		
; pclk1 start address is: 28 (R7)
; I2C_ClockSpeed start address is: 24 (R6)
0x1034	0x2319    MOVS	R3, #25
0x1036	0x4373    MULS	R3, R6, R3
; I2C_ClockSpeed end address is: 24 (R6)
0x1038	0xFBB7F4F3  UDIV	R4, R7, R3
; pclk1 end address is: 28 (R7)
; result start address is: 16 (R4)
0x103C	0xB2A4    UXTH	R4, R4
;__Lib_I2C_12.c, 436 :: 		
0x103E	0xF4444480  ORR	R4, R4, #16384
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 437 :: 		
L_I2Cx_Init_Advanced68:
;__Lib_I2C_12.c, 440 :: 		
; result start address is: 16 (R4)
0x1042	0xF64073FF  MOVW	R3, #4095
0x1046	0xEA040303  AND	R3, R4, R3, LSL #0
0x104A	0xB913    CBNZ	R3, L__I2Cx_Init_Advanced71
;__Lib_I2C_12.c, 443 :: 		
0x104C	0xF0440401  ORR	R4, R4, #1
; result end address is: 16 (R4)
;__Lib_I2C_12.c, 444 :: 		
0x1050	0xE7FF    B	L_I2Cx_Init_Advanced69
L__I2Cx_Init_Advanced71:
;__Lib_I2C_12.c, 440 :: 		
;__Lib_I2C_12.c, 444 :: 		
L_I2Cx_Init_Advanced69:
;__Lib_I2C_12.c, 446 :: 		
; result start address is: 16 (R4)
0x1052	0xF4444300  ORR	R3, R4, #32768
; result end address is: 16 (R4)
0x1056	0xB29B    UXTH	R3, R3
0x1058	0x431A    ORRS	R2, R3
0x105A	0xB292    UXTH	R2, R2
;__Lib_I2C_12.c, 448 :: 		
0x105C	0xF2000520  ADDW	R5, R0, #32
0x1060	0xF240132C  MOVW	R3, #300
0x1064	0xFB01F403  MUL	R4, R1, R3
0x1068	0xB2A4    UXTH	R4, R4
; freqrange end address is: 4 (R1)
0x106A	0xF24033E8  MOVW	R3, #1000
0x106E	0xFBB4F3F3  UDIV	R3, R4, R3
0x1072	0xB29B    UXTH	R3, R3
0x1074	0x1C5B    ADDS	R3, R3, #1
0x1076	0xB29B    UXTH	R3, R3
0x1078	0x602B    STR	R3, [R5, #0]
; tmpreg end address is: 8 (R2)
0x107A	0xB291    UXTH	R1, R2
;__Lib_I2C_12.c, 449 :: 		
L_I2Cx_Init_Advanced66:
;__Lib_I2C_12.c, 451 :: 		
; tmpreg start address is: 4 (R1)
0x107C	0xF200031C  ADDW	R3, R0, #28
0x1080	0x6019    STR	R1, [R3, #0]
; tmpreg end address is: 4 (R1)
;__Lib_I2C_12.c, 453 :: 		
0x1082	0x2300    MOVS	R3, #0
0x1084	0x6003    STR	R3, [R0, #0]
;__Lib_I2C_12.c, 454 :: 		
0x1086	0x2401    MOVS	R4, #1
0x1088	0x6803    LDR	R3, [R0, #0]
0x108A	0xF3640300  BFI	R3, R4, #0, #1
0x108E	0x6003    STR	R3, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 455 :: 		
L_end_I2Cx_Init_Advanced:
0x1090	0xF8DDE000  LDR	LR, [SP, #0]
0x1094	0xB008    ADD	SP, SP, #32
0x1096	0x4770    BX	LR
0x1098	0x54004000  	I2C1_CR1+0
0x109C	0x03D44242  	RCC_APB1ENR+0
0x10A0	0x07C90000  	_I2C1_Start+0
0x10A4	0x00982000  	_I2C_Start_Ptr+0
0x10A8	0x11C10000  	_I2C1_Read+0
0x10AC	0x00A82000  	_I2C_Read_Ptr+0
0x10B0	0x04990000  	_I2C1_Write+0
0x10B4	0x00A02000  	_I2C_Write_Ptr+0
0x10B8	0x58004000  	I2C2_CR1+0
0x10BC	0x03D84242  	RCC_APB1ENR+0
0x10C0	0x07E10000  	_I2C2_Start+0
0x10C4	0x119D0000  	_I2C2_Read+0
0x10C8	0x04750000  	_I2C2_Write+0
0x10CC	0x4240000F  	#1000000
0x10D0	0x86A00001  	#100000
; end of _I2Cx_Init_Advanced
_color_3_init:
;color_3.c, 94 :: 		void color_3_init( uint8_t address )
; address start address is: 0 (R0)
0x124C	0xB089    SUB	SP, SP, #36
0x124E	0xF8CDE000  STR	LR, [SP, #0]
; address end address is: 0 (R0)
; address start address is: 0 (R0)
;color_3.c, 96 :: 		uint8_t buffer[ 20 ]    = { TCS3771_CONTROL_PDIODE_IR };
0x1252	0xF10D0B04  ADD	R11, SP, #4
0x1256	0xF10B0A15  ADD	R10, R11, #21
0x125A	0xF8DFC110  LDR	R12, [PC, #272]
0x125E	0xF000FA15  BL	___CC2DW+0
;color_3.c, 97 :: 		cmd_type_t type = NORMAL_TYPE;
;color_3.c, 99 :: 		color_3_hal_init( address, 1 );
0x1262	0x2101    MOVS	R1, #1
; address end address is: 0 (R0)
0x1264	0xF7FFFF36  BL	_color_3_hal_init+0
;color_3.c, 101 :: 		color_3_hal_write( buffer, TCS3771_CONTROL, 1, type );
0x1268	0xA901    ADD	R1, SP, #4
0x126A	0x9108    STR	R1, [SP, #32]
0x126C	0xF89D3018  LDRB	R3, [SP, #24]
0x1270	0x2201    MOVS	R2, #1
0x1272	0x4608    MOV	R0, R1
0x1274	0x210F    MOVS	R1, #15
0x1276	0xF7FFFABF  BL	_color_3_hal_write+0
;color_3.c, 103 :: 		buffer[0] = 0x00;
0x127A	0xAA01    ADD	R2, SP, #4
0x127C	0x2100    MOVS	R1, #0
0x127E	0x7011    STRB	R1, [R2, #0]
;color_3.c, 104 :: 		color_3_hal_write( buffer, TCS3771_PPULSE, 1, type );
0x1280	0x9908    LDR	R1, [SP, #32]
0x1282	0xF89D3018  LDRB	R3, [SP, #24]
0x1286	0x2201    MOVS	R2, #1
0x1288	0x4608    MOV	R0, R1
0x128A	0x210E    MOVS	R1, #14
0x128C	0xF7FFFAB4  BL	_color_3_hal_write+0
;color_3.c, 106 :: 		buffer[0] = 216;
0x1290	0xAA01    ADD	R2, SP, #4
0x1292	0x21D8    MOVS	R1, #216
0x1294	0x7011    STRB	R1, [R2, #0]
;color_3.c, 107 :: 		color_3_hal_write( buffer, TCS3771_WTIME, 1, type );
0x1296	0x9908    LDR	R1, [SP, #32]
0x1298	0xF89D3018  LDRB	R3, [SP, #24]
0x129C	0x2201    MOVS	R2, #1
0x129E	0x4608    MOV	R0, R1
0x12A0	0x2103    MOVS	R1, #3
0x12A2	0xF7FFFAA9  BL	_color_3_hal_write+0
;color_3.c, 109 :: 		buffer[0] = 0x01;
0x12A6	0xAA01    ADD	R2, SP, #4
0x12A8	0x2101    MOVS	R1, #1
0x12AA	0x7011    STRB	R1, [R2, #0]
;color_3.c, 110 :: 		buffer[1] = 0x30;
0x12AC	0x9B08    LDR	R3, [SP, #32]
0x12AE	0x1C5A    ADDS	R2, R3, #1
0x12B0	0x2130    MOVS	R1, #48
0x12B2	0x7011    STRB	R1, [R2, #0]
;color_3.c, 111 :: 		buffer[2] = 0x01;
0x12B4	0x1C9A    ADDS	R2, R3, #2
0x12B6	0x2101    MOVS	R1, #1
0x12B8	0x7011    STRB	R1, [R2, #0]
;color_3.c, 112 :: 		buffer[3] = 0x70;
0x12BA	0x1CDA    ADDS	R2, R3, #3
0x12BC	0x2170    MOVS	R1, #112
0x12BE	0x7011    STRB	R1, [R2, #0]
;color_3.c, 113 :: 		color_3_hal_write( buffer, TCS3771_PILT, 4, type );
0x12C0	0x2204    MOVS	R2, #4
0x12C2	0x2108    MOVS	R1, #8
0x12C4	0x4618    MOV	R0, R3
0x12C6	0xF89D3018  LDRB	R3, [SP, #24]
0x12CA	0xF7FFFA95  BL	_color_3_hal_write+0
;color_3.c, 115 :: 		buffer[0] = 0x01;
0x12CE	0xAA01    ADD	R2, SP, #4
0x12D0	0x2101    MOVS	R1, #1
0x12D2	0x7011    STRB	R1, [R2, #0]
;color_3.c, 116 :: 		buffer[1] = 0x30;
0x12D4	0x9B08    LDR	R3, [SP, #32]
0x12D6	0x1C5A    ADDS	R2, R3, #1
0x12D8	0x2130    MOVS	R1, #48
0x12DA	0x7011    STRB	R1, [R2, #0]
;color_3.c, 117 :: 		buffer[2] = 0x01;
0x12DC	0x1C9A    ADDS	R2, R3, #2
0x12DE	0x2101    MOVS	R1, #1
0x12E0	0x7011    STRB	R1, [R2, #0]
;color_3.c, 118 :: 		buffer[3] = 0x70;
0x12E2	0x1CDA    ADDS	R2, R3, #3
0x12E4	0x2170    MOVS	R1, #112
0x12E6	0x7011    STRB	R1, [R2, #0]
;color_3.c, 119 :: 		color_3_hal_write( buffer, TCS3771_AILT, 4, type );
0x12E8	0x2204    MOVS	R2, #4
0x12EA	0x2104    MOVS	R1, #4
0x12EC	0x4618    MOV	R0, R3
0x12EE	0xF89D3018  LDRB	R3, [SP, #24]
0x12F2	0xF7FFFA81  BL	_color_3_hal_write+0
;color_3.c, 121 :: 		buffer[0] = TCS3771_PERS_PPERS(10);
0x12F6	0xAA01    ADD	R2, SP, #4
0x12F8	0x21A0    MOVS	R1, #160
0x12FA	0x7011    STRB	R1, [R2, #0]
;color_3.c, 122 :: 		color_3_hal_write( buffer, TCS3771_PERS, 1, type );
0x12FC	0x9908    LDR	R1, [SP, #32]
0x12FE	0xF89D3018  LDRB	R3, [SP, #24]
0x1302	0x2201    MOVS	R2, #1
0x1304	0x4608    MOV	R0, R1
0x1306	0x210C    MOVS	R1, #12
0x1308	0xF7FFFA76  BL	_color_3_hal_write+0
;color_3.c, 124 :: 		buffer[0] = TCS3771_ENABLE_PON | TCS3771_ENABLE_PEN | TCS3771_ENABLE_WEN | TCS3771_ENABLE_AEN | TCS3771_ENABLE_PIEN | TCS3771_ENABLE_AIEN;
0x130C	0xAA01    ADD	R2, SP, #4
0x130E	0x213F    MOVS	R1, #63
0x1310	0x7011    STRB	R1, [R2, #0]
;color_3.c, 125 :: 		color_3_hal_write( buffer, TCS3771_ENABLE, 1, type );
0x1312	0x9908    LDR	R1, [SP, #32]
0x1314	0xF89D3018  LDRB	R3, [SP, #24]
0x1318	0x2201    MOVS	R2, #1
0x131A	0x4608    MOV	R0, R1
0x131C	0x2100    MOVS	R1, #0
0x131E	0xF7FFFA6B  BL	_color_3_hal_write+0
;color_3.c, 128 :: 		color_3_hal_write( buffer, 0, 0, type );
0x1322	0xA901    ADD	R1, SP, #4
0x1324	0x2300    MOVS	R3, #0
0x1326	0x2200    MOVS	R2, #0
0x1328	0x4608    MOV	R0, R1
0x132A	0x2100    MOVS	R1, #0
0x132C	0xF7FFFA64  BL	_color_3_hal_write+0
;color_3.c, 130 :: 		type = NORMAL_TYPE;
0x1330	0x2101    MOVS	R1, #1
0x1332	0xF88D1018  STRB	R1, [SP, #24]
;color_3.c, 131 :: 		buffer[0] = 252;
0x1336	0xAA01    ADD	R2, SP, #4
0x1338	0x21FC    MOVS	R1, #252
0x133A	0x7011    STRB	R1, [R2, #0]
;color_3.c, 132 :: 		color_3_hal_write( buffer, TCS3771_ATIME, 1, type );
0x133C	0x9908    LDR	R1, [SP, #32]
0x133E	0xF89D3018  LDRB	R3, [SP, #24]
0x1342	0x2201    MOVS	R2, #1
0x1344	0x4608    MOV	R0, R1
0x1346	0x2101    MOVS	R1, #1
0x1348	0xF7FFFA56  BL	_color_3_hal_write+0
;color_3.c, 134 :: 		buffer[0] = 254;
0x134C	0xAA01    ADD	R2, SP, #4
0x134E	0x21FE    MOVS	R1, #254
0x1350	0x7011    STRB	R1, [R2, #0]
;color_3.c, 135 :: 		color_3_hal_write( buffer, TCS3771_PTIME, 1, type );
0x1352	0x9908    LDR	R1, [SP, #32]
0x1354	0xF89D3018  LDRB	R3, [SP, #24]
0x1358	0x2201    MOVS	R2, #1
0x135A	0x4608    MOV	R0, R1
0x135C	0x2102    MOVS	R1, #2
0x135E	0xF7FFFA4B  BL	_color_3_hal_write+0
;color_3.c, 136 :: 		}
L_end_color_3_init:
0x1362	0xF8DDE000  LDR	LR, [SP, #0]
0x1366	0xB009    ADD	SP, SP, #36
0x1368	0x4770    BX	LR
0x136A	0xBF00    NOP
0x136C	0x1B280000  	?ICScolor_3_init_buffer_L0+0
; end of _color_3_init
_color_3_hal_init:
;color_3_hal.c, 135 :: 		void color_3_hal_init( uint8_t address_id, uint8_t command_size )
; command_size start address is: 4 (R1)
; address_id start address is: 0 (R0)
; command_size end address is: 4 (R1)
; address_id end address is: 0 (R0)
; address_id start address is: 0 (R0)
; command_size start address is: 4 (R1)
;color_3_hal.c, 139 :: 		start_i2c_p                 = I2C_Start_Ptr;
0x10D4	0x4A08    LDR	R2, [PC, #32]
0x10D6	0x6813    LDR	R3, [R2, #0]
0x10D8	0x4A08    LDR	R2, [PC, #32]
0x10DA	0x6013    STR	R3, [R2, #0]
;color_3_hal.c, 140 :: 		write_i2c_p                 = I2C_Write_Ptr;
0x10DC	0x4A08    LDR	R2, [PC, #32]
0x10DE	0x6813    LDR	R3, [R2, #0]
0x10E0	0x4A08    LDR	R2, [PC, #32]
0x10E2	0x6013    STR	R3, [R2, #0]
;color_3_hal.c, 141 :: 		read_i2c_p                  = I2C_Read_Ptr;
0x10E4	0x4A08    LDR	R2, [PC, #32]
0x10E6	0x6813    LDR	R3, [R2, #0]
0x10E8	0x4A08    LDR	R2, [PC, #32]
0x10EA	0x6013    STR	R3, [R2, #0]
;color_3_hal.c, 214 :: 		_i2c_hw_address             = address_id;
0x10EC	0x4A08    LDR	R2, [PC, #32]
0x10EE	0x7010    STRB	R0, [R2, #0]
; address_id end address is: 0 (R0)
;color_3_hal.c, 219 :: 		_cmd_size = command_size;
0x10F0	0x4A08    LDR	R2, [PC, #32]
0x10F2	0x7011    STRB	R1, [R2, #0]
; command_size end address is: 4 (R1)
;color_3_hal.c, 220 :: 		}
L_end_color_3_hal_init:
0x10F4	0x4770    BX	LR
0x10F6	0xBF00    NOP
0x10F8	0x00982000  	_I2C_Start_Ptr+0
0x10FC	0x00942000  	color_3_hal_start_i2c_p+0
0x1100	0x00A02000  	_I2C_Write_Ptr+0
0x1104	0x009C2000  	color_3_hal_write_i2c_p+0
0x1108	0x00A82000  	_I2C_Read_Ptr+0
0x110C	0x00A42000  	color_3_hal_read_i2c_p+0
0x1110	0x00912000  	color_3_hal__i2c_hw_address+0
0x1114	0x00902000  	color_3_hal__cmd_size+0
; end of _color_3_hal_init
_color_3_hal_write:
;color_3_hal.c, 222 :: 		void color_3_hal_write( uint8_t *buffer, uint8_t reg, uint16_t count, cmd_type_t type )
; type start address is: 12 (R3)
; count start address is: 8 (R2)
; reg start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x07F8	0xB087    SUB	SP, SP, #28
0x07FA	0xF8CDE000  STR	LR, [SP, #0]
0x07FE	0xB296    UXTH	R6, R2
; type end address is: 12 (R3)
; count end address is: 8 (R2)
; reg end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 0 (R0)
; reg start address is: 4 (R1)
; count start address is: 24 (R6)
; type start address is: 12 (R3)
;color_3_hal.c, 224 :: 		uint8_t ptr[20] = { 0 };
0x0800	0xF10D0B08  ADD	R11, SP, #8
0x0804	0xF10B0A14  ADD	R10, R11, #20
0x0808	0xF8DFC058  LDR	R12, [PC, #88]
0x080C	0xF000FF3E  BL	___CC2DW+0
;color_3_hal.c, 225 :: 		uint8_t i = 0;
;color_3_hal.c, 227 :: 		if ( type == NORMAL_TYPE )
0x0810	0x2B01    CMP	R3, #1
0x0812	0xD104    BNE	L_color_3_hal_write0
; type end address is: 12 (R3)
;color_3_hal.c, 228 :: 		ptr[0] = TCS3771_COMMAND_SELECT | TCS3771_COMMAND_TYPE_AUTOINC | reg;
0x0814	0xAD02    ADD	R5, SP, #8
0x0816	0xF04104A0  ORR	R4, R1, #160
; reg end address is: 4 (R1)
0x081A	0x702C    STRB	R4, [R5, #0]
0x081C	0xE003    B	L_color_3_hal_write1
L_color_3_hal_write0:
;color_3_hal.c, 229 :: 		else if ( type == SPECIAL_TYPE )
; type start address is: 12 (R3)
0x081E	0xB913    CBNZ	R3, L_color_3_hal_write2
; type end address is: 12 (R3)
;color_3_hal.c, 230 :: 		ptr[0] = TCS3771_COMMAND_SELECT | TCS3771_COMMAND_TYPE_SPECIAL | 0x07;
0x0820	0xAD02    ADD	R5, SP, #8
0x0822	0x24E7    MOVS	R4, #231
0x0824	0x702C    STRB	R4, [R5, #0]
L_color_3_hal_write2:
L_color_3_hal_write1:
;color_3_hal.c, 232 :: 		memcpy( &ptr[ 1 ], buffer, count );
0x0826	0xAC02    ADD	R4, SP, #8
0x0828	0x1C64    ADDS	R4, R4, #1
0x082A	0xB232    SXTH	R2, R6
0x082C	0x4601    MOV	R1, R0
; buffer end address is: 0 (R0)
0x082E	0x4620    MOV	R0, R4
0x0830	0xF7FFFE0E  BL	_memcpy+0
;color_3_hal.c, 234 :: 		count += 1;
0x0834	0x1C74    ADDS	R4, R6, #1
; count end address is: 24 (R6)
; count start address is: 0 (R0)
0x0836	0xB2A0    UXTH	R0, R4
;color_3_hal.c, 237 :: 		start_i2c_p();
0x0838	0x4C0B    LDR	R4, [PC, #44]
0x083A	0x6824    LDR	R4, [R4, #0]
0x083C	0xF8AD0004  STRH	R0, [SP, #4]
0x0840	0x47A0    BLX	R4
0x0842	0xF8BD0004  LDRH	R0, [SP, #4]
;color_3_hal.c, 238 :: 		write_i2c_p( _i2c_hw_address, ptr, count, END_MODE_STOP );
0x0846	0xAD02    ADD	R5, SP, #8
0x0848	0x4C08    LDR	R4, [PC, #32]
0x084A	0x7824    LDRB	R4, [R4, #0]
0x084C	0xF2400301  MOVW	R3, #1
0x0850	0xB282    UXTH	R2, R0
; count end address is: 0 (R0)
0x0852	0x4629    MOV	R1, R5
0x0854	0xB2E0    UXTB	R0, R4
0x0856	0x4C06    LDR	R4, [PC, #24]
0x0858	0x6824    LDR	R4, [R4, #0]
0x085A	0x47A0    BLX	R4
;color_3_hal.c, 288 :: 		}
L_end_color_3_hal_write:
0x085C	0xF8DDE000  LDR	LR, [SP, #0]
0x0860	0xB007    ADD	SP, SP, #28
0x0862	0x4770    BX	LR
0x0864	0x1B3D0000  	?ICScolor_3_hal_write_ptr_L0+0
0x0868	0x00942000  	color_3_hal_start_i2c_p+0
0x086C	0x00912000  	color_3_hal__i2c_hw_address+0
0x0870	0x009C2000  	color_3_hal_write_i2c_p+0
; end of _color_3_hal_write
_I2C1_Start:
;__Lib_I2C_12.c, 300 :: 		
0x07C8	0xB081    SUB	SP, SP, #4
0x07CA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 301 :: 		
0x07CE	0x4803    LDR	R0, [PC, #12]
0x07D0	0xF7FFFDBC  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 302 :: 		
L_end_I2C1_Start:
0x07D4	0xF8DDE000  LDR	LR, [SP, #0]
0x07D8	0xB001    ADD	SP, SP, #4
0x07DA	0x4770    BX	LR
0x07DC	0x54004000  	I2C1_CR1+0
; end of _I2C1_Start
_I2Cx_Start:
;__Lib_I2C_12.c, 157 :: 		
; I2C_BASE start address is: 0 (R0)
0x034C	0xB081    SUB	SP, SP, #4
0x034E	0xF8CDE000  STR	LR, [SP, #0]
0x0352	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_12.c, 158 :: 		
0x0354	0x4620    MOV	R0, R4
0x0356	0xF7FFFF15  BL	__Lib_I2C_12_I2Cx_Wait_For_Idle+0
;__Lib_I2C_12.c, 161 :: 		
0x035A	0x2201    MOVS	R2, #1
0x035C	0x6821    LDR	R1, [R4, #0]
0x035E	0xF3622108  BFI	R1, R2, #8, #1
0x0362	0x6021    STR	R1, [R4, #0]
;__Lib_I2C_12.c, 163 :: 		
0x0364	0xF2040114  ADDW	R1, R4, #20
0x0368	0x680A    LDR	R2, [R1, #0]
0x036A	0xF3C22140  UBFX	R1, R2, #9, #1
0x036E	0xB111    CBZ	R1, L_I2Cx_Start2
; I2C_BASE end address is: 16 (R4)
;__Lib_I2C_12.c, 164 :: 		
0x0370	0xF64F70FF  MOVW	R0, #65535
0x0374	0xE006    B	L_end_I2Cx_Start
;__Lib_I2C_12.c, 165 :: 		
L_I2Cx_Start2:
;__Lib_I2C_12.c, 166 :: 		
; I2C_BASE start address is: 16 (R4)
L_I2Cx_Start3:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 16 (R4)
0x0376	0x4905    LDR	R1, [PC, #20]
0x0378	0x4620    MOV	R0, R4
0x037A	0xF7FFFF11  BL	_ChekXForEvent+0
0x037E	0xB900    CBNZ	R0, L_I2Cx_Start4
;__Lib_I2C_12.c, 167 :: 		
; I2C_BASE end address is: 16 (R4)
0x0380	0xE7F9    B	L_I2Cx_Start3
L_I2Cx_Start4:
;__Lib_I2C_12.c, 168 :: 		
0x0382	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 169 :: 		
L_end_I2Cx_Start:
0x0384	0xF8DDE000  LDR	LR, [SP, #0]
0x0388	0xB001    ADD	SP, SP, #4
0x038A	0x4770    BX	LR
0x038C	0x00010003  	#196609
; end of _I2Cx_Start
__Lib_I2C_12_I2Cx_Wait_For_Idle:
;__Lib_I2C_12.c, 147 :: 		
; I2C_BASE start address is: 0 (R0)
0x0184	0xB081    SUB	SP, SP, #4
0x0186	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x018A	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 148 :: 		
L___Lib_I2C_12_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x018C	0x4618    MOV	R0, R3
0x018E	0xF7FFFFDF  BL	_I2Cx_Is_Idle+0
0x0192	0xB900    CBNZ	R0, L___Lib_I2C_12_I2Cx_Wait_For_Idle1
;__Lib_I2C_12.c, 149 :: 		
; I2C_BASE end address is: 12 (R3)
0x0194	0xE7FA    B	L___Lib_I2C_12_I2Cx_Wait_For_Idle0
L___Lib_I2C_12_I2Cx_Wait_For_Idle1:
;__Lib_I2C_12.c, 150 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0196	0xF8DDE000  LDR	LR, [SP, #0]
0x019A	0xB001    ADD	SP, SP, #4
0x019C	0x4770    BX	LR
; end of __Lib_I2C_12_I2Cx_Wait_For_Idle
_I2Cx_Is_Idle:
;__Lib_I2C_12.c, 142 :: 		
; I2C_BASE start address is: 0 (R0)
0x0150	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 143 :: 		
0x0152	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0156	0x680A    LDR	R2, [R1, #0]
0x0158	0xF3C20140  UBFX	R1, R2, #1, #1
0x015C	0xF0810101  EOR	R1, R1, #1
0x0160	0xB2C9    UXTB	R1, R1
0x0162	0xB2C8    UXTB	R0, R1
;__Lib_I2C_12.c, 144 :: 		
L_end_I2Cx_Is_Idle:
0x0164	0xB001    ADD	SP, SP, #4
0x0166	0x4770    BX	LR
; end of _I2Cx_Is_Idle
_ChekXForEvent:
;__Lib_I2C_12.c, 152 :: 		
; Event start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x01A0	0xB081    SUB	SP, SP, #4
0x01A2	0xF8CDE000  STR	LR, [SP, #0]
0x01A6	0x460B    MOV	R3, R1
; Event end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; Event start address is: 12 (R3)
;__Lib_I2C_12.c, 153 :: 		
; I2C_BASE end address is: 0 (R0)
0x01A8	0xF7FFFFDE  BL	_I2Cx_Get_Status+0
0x01AC	0xEA000203  AND	R2, R0, R3, LSL #0
0x01B0	0x429A    CMP	R2, R3
0x01B2	0xF2400200  MOVW	R2, #0
0x01B6	0xD100    BNE	L__ChekXForEvent80
0x01B8	0x2201    MOVS	R2, #1
L__ChekXForEvent80:
; Event end address is: 12 (R3)
0x01BA	0xB2D0    UXTB	R0, R2
;__Lib_I2C_12.c, 154 :: 		
L_end_ChekXForEvent:
0x01BC	0xF8DDE000  LDR	LR, [SP, #0]
0x01C0	0xB001    ADD	SP, SP, #4
0x01C2	0x4770    BX	LR
; end of _ChekXForEvent
_I2Cx_Get_Status:
;__Lib_I2C_12.c, 129 :: 		
; I2C_BASE start address is: 0 (R0)
0x0168	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_12.c, 132 :: 		
0x016A	0xF2000114  ADDW	R1, R0, #20
0x016E	0x680A    LDR	R2, [R1, #0]
;__Lib_I2C_12.c, 133 :: 		
0x0170	0xF2000118  ADDW	R1, R0, #24
; I2C_BASE end address is: 0 (R0)
0x0174	0x6809    LDR	R1, [R1, #0]
;__Lib_I2C_12.c, 135 :: 		
0x0176	0x0409    LSLS	R1, R1, #16
0x0178	0xEA420101  ORR	R1, R2, R1, LSL #0
0x017C	0x4608    MOV	R0, R1
;__Lib_I2C_12.c, 136 :: 		
L_end_I2Cx_Get_Status:
0x017E	0xB001    ADD	SP, SP, #4
0x0180	0x4770    BX	LR
; end of _I2Cx_Get_Status
_I2C2_Start:
;__Lib_I2C_12.c, 330 :: 		
0x07E0	0xB081    SUB	SP, SP, #4
0x07E2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_12.c, 331 :: 		
0x07E6	0x4803    LDR	R0, [PC, #12]
0x07E8	0xF7FFFDB0  BL	_I2Cx_Start+0
;__Lib_I2C_12.c, 332 :: 		
L_end_I2C2_Start:
0x07EC	0xF8DDE000  LDR	LR, [SP, #0]
0x07F0	0xB001    ADD	SP, SP, #4
0x07F2	0x4770    BX	LR
0x07F4	0x58004000  	I2C2_CR1+0
; end of _I2C2_Start
_UART1_Read:
;__Lib_UART_123_45.c, 104 :: 		
0x054C	0xB081    SUB	SP, SP, #4
0x054E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 105 :: 		
0x0552	0x4803    LDR	R0, [PC, #12]
0x0554	0xF7FFFEEE  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 106 :: 		
L_end_UART1_Read:
0x0558	0xF8DDE000  LDR	LR, [SP, #0]
0x055C	0xB001    ADD	SP, SP, #4
0x055E	0x4770    BX	LR
0x0560	0x38004001  	USART1_SR+0
; end of _UART1_Read
__Lib_UART_123_45_UARTx_Read:
;__Lib_UART_123_45.c, 96 :: 		
; UART_Base start address is: 0 (R0)
0x0334	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; UART_Base end address is: 0 (R0)
;__Lib_UART_123_45.c, 98 :: 		
L___Lib_UART_123_45_UARTx_Read4:
; UART_Base start address is: 0 (R0)
0x0336	0x6802    LDR	R2, [R0, #0]
0x0338	0xF3C21140  UBFX	R1, R2, #5, #1
0x033C	0xB901    CBNZ	R1, L___Lib_UART_123_45_UARTx_Read5
0x033E	0xE7FA    B	L___Lib_UART_123_45_UARTx_Read4
L___Lib_UART_123_45_UARTx_Read5:
;__Lib_UART_123_45.c, 101 :: 		
0x0340	0x1D01    ADDS	R1, R0, #4
; UART_Base end address is: 0 (R0)
0x0342	0x6809    LDR	R1, [R1, #0]
0x0344	0xB288    UXTH	R0, R1
;__Lib_UART_123_45.c, 102 :: 		
L_end_UARTx_Read:
0x0346	0xB001    ADD	SP, SP, #4
0x0348	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Read
_UART1_Data_Ready:
;__Lib_UART_123_45.c, 131 :: 		
0x03C0	0xB081    SUB	SP, SP, #4
0x03C2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 132 :: 		
0x03C6	0x4803    LDR	R0, [PC, #12]
0x03C8	0xF7FFFF02  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 133 :: 		
L_end_UART1_Data_Ready:
0x03CC	0xF8DDE000  LDR	LR, [SP, #0]
0x03D0	0xB001    ADD	SP, SP, #4
0x03D2	0x4770    BX	LR
0x03D4	0x38004001  	USART1_SR+0
; end of _UART1_Data_Ready
__Lib_UART_123_45_UARTx_Data_Ready:
;__Lib_UART_123_45.c, 126 :: 		
; UART_Base start address is: 0 (R0)
0x01D0	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 128 :: 		
0x01D2	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x01D4	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_123_45.c, 129 :: 		
L_end_UARTx_Data_Ready:
0x01D8	0xB001    ADD	SP, SP, #4
0x01DA	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_123_45.c, 212 :: 		
0x03D8	0xB081    SUB	SP, SP, #4
0x03DA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 213 :: 		
0x03DE	0x4803    LDR	R0, [PC, #12]
0x03E0	0xF7FFFEFC  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 214 :: 		
L_end_UART1_Tx_Idle:
0x03E4	0xF8DDE000  LDR	LR, [SP, #0]
0x03E8	0xB001    ADD	SP, SP, #4
0x03EA	0x4770    BX	LR
0x03EC	0x38004001  	USART1_SR+0
; end of _UART1_Tx_Idle
__Lib_UART_123_45_UARTx_Tx_Idle:
;__Lib_UART_123_45.c, 208 :: 		
; UART_Base start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
;__Lib_UART_123_45.c, 209 :: 		
0x01DE	0x6801    LDR	R1, [R0, #0]
; UART_Base end address is: 0 (R0)
0x01E0	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_123_45.c, 210 :: 		
L_end_UARTx_Tx_Idle:
0x01E4	0xB001    ADD	SP, SP, #4
0x01E6	0x4770    BX	LR
; end of __Lib_UART_123_45_UARTx_Tx_Idle
_UART2_Read:
;__Lib_UART_123_45.c, 108 :: 		
0x03A8	0xB081    SUB	SP, SP, #4
0x03AA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 109 :: 		
0x03AE	0x4803    LDR	R0, [PC, #12]
0x03B0	0xF7FFFFC0  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 110 :: 		
L_end_UART2_Read:
0x03B4	0xF8DDE000  LDR	LR, [SP, #0]
0x03B8	0xB001    ADD	SP, SP, #4
0x03BA	0x4770    BX	LR
0x03BC	0x44004000  	USART2_SR+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_123_45.c, 135 :: 		
0x0390	0xB081    SUB	SP, SP, #4
0x0392	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 136 :: 		
0x0396	0x4803    LDR	R0, [PC, #12]
0x0398	0xF7FFFF1A  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 137 :: 		
L_end_UART2_Data_Ready:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0x44004000  	USART2_SR+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_123_45.c, 216 :: 		
0x03F0	0xB081    SUB	SP, SP, #4
0x03F2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 217 :: 		
0x03F6	0x4803    LDR	R0, [PC, #12]
0x03F8	0xF7FFFEF0  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 218 :: 		
L_end_UART2_Tx_Idle:
0x03FC	0xF8DDE000  LDR	LR, [SP, #0]
0x0400	0xB001    ADD	SP, SP, #4
0x0402	0x4770    BX	LR
0x0404	0x44004000  	USART2_SR+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_123_45.c, 112 :: 		
0x04EC	0xB081    SUB	SP, SP, #4
0x04EE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 113 :: 		
0x04F2	0x4803    LDR	R0, [PC, #12]
0x04F4	0xF7FFFF1E  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 114 :: 		
L_end_UART3_Read:
0x04F8	0xF8DDE000  LDR	LR, [SP, #0]
0x04FC	0xB001    ADD	SP, SP, #4
0x04FE	0x4770    BX	LR
0x0500	0x48004000  	USART3_SR+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_123_45.c, 139 :: 		
0x04D4	0xB081    SUB	SP, SP, #4
0x04D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 140 :: 		
0x04DA	0x4803    LDR	R0, [PC, #12]
0x04DC	0xF7FFFE78  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 141 :: 		
L_end_UART3_Data_Ready:
0x04E0	0xF8DDE000  LDR	LR, [SP, #0]
0x04E4	0xB001    ADD	SP, SP, #4
0x04E6	0x4770    BX	LR
0x04E8	0x48004000  	USART3_SR+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_123_45.c, 220 :: 		
0x04BC	0xB081    SUB	SP, SP, #4
0x04BE	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 221 :: 		
0x04C2	0x4803    LDR	R0, [PC, #12]
0x04C4	0xF7FFFE8A  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 222 :: 		
L_end_UART3_Tx_Idle:
0x04C8	0xF8DDE000  LDR	LR, [SP, #0]
0x04CC	0xB001    ADD	SP, SP, #4
0x04CE	0x4770    BX	LR
0x04D0	0x48004000  	USART3_SR+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_123_45.c, 116 :: 		
0x0534	0xB081    SUB	SP, SP, #4
0x0536	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 117 :: 		
0x053A	0x4803    LDR	R0, [PC, #12]
0x053C	0xF7FFFEFA  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 118 :: 		
L_end_UART4_Read:
0x0540	0xF8DDE000  LDR	LR, [SP, #0]
0x0544	0xB001    ADD	SP, SP, #4
0x0546	0x4770    BX	LR
0x0548	0x4C004000  	UART4_SR+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_123_45.c, 143 :: 		
0x051C	0xB081    SUB	SP, SP, #4
0x051E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 144 :: 		
0x0522	0x4803    LDR	R0, [PC, #12]
0x0524	0xF7FFFE54  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 145 :: 		
L_end_UART4_Data_Ready:
0x0528	0xF8DDE000  LDR	LR, [SP, #0]
0x052C	0xB001    ADD	SP, SP, #4
0x052E	0x4770    BX	LR
0x0530	0x4C004000  	UART4_SR+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_123_45.c, 224 :: 		
0x0504	0xB081    SUB	SP, SP, #4
0x0506	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 225 :: 		
0x050A	0x4803    LDR	R0, [PC, #12]
0x050C	0xF7FFFE66  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 226 :: 		
L_end_UART4_Tx_Idle:
0x0510	0xF8DDE000  LDR	LR, [SP, #0]
0x0514	0xB001    ADD	SP, SP, #4
0x0516	0x4770    BX	LR
0x0518	0x4C004000  	UART4_SR+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_123_45.c, 120 :: 		
0x0438	0xB081    SUB	SP, SP, #4
0x043A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 121 :: 		
0x043E	0x4803    LDR	R0, [PC, #12]
0x0440	0xF7FFFF78  BL	__Lib_UART_123_45_UARTx_Read+0
;__Lib_UART_123_45.c, 122 :: 		
L_end_UART5_Read:
0x0444	0xF8DDE000  LDR	LR, [SP, #0]
0x0448	0xB001    ADD	SP, SP, #4
0x044A	0x4770    BX	LR
0x044C	0x50004000  	UART5_SR+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_123_45.c, 147 :: 		
0x0420	0xB081    SUB	SP, SP, #4
0x0422	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 148 :: 		
0x0426	0x4803    LDR	R0, [PC, #12]
0x0428	0xF7FFFED2  BL	__Lib_UART_123_45_UARTx_Data_Ready+0
;__Lib_UART_123_45.c, 149 :: 		
L_end_UART5_Data_Ready:
0x042C	0xF8DDE000  LDR	LR, [SP, #0]
0x0430	0xB001    ADD	SP, SP, #4
0x0432	0x4770    BX	LR
0x0434	0x50004000  	UART5_SR+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_123_45.c, 228 :: 		
0x0408	0xB081    SUB	SP, SP, #4
0x040A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_123_45.c, 229 :: 		
0x040E	0x4803    LDR	R0, [PC, #12]
0x0410	0xF7FFFEE4  BL	__Lib_UART_123_45_UARTx_Tx_Idle+0
;__Lib_UART_123_45.c, 230 :: 		
L_end_UART5_Tx_Idle:
0x0414	0xF8DDE000  LDR	LR, [SP, #0]
0x0418	0xB001    ADD	SP, SP, #4
0x041A	0x4770    BX	LR
0x041C	0x50004000  	UART5_SR+0
; end of _UART5_Tx_Idle
_I2C1_Write:
;__Lib_I2C_12.c, 321 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0498	0xB081    SUB	SP, SP, #4
0x049A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 322 :: 		
0x049E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x04A0	0x4613    MOV	R3, R2
0x04A2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x04A4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x04A6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x04A8	0xF7FFFEEA  BL	_I2Cx_Write+0
0x04AC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 323 :: 		
L_end_I2C1_Write:
0x04AE	0xF8DDE000  LDR	LR, [SP, #0]
0x04B2	0xB001    ADD	SP, SP, #4
0x04B4	0x4770    BX	LR
0x04B6	0xBF00    NOP
0x04B8	0x54004000  	I2C1_CR1+0
; end of _I2C1_Write
_I2Cx_Write:
;__Lib_I2C_12.c, 175 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0280	0xB081    SUB	SP, SP, #4
0x0282	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; slave_address start address is: 4 (R1)
; buf start address is: 8 (R2)
; count start address is: 12 (R3)
; END_mode start address is: 24 (R6)
0x0286	0x9E01    LDR	R6, [SP, #4]
;__Lib_I2C_12.c, 177 :: 		
0x0288	0xF2000510  ADDW	R5, R0, #16
0x028C	0x004C    LSLS	R4, R1, #1
0x028E	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x0290	0x602C    STR	R4, [R5, #0]
; I2C_BASE end address is: 0 (R0)
; buf end address is: 8 (R2)
; count end address is: 12 (R3)
; END_mode end address is: 24 (R6)
0x0292	0x4634    MOV	R4, R6
0x0294	0x4606    MOV	R6, R0
0x0296	0x4690    MOV	R8, R2
0x0298	0x461F    MOV	R7, R3
;__Lib_I2C_12.c, 178 :: 		
L_I2Cx_Write5:
; END_mode start address is: 16 (R4)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
0x029A	0x4922    LDR	R1, [PC, #136]
0x029C	0x4630    MOV	R0, R6
0x029E	0xF7FFFF7F  BL	_ChekXForEvent+0
0x02A2	0xB900    CBNZ	R0, L_I2Cx_Write6
;__Lib_I2C_12.c, 179 :: 		
0x02A4	0xE7F9    B	L_I2Cx_Write5
L_I2Cx_Write6:
;__Lib_I2C_12.c, 180 :: 		
; i start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; END_mode end address is: 16 (R4)
; I2C_BASE end address is: 24 (R6)
0x02A8	0x4621    MOV	R1, R4
L_I2Cx_Write7:
; i start address is: 0 (R0)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 32 (R8)
; count start address is: 28 (R7)
; END_mode start address is: 4 (R1)
0x02AA	0x1E7C    SUBS	R4, R7, #1
0x02AC	0x42A0    CMP	R0, R4
0x02AE	0xD212    BCS	L_I2Cx_Write8
;__Lib_I2C_12.c, 181 :: 		
0x02B0	0xF2060510  ADDW	R5, R6, #16
0x02B4	0xEB080400  ADD	R4, R8, R0, LSL #0
0x02B8	0x7824    LDRB	R4, [R4, #0]
0x02BA	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; count end address is: 28 (R7)
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
; I2C_BASE end address is: 24 (R6)
0x02BC	0x4681    MOV	R9, R0
0x02BE	0x460D    MOV	R5, R1
;__Lib_I2C_12.c, 182 :: 		
L_I2Cx_Write10:
; END_mode start address is: 20 (R5)
; count start address is: 28 (R7)
; buf start address is: 32 (R8)
; I2C_BASE start address is: 24 (R6)
; i start address is: 36 (R9)
0x02C0	0x4919    LDR	R1, [PC, #100]
0x02C2	0x4630    MOV	R0, R6
0x02C4	0xF7FFFF6C  BL	_ChekXForEvent+0
0x02C8	0xB900    CBNZ	R0, L_I2Cx_Write11
;__Lib_I2C_12.c, 183 :: 		
0x02CA	0xE7F9    B	L_I2Cx_Write10
L_I2Cx_Write11:
;__Lib_I2C_12.c, 180 :: 		
0x02CC	0xF1090401  ADD	R4, R9, #1
; i end address is: 36 (R9)
; i start address is: 0 (R0)
0x02D0	0x4620    MOV	R0, R4
;__Lib_I2C_12.c, 184 :: 		
0x02D2	0x4629    MOV	R1, R5
; END_mode end address is: 20 (R5)
; count end address is: 28 (R7)
0x02D4	0xE7E9    B	L_I2Cx_Write7
L_I2Cx_Write8:
;__Lib_I2C_12.c, 186 :: 		
; END_mode start address is: 4 (R1)
0x02D6	0xF2060510  ADDW	R5, R6, #16
0x02DA	0xEB080400  ADD	R4, R8, R0, LSL #0
; buf end address is: 32 (R8)
; i end address is: 0 (R0)
0x02DE	0x7824    LDRB	R4, [R4, #0]
0x02E0	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x02E2	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 187 :: 		
L_I2Cx_Write12:
; END_mode start address is: 16 (R4)
; I2C_BASE start address is: 24 (R6)
0x02E4	0x4911    LDR	R1, [PC, #68]
0x02E6	0x4630    MOV	R0, R6
0x02E8	0xF7FFFF5A  BL	_ChekXForEvent+0
0x02EC	0xB900    CBNZ	R0, L_I2Cx_Write13
;__Lib_I2C_12.c, 188 :: 		
0x02EE	0xE7F9    B	L_I2Cx_Write12
L_I2Cx_Write13:
;__Lib_I2C_12.c, 189 :: 		
0x02F0	0x2C01    CMP	R4, #1
0x02F2	0xD105    BNE	L_I2Cx_Write14
; END_mode end address is: 16 (R4)
;__Lib_I2C_12.c, 190 :: 		
0x02F4	0x2501    MOVS	R5, #1
0x02F6	0x6834    LDR	R4, [R6, #0]
0x02F8	0xF3652449  BFI	R4, R5, #9, #1
0x02FC	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x02FE	0xE00B    B	L_I2Cx_Write15
L_I2Cx_Write14:
;__Lib_I2C_12.c, 192 :: 		
; I2C_BASE start address is: 24 (R6)
0x0300	0x2501    MOVS	R5, #1
0x0302	0x6834    LDR	R4, [R6, #0]
0x0304	0xF3652408  BFI	R4, R5, #8, #1
0x0308	0x6034    STR	R4, [R6, #0]
; I2C_BASE end address is: 24 (R6)
0x030A	0x4634    MOV	R4, R6
;__Lib_I2C_12.c, 193 :: 		
L_I2Cx_Write16:
; I2C_BASE start address is: 16 (R4)
0x030C	0x4908    LDR	R1, [PC, #32]
0x030E	0x4620    MOV	R0, R4
0x0310	0xF7FFFF46  BL	_ChekXForEvent+0
0x0314	0xB900    CBNZ	R0, L_I2Cx_Write17
;__Lib_I2C_12.c, 194 :: 		
; I2C_BASE end address is: 16 (R4)
0x0316	0xE7F9    B	L_I2Cx_Write16
L_I2Cx_Write17:
;__Lib_I2C_12.c, 195 :: 		
L_I2Cx_Write15:
;__Lib_I2C_12.c, 196 :: 		
0x0318	0x2000    MOVS	R0, #0
;__Lib_I2C_12.c, 197 :: 		
L_end_I2Cx_Write:
0x031A	0xF8DDE000  LDR	LR, [SP, #0]
0x031E	0xB001    ADD	SP, SP, #4
0x0320	0x4770    BX	LR
0x0322	0xBF00    NOP
0x0324	0x00820007  	#458882
0x0328	0x00800007  	#458880
0x032C	0x00840007  	#458884
0x0330	0x00010003  	#196609
; end of _I2Cx_Write
_I2C2_Write:
;__Lib_I2C_12.c, 351 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0474	0xB081    SUB	SP, SP, #4
0x0476	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 352 :: 		
0x047A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x047C	0x4613    MOV	R3, R2
0x047E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0480	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0482	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0484	0xF7FFFEFC  BL	_I2Cx_Write+0
0x0488	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 353 :: 		
L_end_I2C2_Write:
0x048A	0xF8DDE000  LDR	LR, [SP, #0]
0x048E	0xB001    ADD	SP, SP, #4
0x0490	0x4770    BX	LR
0x0492	0xBF00    NOP
0x0494	0x58004000  	I2C2_CR1+0
; end of _I2C2_Write
_memcpy:
;__Lib_CString.c, 44 :: 		
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x0450	0xB081    SUB	SP, SP, #4
0x0452	0x460B    MOV	R3, R1
0x0454	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		
; ss start address is: 0 (R0)
0x0456	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		
; dd start address is: 20 (R5)
0x0458	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x045A	0xB214    SXTH	R4, R2
0x045C	0x1E53    SUBS	R3, R2, #1
0x045E	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x0460	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		
; n start address is: 8 (R2)
0x0462	0x7803    LDRB	R3, [R0, #0]
0x0464	0x702B    STRB	R3, [R5, #0]
0x0466	0x1C6D    ADDS	R5, R5, #1
0x0468	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x046A	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		
0x046C	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		
L_end_memcpy:
0x046E	0xB001    ADD	SP, SP, #4
0x0470	0x4770    BX	LR
; end of _memcpy
_color_3_hal_read:
;color_3_hal.c, 290 :: 		void color_3_hal_read( uint8_t *buffer, uint8_t reg, uint8_t count )
; reg start address is: 4 (R1)
; buffer start address is: 0 (R0)
0x160C	0xB086    SUB	SP, SP, #24
0x160E	0xF8CDE000  STR	LR, [SP, #0]
0x1612	0x4604    MOV	R4, R0
0x1614	0xB2CD    UXTB	R5, R1
0x1616	0xF88D2014  STRB	R2, [SP, #20]
; reg end address is: 4 (R1)
; buffer end address is: 0 (R0)
; buffer start address is: 16 (R4)
; reg start address is: 20 (R5)
;color_3_hal.c, 293 :: 		uint8_t *ptr = buffer;
0x161A	0x9401    STR	R4, [SP, #4]
; buffer end address is: 16 (R4)
;color_3_hal.c, 294 :: 		uint8_t read_reg_cmd[10] = { 0 };
0x161C	0xF10D0B08  ADD	R11, SP, #8
0x1620	0xF10B0A0A  ADD	R10, R11, #10
0x1624	0xF8DFC04C  LDR	R12, [PC, #76]
0x1628	0xF000F830  BL	___CC2DW+0
;color_3_hal.c, 296 :: 		read_reg_cmd[0] = TCS3771_COMMAND_SELECT | TCS3771_COMMAND_TYPE_AUTOINC | reg;
0x162C	0xAB02    ADD	R3, SP, #8
0x162E	0xF04504A0  ORR	R4, R5, #160
; reg end address is: 20 (R5)
0x1632	0x701C    STRB	R4, [R3, #0]
;color_3_hal.c, 300 :: 		start_i2c_p();
0x1634	0x4C10    LDR	R4, [PC, #64]
0x1636	0x6824    LDR	R4, [R4, #0]
0x1638	0x47A0    BLX	R4
;color_3_hal.c, 301 :: 		write_i2c_p( _i2c_hw_address, read_reg_cmd, _cmd_size, END_MODE_RESTART );
0x163A	0x4B10    LDR	R3, [PC, #64]
0x163C	0x781D    LDRB	R5, [R3, #0]
0x163E	0xAC02    ADD	R4, SP, #8
0x1640	0x4B0F    LDR	R3, [PC, #60]
0x1642	0x781B    LDRB	R3, [R3, #0]
0x1644	0x462A    MOV	R2, R5
0x1646	0x4621    MOV	R1, R4
0x1648	0xB2D8    UXTB	R0, R3
0x164A	0xF2400300  MOVW	R3, #0
0x164E	0x4C0D    LDR	R4, [PC, #52]
0x1650	0x6824    LDR	R4, [R4, #0]
0x1652	0x47A0    BLX	R4
;color_3_hal.c, 302 :: 		read_i2c_p( _i2c_hw_address, ptr, count, END_MODE_STOP );
0x1654	0x4B0A    LDR	R3, [PC, #40]
0x1656	0x781B    LDRB	R3, [R3, #0]
0x1658	0xF89D2014  LDRB	R2, [SP, #20]
0x165C	0x9901    LDR	R1, [SP, #4]
0x165E	0xB2D8    UXTB	R0, R3
0x1660	0xF2400301  MOVW	R3, #1
0x1664	0x4C08    LDR	R4, [PC, #32]
0x1666	0x6824    LDR	R4, [R4, #0]
0x1668	0x47A0    BLX	R4
;color_3_hal.c, 357 :: 		}
L_end_color_3_hal_read:
0x166A	0xF8DDE000  LDR	LR, [SP, #0]
0x166E	0xB006    ADD	SP, SP, #24
0x1670	0x4770    BX	LR
0x1672	0xBF00    NOP
0x1674	0x1B850000  	?ICScolor_3_hal_read_read_reg_cmd_L0+0
0x1678	0x00942000  	color_3_hal_start_i2c_p+0
0x167C	0x00902000  	color_3_hal__cmd_size+0
0x1680	0x00912000  	color_3_hal__i2c_hw_address+0
0x1684	0x009C2000  	color_3_hal_write_i2c_p+0
0x1688	0x00A42000  	color_3_hal_read_i2c_p+0
; end of _color_3_hal_read
_I2C1_Read:
;__Lib_I2C_12.c, 317 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x11C0	0xB081    SUB	SP, SP, #4
0x11C2	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 318 :: 		
0x11C6	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11C8	0x4613    MOV	R3, R2
0x11CA	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11CC	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11CE	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11D0	0xF7FFFD6C  BL	_I2Cx_Read+0
0x11D4	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 319 :: 		
L_end_I2C1_Read:
0x11D6	0xF8DDE000  LDR	LR, [SP, #0]
0x11DA	0xB001    ADD	SP, SP, #4
0x11DC	0x4770    BX	LR
0x11DE	0xBF00    NOP
0x11E0	0x54004000  	I2C1_CR1+0
; end of _I2C1_Read
_I2Cx_Read:
;__Lib_I2C_12.c, 201 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0CAC	0xB082    SUB	SP, SP, #8
0x0CAE	0xF8CDE000  STR	LR, [SP, #0]
0x0CB2	0x461F    MOV	R7, R3
0x0CB4	0xB2CB    UXTB	R3, R1
0x0CB6	0x4601    MOV	R1, R0
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 4 (R1)
; slave_address start address is: 12 (R3)
; buf start address is: 8 (R2)
; count start address is: 28 (R7)
; END_mode start address is: 24 (R6)
0x0CB8	0x9E02    LDR	R6, [SP, #8]
;__Lib_I2C_12.c, 203 :: 		
; i start address is: 32 (R8)
0x0CBA	0xF04F0800  MOV	R8, #0
;__Lib_I2C_12.c, 204 :: 		
0x0CBE	0xE129    B	L_I2Cx_Read18
; count end address is: 28 (R7)
;__Lib_I2C_12.c, 205 :: 		
L_I2Cx_Read20:
;__Lib_I2C_12.c, 206 :: 		
0x0CC0	0xF2010510  ADDW	R5, R1, #16
0x0CC4	0x005C    LSLS	R4, R3, #1
0x0CC6	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0CC8	0xF0440401  ORR	R4, R4, #1
0x0CCC	0xB2A4    UXTH	R4, R4
0x0CCE	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0CD0	0x4633    MOV	R3, R6
0x0CD2	0x4616    MOV	R6, R2
0x0CD4	0x4642    MOV	R2, R8
;__Lib_I2C_12.c, 207 :: 		
L_I2Cx_Read21:
; i start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 4 (R1)
0x0CD6	0xF2010414  ADDW	R4, R1, #20
0x0CDA	0x6825    LDR	R5, [R4, #0]
0x0CDC	0xF3C50440  UBFX	R4, R5, #1, #1
0x0CE0	0xB904    CBNZ	R4, L_I2Cx_Read22
;__Lib_I2C_12.c, 208 :: 		
0x0CE2	0xE7F8    B	L_I2Cx_Read21
L_I2Cx_Read22:
;__Lib_I2C_12.c, 209 :: 		
0x0CE4	0x2500    MOVS	R5, #0
0x0CE6	0x680C    LDR	R4, [R1, #0]
0x0CE8	0xF365248A  BFI	R4, R5, #10, #1
0x0CEC	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 210 :: 		
0x0CEE	0xF2010414  ADDW	R4, R1, #20
0x0CF2	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 211 :: 		
0x0CF4	0xBF00    NOP
;__Lib_I2C_12.c, 212 :: 		
0x0CF6	0xF2010418  ADDW	R4, R1, #24
0x0CFA	0x6824    LDR	R4, [R4, #0]
0x0CFC	0x0424    LSLS	R4, R4, #16
0x0CFE	0xEA400404  ORR	R4, R0, R4, LSL #0
0x0D02	0x4620    MOV	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 213 :: 		
0x0D04	0x2B01    CMP	R3, #1
0x0D06	0xD105    BNE	L_I2Cx_Read23
;__Lib_I2C_12.c, 214 :: 		
0x0D08	0x2501    MOVS	R5, #1
0x0D0A	0x680C    LDR	R4, [R1, #0]
0x0D0C	0xF3652449  BFI	R4, R5, #9, #1
0x0D10	0x600C    STR	R4, [R1, #0]
0x0D12	0xE004    B	L_I2Cx_Read24
L_I2Cx_Read23:
;__Lib_I2C_12.c, 216 :: 		
0x0D14	0x2501    MOVS	R5, #1
0x0D16	0x680C    LDR	R4, [R1, #0]
0x0D18	0xF3652408  BFI	R4, R5, #8, #1
0x0D1C	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 217 :: 		
L_I2Cx_Read24:
;__Lib_I2C_12.c, 218 :: 		
0x0D1E	0x4690    MOV	R8, R2
; END_mode end address is: 12 (R3)
; buf end address is: 24 (R6)
; I2C_BASE end address is: 4 (R1)
0x0D20	0x461F    MOV	R7, R3
0x0D22	0x4634    MOV	R4, R6
0x0D24	0x460E    MOV	R6, R1
L_I2Cx_Read25:
; i end address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 16 (R4)
; END_mode start address is: 28 (R7)
; i start address is: 32 (R8)
0x0D26	0x4981    LDR	R1, [PC, #516]
0x0D28	0x4630    MOV	R0, R6
0x0D2A	0xF7FFFA39  BL	_ChekXForEvent+0
0x0D2E	0xB900    CBNZ	R0, L_I2Cx_Read26
;__Lib_I2C_12.c, 219 :: 		
0x0D30	0xE7F9    B	L_I2Cx_Read25
L_I2Cx_Read26:
;__Lib_I2C_12.c, 220 :: 		
0x0D32	0xEB040508  ADD	R5, R4, R8, LSL #0
; buf end address is: 16 (R4)
; i end address is: 32 (R8)
0x0D36	0xF2060410  ADDW	R4, R6, #16
0x0D3A	0x6824    LDR	R4, [R4, #0]
0x0D3C	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 221 :: 		
0x0D3E	0x2F01    CMP	R7, #1
0x0D40	0xD107    BNE	L_I2Cx_Read27
; I2C_BASE end address is: 24 (R6)
; END_mode end address is: 28 (R7)
0x0D42	0x4630    MOV	R0, R6
;__Lib_I2C_12.c, 222 :: 		
L_I2Cx_Read28:
; I2C_BASE start address is: 0 (R0)
0x0D44	0x6805    LDR	R5, [R0, #0]
0x0D46	0xF3C52440  UBFX	R4, R5, #9, #1
0x0D4A	0x2C00    CMP	R4, #0
0x0D4C	0xD100    BNE	L_I2Cx_Read29
;__Lib_I2C_12.c, 223 :: 		
; I2C_BASE end address is: 0 (R0)
0x0D4E	0xE7F9    B	L_I2Cx_Read28
L_I2Cx_Read29:
;__Lib_I2C_12.c, 224 :: 		
0x0D50	0xE006    B	L_I2Cx_Read30
L_I2Cx_Read27:
;__Lib_I2C_12.c, 226 :: 		
; I2C_BASE start address is: 24 (R6)
0x0D52	0x4630    MOV	R0, R6
L_I2Cx_Read31:
; I2C_BASE end address is: 24 (R6)
; I2C_BASE start address is: 0 (R0)
0x0D54	0x6805    LDR	R5, [R0, #0]
0x0D56	0xF3C52400  UBFX	R4, R5, #8, #1
0x0D5A	0x2C00    CMP	R4, #0
0x0D5C	0xD100    BNE	L_I2Cx_Read32
;__Lib_I2C_12.c, 227 :: 		
; I2C_BASE end address is: 0 (R0)
0x0D5E	0xE7F9    B	L_I2Cx_Read31
L_I2Cx_Read32:
;__Lib_I2C_12.c, 228 :: 		
L_I2Cx_Read30:
;__Lib_I2C_12.c, 229 :: 		
0x0D60	0xE0DF    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 231 :: 		
L_I2Cx_Read33:
;__Lib_I2C_12.c, 232 :: 		
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; slave_address start address is: 12 (R3)
0x0D62	0x2501    MOVS	R5, #1
0x0D64	0x680C    LDR	R4, [R1, #0]
0x0D66	0xF365248A  BFI	R4, R5, #10, #1
0x0D6A	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 233 :: 		
0x0D6C	0x2501    MOVS	R5, #1
0x0D6E	0x680C    LDR	R4, [R1, #0]
0x0D70	0xF36524CB  BFI	R4, R5, #11, #1
0x0D74	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 234 :: 		
0x0D76	0xF2010510  ADDW	R5, R1, #16
0x0D7A	0x005C    LSLS	R4, R3, #1
0x0D7C	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0D7E	0xF0440401  ORR	R4, R4, #1
0x0D82	0xB2A4    UXTH	R4, R4
0x0D84	0x602C    STR	R4, [R5, #0]
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
; i end address is: 32 (R8)
0x0D86	0x4643    MOV	R3, R8
;__Lib_I2C_12.c, 235 :: 		
L_I2Cx_Read34:
; i start address is: 12 (R3)
; END_mode start address is: 24 (R6)
; buf start address is: 8 (R2)
; I2C_BASE start address is: 4 (R1)
0x0D88	0xF2010414  ADDW	R4, R1, #20
0x0D8C	0x6825    LDR	R5, [R4, #0]
0x0D8E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0D92	0xB904    CBNZ	R4, L_I2Cx_Read35
;__Lib_I2C_12.c, 236 :: 		
0x0D94	0xE7F8    B	L_I2Cx_Read34
L_I2Cx_Read35:
;__Lib_I2C_12.c, 237 :: 		
0x0D96	0xF2010414  ADDW	R4, R1, #20
0x0D9A	0x6820    LDR	R0, [R4, #0]
; temp start address is: 0 (R0)
;__Lib_I2C_12.c, 238 :: 		
0x0D9C	0xBF00    NOP
;__Lib_I2C_12.c, 239 :: 		
0x0D9E	0xF2010418  ADDW	R4, R1, #24
0x0DA2	0x6824    LDR	R4, [R4, #0]
0x0DA4	0x0424    LSLS	R4, R4, #16
0x0DA6	0x4320    ORRS	R0, R4
; temp end address is: 0 (R0)
;__Lib_I2C_12.c, 240 :: 		
0x0DA8	0x2500    MOVS	R5, #0
0x0DAA	0x680C    LDR	R4, [R1, #0]
0x0DAC	0xF365248A  BFI	R4, R5, #10, #1
0x0DB0	0x600C    STR	R4, [R1, #0]
; i end address is: 12 (R3)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0DB2	0x9601    STR	R6, [SP, #4]
0x0DB4	0x461E    MOV	R6, R3
0x0DB6	0x9B01    LDR	R3, [SP, #4]
;__Lib_I2C_12.c, 241 :: 		
L_I2Cx_Read36:
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 12 (R3)
; i start address is: 24 (R6)
0x0DB8	0xF2010414  ADDW	R4, R1, #20
0x0DBC	0x6825    LDR	R5, [R4, #0]
0x0DBE	0xF3C50480  UBFX	R4, R5, #2, #1
0x0DC2	0xB904    CBNZ	R4, L_I2Cx_Read37
;__Lib_I2C_12.c, 242 :: 		
0x0DC4	0xE7F8    B	L_I2Cx_Read36
L_I2Cx_Read37:
;__Lib_I2C_12.c, 243 :: 		
0x0DC6	0x2B01    CMP	R3, #1
0x0DC8	0xD105    BNE	L_I2Cx_Read38
;__Lib_I2C_12.c, 244 :: 		
0x0DCA	0x2501    MOVS	R5, #1
0x0DCC	0x680C    LDR	R4, [R1, #0]
0x0DCE	0xF3652449  BFI	R4, R5, #9, #1
0x0DD2	0x600C    STR	R4, [R1, #0]
0x0DD4	0xE004    B	L_I2Cx_Read39
L_I2Cx_Read38:
;__Lib_I2C_12.c, 246 :: 		
0x0DD6	0x2501    MOVS	R5, #1
0x0DD8	0x680C    LDR	R4, [R1, #0]
0x0DDA	0xF3652408  BFI	R4, R5, #8, #1
0x0DDE	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 247 :: 		
L_I2Cx_Read39:
;__Lib_I2C_12.c, 248 :: 		
0x0DE0	0x1995    ADDS	R5, R2, R6
0x0DE2	0xF2010410  ADDW	R4, R1, #16
0x0DE6	0x6824    LDR	R4, [R4, #0]
0x0DE8	0x702C    STRB	R4, [R5, #0]
0x0DEA	0x1C74    ADDS	R4, R6, #1
; i end address is: 24 (R6)
;__Lib_I2C_12.c, 249 :: 		
0x0DEC	0x1915    ADDS	R5, R2, R4
; buf end address is: 8 (R2)
0x0DEE	0xF2010410  ADDW	R4, R1, #16
0x0DF2	0x6824    LDR	R4, [R4, #0]
0x0DF4	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 250 :: 		
0x0DF6	0x2B01    CMP	R3, #1
0x0DF8	0xD106    BNE	L_I2Cx_Read40
; END_mode end address is: 12 (R3)
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 251 :: 		
L_I2Cx_Read41:
; I2C_BASE start address is: 4 (R1)
0x0DFA	0x680D    LDR	R5, [R1, #0]
0x0DFC	0xF3C52440  UBFX	R4, R5, #9, #1
0x0E00	0xB904    CBNZ	R4, L_I2Cx_Read42
;__Lib_I2C_12.c, 252 :: 		
0x0E02	0xE7FA    B	L_I2Cx_Read41
L_I2Cx_Read42:
;__Lib_I2C_12.c, 253 :: 		
0x0E04	0x4608    MOV	R0, R1
0x0E06	0xE005    B	L_I2Cx_Read43
L_I2Cx_Read40:
;__Lib_I2C_12.c, 255 :: 		
L_I2Cx_Read44:
; I2C_BASE end address is: 4 (R1)
; I2C_BASE start address is: 4 (R1)
0x0E08	0x680D    LDR	R5, [R1, #0]
0x0E0A	0xF3C52400  UBFX	R4, R5, #8, #1
0x0E0E	0xB904    CBNZ	R4, L_I2Cx_Read45
;__Lib_I2C_12.c, 256 :: 		
0x0E10	0xE7FA    B	L_I2Cx_Read44
L_I2Cx_Read45:
;__Lib_I2C_12.c, 257 :: 		
0x0E12	0x4608    MOV	R0, R1
L_I2Cx_Read43:
; I2C_BASE end address is: 4 (R1)
;__Lib_I2C_12.c, 259 :: 		
; I2C_BASE start address is: 0 (R0)
0x0E14	0x2500    MOVS	R5, #0
0x0E16	0x6804    LDR	R4, [R0, #0]
0x0E18	0xF36524CB  BFI	R4, R5, #11, #1
0x0E1C	0x6004    STR	R4, [R0, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_12.c, 261 :: 		
0x0E1E	0xE080    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 263 :: 		
L_I2Cx_Read46:
;__Lib_I2C_12.c, 264 :: 		
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0E20	0x2501    MOVS	R5, #1
0x0E22	0x680C    LDR	R4, [R1, #0]
0x0E24	0xF365248A  BFI	R4, R5, #10, #1
0x0E28	0x600C    STR	R4, [R1, #0]
;__Lib_I2C_12.c, 265 :: 		
0x0E2A	0xF2010510  ADDW	R5, R1, #16
0x0E2E	0x005C    LSLS	R4, R3, #1
0x0E30	0xB2A4    UXTH	R4, R4
; slave_address end address is: 12 (R3)
0x0E32	0xF0440401  ORR	R4, R4, #1
0x0E36	0xB2A4    UXTH	R4, R4
0x0E38	0x602C    STR	R4, [R5, #0]
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
0x0E3A	0x460D    MOV	R5, R1
0x0E3C	0x4614    MOV	R4, R2
0x0E3E	0x46B9    MOV	R9, R7
0x0E40	0x46B0    MOV	R8, R6
;__Lib_I2C_12.c, 266 :: 		
L_I2Cx_Read47:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
0x0E42	0x493B    LDR	R1, [PC, #236]
0x0E44	0x4628    MOV	R0, R5
0x0E46	0xF7FFF9AB  BL	_ChekXForEvent+0
0x0E4A	0xB900    CBNZ	R0, L_I2Cx_Read48
;__Lib_I2C_12.c, 267 :: 		
0x0E4C	0xE7F9    B	L_I2Cx_Read47
L_I2Cx_Read48:
;__Lib_I2C_12.c, 268 :: 		
; i start address is: 4 (R1)
0x0E4E	0x2100    MOVS	R1, #0
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 20 (R5)
; buf end address is: 16 (R4)
0x0E50	0x4623    MOV	R3, R4
0x0E52	0x462A    MOV	R2, R5
;__Lib_I2C_12.c, 269 :: 		
L_I2Cx_Read49:
; i start address is: 4 (R1)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
; count start address is: 36 (R9)
; END_mode start address is: 32 (R8)
0x0E54	0xF1A90403  SUB	R4, R9, #3
0x0E58	0x42A1    CMP	R1, R4
0x0E5A	0xD214    BCS	L_I2Cx_Read50
; buf end address is: 12 (R3)
; END_mode end address is: 32 (R8)
; count end address is: 36 (R9)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0E5C	0x468A    MOV	R10, R1
0x0E5E	0x4617    MOV	R7, R2
0x0E60	0x461E    MOV	R6, R3
;__Lib_I2C_12.c, 270 :: 		
L_I2Cx_Read51:
; END_mode start address is: 32 (R8)
; count start address is: 36 (R9)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 28 (R7)
; i start address is: 40 (R10)
0x0E62	0x4932    LDR	R1, [PC, #200]
0x0E64	0x4638    MOV	R0, R7
0x0E66	0xF7FFF99B  BL	_ChekXForEvent+0
0x0E6A	0xB900    CBNZ	R0, L_I2Cx_Read52
;__Lib_I2C_12.c, 271 :: 		
0x0E6C	0xE7F9    B	L_I2Cx_Read51
L_I2Cx_Read52:
;__Lib_I2C_12.c, 272 :: 		
0x0E6E	0xEB06050A  ADD	R5, R6, R10, LSL #0
0x0E72	0xF2070410  ADDW	R4, R7, #16
0x0E76	0x6824    LDR	R4, [R4, #0]
0x0E78	0x702C    STRB	R4, [R5, #0]
0x0E7A	0xF10A0401  ADD	R4, R10, #1
; i end address is: 40 (R10)
; i start address is: 4 (R1)
0x0E7E	0x4621    MOV	R1, R4
;__Lib_I2C_12.c, 273 :: 		
; count end address is: 36 (R9)
; I2C_BASE end address is: 28 (R7)
; buf end address is: 24 (R6)
0x0E80	0x4633    MOV	R3, R6
0x0E82	0x463A    MOV	R2, R7
0x0E84	0xE7E6    B	L_I2Cx_Read49
L_I2Cx_Read50:
;__Lib_I2C_12.c, 274 :: 		
; I2C_BASE start address is: 8 (R2)
; buf start address is: 12 (R3)
0x0E86	0x9301    STR	R3, [SP, #4]
; END_mode end address is: 32 (R8)
; i end address is: 4 (R1)
; I2C_BASE end address is: 8 (R2)
0x0E88	0x460B    MOV	R3, R1
0x0E8A	0x4616    MOV	R6, R2
0x0E8C	0x4642    MOV	R2, R8
0x0E8E	0x9901    LDR	R1, [SP, #4]
L_I2Cx_Read53:
; buf end address is: 12 (R3)
; END_mode start address is: 8 (R2)
; buf start address is: 4 (R1)
; I2C_BASE start address is: 24 (R6)
; i start address is: 12 (R3)
0x0E90	0xF2060414  ADDW	R4, R6, #20
0x0E94	0x6825    LDR	R5, [R4, #0]
0x0E96	0xF3C50480  UBFX	R4, R5, #2, #1
0x0E9A	0xB904    CBNZ	R4, L_I2Cx_Read54
;__Lib_I2C_12.c, 275 :: 		
0x0E9C	0xE7F8    B	L_I2Cx_Read53
L_I2Cx_Read54:
;__Lib_I2C_12.c, 276 :: 		
0x0E9E	0x2500    MOVS	R5, #0
0x0EA0	0x6834    LDR	R4, [R6, #0]
0x0EA2	0xF365248A  BFI	R4, R5, #10, #1
0x0EA6	0x6034    STR	R4, [R6, #0]
;__Lib_I2C_12.c, 277 :: 		
0x0EA8	0x18CD    ADDS	R5, R1, R3
0x0EAA	0xF2060410  ADDW	R4, R6, #16
0x0EAE	0x6824    LDR	R4, [R4, #0]
0x0EB0	0x702C    STRB	R4, [R5, #0]
0x0EB2	0x1C58    ADDS	R0, R3, #1
; i end address is: 12 (R3)
; i start address is: 0 (R0)
; END_mode end address is: 8 (R2)
; i end address is: 0 (R0)
; buf end address is: 4 (R1)
; I2C_BASE end address is: 24 (R6)
0x0EB4	0x4613    MOV	R3, R2
0x0EB6	0x4602    MOV	R2, R0
;__Lib_I2C_12.c, 278 :: 		
L_I2Cx_Read55:
; i start address is: 8 (R2)
; I2C_BASE start address is: 24 (R6)
; buf start address is: 4 (R1)
; END_mode start address is: 12 (R3)
0x0EB8	0xF2060414  ADDW	R4, R6, #20
0x0EBC	0x6825    LDR	R5, [R4, #0]
0x0EBE	0xF3C50480  UBFX	R4, R5, #2, #1
0x0EC2	0xB904    CBNZ	R4, L_I2Cx_Read56
;__Lib_I2C_12.c, 279 :: 		
0x0EC4	0xE7F8    B	L_I2Cx_Read55
L_I2Cx_Read56:
;__Lib_I2C_12.c, 280 :: 		
0x0EC6	0x2B01    CMP	R3, #1
0x0EC8	0xD107    BNE	L_I2Cx_Read57
; END_mode end address is: 12 (R3)
;__Lib_I2C_12.c, 281 :: 		
0x0ECA	0x2501    MOVS	R5, #1
0x0ECC	0x6834    LDR	R4, [R6, #0]
0x0ECE	0xF3652449  BFI	R4, R5, #9, #1
0x0ED2	0x6034    STR	R4, [R6, #0]
0x0ED4	0x4610    MOV	R0, R2
0x0ED6	0x4632    MOV	R2, R6
0x0ED8	0xE010    B	L_I2Cx_Read58
L_I2Cx_Read57:
;__Lib_I2C_12.c, 283 :: 		
0x0EDA	0x2501    MOVS	R5, #1
0x0EDC	0x6834    LDR	R4, [R6, #0]
0x0EDE	0xF3652408  BFI	R4, R5, #8, #1
0x0EE2	0x6034    STR	R4, [R6, #0]
; buf end address is: 4 (R1)
; i end address is: 8 (R2)
; I2C_BASE end address is: 24 (R6)
0x0EE4	0x4635    MOV	R5, R6
0x0EE6	0x4616    MOV	R6, R2
0x0EE8	0x460C    MOV	R4, R1
;__Lib_I2C_12.c, 284 :: 		
L_I2Cx_Read59:
; buf start address is: 16 (R4)
; I2C_BASE start address is: 20 (R5)
; i start address is: 24 (R6)
0x0EEA	0x4912    LDR	R1, [PC, #72]
0x0EEC	0x4628    MOV	R0, R5
0x0EEE	0xF7FFF957  BL	_ChekXForEvent+0
0x0EF2	0xB900    CBNZ	R0, L_I2Cx_Read60
;__Lib_I2C_12.c, 285 :: 		
0x0EF4	0xE7F9    B	L_I2Cx_Read59
L_I2Cx_Read60:
;__Lib_I2C_12.c, 286 :: 		
0x0EF6	0x4621    MOV	R1, R4
; i end address is: 24 (R6)
; buf end address is: 16 (R4)
0x0EF8	0x462A    MOV	R2, R5
0x0EFA	0x4630    MOV	R0, R6
L_I2Cx_Read58:
; I2C_BASE end address is: 20 (R5)
;__Lib_I2C_12.c, 287 :: 		
; i start address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
; buf start address is: 4 (R1)
0x0EFC	0x180D    ADDS	R5, R1, R0
0x0EFE	0xF2020410  ADDW	R4, R2, #16
0x0F02	0x6824    LDR	R4, [R4, #0]
0x0F04	0x702C    STRB	R4, [R5, #0]
0x0F06	0x1C44    ADDS	R4, R0, #1
; i end address is: 0 (R0)
;__Lib_I2C_12.c, 288 :: 		
0x0F08	0x190D    ADDS	R5, R1, R4
; buf end address is: 4 (R1)
0x0F0A	0xF2020410  ADDW	R4, R2, #16
; I2C_BASE end address is: 8 (R2)
0x0F0E	0x6824    LDR	R4, [R4, #0]
0x0F10	0x702C    STRB	R4, [R5, #0]
;__Lib_I2C_12.c, 289 :: 		
0x0F12	0xE006    B	L_I2Cx_Read19
;__Lib_I2C_12.c, 291 :: 		
L_I2Cx_Read18:
; i start address is: 32 (R8)
; I2C_BASE start address is: 4 (R1)
; buf start address is: 8 (R2)
; END_mode start address is: 24 (R6)
; count start address is: 28 (R7)
; slave_address start address is: 12 (R3)
0x0F14	0x2F01    CMP	R7, #1
0x0F16	0xF43FAED3  BEQ	L_I2Cx_Read20
0x0F1A	0x2F02    CMP	R7, #2
0x0F1C	0xF43FAF21  BEQ	L_I2Cx_Read33
; i end address is: 32 (R8)
0x0F20	0xE77E    B	L_I2Cx_Read46
; slave_address end address is: 12 (R3)
; count end address is: 28 (R7)
; END_mode end address is: 24 (R6)
; buf end address is: 8 (R2)
; I2C_BASE end address is: 4 (R1)
L_I2Cx_Read19:
;__Lib_I2C_12.c, 292 :: 		
L_end_I2Cx_Read:
0x0F22	0xF8DDE000  LDR	LR, [SP, #0]
0x0F26	0xB002    ADD	SP, SP, #8
0x0F28	0x4770    BX	LR
0x0F2A	0xBF00    NOP
0x0F2C	0x00400003  	#196672
0x0F30	0x00020003  	#196610
0x0F34	0x00010003  	#196609
; end of _I2Cx_Read
_I2C2_Read:
;__Lib_I2C_12.c, 347 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x119C	0xB081    SUB	SP, SP, #4
0x119E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_12.c, 348 :: 		
0x11A2	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x11A4	0x4613    MOV	R3, R2
0x11A6	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x11A8	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x11AA	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x11AC	0xF7FFFD7E  BL	_I2Cx_Read+0
0x11B0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_12.c, 349 :: 		
L_end_I2C2_Read:
0x11B2	0xF8DDE000  LDR	LR, [SP, #0]
0x11B6	0xB001    ADD	SP, SP, #4
0x11B8	0x4770    BX	LR
0x11BA	0xBF00    NOP
0x11BC	0x58004000  	I2C2_CR1+0
; end of _I2C2_Read
_IntToHex:
;__Lib_Conversions.c, 25 :: 		
; output start address is: 4 (R1)
0x15B0	0xB082    SUB	SP, SP, #8
0x15B2	0xF8AD0004  STRH	R0, [SP, #4]
; output end address is: 4 (R1)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 26 :: 		
0x15B6	0xAD01    ADD	R5, SP, #4
0x15B8	0x1C6A    ADDS	R2, R5, #1
0x15BA	0x7812    LDRB	R2, [R2, #0]
0x15BC	0x0913    LSRS	R3, R2, #4
0x15BE	0xB2DB    UXTB	R3, R3
0x15C0	0x4A11    LDR	R2, [PC, #68]
0x15C2	0x18D2    ADDS	R2, R2, R3
0x15C4	0x7812    LDRB	R2, [R2, #0]
0x15C6	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 27 :: 		
0x15C8	0x1C4C    ADDS	R4, R1, #1
0x15CA	0x1C6A    ADDS	R2, R5, #1
0x15CC	0x7812    LDRB	R2, [R2, #0]
0x15CE	0xF002030F  AND	R3, R2, #15
0x15D2	0xB2DB    UXTB	R3, R3
0x15D4	0x4A0C    LDR	R2, [PC, #48]
0x15D6	0x18D2    ADDS	R2, R2, R3
0x15D8	0x7812    LDRB	R2, [R2, #0]
0x15DA	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 28 :: 		
0x15DC	0x1C8C    ADDS	R4, R1, #2
0x15DE	0x782A    LDRB	R2, [R5, #0]
0x15E0	0x0913    LSRS	R3, R2, #4
0x15E2	0xB2DB    UXTB	R3, R3
0x15E4	0x4A08    LDR	R2, [PC, #32]
0x15E6	0x18D2    ADDS	R2, R2, R3
0x15E8	0x7812    LDRB	R2, [R2, #0]
0x15EA	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 29 :: 		
0x15EC	0x1CCC    ADDS	R4, R1, #3
0x15EE	0x782A    LDRB	R2, [R5, #0]
0x15F0	0xF002030F  AND	R3, R2, #15
0x15F4	0xB2DB    UXTB	R3, R3
0x15F6	0x4A04    LDR	R2, [PC, #16]
0x15F8	0x18D2    ADDS	R2, R2, R3
0x15FA	0x7812    LDRB	R2, [R2, #0]
0x15FC	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 30 :: 		
0x15FE	0x1D0B    ADDS	R3, R1, #4
; output end address is: 4 (R1)
0x1600	0x2200    MOVS	R2, #0
0x1602	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 31 :: 		
L_end_IntToHex:
0x1604	0xB002    ADD	SP, SP, #8
0x1606	0x4770    BX	LR
0x1608	0x1B750000  	__Lib_Conversions_Digits+0
; end of _IntToHex
_color_3_get_rgb_data:
;color_3.c, 139 :: 		void color_3_get_rgb_data( color_t* color )
; color start address is: 0 (R0)
0x13FC	0xB088    SUB	SP, SP, #32
0x13FE	0xF8CDE000  STR	LR, [SP, #0]
; color end address is: 0 (R0)
; color start address is: 0 (R0)
;color_3.c, 141 :: 		uint8_t buffer[ 20 ] = { 0 };
0x1402	0xF10D0B08  ADD	R11, SP, #8
0x1406	0xF10B0A14  ADD	R10, R11, #20
0x140A	0xF8DFC078  LDR	R12, [PC, #120]
0x140E	0xF000F93D  BL	___CC2DW+0
;color_3.c, 142 :: 		uint8_t uart_text[ 20 ] = { 0 };
;color_3.c, 145 :: 		uint8_t count = 8;
;color_3.c, 147 :: 		color_3_hal_read( buffer, TCS3771_CDATA, 8 );
0x1412	0xA902    ADD	R1, SP, #8
0x1414	0x9107    STR	R1, [SP, #28]
0x1416	0x9001    STR	R0, [SP, #4]
0x1418	0x2208    MOVS	R2, #8
0x141A	0x4608    MOV	R0, R1
0x141C	0x2114    MOVS	R1, #20
0x141E	0xF000F8F5  BL	_color_3_hal_read+0
0x1422	0x9801    LDR	R0, [SP, #4]
;color_3.c, 149 :: 		l_byte = buffer[0];
0x1424	0xA902    ADD	R1, SP, #8
0x1426	0x780A    LDRB	R2, [R1, #0]
;color_3.c, 150 :: 		h_byte = buffer[1];
0x1428	0x1C49    ADDS	R1, R1, #1
0x142A	0x7809    LDRB	R1, [R1, #0]
;color_3.c, 151 :: 		big_byte =  l_byte;
; big_byte start address is: 8 (R2)
;color_3.c, 152 :: 		big_byte |= (uint16_t)h_byte << 8;
0x142C	0x0209    LSLS	R1, R1, #8
0x142E	0xB289    UXTH	R1, R1
0x1430	0xEA420101  ORR	R1, R2, R1, LSL #0
; big_byte end address is: 8 (R2)
;color_3.c, 153 :: 		color->clear_data = big_byte;
0x1434	0x8001    STRH	R1, [R0, #0]
;color_3.c, 155 :: 		l_byte = buffer[2];
0x1436	0x9B07    LDR	R3, [SP, #28]
0x1438	0x1C99    ADDS	R1, R3, #2
0x143A	0x780C    LDRB	R4, [R1, #0]
;color_3.c, 156 :: 		h_byte = buffer[3];
0x143C	0x1CD9    ADDS	R1, R3, #3
0x143E	0x7809    LDRB	R1, [R1, #0]
;color_3.c, 157 :: 		big_byte =  l_byte;
; big_byte start address is: 16 (R4)
0x1440	0xB2E4    UXTB	R4, R4
;color_3.c, 158 :: 		big_byte |= (uint16_t)h_byte << 8;
0x1442	0x0209    LSLS	R1, R1, #8
0x1444	0xB289    UXTH	R1, R1
0x1446	0xEA440201  ORR	R2, R4, R1, LSL #0
; big_byte end address is: 16 (R4)
;color_3.c, 159 :: 		color->red_data = big_byte;
0x144A	0x1C81    ADDS	R1, R0, #2
0x144C	0x800A    STRH	R2, [R1, #0]
;color_3.c, 161 :: 		l_byte = buffer[4];
0x144E	0x1D19    ADDS	R1, R3, #4
0x1450	0x780A    LDRB	R2, [R1, #0]
;color_3.c, 162 :: 		h_byte = buffer[5];
0x1452	0x1D59    ADDS	R1, R3, #5
0x1454	0x7809    LDRB	R1, [R1, #0]
;color_3.c, 163 :: 		big_byte =  l_byte;
; big_byte start address is: 16 (R4)
0x1456	0xB2D4    UXTB	R4, R2
;color_3.c, 164 :: 		big_byte |= (uint16_t)h_byte << 8;
0x1458	0x0209    LSLS	R1, R1, #8
0x145A	0xB289    UXTH	R1, R1
0x145C	0xEA440201  ORR	R2, R4, R1, LSL #0
; big_byte end address is: 16 (R4)
;color_3.c, 165 :: 		color->green_data = big_byte;
0x1460	0x1D01    ADDS	R1, R0, #4
0x1462	0x800A    STRH	R2, [R1, #0]
;color_3.c, 167 :: 		l_byte = buffer[6];
0x1464	0x1D99    ADDS	R1, R3, #6
0x1466	0x780A    LDRB	R2, [R1, #0]
;color_3.c, 168 :: 		h_byte = buffer[7];
0x1468	0x1DD9    ADDS	R1, R3, #7
0x146A	0x7809    LDRB	R1, [R1, #0]
;color_3.c, 169 :: 		big_byte =  l_byte;
; big_byte start address is: 12 (R3)
0x146C	0xB2D3    UXTB	R3, R2
;color_3.c, 170 :: 		big_byte |= (uint16_t)h_byte << 8;
0x146E	0x0209    LSLS	R1, R1, #8
0x1470	0xB289    UXTH	R1, R1
0x1472	0xEA430201  ORR	R2, R3, R1, LSL #0
; big_byte end address is: 12 (R3)
;color_3.c, 171 :: 		color->blue_data = big_byte;
0x1476	0x1D81    ADDS	R1, R0, #6
; color end address is: 0 (R0)
0x1478	0x800A    STRH	R2, [R1, #0]
;color_3.c, 173 :: 		}
L_end_color_3_get_rgb_data:
0x147A	0xF8DDE000  LDR	LR, [SP, #0]
0x147E	0xB008    ADD	SP, SP, #32
0x1480	0x4770    BX	LR
0x1482	0xBF00    NOP
0x1484	0x1B510000  	?ICScolor_3_get_rgb_data_buffer_L0+0
; end of _color_3_get_rgb_data
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x138C	0xB081    SUB	SP, SP, #4
0x138E	0xF8CDE000  STR	LR, [SP, #0]
0x1392	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x1394	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x1396	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x1398	0x2800    CMP	R0, #0
0x139A	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x139C	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x139E	0x4240    RSBS	R0, R0, #0
0x13A0	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x13A2	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x13A4	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x13A6	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x13A8	0xB298    UXTH	R0, R3
0x13AA	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x13AC	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x13AE	0xF7FFFECD  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x13B2	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x13B4	0x4634    MOV	R4, R6
0x13B6	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x13B8	0x2900    CMP	R1, #0
0x13BA	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x13BC	0x1863    ADDS	R3, R4, R1
0x13BE	0x1E4A    SUBS	R2, R1, #1
0x13C0	0xB292    UXTH	R2, R2
0x13C2	0x18A2    ADDS	R2, R4, R2
0x13C4	0x7812    LDRB	R2, [R2, #0]
0x13C6	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x13C8	0x1E49    SUBS	R1, R1, #1
0x13CA	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x13CC	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x13CE	0x2220    MOVS	R2, #32
0x13D0	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x13D2	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x13D4	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x13D6	0xB281    UXTH	R1, R0
0x13D8	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x13DA	0x1842    ADDS	R2, R0, R1
0x13DC	0x7812    LDRB	R2, [R2, #0]
0x13DE	0x2A20    CMP	R2, #32
0x13E0	0xD102    BNE	L_IntToStr42
0x13E2	0x1C49    ADDS	R1, R1, #1
0x13E4	0xB289    UXTH	R1, R1
0x13E6	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x13E8	0x1E4A    SUBS	R2, R1, #1
0x13EA	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x13EC	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x13EE	0x222D    MOVS	R2, #45
0x13F0	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x13F2	0xF8DDE000  LDR	LR, [SP, #0]
0x13F6	0xB001    ADD	SP, SP, #4
0x13F8	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x114C	0xB081    SUB	SP, SP, #4
0x114E	0x460A    MOV	R2, R1
0x1150	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x1152	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x1154	0xB28D    UXTH	R5, R1
0x1156	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x1158	0x2805    CMP	R0, #5
0x115A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x115C	0x180B    ADDS	R3, R1, R0
0x115E	0x2220    MOVS	R2, #32
0x1160	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x1162	0x1C40    ADDS	R0, R0, #1
0x1164	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x1166	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x1168	0x180B    ADDS	R3, R1, R0
0x116A	0x2200    MOVS	R2, #0
0x116C	0x701A    STRB	R2, [R3, #0]
0x116E	0x1E40    SUBS	R0, R0, #1
0x1170	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1172	0x180C    ADDS	R4, R1, R0
0x1174	0x230A    MOVS	R3, #10
0x1176	0xFBB5F2F3  UDIV	R2, R5, R3
0x117A	0xFB035212  MLS	R2, R3, R2, R5
0x117E	0xB292    UXTH	R2, R2
0x1180	0x3230    ADDS	R2, #48
0x1182	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x1184	0x220A    MOVS	R2, #10
0x1186	0xFBB5F2F2  UDIV	R2, R5, R2
0x118A	0xB292    UXTH	R2, R2
0x118C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x118E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x1190	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x1192	0x1E40    SUBS	R0, R0, #1
0x1194	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x1196	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x1198	0xB001    ADD	SP, SP, #4
0x119A	0x4770    BX	LR
; end of _WordToStr
__Lib_System_105_107_InitialSetUpRCCRCC2:
;__Lib_System_105_107.c, 374 :: 		
0x1858	0xB081    SUB	SP, SP, #4
0x185A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_105_107.c, 377 :: 		
; ulRCC_CR start address is: 8 (R2)
0x185E	0x4A46    LDR	R2, [PC, #280]
;__Lib_System_105_107.c, 378 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x1860	0x4B46    LDR	R3, [PC, #280]
;__Lib_System_105_107.c, 379 :: 		
; ulRCC_CFGR2 start address is: 16 (R4)
0x1862	0x4C47    LDR	R4, [PC, #284]
;__Lib_System_105_107.c, 380 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1864	0x4947    LDR	R1, [PC, #284]
;__Lib_System_105_107.c, 387 :: 		
0x1866	0xF64B3080  MOVW	R0, #48000
0x186A	0x4281    CMP	R1, R0
0x186C	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC231
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 388 :: 		
0x186E	0x4846    LDR	R0, [PC, #280]
0x1870	0x6800    LDR	R0, [R0, #0]
0x1872	0xF0400102  ORR	R1, R0, #2
0x1876	0x4844    LDR	R0, [PC, #272]
0x1878	0x6001    STR	R1, [R0, #0]
0x187A	0xE011    B	L___Lib_System_105_107_InitialSetUpRCCRCC232
L___Lib_System_105_107_InitialSetUpRCCRCC231:
;__Lib_System_105_107.c, 389 :: 		
; Fosc_kHz start address is: 4 (R1)
0x187C	0xF64550C0  MOVW	R0, #24000
0x1880	0x4281    CMP	R1, R0
0x1882	0xD906    BLS	L___Lib_System_105_107_InitialSetUpRCCRCC233
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_105_107.c, 390 :: 		
0x1884	0x4840    LDR	R0, [PC, #256]
0x1886	0x6800    LDR	R0, [R0, #0]
0x1888	0xF0400101  ORR	R1, R0, #1
0x188C	0x483E    LDR	R0, [PC, #248]
0x188E	0x6001    STR	R1, [R0, #0]
0x1890	0xE006    B	L___Lib_System_105_107_InitialSetUpRCCRCC234
L___Lib_System_105_107_InitialSetUpRCCRCC233:
;__Lib_System_105_107.c, 392 :: 		
0x1892	0x483D    LDR	R0, [PC, #244]
0x1894	0x6801    LDR	R1, [R0, #0]
0x1896	0xF06F0007  MVN	R0, #7
0x189A	0x4001    ANDS	R1, R0
0x189C	0x483A    LDR	R0, [PC, #232]
0x189E	0x6001    STR	R1, [R0, #0]
L___Lib_System_105_107_InitialSetUpRCCRCC234:
L___Lib_System_105_107_InitialSetUpRCCRCC232:
;__Lib_System_105_107.c, 394 :: 		
0x18A0	0xF7FFFDF2  BL	__Lib_System_105_107_SystemClockSetDefault+0
;__Lib_System_105_107.c, 396 :: 		
0x18A4	0x4839    LDR	R0, [PC, #228]
0x18A6	0x6003    STR	R3, [R0, #0]
;__Lib_System_105_107.c, 397 :: 		
0x18A8	0x4839    LDR	R0, [PC, #228]
0x18AA	0x6004    STR	R4, [R0, #0]
; ulRCC_CFGR2 end address is: 16 (R4)
;__Lib_System_105_107.c, 398 :: 		
0x18AC	0x4839    LDR	R0, [PC, #228]
0x18AE	0xEA020100  AND	R1, R2, R0, LSL #0
0x18B2	0x4839    LDR	R0, [PC, #228]
0x18B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 400 :: 		
0x18B6	0xF0020001  AND	R0, R2, #1
0x18BA	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC252
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x18BC	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 401 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC236:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x18BE	0x4836    LDR	R0, [PC, #216]
0x18C0	0x6800    LDR	R0, [R0, #0]
0x18C2	0xF0000002  AND	R0, R0, #2
0x18C6	0x2800    CMP	R0, #0
0x18C8	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC237
;__Lib_System_105_107.c, 402 :: 		
0x18CA	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC236
L___Lib_System_105_107_InitialSetUpRCCRCC237:
;__Lib_System_105_107.c, 403 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x18CC	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC235
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC252:
;__Lib_System_105_107.c, 400 :: 		
0x18CE	0x4619    MOV	R1, R3
;__Lib_System_105_107.c, 403 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC235:
;__Lib_System_105_107.c, 405 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x18D0	0xF4023080  AND	R0, R2, #65536
0x18D4	0xB140    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC253
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
0x18D6	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 406 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC239:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x18D8	0x482F    LDR	R0, [PC, #188]
0x18DA	0x6800    LDR	R0, [R0, #0]
0x18DC	0xF4003000  AND	R0, R0, #131072
0x18E0	0x2800    CMP	R0, #0
0x18E2	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC240
;__Lib_System_105_107.c, 407 :: 		
0x18E4	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC239
L___Lib_System_105_107_InitialSetUpRCCRCC240:
;__Lib_System_105_107.c, 408 :: 		
; ulRCC_CR end address is: 8 (R2)
0x18E6	0xE000    B	L___Lib_System_105_107_InitialSetUpRCCRCC238
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC253:
;__Lib_System_105_107.c, 405 :: 		
0x18E8	0x460B    MOV	R3, R1
;__Lib_System_105_107.c, 408 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC238:
;__Lib_System_105_107.c, 410 :: 		
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 12 (R3)
0x18EA	0xF0025080  AND	R0, R2, #268435456
0x18EE	0xB168    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC254
;__Lib_System_105_107.c, 411 :: 		
0x18F0	0x4829    LDR	R0, [PC, #164]
0x18F2	0x6800    LDR	R0, [R0, #0]
0x18F4	0xF0405180  ORR	R1, R0, #268435456
0x18F8	0x4827    LDR	R0, [PC, #156]
0x18FA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
;__Lib_System_105_107.c, 412 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC242:
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x18FC	0x4826    LDR	R0, [PC, #152]
0x18FE	0x6800    LDR	R0, [R0, #0]
0x1900	0xF0005000  AND	R0, R0, #536870912
0x1904	0x2800    CMP	R0, #0
0x1906	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC243
;__Lib_System_105_107.c, 413 :: 		
0x1908	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC242
L___Lib_System_105_107_InitialSetUpRCCRCC243:
;__Lib_System_105_107.c, 414 :: 		
; ulRCC_CR end address is: 8 (R2)
0x190A	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC241
; ulRCC_CFGR end address is: 12 (R3)
L___Lib_System_105_107_InitialSetUpRCCRCC254:
;__Lib_System_105_107.c, 410 :: 		
;__Lib_System_105_107.c, 414 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC241:
;__Lib_System_105_107.c, 416 :: 		
; ulRCC_CFGR start address is: 12 (R3)
; ulRCC_CR start address is: 8 (R2)
0x190C	0xF0026080  AND	R0, R2, #67108864
0x1910	0xB178    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC255
;__Lib_System_105_107.c, 417 :: 		
0x1912	0x4821    LDR	R0, [PC, #132]
0x1914	0x6800    LDR	R0, [R0, #0]
0x1916	0xF0406180  ORR	R1, R0, #67108864
0x191A	0x481F    LDR	R0, [PC, #124]
0x191C	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x191E	0x4611    MOV	R1, R2
0x1920	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 418 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC245:
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1922	0x481D    LDR	R0, [PC, #116]
0x1924	0x6800    LDR	R0, [R0, #0]
0x1926	0xF0006000  AND	R0, R0, #134217728
0x192A	0x2800    CMP	R0, #0
0x192C	0xD100    BNE	L___Lib_System_105_107_InitialSetUpRCCRCC246
;__Lib_System_105_107.c, 419 :: 		
0x192E	0xE7F8    B	L___Lib_System_105_107_InitialSetUpRCCRCC245
L___Lib_System_105_107_InitialSetUpRCCRCC246:
;__Lib_System_105_107.c, 420 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1930	0xE001    B	L___Lib_System_105_107_InitialSetUpRCCRCC244
; ulRCC_CR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC255:
;__Lib_System_105_107.c, 416 :: 		
0x1932	0x4611    MOV	R1, R2
0x1934	0x461A    MOV	R2, R3
;__Lib_System_105_107.c, 420 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC244:
;__Lib_System_105_107.c, 422 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1936	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x193A	0xB170    CBZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC256
;__Lib_System_105_107.c, 423 :: 		
0x193C	0x4816    LDR	R0, [PC, #88]
0x193E	0x6800    LDR	R0, [R0, #0]
0x1940	0xF0407180  ORR	R1, R0, #16777216
0x1944	0x4814    LDR	R0, [PC, #80]
0x1946	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1948	0x4611    MOV	R1, R2
;__Lib_System_105_107.c, 424 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC248:
; ulRCC_CFGR start address is: 4 (R1)
0x194A	0x4813    LDR	R0, [PC, #76]
0x194C	0x6800    LDR	R0, [R0, #0]
0x194E	0xF0007000  AND	R0, R0, #33554432
0x1952	0xB900    CBNZ	R0, L___Lib_System_105_107_InitialSetUpRCCRCC249
;__Lib_System_105_107.c, 425 :: 		
0x1954	0xE7F9    B	L___Lib_System_105_107_InitialSetUpRCCRCC248
L___Lib_System_105_107_InitialSetUpRCCRCC249:
;__Lib_System_105_107.c, 426 :: 		
0x1956	0x460A    MOV	R2, R1
0x1958	0xE7FF    B	L___Lib_System_105_107_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_105_107_InitialSetUpRCCRCC256:
;__Lib_System_105_107.c, 422 :: 		
;__Lib_System_105_107.c, 426 :: 		
L___Lib_System_105_107_InitialSetUpRCCRCC247:
;__Lib_System_105_107.c, 430 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_105_107_InitialSetUpRCCRCC250:
; ulRCC_CFGR start address is: 8 (R2)
0x195A	0x480C    LDR	R0, [PC, #48]
0x195C	0x6800    LDR	R0, [R0, #0]
0x195E	0xF000010C  AND	R1, R0, #12
0x1962	0x0090    LSLS	R0, R2, #2
0x1964	0xF000000C  AND	R0, R0, #12
0x1968	0x4281    CMP	R1, R0
0x196A	0xD000    BEQ	L___Lib_System_105_107_InitialSetUpRCCRCC251
;__Lib_System_105_107.c, 431 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x196C	0xE7F5    B	L___Lib_System_105_107_InitialSetUpRCCRCC250
L___Lib_System_105_107_InitialSetUpRCCRCC251:
;__Lib_System_105_107.c, 432 :: 		
L_end_InitialSetUpRCCRCC2:
0x196E	0xF8DDE000  LDR	LR, [SP, #0]
0x1972	0xB001    ADD	SP, SP, #4
0x1974	0x4770    BX	LR
0x1976	0xBF00    NOP
0x1978	0x00810501  	#83951745
0x197C	0x8402001D  	#1934338
0x1980	0x06440001  	#67140
0x1984	0x19400001  	#72000
0x1988	0x20004002  	FLASH_ACR+0
0x198C	0x10044002  	RCC_CFGR+0
0x1990	0x102C4002  	RCC_CFGR2+0
0x1994	0xFFFF000F  	#1048575
0x1998	0x10004002  	RCC_CR+0
; end of __Lib_System_105_107_InitialSetUpRCCRCC2
__Lib_System_105_107_SystemClockSetDefault:
;__Lib_System_105_107.c, 347 :: 		
0x1488	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 350 :: 		
0x148A	0x4815    LDR	R0, [PC, #84]
0x148C	0x6800    LDR	R0, [R0, #0]
0x148E	0xF0400101  ORR	R1, R0, #1
0x1492	0x4813    LDR	R0, [PC, #76]
0x1494	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 353 :: 		
0x1496	0x4913    LDR	R1, [PC, #76]
0x1498	0x4813    LDR	R0, [PC, #76]
0x149A	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 356 :: 		
0x149C	0x4810    LDR	R0, [PC, #64]
0x149E	0x6801    LDR	R1, [R0, #0]
0x14A0	0x4812    LDR	R0, [PC, #72]
0x14A2	0x4001    ANDS	R1, R0
0x14A4	0x480E    LDR	R0, [PC, #56]
0x14A6	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 359 :: 		
0x14A8	0x480D    LDR	R0, [PC, #52]
0x14AA	0x6801    LDR	R1, [R0, #0]
0x14AC	0xF46F2080  MVN	R0, #262144
0x14B0	0x4001    ANDS	R1, R0
0x14B2	0x480B    LDR	R0, [PC, #44]
0x14B4	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 362 :: 		
0x14B6	0x480C    LDR	R0, [PC, #48]
0x14B8	0x6801    LDR	R1, [R0, #0]
0x14BA	0xF46F00FE  MVN	R0, #8323072
0x14BE	0x4001    ANDS	R1, R0
0x14C0	0x4809    LDR	R0, [PC, #36]
0x14C2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 365 :: 		
0x14C4	0x4806    LDR	R0, [PC, #24]
0x14C6	0x6801    LDR	R1, [R0, #0]
0x14C8	0xF06F50A0  MVN	R0, #335544320
0x14CC	0x4001    ANDS	R1, R0
0x14CE	0x4804    LDR	R0, [PC, #16]
0x14D0	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 368 :: 		
0x14D2	0xF04F0100  MOV	R1, #0
0x14D6	0x4806    LDR	R0, [PC, #24]
0x14D8	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 372 :: 		
L_end_SystemClockSetDefault:
0x14DA	0xB001    ADD	SP, SP, #4
0x14DC	0x4770    BX	LR
0x14DE	0xBF00    NOP
0x14E0	0x10004002  	RCC_CR+0
0x14E4	0x0000F0FF  	#-251723776
0x14E8	0x10044002  	RCC_CFGR+0
0x14EC	0xFFFFFEF6  	#-17367041
0x14F0	0x102C4002  	RCC_CFGR2+0
; end of __Lib_System_105_107_SystemClockSetDefault
__Lib_System_105_107_InitialSetUpFosc:
;__Lib_System_105_107.c, 434 :: 		
0x16DC	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 435 :: 		
0x16DE	0x4902    LDR	R1, [PC, #8]
0x16E0	0x4802    LDR	R0, [PC, #8]
0x16E2	0x6001    STR	R1, [R0, #0]
;__Lib_System_105_107.c, 436 :: 		
L_end_InitialSetUpFosc:
0x16E4	0xB001    ADD	SP, SP, #4
0x16E6	0x4770    BX	LR
0x16E8	0x19400001  	#72000
0x16EC	0x00AC2000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_105_107_InitialSetUpFosc
___GenExcept:
;__Lib_System_105_107.c, 298 :: 		
0x16F0	0xB081    SUB	SP, SP, #4
;__Lib_System_105_107.c, 299 :: 		
L___GenExcept27:
0x16F2	0xE7FE    B	L___GenExcept27
;__Lib_System_105_107.c, 300 :: 		
L_end___GenExcept:
0x16F4	0xB001    ADD	SP, SP, #4
0x16F6	0x4770    BX	LR
; end of ___GenExcept
0x1B90	0xB500    PUSH	(R14)
0x1B92	0xF8DFB014  LDR	R11, [PC, #20]
0x1B96	0xF8DFA014  LDR	R10, [PC, #20]
0x1B9A	0xF8DFC014  LDR	R12, [PC, #20]
0x1B9E	0xF7FFFD75  BL	5772
0x1BA2	0xBD00    POP	(R15)
0x1BA4	0x4770    BX	LR
0x1BA6	0xBF00    NOP
0x1BA8	0x00002000  	#536870912
0x1BAC	0x00912000  	#536871057
0x1BB0	0x199C0000  	#6556
0x1C10	0xB500    PUSH	(R14)
0x1C12	0xF8DFB010  LDR	R11, [PC, #16]
0x1C16	0xF8DFA010  LDR	R10, [PC, #16]
0x1C1A	0xF7FFFD41  BL	5792
0x1C1E	0xBD00    POP	(R15)
0x1C20	0x4770    BX	LR
0x1C22	0xBF00    NOP
0x1C24	0x00002000  	#536870912
0x1C28	0x00C02000  	#536871104
;__Lib_System_105_107.c,439 :: __Lib_System_105_107_ADCPrescTable [4]
0x14F4	0x08060402 ;__Lib_System_105_107_ADCPrescTable+0
; end of __Lib_System_105_107_ADCPrescTable
;,0 :: _initBlock_1 [38]
; Containing: ?ICS?lstr11_Color_3_ARM [19]
;             ?ICS?lstr12_Color_3_ARM [18]
;             ?ICS__i2c_address [1]
0x199C	0x54524155 ;_initBlock_1+0 : ?ICS?lstr11_Color_3_ARM at 0x199C
0x19A0	0x696E4920 ;_initBlock_1+4
0x19A4	0x6C616974 ;_initBlock_1+8
0x19A8	0x64657A69 ;_initBlock_1+12
0x19AC	0x49000A0D ;_initBlock_1+16 : ?ICS?lstr12_Color_3_ARM at 0x19AF
0x19B0	0x49204332 ;_initBlock_1+20
0x19B4	0x6974696E ;_initBlock_1+24
0x19B8	0x7A696C61 ;_initBlock_1+28
0x19BC	0x0A0D6465 ;_initBlock_1+32
0x19C0	0x2900 ;_initBlock_1+36 : ?ICS__i2c_address at 0x19C1
; end of _initBlock_1
;Color_3_ARM.c,0 :: ?ICS?lstr13_Color_3_ARM [22]
0x19C2	0x6F6C6F43 ;?ICS?lstr13_Color_3_ARM+0
0x19C6	0x20332072 ;?ICS?lstr13_Color_3_ARM+4
0x19CA	0x74696E49 ;?ICS?lstr13_Color_3_ARM+8
0x19CE	0x696C6169 ;?ICS?lstr13_Color_3_ARM+12
0x19D2	0x0D64657A ;?ICS?lstr13_Color_3_ARM+16
0x19D6	0x000A ;?ICS?lstr13_Color_3_ARM+20
; end of ?ICS?lstr13_Color_3_ARM
;,0 :: _initBlock_3 [20]
; Containing: ?ICS?lstr1_Color_3_ARM [13]
;             ?ICS?lstr2_Color_3_ARM [7]
0x19D8	0x69766544 ;_initBlock_3+0 : ?ICS?lstr1_Color_3_ARM at 0x19D8
0x19DC	0x49206563 ;_initBlock_3+4
0x19E0	0x20203A44 ;_initBlock_3+8
0x19E4	0x0D0A0D00 ;_initBlock_3+12 : ?ICS?lstr2_Color_3_ARM at 0x19E5
0x19E8	0x000A0D0A ;_initBlock_3+16
; end of _initBlock_3
;,0 :: _initBlock_4 [16]
; Containing: ?ICS?lstr3_Color_3_ARM [13]
;             ?ICS?lstr4_Color_3_ARM [3]
0x19EC	0x61656C43 ;_initBlock_4+0 : ?ICS?lstr3_Color_3_ARM at 0x19EC
0x19F0	0x61442072 ;_initBlock_4+4
0x19F4	0x203A6174 ;_initBlock_4+8
0x19F8	0x000A0D00 ;_initBlock_4+12 : ?ICS?lstr4_Color_3_ARM at 0x19F9
; end of _initBlock_4
;,0 :: _initBlock_5 [16]
; Containing: ?ICS?lstr5_Color_3_ARM [13]
;             ?ICS?lstr6_Color_3_ARM [3]
0x19FC	0x20646552 ;_initBlock_5+0 : ?ICS?lstr5_Color_3_ARM at 0x19FC
0x1A00	0x61746144 ;_initBlock_5+4
0x1A04	0x2020203A ;_initBlock_5+8
0x1A08	0x000A0D00 ;_initBlock_5+12 : ?ICS?lstr6_Color_3_ARM at 0x1A09
; end of _initBlock_5
;,0 :: _initBlock_6 [16]
; Containing: ?ICS?lstr7_Color_3_ARM [13]
;             ?ICS?lstr8_Color_3_ARM [3]
0x1A0C	0x65657247 ;_initBlock_6+0 : ?ICS?lstr7_Color_3_ARM at 0x1A0C
0x1A10	0x6144206E ;_initBlock_6+4
0x1A14	0x203A6174 ;_initBlock_6+8
0x1A18	0x000A0D00 ;_initBlock_6+12 : ?ICS?lstr8_Color_3_ARM at 0x1A19
; end of _initBlock_6
;,0 :: _initBlock_7 [16]
; Containing: ?ICS?lstr9_Color_3_ARM [13]
;             ?ICS?lstr10_Color_3_ARM [3]
0x1A1C	0x65756C42 ;_initBlock_7+0 : ?ICS?lstr9_Color_3_ARM at 0x1A1C
0x1A20	0x74614420 ;_initBlock_7+4
0x1A24	0x20203A61 ;_initBlock_7+8
0x1A28	0x000A0D00 ;_initBlock_7+12 : ?ICS?lstr10_Color_3_ARM at 0x1A29
; end of _initBlock_7
;color_3_hal.c,0 :: ?ICScolor_3_hal__cmd_size [1]
0x1A2C	0x01 ;?ICScolor_3_hal__cmd_size+0
; end of ?ICScolor_3_hal__cmd_size
;__Lib_GPIO_32F10x_Defs.c,696 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x1A30	0x00000009 ;__GPIO_MODULE_USART1_PA9_10+0
0x1A34	0x0000000A ;__GPIO_MODULE_USART1_PA9_10+4
0x1A38	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x1A3C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x1A40	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x1A44	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x1A48	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x1A4C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x1A50	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x1A54	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x1A58	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1A5C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1A60	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1A64	0x00000818 ;__GPIO_MODULE_USART1_PA9_10+52
0x1A68	0x00000018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1A6C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1A70	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1A74	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x1A78	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1A7C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1A80	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1A84	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x1A88	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1A8C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1A90	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1A94	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x1A98	0x00000004 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F10x_Defs.c,680 :: __GPIO_MODULE_I2C1_PB67 [108]
0x1A9C	0x00000016 ;__GPIO_MODULE_I2C1_PB67+0
0x1AA0	0x00000017 ;__GPIO_MODULE_I2C1_PB67+4
0x1AA4	0xFFFFFFFF ;__GPIO_MODULE_I2C1_PB67+8
0x1AA8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+12
0x1AAC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+16
0x1AB0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+20
0x1AB4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+24
0x1AB8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+28
0x1ABC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+32
0x1AC0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+36
0x1AC4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+40
0x1AC8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+44
0x1ACC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+48
0x1AD0	0x00000828 ;__GPIO_MODULE_I2C1_PB67+52
0x1AD4	0x00000828 ;__GPIO_MODULE_I2C1_PB67+56
0x1AD8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+60
0x1ADC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+64
0x1AE0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+68
0x1AE4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+72
0x1AE8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+76
0x1AEC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+80
0x1AF0	0x00000000 ;__GPIO_MODULE_I2C1_PB67+84
0x1AF4	0x00000000 ;__GPIO_MODULE_I2C1_PB67+88
0x1AF8	0x00000000 ;__GPIO_MODULE_I2C1_PB67+92
0x1AFC	0x00000000 ;__GPIO_MODULE_I2C1_PB67+96
0x1B00	0x00000000 ;__GPIO_MODULE_I2C1_PB67+100
0x1B04	0x00000002 ;__GPIO_MODULE_I2C1_PB67+104
; end of __GPIO_MODULE_I2C1_PB67
;Color_3_ARM.c,0 :: ?ICSmain_id_buffer_L0 [6]
0x1B08	0x00000000 ;?ICSmain_id_buffer_L0+0
0x1B0C	0x0000 ;?ICSmain_id_buffer_L0+4
; end of ?ICSmain_id_buffer_L0
;,0 :: _initBlock_12 [26]
; Containing: ?ICSmain_id_reg_L0 [1]
;             ?ICSmain_uart_text_L0 [25]
0x1B0E	0x00000012 ;_initBlock_12+0 : ?ICSmain_id_reg_L0 at 0x1B0E : ?ICSmain_uart_text_L0 at 0x1B0F
0x1B12	0x00000000 ;_initBlock_12+4
0x1B16	0x00000000 ;_initBlock_12+8
0x1B1A	0x00000000 ;_initBlock_12+12
0x1B1E	0x00000000 ;_initBlock_12+16
0x1B22	0x00000000 ;_initBlock_12+20
0x1B26	0x0000 ;_initBlock_12+24
; end of _initBlock_12
;color_3.c,0 :: ?ICScolor_3_init_buffer_L0 [20]
0x1B28	0x00000020 ;?ICScolor_3_init_buffer_L0+0
0x1B2C	0x00000000 ;?ICScolor_3_init_buffer_L0+4
0x1B30	0x00000000 ;?ICScolor_3_init_buffer_L0+8
0x1B34	0x00000000 ;?ICScolor_3_init_buffer_L0+12
0x1B38	0x00000000 ;?ICScolor_3_init_buffer_L0+16
; end of ?ICScolor_3_init_buffer_L0
;,0 :: _initBlock_14 [83]
; Containing: ?ICScolor_3_init_type_L0 [1]
;             ?ICScolor_3_hal_write_ptr_L0 [20]
;             ?ICScolor_3_get_rgb_data_buffer_L0 [20]
;             APBAHBPrescTable [16]
;             Digits [16]
;             ?ICScolor_3_hal_read_read_reg_cmd_L0 [10]
0x1B3C	0x00000001 ;_initBlock_14+0 : ?ICScolor_3_init_type_L0 at 0x1B3C : ?ICScolor_3_hal_write_ptr_L0 at 0x1B3D
0x1B40	0x00000000 ;_initBlock_14+4
0x1B44	0x00000000 ;_initBlock_14+8
0x1B48	0x00000000 ;_initBlock_14+12
0x1B4C	0x00000000 ;_initBlock_14+16
0x1B50	0x00000000 ;_initBlock_14+20 : ?ICScolor_3_get_rgb_data_buffer_L0 at 0x1B51
0x1B54	0x00000000 ;_initBlock_14+24
0x1B58	0x00000000 ;_initBlock_14+28
0x1B5C	0x00000000 ;_initBlock_14+32
0x1B60	0x00000000 ;_initBlock_14+36
0x1B64	0x00000000 ;_initBlock_14+40 : APBAHBPrescTable at 0x1B65
0x1B68	0x03020100 ;_initBlock_14+44
0x1B6C	0x03020104 ;_initBlock_14+48
0x1B70	0x08070604 ;_initBlock_14+52
0x1B74	0x32313009 ;_initBlock_14+56 : Digits at 0x1B75
0x1B78	0x36353433 ;_initBlock_14+60
0x1B7C	0x41393837 ;_initBlock_14+64
0x1B80	0x45444342 ;_initBlock_14+68
0x1B84	0x00000046 ;_initBlock_14+72 : ?ICScolor_3_hal_read_read_reg_cmd_L0 at 0x1B85
0x1B88	0x00000000 ;_initBlock_14+76
0x1B8C	0x000000 ;_initBlock_14+80
; end of _initBlock_14
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0150      [24]    _I2Cx_Is_Idle
0x0168      [26]    _I2Cx_Get_Status
0x0184      [26]    __Lib_I2C_12_I2Cx_Wait_For_Idle
0x01A0      [36]    _ChekXForEvent
0x01C4      [12]    _Get_Fosc_kHz
0x01D0      [12]    __Lib_UART_123_45_UARTx_Data_Ready
0x01DC      [12]    __Lib_UART_123_45_UARTx_Tx_Idle
0x01E8     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0280     [180]    _I2Cx_Write
0x0334      [22]    __Lib_UART_123_45_UARTx_Read
0x034C      [68]    _I2Cx_Start
0x0390      [24]    _UART2_Data_Ready
0x03A8      [24]    _UART2_Read
0x03C0      [24]    _UART1_Data_Ready
0x03D8      [24]    _UART1_Tx_Idle
0x03F0      [24]    _UART2_Tx_Idle
0x0408      [24]    _UART5_Tx_Idle
0x0420      [24]    _UART5_Data_Ready
0x0438      [24]    _UART5_Read
0x0450      [34]    _memcpy
0x0474      [36]    _I2C2_Write
0x0498      [36]    _I2C1_Write
0x04BC      [24]    _UART3_Tx_Idle
0x04D4      [24]    _UART3_Data_Ready
0x04EC      [24]    _UART3_Read
0x0504      [24]    _UART4_Tx_Idle
0x051C      [24]    _UART4_Data_Ready
0x0534      [24]    _UART4_Read
0x054C      [24]    _UART1_Read
0x0564     [272]    _GPIO_Alternate_Function_Enable
0x0674      [30]    __Lib_UART_123_45_UARTx_Write
0x0694     [140]    _GPIO_Clk_Enable
0x0720     [168]    _RCC_GetClocksFrequency
0x07C8      [24]    _I2C1_Start
0x07E0      [24]    _I2C2_Start
0x07F8     [124]    _color_3_hal_write
0x0874     [500]    _GPIO_Config
0x0A68     [580]    __Lib_UART_123_45_UARTx_Init_Advanced
0x0CAC     [652]    _I2Cx_Read
0x0F38     [412]    _I2Cx_Init_Advanced
0x10D4      [68]    _color_3_hal_init
0x1118      [50]    __Lib_UART_123_45_UARTx_Write_Text
0x114C      [80]    _WordToStr
0x119C      [36]    _I2C2_Read
0x11C0      [36]    _I2C1_Read
0x11E4      [24]    _GPIO_Digital_Input
0x11FC      [28]    _UART1_Write_Text
0x1218      [52]    _UART1_Init
0x124C     [292]    _color_3_init
0x1370      [28]    _I2C1_Init_Advanced
0x138C     [110]    _IntToStr
0x13FC     [140]    _color_3_get_rgb_data
0x1488     [108]    __Lib_System_105_107_SystemClockSetDefault
0x14F8     [184]    _system_setup
0x15B0      [92]    _IntToHex
0x160C     [128]    _color_3_hal_read
0x168C      [20]    ___CC2DW
0x16A0      [58]    ___FillZeros
0x16DC      [20]    __Lib_System_105_107_InitialSetUpFosc
0x16F0       [8]    ___GenExcept
0x16F8     [352]    _main
0x1858     [324]    __Lib_System_105_107_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000      [19]    ?lstr11_Color_3_ARM
0x20000013      [18]    ?lstr12_Color_3_ARM
0x20000025       [1]    __i2c_address
0x20000026      [22]    ?lstr13_Color_3_ARM
0x2000003C      [13]    ?lstr1_Color_3_ARM
0x20000049       [7]    ?lstr2_Color_3_ARM
0x20000050      [13]    ?lstr3_Color_3_ARM
0x2000005D       [3]    ?lstr4_Color_3_ARM
0x20000060      [13]    ?lstr5_Color_3_ARM
0x2000006D       [3]    ?lstr6_Color_3_ARM
0x20000070      [13]    ?lstr7_Color_3_ARM
0x2000007D       [3]    ?lstr8_Color_3_ARM
0x20000080      [13]    ?lstr9_Color_3_ARM
0x2000008D       [3]    ?lstr10_Color_3_ARM
0x20000090       [1]    color_3_hal__cmd_size
0x20000091       [1]    color_3_hal__i2c_hw_address
0x20000094       [4]    color_3_hal_start_i2c_p
0x20000098       [4]    _I2C_Start_Ptr
0x2000009C       [4]    color_3_hal_write_i2c_p
0x200000A0       [4]    _I2C_Write_Ptr
0x200000A4       [4]    color_3_hal_read_i2c_p
0x200000A8       [4]    _I2C_Read_Ptr
0x200000AC       [4]    ___System_CLOCK_IN_KHZ
0x200000B0       [4]    _UART_Wr_Ptr
0x200000B4       [4]    _UART_Rd_Ptr
0x200000B8       [4]    _UART_Rdy_Ptr
0x200000BC       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x14F4       [4]    __Lib_System_105_107_ADCPrescTable
0x199C      [19]    ?ICS?lstr11_Color_3_ARM
0x19AF      [18]    ?ICS?lstr12_Color_3_ARM
0x19C1       [1]    ?ICS__i2c_address
0x19C2      [22]    ?ICS?lstr13_Color_3_ARM
0x19D8      [13]    ?ICS?lstr1_Color_3_ARM
0x19E5       [7]    ?ICS?lstr2_Color_3_ARM
0x19EC      [13]    ?ICS?lstr3_Color_3_ARM
0x19F9       [3]    ?ICS?lstr4_Color_3_ARM
0x19FC      [13]    ?ICS?lstr5_Color_3_ARM
0x1A09       [3]    ?ICS?lstr6_Color_3_ARM
0x1A0C      [13]    ?ICS?lstr7_Color_3_ARM
0x1A19       [3]    ?ICS?lstr8_Color_3_ARM
0x1A1C      [13]    ?ICS?lstr9_Color_3_ARM
0x1A29       [3]    ?ICS?lstr10_Color_3_ARM
0x1A2C       [1]    ?ICScolor_3_hal__cmd_size
0x1A30     [108]    __GPIO_MODULE_USART1_PA9_10
0x1A9C     [108]    __GPIO_MODULE_I2C1_PB67
0x1B08       [6]    ?ICSmain_id_buffer_L0
0x1B0E       [1]    ?ICSmain_id_reg_L0
0x1B0F      [25]    ?ICSmain_uart_text_L0
0x1B28      [20]    ?ICScolor_3_init_buffer_L0
0x1B3C       [1]    ?ICScolor_3_init_type_L0
0x1B3D      [20]    ?ICScolor_3_hal_write_ptr_L0
0x1B51      [20]    ?ICScolor_3_get_rgb_data_buffer_L0
0x1B65      [16]    __Lib_System_105_107_APBAHBPrescTable
0x1B75      [16]    __Lib_Conversions_Digits
0x1B85      [10]    ?ICScolor_3_hal_read_read_reg_cmd_L0
