// Seed: 2420930169
module module_0 (
    output wor id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply1 id_3
);
  assign id_2 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input wor id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3
  );
endmodule
module module_2 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    inout tri id_6,
    output uwire id_7
);
  logic [1 : -1] id_9;
  ;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
