$version Generated by VerilatedVcd $end
$date Mon Jul  5 21:34:34 2021 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 * clock $end
  $var wire  1 + reset $end
  $scope module SimpleVendingMachineTester $end
   $var wire  1 * clock $end
   $var wire  4 & cycle [3:0] $end
   $var wire  1 * dut_clock $end
   $var wire  1 $ dut_io_dime $end
   $var wire  1 % dut_io_dispense $end
   $var wire  1 # dut_io_nickel $end
   $var wire  1 + dut_reset $end
   $var wire  1 + reset $end
   $var wire  1 ' wrap_wrap $end
   $scope module dut $end
    $var wire  1 * clock $end
    $var wire  1 % doDispense $end
    $var wire  3 ) incValue [2:0] $end
    $var wire  1 $ io_dime $end
    $var wire  1 % io_dispense $end
    $var wire  1 # io_nickel $end
    $var wire  1 + reset $end
    $var wire  3 ( value [2:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
0%
b0000 &
0'
b000 (
b001 )
0*
1+
#1
1*
#2
#3
#4
#5
#6
0*
#7
#8
#9
#10
0+
#11
b0001 &
b001 (
1*
#12
#13
#14
#15
#16
0*
#17
#18
#19
#20
#21
b0010 &
b010 (
1*
#22
#23
#24
#25
#26
0*
#27
#28
#29
#30
#31
b0011 &
b011 (
1*
#32
#33
#34
#35
#36
0*
#37
#38
#39
#40
#41
1%
b0100 &
b100 (
1*
#42
#43
#44
#45
#46
0*
#47
#48
#49
#50
#51
0#
1$
0%
b0101 &
b000 (
b010 )
1*
#52
#53
#54
#55
#56
0*
#57
#58
#59
#60
#61
b0110 &
b010 (
1*
#62
#63
#64
#65
#66
0*
#67
#68
#69
#70
#71
0$
1%
b0111 &
b100 (
b000 )
1*
#72
#73
#74
#75
#76
0*
#77
#78
#79
#80
#81
1#
0%
b1000 &
b000 (
b001 )
1*
#82
#83
#84
#85
#86
0*
#87
#88
#89
#90
#91
0#
1$
b1001 &
1'
b001 (
b010 )
1*
#92
#93
#94
#95
#96
0*
#97
#98
#99
#100
