// Seed: 1759351451
module module_0 ();
  assign id_1 = id_1[1];
  reg id_3 = !id_2, id_4 = id_4;
  always @(negedge 1) begin : LABEL_0
    if (id_2 && id_4) begin : LABEL_0
      id_4 <= 1'b0;
    end
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  module_0 modCall_1 ();
  wire id_4, id_5;
  initial
  fork : SymbolIdentifier
  join_none : SymbolIdentifier
  tri id_6 = 1'b0 == id_3;
endmodule
