blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_4,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_sd_8bit_bram_tb.v,verilog,xil_defaultlib,../../../../BFISA.gen/sources_1/ip/blk_mem_gen_sd_8bit_bram_tb/sim/blk_mem_gen_sd_8bit_bram_tb.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
