

================================================================
== Vivado HLS Report for 'pitchshifting'
================================================================
* Date:           Wed Dec 10 22:44:43 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+----------+
        |                   |        |  Latency  |  Interval | Pipeline |
        |      Instance     | Module | min | max | min | max |   Type   |
        +-------------------+--------+-----+-----+-----+-----+----------+
        |grp_cordic_fu_290  |cordic  |   17|   17|    1|    1| function |
        |grp_IFFT_fu_295    |IFFT    |    ?|    ?|    ?|    ?|   none   |
        +-------------------+--------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1034|  1034|        12|          1|          1|  1024|    yes   |
        |- Loop 2  |  1058|  1058|        36|          1|          1|  1024|    yes   |
        |- Loop 3  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|   1070|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|     46|    4098|   8523|
|Memory           |        9|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    287|
|Register         |        -|      -|     925|      -|
|ShiftMemory      |        -|      -|       0|    116|
+-----------------+---------+-------+--------+-------+
|Total            |       11|     46|    5023|   9996|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|     20|       4|     18|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+-------+------+------+
    |          Instance         |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+-----------------------+---------+-------+------+------+
    |grp_IFFT_fu_295            |IFFT                   |        2|     20|  2726|  2985|
    |grp_cordic_fu_290          |cordic                 |        0|      0|  1174|  5442|
    |top_mul_32s_32s_38_6_U40   |top_mul_32s_32s_38_6   |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U41   |top_mul_32s_32s_38_6   |        0|      4|    45|    21|
    |top_mul_32s_9ns_38_3_U37   |top_mul_32s_9ns_38_3   |        0|      2|     0|     0|
    |top_mul_32s_9ns_38_3_U39   |top_mul_32s_9ns_38_3   |        0|      2|     0|     0|
    |top_mul_38s_39ns_77_5_U36  |top_mul_38s_39ns_77_5  |        0|      5|    54|    27|
    |top_mul_38s_39ns_77_5_U38  |top_mul_38s_39ns_77_5  |        0|      5|    54|    27|
    |top_mul_38s_6ns_44_3_U43   |top_mul_38s_6ns_44_3   |        0|      2|     0|     0|
    |top_mul_6ns_32s_38_3_U42   |top_mul_6ns_32s_38_3   |        0|      2|     0|     0|
    +---------------------------+-----------------------+---------+-------+------+------+
    |Total                      |                       |        2|     46|  4098|  8523|
    +---------------------------+-----------------------+---------+-------+------+------+

    * Memory: 
    +---------------------+---------------------------------+---------+------+-----+------+-------------+
    |        Memory       |              Module             | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+---------------------------------+---------+------+-----+------+-------------+
    |phaseCumulative_V_U  |pitchshifting_phaseCumulative_V  |        2|  1024|   32|     1|        32768|
    |previousPhase_V_U    |pitchshifting_previousPhase_V    |        2|  1024|   32|     1|        32768|
    |real_V_U             |pitchshifting_real_V             |        2|  1024|   32|     1|        32768|
    |imag_V_U             |pitchshifting_real_V             |        2|  1024|   32|     1|        32768|
    |wn_V_U               |pitchshifting_wn_V               |        1|  1024|    6|     1|         6144|
    +---------------------+---------------------------------+---------+------+-----+------+-------------+
    |Total                |                                 |        9|  5120|  134|     5|       137216|
    +---------------------+---------------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |exitcond5_reg_1041                |  0|   1|    1|          0|
    |exitcond6_reg_922                 |  0|   2|    1|          0|
    |exitcond7_reg_850                 |  0|   1|    1|          0|
    |phaseCumulative_V_addr_1_reg_869  |  0|  10|   10|          0|
    |t_V_63_reg_943                    |  0|  32|   38|          6|
    |t_V_reg_875                       |  0|  32|   38|          6|
    |tmp_125_reg_885                   |  0|   1|    1|          0|
    |tmp_131_reg_953                   |  0|   1|    1|          0|
    |tmp_4_reg_931                     |  0|  22|   64|         53|
    |tmp_61_i_reg_1016                 |  0|   1|    1|          0|
    |tmp_i_112_reg_1012                |  0|   1|    1|          0|
    |tmp_i_reg_1008                    |  0|   1|    1|          0|
    |tmp_reg_1050                      |  0|  11|   64|         53|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  0| 116|  222|        118|
    +----------------------------------+---+----+-----+-----------+

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_fu_359_p2           |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_520_p2         |     +    |      0|  0|  11|          11|           1|
    |m_1_fu_804_p2         |     +    |      0|  0|  11|          11|           1|
    |r_V_148_fu_711_p2     |     +    |      0|  0|  37|          37|          16|
    |r_V_68_i_fu_732_p2    |     +    |      0|  0|  31|          31|           9|
    |r_V_i_fu_742_p2       |     +    |      0|  0|   7|           7|           5|
    |ret_V_1_i1_fu_611_p2  |     +    |      0|  0|  32|          32|           1|
    |ret_V_1_i_fu_456_p2   |     +    |      0|  0|  32|          32|           1|
    |grp_fu_317_p2         |     -    |      0|  0|  32|           1|          32|
    |grp_fu_323_p2         |     -    |      0|  0|  32|           1|          32|
    |neg_mul_i1_fu_549_p2  |     -    |      0|  0|  77|           1|          77|
    |neg_mul_i_fu_394_p2   |     -    |      0|  0|  77|           1|          77|
    |neg_ti_i1_fu_574_p2   |     -    |      0|  0|  31|           1|          31|
    |neg_ti_i_fu_419_p2    |     -    |      0|  0|  31|           1|          31|
    |r_V_146_fu_499_p2     |     -    |      0|  0|  38|          38|          38|
    |r_V_147_fu_654_p2     |     -    |      0|  0|  38|          38|          38|
    |p_i1_fu_623_p3        |  Select  |      0|  0|  32|           1|          32|
    |p_i_fu_468_p3         |  Select  |      0|  0|  32|           1|          32|
    |result_1_fu_631_p3    |  Select  |      0|  0|  32|           1|          32|
    |result_fu_476_p3      |  Select  |      0|  0|  32|           1|          32|
    |sel_i1_fu_554_p3      |  Select  |      0|  0|  77|           1|          77|
    |sel_i_fu_399_p3       |  Select  |      0|  0|  77|           1|          77|
    |tmp_i1_fu_425_p3      |  Select  |      0|  0|  31|           1|          31|
    |tmp_i2_fu_580_p3      |  Select  |      0|  0|  31|           1|          31|
    |ap_sig_bdd_1415       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1416       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1418       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1422       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1424       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_1426       |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_176        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_468        |    and   |      0|  0|   2|           1|           1|
    |ap_sig_bdd_87         |    and   |      0|  0|   2|           1|           1|
    |exitcond5_fu_798_p2   |   icmp   |      0|  0|  14|          11|          12|
    |exitcond6_fu_514_p2   |   icmp   |      0|  0|  14|          11|          12|
    |exitcond7_fu_353_p2   |   icmp   |      0|  0|  14|          11|          12|
    |tmp_1_i1_fu_617_p2    |   icmp   |      0|  0|   6|           6|           1|
    |tmp_1_i_fu_462_p2     |   icmp   |      0|  0|   6|           6|           1|
    |tmp_61_i_fu_705_p2    |   icmp   |      0|  0|  46|          37|          15|
    |tmp_i_112_fu_693_p2   |   icmp   |      0|  0|  40|          32|           8|
    |tmp_i_fu_688_p2       |   icmp   |      0|  0|  40|          32|           7|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|1070|         417|         812|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_reg_phiprechg_cos_value_V_reg_265pp1_it30  |  32|          2|   32|         64|
    |ap_reg_phiprechg_sin_value_V_reg_252pp1_it30  |  32|          2|   32|         64|
    |cos_value_V_phi_fu_268_p8                     |  32|          4|   32|        128|
    |grp_cordic_fu_290_theta_V                     |  32|          4|   32|        128|
    |i_6_reg_230                                   |  11|          2|   11|         22|
    |imag_V_address0                               |  10|          2|   10|         20|
    |imag_V_d0                                     |  32|          2|   32|         64|
    |j_reg_241                                     |  11|          2|   11|         22|
    |m_reg_278                                     |  11|          2|   11|         22|
    |phaseCumulative_V_address0                    |  10|          2|   10|         20|
    |real_V_address0                               |  10|          3|   10|         30|
    |real_V_d0                                     |  32|          2|   32|         64|
    |sin_value_V_phi_fu_255_p8                     |  32|          4|   32|        128|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 287|         33|  287|        776|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+-----+-----------+
    |                     Name                     | FF | Bits| Const Bits|
    +----------------------------------------------+----+-----+-----------+
    |OP2_V_reg_859                                 |  11|   64|         53|
    |agg_result_V_i86_cast1_reg_997                |  31|   31|          0|
    |agg_result_V_i86_cast_reg_1003                |   7|    7|          0|
    |ap_CS_fsm                                     |   3|    3|          0|
    |ap_reg_phiprechg_cos_value_V_reg_265pp1_it30  |  32|   32|          0|
    |ap_reg_phiprechg_sin_value_V_reg_252pp1_it30  |  32|   32|          0|
    |ap_reg_ppiten_pp0_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it10                        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it11                        |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it8                         |   1|    1|          0|
    |ap_reg_ppiten_pp0_it9                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it10                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it11                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it12                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it13                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it14                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it15                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it16                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it17                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it18                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it19                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it2                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it20                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it21                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it22                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it23                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it24                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it25                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it26                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it27                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it28                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it29                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it3                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it30                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it31                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it32                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it33                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it34                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it35                        |   1|    1|          0|
    |ap_reg_ppiten_pp1_it4                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it5                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it6                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it7                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it8                         |   1|    1|          0|
    |ap_reg_ppiten_pp1_it9                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it0                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it1                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it2                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it3                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it4                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it5                         |   1|    1|          0|
    |ap_reg_ppiten_pp2_it6                         |   1|    1|          0|
    |exitcond5_reg_1041                            |   1|    1|          0|
    |exitcond6_reg_922                             |   1|    1|          0|
    |exitcond7_reg_850                             |   1|    1|          0|
    |grp_IFFT_fu_295_ap_start_ap_start_reg         |   1|    1|          0|
    |i_6_reg_230                                   |  11|   11|          0|
    |j_reg_241                                     |  11|   11|          0|
    |m_reg_278                                     |  11|   11|          0|
    |mul_i1_reg_959                                |  77|   77|          0|
    |mul_i_reg_891                                 |  77|   77|          0|
    |neg_ti_i1_reg_970                             |  31|   31|          0|
    |neg_ti_i_reg_902                              |  31|   31|          0|
    |phaseCumulative_V_addr_1_reg_869              |  10|   10|          0|
    |r_V_reg_1075                                  |  38|   38|          0|
    |real_angle_V_reg_990                          |  32|   32|          0|
    |reg_329                                       |  32|   32|          0|
    |reg_335                                       |  32|   32|          0|
    |reg_341                                       |  32|   32|          0|
    |reg_347                                       |  32|   32|          0|
    |result_1_reg_975                              |  32|   32|          0|
    |result_reg_907                                |  32|   32|          0|
    |rhs_V3_i56_cast_reg_917                       |  38|   38|          0|
    |rhs_V3_i83_cast_reg_985                       |  38|   38|          0|
    |t_V_63_reg_943                                |  32|   38|          6|
    |t_V_reg_875                                   |  32|   38|          6|
    |tmp_125_reg_885                               |   1|    1|          0|
    |tmp_131_reg_953                               |   1|    1|          0|
    |tmp_4_reg_931                                 |  11|   64|         53|
    |tmp_61_i_reg_1016                             |   1|    1|          0|
    |tmp_i_112_reg_1012                            |   1|    1|          0|
    |tmp_i_reg_1008                                |   1|    1|          0|
    |tmp_reg_1050                                  |  11|   64|         53|
    |trunc_i1_cast_reg_965                         |  31|   31|          0|
    |trunc_i_cast_reg_897                          |  31|   31|          0|
    +----------------------------------------------+----+-----+-----------+
    |Total                                         | 925| 1096|        171|
    +----------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+-----------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol |  Source Object |    C Type    |
+-------------------------+-----+-----+-----------+----------------+--------------+
|ap_clk                   |  in |    1|          -|  pitchshifting | return value |
|ap_rst                   |  in |    1|          -|  pitchshifting | return value |
|ap_start                 |  in |    1|          -|  pitchshifting | return value |
|ap_done                  | out |    1|          -|  pitchshifting | return value |
|ap_idle                  | out |    1|          -|  pitchshifting | return value |
|ap_ready                 | out |    1|          -|  pitchshifting | return value |
|amplitude_V_address0     | out |   10| ap_memory |   amplitude_V  |     array    |
|amplitude_V_ce0          | out |    1| ap_memory |   amplitude_V  |     array    |
|amplitude_V_q0           |  in |   32| ap_memory |   amplitude_V  |     array    |
|angle_V_address0         | out |   10| ap_memory |     angle_V    |     array    |
|angle_V_ce0              | out |    1| ap_memory |     angle_V    |     array    |
|angle_V_q0               |  in |   11| ap_memory |     angle_V    |     array    |
|output_array_V_address0  | out |   10| ap_memory | output_array_V |     array    |
|output_array_V_ce0       | out |    1| ap_memory | output_array_V |     array    |
|output_array_V_we0       | out |    1| ap_memory | output_array_V |     array    |
|output_array_V_d0        | out |   32| ap_memory | output_array_V |     array    |
+-------------------------+-----+-----+-----------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12
  * Pipeline-1: initiation interval (II) = 1, depth = 36
  * Pipeline-2: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 59
* Pipeline: 3
  Pipeline-0: II = 1, D = 12, States = { 2 3 4 5 6 7 8 9 10 11 12 13 }
  Pipeline-1: II = 1, D = 36, States = { 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
  Pipeline-2: II = 1, D = 7, States = { 52 53 54 55 56 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond7)
	3  / (!exitcond7)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
	50  / (exitcond6)
	15  / (!exitcond6)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	14  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	59  / (exitcond5)
	53  / (!exitcond5)
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	52  / true
59 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: real_V [1/1] 2.39ns
entry:0  %real_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=3]

ST_1: imag_V [1/1] 2.39ns
entry:1  %imag_V = alloca [1024 x i32], align 4          ; <[1024 x i32]*> [#uses=2]

ST_1: stg_62 [1/1] 1.39ns
entry:2  br label %bb52


 <State 2>: 3.50ns
ST_2: i_6 [1/1] 0.00ns
bb52:0  %i_6 = phi i11 [ %i, %bb21 ], [ 0, %entry ]     ; <i11> [#uses=3]

ST_2: exitcond7 [1/1] 2.11ns
bb52:1  %exitcond7 = icmp eq i11 %i_6, -1024            ; <i1> [#uses=1]

ST_2: i [1/1] 1.84ns
bb52:2  %i = add i11 %i_6, 1                            ; <i11> [#uses=1]

ST_2: stg_66 [1/1] 1.39ns
bb52:3  br i1 %exitcond7, label %bb77, label %bb21

ST_2: OP2_V [1/1] 0.00ns
bb21:3  %OP2_V = zext i11 %i_6 to i64                   ; <i64> [#uses=3]

ST_2: angle_V_addr [1/1] 0.00ns
bb21:4  %angle_V_addr = getelementptr [1024 x i11]* %angle_V, i64 0, i64 %OP2_V ; <i11*> [#uses=1]

ST_2: angle_V_load [2/2] 2.39ns
bb21:5  %angle_V_load = load i11* %angle_V_addr         ; <i11> [#uses=1]

ST_2: phaseCumulative_V_addr_1 [1/1] 0.00ns
bb21:9  %phaseCumulative_V_addr_1 = getelementptr [1024 x i32]* @phaseCumulative_V, i64 0, i64 %OP2_V ; <i32*> [#uses=2]

ST_2: p_Val2_299 [2/2] 2.39ns
bb21:10  %p_Val2_299 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=2]


 <State 3>: 8.75ns
ST_3: angle_V_load [1/2] 2.39ns
bb21:5  %angle_V_load = load i11* %angle_V_addr         ; <i11> [#uses=1]

ST_3: p_Val2_s [1/1] 0.00ns
bb21:6  %p_Val2_s = sext i11 %angle_V_load to i32       ; <i32> [#uses=1]

ST_3: previousPhase_V_addr [1/1] 0.00ns
bb21:7  %previousPhase_V_addr = getelementptr [1024 x i32]* @previousPhase_V, i64 0, i64 %OP2_V ; <i32*> [#uses=1]

ST_3: stg_75 [1/1] 2.39ns
bb21:8  store i32 %p_Val2_s, i32* %previousPhase_V_addr, align 4

ST_3: p_Val2_299 [1/2] 2.39ns
bb21:10  %p_Val2_299 = load i32* %phaseCumulative_V_addr_1, align 4 ; <i32> [#uses=2]

ST_3: t_V [1/1] 0.00ns
bb21:11  %t_V = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_299, i6 0) ; <i38> [#uses=2]

ST_3: sext_i35_cast [1/1] 0.00ns
bb21:12  %sext_i35_cast = sext i38 %t_V to i77           ; <i77> [#uses=1]

ST_3: mul_i [5/5] 6.36ns
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]

ST_3: tmp_125 [1/1] 0.00ns
bb21:15  %tmp_125 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_299, i32 31) ; <i1> [#uses=2]


 <State 4>: 6.36ns
ST_4: mul_i [4/5] 6.36ns
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]


 <State 5>: 6.36ns
ST_5: mul_i [3/5] 6.36ns
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]


 <State 6>: 6.36ns
ST_6: mul_i [2/5] 6.36ns
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]


 <State 7>: 6.36ns
ST_7: mul_i [1/5] 6.36ns
bb21:13  %mul_i = mul i77 %sext_i35_cast, 350093254616   ; <i77> [#uses=2]


 <State 8>: 7.69ns
ST_8: neg_mul_i [1/1] 3.88ns
bb21:14  %neg_mul_i = sub i77 0, %mul_i                  ; <i77> [#uses=1]

ST_8: sel_i [1/1] 1.37ns
bb21:16  %sel_i = select i1 %tmp_125, i77 %neg_mul_i, i77 %mul_i ; <i77> [#uses=1]

ST_8: tmp_126 [1/1] 0.00ns
bb21:17  %tmp_126 = call i30 @_ssdm_op_PartSelect.i30.i77.i32.i32(i77 %sel_i, i32 47, i32 76) ; <i30> [#uses=1]

ST_8: trunc_i_cast [1/1] 0.00ns
bb21:18  %trunc_i_cast = sext i30 %tmp_126 to i31        ; <i31> [#uses=2]

ST_8: neg_ti_i [1/1] 2.44ns
bb21:19  %neg_ti_i = sub i31 0, %trunc_i_cast            ; <i31> [#uses=1]


 <State 9>: 6.43ns
ST_9: tmp_i1 [1/1] 1.37ns
bb21:20  %tmp_i1 = select i1 %tmp_125, i31 %neg_ti_i, i31 %trunc_i_cast ; <i31> [#uses=3]

ST_9: tmp_127 [1/1] 0.00ns
bb21:21  %tmp_127 = call i25 @_ssdm_op_PartSelect.i25.i31.i32.i32(i31 %tmp_i1, i32 6, i32 30) ; <i25> [#uses=1]

ST_9: tmp_i1_108 [1/1] 0.00ns
bb21:22  %tmp_i1_108 = sext i25 %tmp_127 to i32          ; <i32> [#uses=3]

ST_9: tmp_128 [1/1] 0.00ns
bb21:23  %tmp_128 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i1, i32 30) ; <i1> [#uses=1]

ST_9: tmp_129 [1/1] 0.00ns
bb21:24  %tmp_129 = trunc i31 %tmp_i1 to i6              ; <i6> [#uses=1]

ST_9: ret_V_1_i [1/1] 2.32ns
bb21:25  %ret_V_1_i = add i32 %tmp_i1_108, 1             ; <i32> [#uses=1]

ST_9: tmp_1_i [1/1] 1.94ns
bb21:26  %tmp_1_i = icmp eq i6 %tmp_129, 0               ; <i1> [#uses=1]

ST_9: p_i [1/1] 1.37ns
bb21:27  %p_i = select i1 %tmp_1_i, i32 %tmp_i1_108, i32 %ret_V_1_i ; <i32> [#uses=1]

ST_9: result [1/1] 1.37ns
bb21:28  %result = select i1 %tmp_128, i32 %p_i, i32 %tmp_i1_108 ; <i32> [#uses=1]


 <State 10>: 6.36ns
ST_10: tmp_130 [1/1] 0.00ns
bb21:29  %tmp_130 = shl i32 %result, 6                   ; <i32> [#uses=1]

ST_10: tmp_65 [1/1] 0.00ns
bb21:30  %tmp_65 = sext i32 %tmp_130 to i38              ; <i38> [#uses=1]

ST_10: rhs_V3_i56_cast [3/3] 6.36ns
bb21:31  %rhs_V3_i56_cast = mul i38 %tmp_65, 402         ; <i38> [#uses=1]


 <State 11>: 6.36ns
ST_11: rhs_V3_i56_cast [2/3] 6.36ns
bb21:31  %rhs_V3_i56_cast = mul i38 %tmp_65, 402         ; <i38> [#uses=1]


 <State 12>: 6.36ns
ST_12: rhs_V3_i56_cast [1/3] 6.36ns
bb21:31  %rhs_V3_i56_cast = mul i38 %tmp_65, 402         ; <i38> [#uses=1]


 <State 13>: 5.07ns
ST_13: empty [1/1] 0.00ns
bb21:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_13: tmp_s [1/1] 0.00ns
bb21:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1) nounwind ; <i32> [#uses=1]

ST_13: stg_106 [1/1] 0.00ns
bb21:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_13: r_V_146 [1/1] 2.68ns
bb21:32  %r_V_146 = sub i38 %t_V, %rhs_V3_i56_cast       ; <i38> [#uses=1]

ST_13: agg_result_V_i [1/1] 0.00ns
bb21:33  %agg_result_V_i = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_146, i32 6, i32 37) ; <i32> [#uses=1]

ST_13: stg_109 [1/1] 2.39ns
bb21:34  store i32 %agg_result_V_i, i32* %phaseCumulative_V_addr_1, align 4

ST_13: empty_109 [1/1] 0.00ns
bb21:35  %empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_s) nounwind ; <i32> [#uses=0]

ST_13: stg_111 [1/1] 0.00ns
bb21:36  br label %bb52


 <State 14>: 2.39ns
ST_14: j [1/1] 0.00ns
bb77:0  %j = phi i11 [ %j_1, %cordic_sin_cos.exit ], [ 0, %bb52 ] ; <i11> [#uses=3]

ST_14: exitcond6 [1/1] 2.11ns
bb77:1  %exitcond6 = icmp eq i11 %j, -1024              ; <i1> [#uses=1]

ST_14: j_1 [1/1] 1.84ns
bb77:2  %j_1 = add i11 %j, 1                            ; <i11> [#uses=1]

ST_14: stg_115 [1/1] 0.00ns
bb77:3  br i1 %exitcond6, label %bb78, label %bb70

ST_14: tmp_4 [1/1] 0.00ns
bb70:3  %tmp_4 = zext i11 %j to i64                     ; <i64> [#uses=4]

ST_14: phaseCumulative_V_addr [1/1] 0.00ns
bb70:4  %phaseCumulative_V_addr = getelementptr [1024 x i32]* @phaseCumulative_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

ST_14: p_Val2_302 [2/2] 2.39ns
bb70:5  %p_Val2_302 = load i32* %phaseCumulative_V_addr ; <i32> [#uses=2]


 <State 15>: 8.75ns
ST_15: p_Val2_302 [1/2] 2.39ns
bb70:5  %p_Val2_302 = load i32* %phaseCumulative_V_addr ; <i32> [#uses=2]

ST_15: t_V_63 [1/1] 0.00ns
bb70:6  %t_V_63 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %p_Val2_302, i6 0) ; <i38> [#uses=2]

ST_15: sext_i62_cast [1/1] 0.00ns
bb70:7  %sext_i62_cast = sext i38 %t_V_63 to i77        ; <i77> [#uses=1]

ST_15: mul_i1 [5/5] 6.36ns
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]

ST_15: tmp_131 [1/1] 0.00ns
bb70:10  %tmp_131 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_302, i32 31) ; <i1> [#uses=2]


 <State 16>: 6.36ns
ST_16: mul_i1 [4/5] 6.36ns
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]


 <State 17>: 6.36ns
ST_17: mul_i1 [3/5] 6.36ns
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]


 <State 18>: 6.36ns
ST_18: mul_i1 [2/5] 6.36ns
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]


 <State 19>: 6.36ns
ST_19: mul_i1 [1/5] 6.36ns
bb70:8  %mul_i1 = mul i77 %sext_i62_cast, 350093254616  ; <i77> [#uses=2]


 <State 20>: 7.69ns
ST_20: neg_mul_i1 [1/1] 3.88ns
bb70:9  %neg_mul_i1 = sub i77 0, %mul_i1                ; <i77> [#uses=1]

ST_20: sel_i1 [1/1] 1.37ns
bb70:11  %sel_i1 = select i1 %tmp_131, i77 %neg_mul_i1, i77 %mul_i1 ; <i77> [#uses=1]

ST_20: tmp_132 [1/1] 0.00ns
bb70:12  %tmp_132 = call i30 @_ssdm_op_PartSelect.i30.i77.i32.i32(i77 %sel_i1, i32 47, i32 76) ; <i30> [#uses=1]

ST_20: trunc_i1_cast [1/1] 0.00ns
bb70:13  %trunc_i1_cast = sext i30 %tmp_132 to i31       ; <i31> [#uses=2]

ST_20: neg_ti_i1 [1/1] 2.44ns
bb70:14  %neg_ti_i1 = sub i31 0, %trunc_i1_cast          ; <i31> [#uses=1]


 <State 21>: 6.43ns
ST_21: tmp_i2 [1/1] 1.37ns
bb70:15  %tmp_i2 = select i1 %tmp_131, i31 %neg_ti_i1, i31 %trunc_i1_cast ; <i31> [#uses=3]

ST_21: tmp_133 [1/1] 0.00ns
bb70:16  %tmp_133 = call i25 @_ssdm_op_PartSelect.i25.i31.i32.i32(i31 %tmp_i2, i32 6, i32 30) ; <i25> [#uses=1]

ST_21: tmp_i2_111 [1/1] 0.00ns
bb70:17  %tmp_i2_111 = sext i25 %tmp_133 to i32          ; <i32> [#uses=3]

ST_21: tmp_134 [1/1] 0.00ns
bb70:18  %tmp_134 = call i1 @_ssdm_op_BitSelect.i1.i31.i32(i31 %tmp_i2, i32 30) ; <i1> [#uses=1]

ST_21: tmp_135 [1/1] 0.00ns
bb70:19  %tmp_135 = trunc i31 %tmp_i2 to i6              ; <i6> [#uses=1]

ST_21: ret_V_1_i1 [1/1] 2.32ns
bb70:20  %ret_V_1_i1 = add i32 %tmp_i2_111, 1            ; <i32> [#uses=1]

ST_21: tmp_1_i1 [1/1] 1.94ns
bb70:21  %tmp_1_i1 = icmp eq i6 %tmp_135, 0              ; <i1> [#uses=1]

ST_21: p_i1 [1/1] 1.37ns
bb70:22  %p_i1 = select i1 %tmp_1_i1, i32 %tmp_i2_111, i32 %ret_V_1_i1 ; <i32> [#uses=1]

ST_21: result_1 [1/1] 1.37ns
bb70:23  %result_1 = select i1 %tmp_134, i32 %p_i1, i32 %tmp_i2_111 ; <i32> [#uses=1]


 <State 22>: 6.36ns
ST_22: tmp_136 [1/1] 0.00ns
bb70:24  %tmp_136 = shl i32 %result_1, 6                 ; <i32> [#uses=1]

ST_22: tmp_67 [1/1] 0.00ns
bb70:25  %tmp_67 = sext i32 %tmp_136 to i38              ; <i38> [#uses=1]

ST_22: rhs_V3_i83_cast [3/3] 6.36ns
bb70:26  %rhs_V3_i83_cast = mul i38 %tmp_67, 402         ; <i38> [#uses=1]


 <State 23>: 6.36ns
ST_23: rhs_V3_i83_cast [2/3] 6.36ns
bb70:26  %rhs_V3_i83_cast = mul i38 %tmp_67, 402         ; <i38> [#uses=1]


 <State 24>: 6.36ns
ST_24: rhs_V3_i83_cast [1/3] 6.36ns
bb70:26  %rhs_V3_i83_cast = mul i38 %tmp_67, 402         ; <i38> [#uses=1]


 <State 25>: 2.68ns
ST_25: r_V_147 [1/1] 2.68ns
bb70:27  %r_V_147 = sub i38 %t_V_63, %rhs_V3_i83_cast    ; <i38> [#uses=3]

ST_25: real_angle_V [1/1] 0.00ns
bb70:28  %real_angle_V = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_147, i32 6, i32 37) ; <i32> [#uses=3]

ST_25: agg_result_V_i86_cast1 [1/1] 0.00ns
bb70:29  %agg_result_V_i86_cast1 = call i31 @_ssdm_op_PartSelect.i31.i38.i32.i32(i38 %r_V_147, i32 6, i32 36) ; <i31> [#uses=2]

ST_25: agg_result_V_i86_cast [1/1] 0.00ns
bb70:30  %agg_result_V_i86_cast = call i7 @_ssdm_op_PartSelect.i7.i38.i32.i32(i38 %r_V_147, i32 6, i32 12) ; <i7> [#uses=1]


 <State 26>: 6.20ns
ST_26: tmp_i [1/1] 2.52ns
bb70:31  %tmp_i = icmp slt i32 %real_angle_V, 100        ; <i1> [#uses=1]

ST_26: stg_152 [1/1] 0.00ns
bb70:32  br i1 %tmp_i, label %bb.i, label %bb1.i

ST_26: tmp_i_112 [1/1] 2.52ns
bb1.i:0  %tmp_i_112 = icmp slt i32 %real_angle_V, 201    ; <i1> [#uses=1]

ST_26: stg_154 [1/1] 0.00ns
bb1.i:1  br i1 %tmp_i_112, label %bb2.i, label %ap_fixed_base.exit.i

ST_26: lhs_V_64 [1/1] 0.00ns
ap_fixed_base.exit.i:0  %lhs_V_64 = call i37 @_ssdm_op_BitConcatenate.i37.i31.i6(i31 %agg_result_V_i86_cast1, i6 0) ; <i37> [#uses=2]

ST_26: tmp_61_i [1/1] 2.55ns
ap_fixed_base.exit.i:1  %tmp_61_i = icmp ult i37 %lhs_V_64, 19296       ; <i1> [#uses=1]

ST_26: stg_157 [1/1] 0.00ns
ap_fixed_base.exit.i:2  br i1 %tmp_61_i, label %bb8.i, label %ap_fixed_base.exit179.i

ST_26: r_V_148 [1/1] 2.68ns
ap_fixed_base.exit179.i:0  %r_V_148 = add i37 %lhs_V_64, -19296            ; <i37> [#uses=1]

ST_26: tmp_137 [1/1] 0.00ns
ap_fixed_base.exit179.i:1  %tmp_137 = call i31 @_ssdm_op_PartSelect.i31.i37.i32.i32(i37 %r_V_148, i32 6, i32 36) ; <i31> [#uses=1]

ST_26: this_addr_i12_0_0_i [1/1] 0.00ns
ap_fixed_base.exit179.i:2  %this_addr_i12_0_0_i = zext i31 %tmp_137 to i32 ; <i32> [#uses=1]

ST_26: cordic_ret14_i [18/18] 3.52ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_26: r_V_68_i [1/1] 2.44ns
bb8.i:0  %r_V_68_i = add i31 %agg_result_V_i86_cast1, -201 ; <i31> [#uses=1]

ST_26: r_V_68_i_cast [1/1] 0.00ns
bb8.i:1  %r_V_68_i_cast = zext i31 %r_V_68_i to i32      ; <i32> [#uses=1]

ST_26: cordic_ret17_i [18/18] 3.52ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_26: r_V_i [1/1] 1.72ns
bb2.i:0  %r_V_i = add i7 %agg_result_V_i86_cast, 28      ; <i7> [#uses=1]

ST_26: r_V_i_cast [1/1] 0.00ns
bb2.i:1  %r_V_i_cast = zext i7 %r_V_i to i32             ; <i32> [#uses=1]

ST_26: cordic_ret20_i [18/18] 3.52ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_26: cordic_ret_i [18/18] 3.52ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 27>: 8.70ns
ST_27: cordic_ret14_i [17/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_27: cordic_ret17_i [17/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_27: cordic_ret20_i [17/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_27: cordic_ret_i [17/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 28>: 8.70ns
ST_28: cordic_ret14_i [16/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_28: cordic_ret17_i [16/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_28: cordic_ret20_i [16/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_28: cordic_ret_i [16/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 29>: 8.70ns
ST_29: cordic_ret14_i [15/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_29: cordic_ret17_i [15/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_29: cordic_ret20_i [15/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_29: cordic_ret_i [15/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 30>: 8.70ns
ST_30: cordic_ret14_i [14/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_30: cordic_ret17_i [14/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_30: cordic_ret20_i [14/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_30: cordic_ret_i [14/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 31>: 8.70ns
ST_31: cordic_ret14_i [13/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_31: cordic_ret17_i [13/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_31: cordic_ret20_i [13/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_31: cordic_ret_i [13/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 32>: 8.70ns
ST_32: cordic_ret14_i [12/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_32: cordic_ret17_i [12/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_32: cordic_ret20_i [12/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_32: cordic_ret_i [12/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 33>: 8.70ns
ST_33: cordic_ret14_i [11/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_33: cordic_ret17_i [11/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_33: cordic_ret20_i [11/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_33: cordic_ret_i [11/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 34>: 8.70ns
ST_34: cordic_ret14_i [10/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_34: cordic_ret17_i [10/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_34: cordic_ret20_i [10/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_34: cordic_ret_i [10/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 35>: 8.70ns
ST_35: cordic_ret14_i [9/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_35: cordic_ret17_i [9/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_35: cordic_ret20_i [9/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_35: cordic_ret_i [9/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 36>: 8.70ns
ST_36: cordic_ret14_i [8/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_36: cordic_ret17_i [8/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_36: cordic_ret20_i [8/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_36: cordic_ret_i [8/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 37>: 8.70ns
ST_37: cordic_ret14_i [7/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_37: cordic_ret17_i [7/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_37: cordic_ret20_i [7/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_37: cordic_ret_i [7/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 38>: 8.70ns
ST_38: cordic_ret14_i [6/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_38: cordic_ret17_i [6/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_38: cordic_ret20_i [6/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_38: cordic_ret_i [6/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 39>: 8.70ns
ST_39: cordic_ret14_i [5/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_39: cordic_ret17_i [5/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_39: cordic_ret20_i [5/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_39: cordic_ret_i [5/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 40>: 8.70ns
ST_40: cordic_ret14_i [4/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_40: cordic_ret17_i [4/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_40: cordic_ret20_i [4/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_40: cordic_ret_i [4/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 41>: 8.70ns
ST_41: cordic_ret14_i [3/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_41: cordic_ret17_i [3/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_41: cordic_ret20_i [3/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_41: cordic_ret_i [3/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 42>: 8.70ns
ST_42: cordic_ret14_i [2/18] 8.70ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_42: cordic_ret17_i [2/18] 8.70ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_42: cordic_ret20_i [2/18] 8.70ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_42: cordic_ret_i [2/18] 8.70ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]


 <State 43>: 7.62ns
ST_43: cordic_ret14_i [1/18] 5.18ns
ap_fixed_base.exit179.i:3  %cordic_ret14_i = call fastcc %cordic_ret @cordic(i32 %this_addr_i12_0_0_i) ; <%cordic_ret> [#uses=2]

ST_43: sin_value_V_3 [1/1] 0.00ns
ap_fixed_base.exit179.i:4  %sin_value_V_3 = extractvalue %cordic_ret %cordic_ret14_i, 0 ; <i32> [#uses=1]

ST_43: cos_value_V_5 [1/1] 0.00ns
ap_fixed_base.exit179.i:5  %cos_value_V_5 = extractvalue %cordic_ret %cordic_ret14_i, 1 ; <i32> [#uses=1]

ST_43: ssdm_int_32_true_V_write_assign_6 [1/1] 2.44ns
ap_fixed_base.exit179.i:6  %ssdm_int_32_true_V_write_assign_6 = sub i32 0, %cos_value_V_5 ; <i32> [#uses=1]

ST_43: cordic_ret17_i [1/18] 5.18ns
bb8.i:2  %cordic_ret17_i = call fastcc %cordic_ret @cordic(i32 %r_V_68_i_cast) ; <%cordic_ret> [#uses=2]

ST_43: sin_value_V_5 [1/1] 0.00ns
bb8.i:3  %sin_value_V_5 = extractvalue %cordic_ret %cordic_ret17_i, 0 ; <i32> [#uses=1]

ST_43: cos_value_V_4 [1/1] 0.00ns
bb8.i:4  %cos_value_V_4 = extractvalue %cordic_ret %cordic_ret17_i, 1 ; <i32> [#uses=1]

ST_43: ssdm_int_32_true_V_write_assign_5 [1/1] 2.44ns
bb8.i:5  %ssdm_int_32_true_V_write_assign_5 = sub i32 0, %cos_value_V_4 ; <i32> [#uses=1]

ST_43: ssdm_int_32_true_V_write_assign_4 [1/1] 2.44ns
bb8.i:6  %ssdm_int_32_true_V_write_assign_4 = sub i32 0, %sin_value_V_5 ; <i32> [#uses=1]

ST_43: cordic_ret20_i [1/18] 5.18ns
bb2.i:2  %cordic_ret20_i = call fastcc %cordic_ret @cordic(i32 %r_V_i_cast) ; <%cordic_ret> [#uses=2]

ST_43: sin_value_V_4 [1/1] 0.00ns
bb2.i:3  %sin_value_V_4 = extractvalue %cordic_ret %cordic_ret20_i, 0 ; <i32> [#uses=1]

ST_43: cos_value_V_1 [1/1] 0.00ns
bb2.i:4  %cos_value_V_1 = extractvalue %cordic_ret %cordic_ret20_i, 1 ; <i32> [#uses=1]

ST_43: ssdm_int_32_true_V_write_assign_3 [1/1] 2.44ns
bb2.i:5  %ssdm_int_32_true_V_write_assign_3 = sub i32 0, %sin_value_V_4 ; <i32> [#uses=1]

ST_43: cordic_ret_i [1/18] 5.18ns
bb.i:0  %cordic_ret_i = call fastcc %cordic_ret @cordic(i32 %real_angle_V) ; <%cordic_ret> [#uses=2]

ST_43: ssdm_int_32_true_V_write_assign [1/1] 0.00ns
bb.i:1  %ssdm_int_32_true_V_write_assign = extractvalue %cordic_ret %cordic_ret_i, 0 ; <i32> [#uses=1]

ST_43: ssdm_int_32_true_V_write_assign_1 [1/1] 0.00ns
bb.i:2  %ssdm_int_32_true_V_write_assign_1 = extractvalue %cordic_ret %cordic_ret_i, 1 ; <i32> [#uses=1]

ST_43: stg_249 [1/1] 1.74ns
bb.i:3  br label %cordic_sin_cos.exit

ST_43: amplitude_V_addr [1/1] 0.00ns
cordic_sin_cos.exit:2  %amplitude_V_addr = getelementptr [1024 x i32]* %amplitude_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

ST_43: amplitude_V_load [2/2] 2.39ns
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]


 <State 44>: 8.75ns
ST_44: stg_252 [1/1] 1.74ns
ap_fixed_base.exit179.i:7  br label %cordic_sin_cos.exit

ST_44: stg_253 [1/1] 1.74ns
bb8.i:7  br label %cordic_sin_cos.exit

ST_44: stg_254 [1/1] 1.74ns
bb2.i:6  br label %cordic_sin_cos.exit

ST_44: sin_value_V [1/1] 0.00ns
cordic_sin_cos.exit:0  %sin_value_V = phi i32 [ %ssdm_int_32_true_V_write_assign_6, %ap_fixed_base.exit179.i ], [ %ssdm_int_32_true_V_write_assign_4, %bb8.i ], [ %cos_value_V_1, %bb2.i ], [ %ssdm_int_32_true_V_write_assign, %bb.i ] ; <i32> [#uses=1]

ST_44: cos_value_V [1/1] 0.00ns
cordic_sin_cos.exit:1  %cos_value_V = phi i32 [ %sin_value_V_3, %ap_fixed_base.exit179.i ], [ %ssdm_int_32_true_V_write_assign_5, %bb8.i ], [ %ssdm_int_32_true_V_write_assign_3, %bb2.i ], [ %ssdm_int_32_true_V_write_assign_1, %bb.i ] ; <i32> [#uses=1]

ST_44: amplitude_V_load [1/2] 2.39ns
cordic_sin_cos.exit:3  %amplitude_V_load = load i32* %amplitude_V_addr, align 4 ; <i32> [#uses=1]

ST_44: OP1_V_cast [1/1] 0.00ns
cordic_sin_cos.exit:4  %OP1_V_cast = sext i32 %amplitude_V_load to i38 ; <i38> [#uses=2]

ST_44: OP2_V_cast [1/1] 0.00ns
cordic_sin_cos.exit:5  %OP2_V_cast = sext i32 %cos_value_V to i38      ; <i38> [#uses=1]

ST_44: r_V_149 [6/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

ST_44: OP2_V_1_cast [1/1] 0.00ns
cordic_sin_cos.exit:10  %OP2_V_1_cast = sext i32 %sin_value_V to i38    ; <i38> [#uses=1]

ST_44: r_V_150 [6/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]


 <State 45>: 6.36ns
ST_45: r_V_149 [5/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

ST_45: r_V_150 [5/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]


 <State 46>: 6.36ns
ST_46: r_V_149 [4/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

ST_46: r_V_150 [4/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]


 <State 47>: 6.36ns
ST_47: r_V_149 [3/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

ST_47: r_V_150 [3/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]


 <State 48>: 6.36ns
ST_48: r_V_149 [2/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

ST_48: r_V_150 [2/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]


 <State 49>: 8.75ns
ST_49: empty_110 [1/1] 0.00ns
bb70:0  %empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_49: tmp_66 [1/1] 0.00ns
bb70:1  %tmp_66 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind ; <i32> [#uses=1]

ST_49: stg_273 [1/1] 0.00ns
bb70:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_49: r_V_149 [1/6] 6.36ns
cordic_sin_cos.exit:6  %r_V_149 = mul i38 %OP2_V_cast, %OP1_V_cast     ; <i38> [#uses=1]

ST_49: tmp_7 [1/1] 0.00ns
cordic_sin_cos.exit:7  %tmp_7 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_149, i32 6, i32 37) ; <i32> [#uses=1]

ST_49: real_V_addr_1 [1/1] 0.00ns
cordic_sin_cos.exit:8  %real_V_addr_1 = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

ST_49: stg_277 [1/1] 2.39ns
cordic_sin_cos.exit:9  store i32 %tmp_7, i32* %real_V_addr_1, align 4

ST_49: r_V_150 [1/6] 6.36ns
cordic_sin_cos.exit:11  %r_V_150 = mul i38 %OP2_V_1_cast, %OP1_V_cast   ; <i38> [#uses=1]

ST_49: tmp_10 [1/1] 0.00ns
cordic_sin_cos.exit:12  %tmp_10 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_150, i32 6, i32 37) ; <i32> [#uses=1]

ST_49: imag_V_addr [1/1] 0.00ns
cordic_sin_cos.exit:13  %imag_V_addr = getelementptr [1024 x i32]* %imag_V, i64 0, i64 %tmp_4 ; <i32*> [#uses=1]

ST_49: stg_281 [1/1] 2.39ns
cordic_sin_cos.exit:14  store i32 %tmp_10, i32* %imag_V_addr, align 4

ST_49: empty_113 [1/1] 0.00ns
cordic_sin_cos.exit:15  %empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_66) nounwind ; <i32> [#uses=0]

ST_49: stg_283 [1/1] 0.00ns
cordic_sin_cos.exit:16  br label %bb77


 <State 50>: 0.00ns
ST_50: stg_284 [2/2] 0.00ns
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)


 <State 51>: 1.39ns
ST_51: stg_285 [1/2] 0.00ns
bb78:0  call fastcc void @IFFT([1024 x i32]* %real_V, [1024 x i32]* %imag_V)

ST_51: stg_286 [1/1] 1.39ns
bb78:1  br label %bb83


 <State 52>: 2.39ns
ST_52: m [1/1] 0.00ns
bb83:0  %m = phi i11 [ 0, %bb78 ], [ %m_1, %bb80 ]      ; <i11> [#uses=3]

ST_52: exitcond5 [1/1] 2.11ns
bb83:1  %exitcond5 = icmp eq i11 %m, -1024              ; <i1> [#uses=1]

ST_52: m_1 [1/1] 1.84ns
bb83:2  %m_1 = add i11 %m, 1                            ; <i11> [#uses=1]

ST_52: stg_290 [1/1] 0.00ns
bb83:3  br i1 %exitcond5, label %return, label %bb80

ST_52: tmp [1/1] 0.00ns
bb80:3  %tmp = zext i11 %m to i64                       ; <i64> [#uses=3]

ST_52: real_V_addr [1/1] 0.00ns
bb80:4  %real_V_addr = getelementptr [1024 x i32]* %real_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_52: real_V_load [2/2] 2.39ns
bb80:5  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

ST_52: wn_V_addr [1/1] 0.00ns
bb80:7  %wn_V_addr = getelementptr [1024 x i6]* @wn_V, i64 0, i64 %tmp ; <i6*> [#uses=1]

ST_52: wn_V_load [2/2] 2.39ns
bb80:8  %wn_V_load = load i6* %wn_V_addr                ; <i6> [#uses=1]


 <State 53>: 8.75ns
ST_53: real_V_load [1/2] 2.39ns
bb80:5  %real_V_load = load i32* %real_V_addr, align 4  ; <i32> [#uses=1]

ST_53: OP1_V_1_cast [1/1] 0.00ns
bb80:6  %OP1_V_1_cast = sext i32 %real_V_load to i38    ; <i38> [#uses=1]

ST_53: wn_V_load [1/2] 2.39ns
bb80:8  %wn_V_load = load i6* %wn_V_addr                ; <i6> [#uses=1]

ST_53: OP2_V_3_cast [1/1] 0.00ns
bb80:9  %OP2_V_3_cast = zext i6 %wn_V_load to i38       ; <i38> [#uses=1]

ST_53: r_V [3/3] 6.36ns
bb80:10  %r_V = mul i38 %OP2_V_3_cast, %OP1_V_1_cast     ; <i38> [#uses=1]


 <State 54>: 6.36ns
ST_54: r_V [2/3] 6.36ns
bb80:10  %r_V = mul i38 %OP2_V_3_cast, %OP1_V_1_cast     ; <i38> [#uses=1]


 <State 55>: 6.36ns
ST_55: r_V [1/3] 6.36ns
bb80:10  %r_V = mul i38 %OP2_V_3_cast, %OP1_V_1_cast     ; <i38> [#uses=1]


 <State 56>: 6.36ns
ST_56: OP1_V_2_cast [1/1] 0.00ns
bb80:11  %OP1_V_2_cast = sext i38 %r_V to i44            ; <i44> [#uses=1]

ST_56: r_V_151 [3/3] 6.36ns
bb80:12  %r_V_151 = mul i44 %OP1_V_2_cast, 45            ; <i44> [#uses=1]


 <State 57>: 6.36ns
ST_57: r_V_151 [2/3] 6.36ns
bb80:12  %r_V_151 = mul i44 %OP1_V_2_cast, 45            ; <i44> [#uses=1]


 <State 58>: 8.75ns
ST_58: empty_114 [1/1] 0.00ns
bb80:0  %empty_114 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_58: tmp_68 [1/1] 0.00ns
bb80:1  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3) nounwind ; <i32> [#uses=1]

ST_58: stg_308 [1/1] 0.00ns
bb80:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str) nounwind

ST_58: r_V_151 [1/3] 6.36ns
bb80:12  %r_V_151 = mul i44 %OP1_V_2_cast, 45            ; <i44> [#uses=1]

ST_58: tmp_12 [1/1] 0.00ns
bb80:13  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i44.i32.i32(i44 %r_V_151, i32 12, i32 43) ; <i32> [#uses=1]

ST_58: output_array_V_addr [1/1] 0.00ns
bb80:14  %output_array_V_addr = getelementptr [1024 x i32]* @output_array_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_58: stg_312 [1/1] 2.39ns
bb80:15  store i32 %tmp_12, i32* %output_array_V_addr, align 4

ST_58: empty_115 [1/1] 0.00ns
bb80:16  %empty_115 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_68) nounwind ; <i32> [#uses=0]

ST_58: stg_314 [1/1] 0.00ns
bb80:17  br label %bb83


 <State 59>: 0.00ns
ST_59: stg_315 [1/1] 0.00ns
return:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=<null>
Port [ amplitude_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=2; mode=0xa7b8be0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ angle_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=2; mode=0xa7b57f0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ previousPhase_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=1; type=2; mode=0x9a843c0; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ phaseCumulative_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=2; mode=0x139bac60; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ wn_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=2; mode=0xda84f70; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_array_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=2; mode=0xdaf72e0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
real_V                            (alloca           ) [ 001111111111111111111111111111111111111111111111111111111110]
imag_V                            (alloca           ) [ 001111111111111111111111111111111111111111111111111100000000]
stg_62                            (br               ) [ 011111111111110000000000000000000000000000000000000000000000]
i_6                               (phi              ) [ 001000000000000000000000000000000000000000000000000000000000]
exitcond7                         (icmp             ) [ 001111111111110000000000000000000000000000000000000000000000]
i                                 (add              ) [ 011111111111110000000000000000000000000000000000000000000000]
stg_66                            (br               ) [ 001111111111111111111111111111111111111111111111110000000000]
OP2_V                             (zext             ) [ 001100000000000000000000000000000000000000000000000000000000]
angle_V_addr                      (getelementptr    ) [ 001100000000000000000000000000000000000000000000000000000000]
phaseCumulative_V_addr_1          (getelementptr    ) [ 001111111111110000000000000000000000000000000000000000000000]
angle_V_load                      (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
p_Val2_s                          (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
previousPhase_V_addr              (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_75                            (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
p_Val2_299                        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
t_V                               (bitconcatenate   ) [ 001011111111110000000000000000000000000000000000000000000000]
sext_i35_cast                     (sext             ) [ 001011110000000000000000000000000000000000000000000000000000]
tmp_125                           (bitselect        ) [ 001011111100000000000000000000000000000000000000000000000000]
mul_i                             (mul              ) [ 001000001000000000000000000000000000000000000000000000000000]
neg_mul_i                         (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
sel_i                             (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_126                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_i_cast                      (sext             ) [ 001000000100000000000000000000000000000000000000000000000000]
neg_ti_i                          (sub              ) [ 001000000100000000000000000000000000000000000000000000000000]
tmp_i1                            (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_127                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_i1_108                        (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_128                           (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_129                           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_V_1_i                         (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_1_i                           (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
p_i                               (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
result                            (select           ) [ 001000000010000000000000000000000000000000000000000000000000]
tmp_130                           (shl              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_65                            (sext             ) [ 001000000001100000000000000000000000000000000000000000000000]
rhs_V3_i56_cast                   (mul              ) [ 001000000000010000000000000000000000000000000000000000000000]
empty                             (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_s                             (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_106                           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_146                           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
agg_result_V_i                    (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_109                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_109                         (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_111                           (br               ) [ 011111111111110000000000000000000000000000000000000000000000]
j                                 (phi              ) [ 000000000000001000000000000000000000000000000000000000000000]
exitcond6                         (icmp             ) [ 000000000000001111111111111111111111111111111111110000000000]
j_1                               (add              ) [ 001000000000001111111111111111111111111111111111110000000000]
stg_115                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_4                             (zext             ) [ 000000000000001111111111111111111111111111111111110000000000]
phaseCumulative_V_addr            (getelementptr    ) [ 000000000000001100000000000000000000000000000000000000000000]
p_Val2_302                        (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
t_V_63                            (bitconcatenate   ) [ 000000000000001011111111110000000000000000000000000000000000]
sext_i62_cast                     (sext             ) [ 000000000000001011110000000000000000000000000000000000000000]
tmp_131                           (bitselect        ) [ 000000000000001011111100000000000000000000000000000000000000]
mul_i1                            (mul              ) [ 000000000000001000001000000000000000000000000000000000000000]
neg_mul_i1                        (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
sel_i1                            (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_132                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
trunc_i1_cast                     (sext             ) [ 000000000000001000000100000000000000000000000000000000000000]
neg_ti_i1                         (sub              ) [ 000000000000001000000100000000000000000000000000000000000000]
tmp_i2                            (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_133                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_i2_111                        (sext             ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_134                           (bitselect        ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_135                           (trunc            ) [ 000000000000000000000000000000000000000000000000000000000000]
ret_V_1_i1                        (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_1_i1                          (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000]
p_i1                              (select           ) [ 000000000000000000000000000000000000000000000000000000000000]
result_1                          (select           ) [ 000000000000001000000010000000000000000000000000000000000000]
tmp_136                           (shl              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_67                            (sext             ) [ 000000000000001000000001100000000000000000000000000000000000]
rhs_V3_i83_cast                   (mul              ) [ 000000000000001000000000010000000000000000000000000000000000]
r_V_147                           (sub              ) [ 000000000000000000000000000000000000000000000000000000000000]
real_angle_V                      (partselect       ) [ 000000000000001000000000001000000000000000000000000000000000]
agg_result_V_i86_cast1            (partselect       ) [ 000000000000001000000000001000000000000000000000000000000000]
agg_result_V_i86_cast             (partselect       ) [ 000000000000001000000000001000000000000000000000000000000000]
tmp_i                             (icmp             ) [ 000000000000001111111111111111111111111111111111110000000000]
stg_152                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_i_112                         (icmp             ) [ 000000000000001111111111111111111111111111111111110000000000]
stg_154                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
lhs_V_64                          (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_61_i                          (icmp             ) [ 000000000000001111111111111111111111111111111111110000000000]
stg_157                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_148                           (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_137                           (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
this_addr_i12_0_0_i               (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_68_i                          (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_68_i_cast                     (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_i                             (add              ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_i_cast                        (zext             ) [ 000000000000000000000000000000000000000000000000000000000000]
cordic_ret14_i                    (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
sin_value_V_3                     (extractvalue     ) [ 000000000000001111111111111111111111111111111111110000000000]
cos_value_V_5                     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000]
ssdm_int_32_true_V_write_assign_6 (sub              ) [ 000000000000001111111111111111111111111111111111110000000000]
cordic_ret17_i                    (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
sin_value_V_5                     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000]
cos_value_V_4                     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000]
ssdm_int_32_true_V_write_assign_5 (sub              ) [ 000000000000001111111111111111111111111111111111110000000000]
ssdm_int_32_true_V_write_assign_4 (sub              ) [ 000000000000001111111111111111111111111111111111110000000000]
cordic_ret20_i                    (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
sin_value_V_4                     (extractvalue     ) [ 000000000000000000000000000000000000000000000000000000000000]
cos_value_V_1                     (extractvalue     ) [ 000000000000001111111111111111111111111111111111110000000000]
ssdm_int_32_true_V_write_assign_3 (sub              ) [ 000000000000001111111111111111111111111111111111110000000000]
cordic_ret_i                      (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
ssdm_int_32_true_V_write_assign   (extractvalue     ) [ 000000000000001111111111111111111111111111111111110000000000]
ssdm_int_32_true_V_write_assign_1 (extractvalue     ) [ 000000000000001111111111111111111111111111111111110000000000]
stg_249                           (br               ) [ 000000000000001111111111111111111111111111111111110000000000]
amplitude_V_addr                  (getelementptr    ) [ 000000000000001000000000000000000000000000001000000000000000]
stg_252                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_253                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_254                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
sin_value_V                       (phi              ) [ 000000000000001000000000000000000000000000001000000000000000]
cos_value_V                       (phi              ) [ 000000000000001000000000000000000000000000001000000000000000]
amplitude_V_load                  (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
OP1_V_cast                        (sext             ) [ 000000000000001000000000000000000000000000000111110000000000]
OP2_V_cast                        (sext             ) [ 000000000000001000000000000000000000000000000111110000000000]
OP2_V_1_cast                      (sext             ) [ 000000000000001000000000000000000000000000000111110000000000]
empty_110                         (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_66                            (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_273                           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_149                           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_7                             (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
real_V_addr_1                     (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_277                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_150                           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_10                            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
imag_V_addr                       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_281                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_113                         (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_283                           (br               ) [ 001000000000001111111111111111111111111111111111110000000000]
stg_285                           (call             ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_286                           (br               ) [ 000000000000000000000000000000000000000000000000000111111110]
m                                 (phi              ) [ 000000000000000000000000000000000000000000000000000010000000]
exitcond5                         (icmp             ) [ 000000000000000000000000000000000000000000000000000011111110]
m_1                               (add              ) [ 000000000000000000000000000000000000000000000000000111111110]
stg_290                           (br               ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp                               (zext             ) [ 000000000000000000000000000000000000000000000000000011111110]
real_V_addr                       (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011000000]
wn_V_addr                         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000011000000]
real_V_load                       (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
OP1_V_1_cast                      (sext             ) [ 000000000000000000000000000000000000000000000000000010110000]
wn_V_load                         (load             ) [ 000000000000000000000000000000000000000000000000000000000000]
OP2_V_3_cast                      (zext             ) [ 000000000000000000000000000000000000000000000000000010110000]
r_V                               (mul              ) [ 000000000000000000000000000000000000000000000000000010001000]
OP1_V_2_cast                      (sext             ) [ 000000000000000000000000000000000000000000000000000010000110]
empty_114                         (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_68                            (specregionbegin  ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_308                           (specpipeline     ) [ 000000000000000000000000000000000000000000000000000000000000]
r_V_151                           (mul              ) [ 000000000000000000000000000000000000000000000000000000000000]
tmp_12                            (partselect       ) [ 000000000000000000000000000000000000000000000000000000000000]
output_array_V_addr               (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_312                           (store            ) [ 000000000000000000000000000000000000000000000000000000000000]
empty_115                         (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000]
stg_314                           (br               ) [ 000000000000000000000000000000000000000000000000000111111110]
stg_315                           (ret              ) [ 000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="amplitude_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="amplitude_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="angle_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angle_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="previousPhase_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previousPhase_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="phaseCumulative_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseCumulative_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wn_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wn_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_array_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i77.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i31.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i31.i6"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i37.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cordic"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IFFT"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="real_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="2" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="real_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="imag_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="2" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="imag_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="angle_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angle_V_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angle_V_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="phaseCumulative_V_addr_1_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phaseCumulative_V_addr_1/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="10" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="3" bw="10" slack="11"/>
<pin id="155" dir="0" index="4" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="0"/>
<pin id="156" dir="1" index="5" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="p_Val2_299/2 stg_109/13 p_Val2_302/14 "/>
</bind>
</comp>

<comp id="142" class="1004" name="previousPhase_V_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="11" slack="1"/>
<pin id="146" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previousPhase_V_addr/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="stg_75_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="10" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_75/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="phaseCumulative_V_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="11" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="phaseCumulative_V_addr/14 "/>
</bind>
</comp>

<comp id="165" class="1004" name="amplitude_V_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="29"/>
<pin id="169" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="amplitude_V_addr/43 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="amplitude_V_load/43 "/>
</bind>
</comp>

<comp id="177" class="1004" name="real_V_addr_1_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="11" slack="35"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr_1/49 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="10" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_277/49 real_V_load/52 "/>
</bind>
</comp>

<comp id="188" class="1004" name="imag_V_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="35"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_V_addr/49 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stg_281_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_281/49 "/>
</bind>
</comp>

<comp id="199" class="1004" name="real_V_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="11" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_V_addr/52 "/>
</bind>
</comp>

<comp id="206" class="1004" name="wn_V_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="6" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="11" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wn_V_addr/52 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="216" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wn_V_load/52 "/>
</bind>
</comp>

<comp id="218" class="1004" name="output_array_V_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="6"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_V_addr/58 "/>
</bind>
</comp>

<comp id="225" class="1004" name="stg_312_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_312/58 "/>
</bind>
</comp>

<comp id="230" class="1005" name="i_6_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="1"/>
<pin id="232" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_6 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_6_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="1" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i_6/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="j_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="1"/>
<pin id="243" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="j_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="252" class="1005" name="sin_value_V_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="254" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="sin_value_V (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="sin_value_V_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="1"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="4" bw="32" slack="1"/>
<pin id="261" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="6" bw="32" slack="1"/>
<pin id="263" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="sin_value_V/44 "/>
</bind>
</comp>

<comp id="265" class="1005" name="cos_value_V_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="267" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cos_value_V (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="cos_value_V_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="1"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="32" slack="1"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="32" slack="1"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="6" bw="32" slack="1"/>
<pin id="276" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="cos_value_V/44 "/>
</bind>
</comp>

<comp id="278" class="1005" name="m_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="11" slack="1"/>
<pin id="280" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="m_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="11" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="m/52 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_cordic_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="0"/>
<pin id="293" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="cordic_ret14_i/26 cordic_ret17_i/26 cordic_ret20_i/26 cordic_ret_i/26 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_IFFT_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="0" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_284/50 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="6" slack="0"/>
<pin id="305" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_125/3 tmp_131/15 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="sin_value_V_3/43 sin_value_V_5/43 sin_value_V_4/43 ssdm_int_32_true_V_write_assign/43 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(53) " fcode="extractvalue"/>
<opset="cos_value_V_5/43 cos_value_V_4/43 cos_value_V_1/43 ssdm_int_32_true_V_write_assign_1/43 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ssdm_int_32_true_V_write_assign_6/43 ssdm_int_32_true_V_write_assign_5/43 "/>
</bind>
</comp>

<comp id="323" class="1004" name="grp_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="0"/>
<pin id="326" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ssdm_int_32_true_V_write_assign_4/43 ssdm_int_32_true_V_write_assign_3/43 "/>
</bind>
</comp>

<comp id="329" class="1005" name="reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sin_value_V_3 ssdm_int_32_true_V_write_assign "/>
</bind>
</comp>

<comp id="335" class="1005" name="reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ssdm_int_32_true_V_write_assign_6 ssdm_int_32_true_V_write_assign_5 "/>
</bind>
</comp>

<comp id="341" class="1005" name="reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="1"/>
<pin id="343" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ssdm_int_32_true_V_write_assign_4 ssdm_int_32_true_V_write_assign_3 "/>
</bind>
</comp>

<comp id="347" class="1005" name="reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_value_V_1 ssdm_int_32_true_V_write_assign_1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="exitcond7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="0" index="1" bw="11" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="i_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="11" slack="0"/>
<pin id="361" dir="0" index="1" bw="2" slack="0"/>
<pin id="362" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="OP2_V_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="11" slack="0"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP2_V/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="p_Val2_s_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="t_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="38" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="sext_i35_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="38" slack="0"/>
<pin id="386" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="sext_i35_cast/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="38" slack="0"/>
<pin id="390" dir="0" index="1" bw="40" slack="0"/>
<pin id="391" dir="1" index="2" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="394" class="1004" name="neg_mul_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="77" slack="1"/>
<pin id="397" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul_i/8 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sel_i_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="5"/>
<pin id="401" dir="0" index="1" bw="77" slack="0"/>
<pin id="402" dir="0" index="2" bw="77" slack="1"/>
<pin id="403" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_i/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_126_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="30" slack="0"/>
<pin id="407" dir="0" index="1" bw="77" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="0" index="3" bw="8" slack="0"/>
<pin id="410" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_126/8 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_i_cast_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="30" slack="0"/>
<pin id="417" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="trunc_i_cast/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="neg_ti_i_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="30" slack="0"/>
<pin id="422" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti_i/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_i1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="6"/>
<pin id="427" dir="0" index="1" bw="31" slack="1"/>
<pin id="428" dir="0" index="2" bw="31" slack="1"/>
<pin id="429" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_i1/9 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_127_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="25" slack="0"/>
<pin id="432" dir="0" index="1" bw="31" slack="0"/>
<pin id="433" dir="0" index="2" bw="4" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_127/9 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_i1_108_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="25" slack="0"/>
<pin id="442" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_i1_108/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_128_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="31" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="0"/>
<pin id="448" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_128/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="tmp_129_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="31" slack="0"/>
<pin id="454" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_129/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="ret_V_1_i_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="25" slack="0"/>
<pin id="458" dir="0" index="1" bw="2" slack="0"/>
<pin id="459" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1_i/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_1_i_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="6" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_1_i/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="p_i_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_i/9 "/>
</bind>
</comp>

<comp id="476" class="1004" name="result_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="0"/>
<pin id="480" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_130_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="27" slack="1"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_130/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_65_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_65/10 "/>
</bind>
</comp>

<comp id="493" class="1004" name="grp_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="0"/>
<pin id="495" dir="0" index="1" bw="10" slack="0"/>
<pin id="496" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="rhs_V3_i56_cast/10 "/>
</bind>
</comp>

<comp id="499" class="1004" name="r_V_146_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="38" slack="10"/>
<pin id="501" dir="0" index="1" bw="38" slack="1"/>
<pin id="502" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_146/13 "/>
</bind>
</comp>

<comp id="503" class="1004" name="agg_result_V_i_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="32" slack="0"/>
<pin id="505" dir="0" index="1" bw="38" slack="0"/>
<pin id="506" dir="0" index="2" bw="4" slack="0"/>
<pin id="507" dir="0" index="3" bw="7" slack="0"/>
<pin id="508" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_result_V_i/13 "/>
</bind>
</comp>

<comp id="514" class="1004" name="exitcond6_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="11" slack="0"/>
<pin id="516" dir="0" index="1" bw="11" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond6/14 "/>
</bind>
</comp>

<comp id="520" class="1004" name="j_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="11" slack="0"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/14 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_4_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_4/14 "/>
</bind>
</comp>

<comp id="531" class="1004" name="t_V_63_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="38" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="0"/>
<pin id="534" dir="0" index="2" bw="1" slack="0"/>
<pin id="535" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t_V_63/15 "/>
</bind>
</comp>

<comp id="539" class="1004" name="sext_i62_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="38" slack="0"/>
<pin id="541" dir="1" index="1" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="sext_i62_cast/15 "/>
</bind>
</comp>

<comp id="543" class="1004" name="grp_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="38" slack="0"/>
<pin id="545" dir="0" index="1" bw="40" slack="0"/>
<pin id="546" dir="1" index="2" bw="77" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_i1/15 "/>
</bind>
</comp>

<comp id="549" class="1004" name="neg_mul_i1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="77" slack="1"/>
<pin id="552" dir="1" index="2" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul_i1/20 "/>
</bind>
</comp>

<comp id="554" class="1004" name="sel_i1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="5"/>
<pin id="556" dir="0" index="1" bw="77" slack="0"/>
<pin id="557" dir="0" index="2" bw="77" slack="1"/>
<pin id="558" dir="1" index="3" bw="77" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="sel_i1/20 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_132_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="30" slack="0"/>
<pin id="562" dir="0" index="1" bw="77" slack="0"/>
<pin id="563" dir="0" index="2" bw="7" slack="0"/>
<pin id="564" dir="0" index="3" bw="8" slack="0"/>
<pin id="565" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_132/20 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_i1_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="30" slack="0"/>
<pin id="572" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="trunc_i1_cast/20 "/>
</bind>
</comp>

<comp id="574" class="1004" name="neg_ti_i1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="30" slack="0"/>
<pin id="577" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti_i1/20 "/>
</bind>
</comp>

<comp id="580" class="1004" name="tmp_i2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="6"/>
<pin id="582" dir="0" index="1" bw="31" slack="1"/>
<pin id="583" dir="0" index="2" bw="31" slack="1"/>
<pin id="584" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="tmp_i2/21 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_133_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="25" slack="0"/>
<pin id="587" dir="0" index="1" bw="31" slack="0"/>
<pin id="588" dir="0" index="2" bw="4" slack="0"/>
<pin id="589" dir="0" index="3" bw="6" slack="0"/>
<pin id="590" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_133/21 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_i2_111_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="25" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_i2_111/21 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_134_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="31" slack="0"/>
<pin id="602" dir="0" index="2" bw="6" slack="0"/>
<pin id="603" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_134/21 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_135_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="0"/>
<pin id="609" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(30) " fcode="trunc"/>
<opset="tmp_135/21 "/>
</bind>
</comp>

<comp id="611" class="1004" name="ret_V_1_i1_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="25" slack="0"/>
<pin id="613" dir="0" index="1" bw="2" slack="0"/>
<pin id="614" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1_i1/21 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_1_i1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="6" slack="0"/>
<pin id="619" dir="0" index="1" bw="6" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_1_i1/21 "/>
</bind>
</comp>

<comp id="623" class="1004" name="p_i1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="32" slack="0"/>
<pin id="626" dir="0" index="2" bw="32" slack="0"/>
<pin id="627" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="p_i1/21 "/>
</bind>
</comp>

<comp id="631" class="1004" name="result_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="32" slack="0"/>
<pin id="634" dir="0" index="2" bw="32" slack="0"/>
<pin id="635" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(46) " fcode="select"/>
<opset="result_1/21 "/>
</bind>
</comp>

<comp id="639" class="1004" name="tmp_136_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="27" slack="1"/>
<pin id="641" dir="0" index="1" bw="4" slack="0"/>
<pin id="642" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_136/22 "/>
</bind>
</comp>

<comp id="644" class="1004" name="tmp_67_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="tmp_67/22 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="0"/>
<pin id="650" dir="0" index="1" bw="10" slack="0"/>
<pin id="651" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="rhs_V3_i83_cast/22 "/>
</bind>
</comp>

<comp id="654" class="1004" name="r_V_147_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="38" slack="10"/>
<pin id="656" dir="0" index="1" bw="38" slack="1"/>
<pin id="657" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_147/25 "/>
</bind>
</comp>

<comp id="658" class="1004" name="real_angle_V_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="38" slack="0"/>
<pin id="661" dir="0" index="2" bw="4" slack="0"/>
<pin id="662" dir="0" index="3" bw="7" slack="0"/>
<pin id="663" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="real_angle_V/25 "/>
</bind>
</comp>

<comp id="668" class="1004" name="agg_result_V_i86_cast1_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="31" slack="0"/>
<pin id="670" dir="0" index="1" bw="38" slack="0"/>
<pin id="671" dir="0" index="2" bw="4" slack="0"/>
<pin id="672" dir="0" index="3" bw="7" slack="0"/>
<pin id="673" dir="1" index="4" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_result_V_i86_cast1/25 "/>
</bind>
</comp>

<comp id="678" class="1004" name="agg_result_V_i86_cast_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="0" index="1" bw="38" slack="0"/>
<pin id="681" dir="0" index="2" bw="4" slack="0"/>
<pin id="682" dir="0" index="3" bw="5" slack="0"/>
<pin id="683" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="agg_result_V_i86_cast/25 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_i_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_i/26 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_i_112_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_i_112/26 "/>
</bind>
</comp>

<comp id="698" class="1004" name="lhs_V_64_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="37" slack="0"/>
<pin id="700" dir="0" index="1" bw="31" slack="1"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_64/26 "/>
</bind>
</comp>

<comp id="705" class="1004" name="tmp_61_i_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="37" slack="0"/>
<pin id="707" dir="0" index="1" bw="37" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="tmp_61_i/26 "/>
</bind>
</comp>

<comp id="711" class="1004" name="r_V_148_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="37" slack="0"/>
<pin id="713" dir="0" index="1" bw="16" slack="0"/>
<pin id="714" dir="1" index="2" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_148/26 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_137_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="31" slack="0"/>
<pin id="719" dir="0" index="1" bw="37" slack="0"/>
<pin id="720" dir="0" index="2" bw="4" slack="0"/>
<pin id="721" dir="0" index="3" bw="7" slack="0"/>
<pin id="722" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_137/26 "/>
</bind>
</comp>

<comp id="727" class="1004" name="this_addr_i12_0_0_i_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="31" slack="0"/>
<pin id="729" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="this_addr_i12_0_0_i/26 "/>
</bind>
</comp>

<comp id="732" class="1004" name="r_V_68_i_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="31" slack="1"/>
<pin id="734" dir="0" index="1" bw="9" slack="0"/>
<pin id="735" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_68_i/26 "/>
</bind>
</comp>

<comp id="737" class="1004" name="r_V_68_i_cast_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="31" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="r_V_68_i_cast/26 "/>
</bind>
</comp>

<comp id="742" class="1004" name="r_V_i_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="7" slack="1"/>
<pin id="744" dir="0" index="1" bw="6" slack="0"/>
<pin id="745" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_i/26 "/>
</bind>
</comp>

<comp id="747" class="1004" name="r_V_i_cast_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="7" slack="0"/>
<pin id="749" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="r_V_i_cast/26 "/>
</bind>
</comp>

<comp id="752" class="1004" name="OP1_V_cast_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="32" slack="0"/>
<pin id="754" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_cast/44 "/>
</bind>
</comp>

<comp id="756" class="1004" name="OP2_V_cast_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="32" slack="0"/>
<pin id="758" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP2_V_cast/44 "/>
</bind>
</comp>

<comp id="760" class="1004" name="grp_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="0" index="1" bw="32" slack="0"/>
<pin id="763" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_149/44 "/>
</bind>
</comp>

<comp id="766" class="1004" name="OP2_V_1_cast_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP2_V_1_cast/44 "/>
</bind>
</comp>

<comp id="770" class="1004" name="grp_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="0"/>
<pin id="772" dir="0" index="1" bw="32" slack="0"/>
<pin id="773" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_150/44 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_7_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="38" slack="0"/>
<pin id="779" dir="0" index="2" bw="4" slack="0"/>
<pin id="780" dir="0" index="3" bw="7" slack="0"/>
<pin id="781" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/49 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_10_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="0"/>
<pin id="789" dir="0" index="1" bw="38" slack="0"/>
<pin id="790" dir="0" index="2" bw="4" slack="0"/>
<pin id="791" dir="0" index="3" bw="7" slack="0"/>
<pin id="792" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/49 "/>
</bind>
</comp>

<comp id="798" class="1004" name="exitcond5_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="11" slack="0"/>
<pin id="800" dir="0" index="1" bw="11" slack="0"/>
<pin id="801" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond5/52 "/>
</bind>
</comp>

<comp id="804" class="1004" name="m_1_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="0"/>
<pin id="806" dir="0" index="1" bw="2" slack="0"/>
<pin id="807" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/52 "/>
</bind>
</comp>

<comp id="810" class="1004" name="tmp_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="11" slack="0"/>
<pin id="812" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp/52 "/>
</bind>
</comp>

<comp id="816" class="1004" name="OP1_V_1_cast_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_1_cast/53 "/>
</bind>
</comp>

<comp id="820" class="1004" name="OP2_V_3_cast_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="6" slack="0"/>
<pin id="822" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP2_V_3_cast/53 "/>
</bind>
</comp>

<comp id="824" class="1004" name="grp_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="6" slack="0"/>
<pin id="826" dir="0" index="1" bw="32" slack="0"/>
<pin id="827" dir="1" index="2" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/53 "/>
</bind>
</comp>

<comp id="830" class="1004" name="OP1_V_2_cast_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="38" slack="1"/>
<pin id="832" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(32) " fcode="sext"/>
<opset="OP1_V_2_cast/56 "/>
</bind>
</comp>

<comp id="833" class="1004" name="grp_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="38" slack="0"/>
<pin id="835" dir="0" index="1" bw="7" slack="0"/>
<pin id="836" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_151/56 "/>
</bind>
</comp>

<comp id="839" class="1004" name="tmp_12_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="44" slack="0"/>
<pin id="842" dir="0" index="2" bw="5" slack="0"/>
<pin id="843" dir="0" index="3" bw="7" slack="0"/>
<pin id="844" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/58 "/>
</bind>
</comp>

<comp id="850" class="1005" name="exitcond7_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="854" class="1005" name="i_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="11" slack="0"/>
<pin id="856" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="859" class="1005" name="OP2_V_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="1"/>
<pin id="861" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V "/>
</bind>
</comp>

<comp id="864" class="1005" name="angle_V_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="10" slack="1"/>
<pin id="866" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="angle_V_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="phaseCumulative_V_addr_1_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="10" slack="1"/>
<pin id="871" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phaseCumulative_V_addr_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="t_V_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="38" slack="10"/>
<pin id="877" dir="1" index="1" bw="38" slack="10"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="880" class="1005" name="sext_i35_cast_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="77" slack="1"/>
<pin id="882" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="sext_i35_cast "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_125_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="1" slack="5"/>
<pin id="887" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_125 "/>
</bind>
</comp>

<comp id="891" class="1005" name="mul_i_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="77" slack="1"/>
<pin id="893" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="897" class="1005" name="trunc_i_cast_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="31" slack="1"/>
<pin id="899" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_i_cast "/>
</bind>
</comp>

<comp id="902" class="1005" name="neg_ti_i_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="31" slack="1"/>
<pin id="904" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti_i "/>
</bind>
</comp>

<comp id="907" class="1005" name="result_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="1"/>
<pin id="909" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="912" class="1005" name="tmp_65_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="38" slack="1"/>
<pin id="914" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_65 "/>
</bind>
</comp>

<comp id="917" class="1005" name="rhs_V3_i56_cast_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="38" slack="1"/>
<pin id="919" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V3_i56_cast "/>
</bind>
</comp>

<comp id="922" class="1005" name="exitcond6_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="926" class="1005" name="j_1_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="11" slack="0"/>
<pin id="928" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="931" class="1005" name="tmp_4_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="64" slack="29"/>
<pin id="933" dir="1" index="1" bw="64" slack="29"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="938" class="1005" name="phaseCumulative_V_addr_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="10" slack="1"/>
<pin id="940" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phaseCumulative_V_addr "/>
</bind>
</comp>

<comp id="943" class="1005" name="t_V_63_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="38" slack="10"/>
<pin id="945" dir="1" index="1" bw="38" slack="10"/>
</pin_list>
<bind>
<opset="t_V_63 "/>
</bind>
</comp>

<comp id="948" class="1005" name="sext_i62_cast_reg_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="77" slack="1"/>
<pin id="950" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="sext_i62_cast "/>
</bind>
</comp>

<comp id="953" class="1005" name="tmp_131_reg_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="1" slack="5"/>
<pin id="955" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_131 "/>
</bind>
</comp>

<comp id="959" class="1005" name="mul_i1_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="77" slack="1"/>
<pin id="961" dir="1" index="1" bw="77" slack="1"/>
</pin_list>
<bind>
<opset="mul_i1 "/>
</bind>
</comp>

<comp id="965" class="1005" name="trunc_i1_cast_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="31" slack="1"/>
<pin id="967" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_i1_cast "/>
</bind>
</comp>

<comp id="970" class="1005" name="neg_ti_i1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="31" slack="1"/>
<pin id="972" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="neg_ti_i1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="result_1_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_1 "/>
</bind>
</comp>

<comp id="980" class="1005" name="tmp_67_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="38" slack="1"/>
<pin id="982" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="985" class="1005" name="rhs_V3_i83_cast_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="38" slack="1"/>
<pin id="987" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V3_i83_cast "/>
</bind>
</comp>

<comp id="990" class="1005" name="real_angle_V_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="1"/>
<pin id="992" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="real_angle_V "/>
</bind>
</comp>

<comp id="997" class="1005" name="agg_result_V_i86_cast1_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="31" slack="1"/>
<pin id="999" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i86_cast1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="agg_result_V_i86_cast_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="7" slack="1"/>
<pin id="1005" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_i86_cast "/>
</bind>
</comp>

<comp id="1008" class="1005" name="tmp_i_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="1" slack="1"/>
<pin id="1010" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="1012" class="1005" name="tmp_i_112_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="1" slack="1"/>
<pin id="1014" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_112 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="tmp_61_i_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="1" slack="1"/>
<pin id="1018" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_61_i "/>
</bind>
</comp>

<comp id="1020" class="1005" name="amplitude_V_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="10" slack="1"/>
<pin id="1022" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="amplitude_V_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="OP1_V_cast_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="38" slack="1"/>
<pin id="1027" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_cast "/>
</bind>
</comp>

<comp id="1031" class="1005" name="OP2_V_cast_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="38" slack="1"/>
<pin id="1033" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_cast "/>
</bind>
</comp>

<comp id="1036" class="1005" name="OP2_V_1_cast_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="38" slack="1"/>
<pin id="1038" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_1_cast "/>
</bind>
</comp>

<comp id="1041" class="1005" name="exitcond5_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="1" slack="1"/>
<pin id="1043" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="m_1_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="11" slack="0"/>
<pin id="1047" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="tmp_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="64" slack="6"/>
<pin id="1052" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1055" class="1005" name="real_V_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="10" slack="1"/>
<pin id="1057" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="real_V_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="wn_V_addr_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="10" slack="1"/>
<pin id="1062" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wn_V_addr "/>
</bind>
</comp>

<comp id="1065" class="1005" name="OP1_V_1_cast_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="38" slack="1"/>
<pin id="1067" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_1_cast "/>
</bind>
</comp>

<comp id="1070" class="1005" name="OP2_V_3_cast_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="38" slack="1"/>
<pin id="1072" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="OP2_V_3_cast "/>
</bind>
</comp>

<comp id="1075" class="1005" name="r_V_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="38" slack="1"/>
<pin id="1077" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="1080" class="1005" name="OP1_V_2_cast_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="44" slack="1"/>
<pin id="1082" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_2_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="2" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="20" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="20" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="10" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="233"><net_src comp="14" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="230" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="14" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="281"><net_src comp="14" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="90" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="100" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="28" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="137" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="30" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="290" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="290" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="96" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="96" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="309" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="309" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="334"><net_src comp="329" pin="1"/><net_sink comp="255" pin=6"/></net>

<net id="338"><net_src comp="317" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="344"><net_src comp="323" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="268" pin=4"/></net>

<net id="350"><net_src comp="313" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="255" pin=4"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="268" pin=6"/></net>

<net id="357"><net_src comp="234" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="16" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="234" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="18" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="234" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="374"><net_src comp="125" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="381"><net_src comp="22" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="137" pin="2"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="24" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="384" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="26" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="32" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="411"><net_src comp="34" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="399" pin="3"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="36" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="418"><net_src comp="405" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="40" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="436"><net_src comp="42" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="438"><net_src comp="44" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="439"><net_src comp="46" pin="0"/><net_sink comp="430" pin=3"/></net>

<net id="443"><net_src comp="430" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="449"><net_src comp="48" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="425" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="425" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="440" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="12" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="452" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="24" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="473"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="440" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="456" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="481"><net_src comp="444" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="468" pin="3"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="440" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="44" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="492"><net_src comp="484" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="497"><net_src comp="489" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="50" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="509"><net_src comp="64" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="512"><net_src comp="66" pin="0"/><net_sink comp="503" pin=3"/></net>

<net id="513"><net_src comp="503" pin="4"/><net_sink comp="137" pin=4"/></net>

<net id="518"><net_src comp="245" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="16" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="245" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="18" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="245" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="536"><net_src comp="22" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="137" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="24" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="531" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="26" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="32" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="566"><net_src comp="34" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="554" pin="3"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="36" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="569"><net_src comp="38" pin="0"/><net_sink comp="560" pin=3"/></net>

<net id="573"><net_src comp="560" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="578"><net_src comp="40" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="591"><net_src comp="42" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="580" pin="3"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="44" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="594"><net_src comp="46" pin="0"/><net_sink comp="585" pin=3"/></net>

<net id="598"><net_src comp="585" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="48" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="605"><net_src comp="580" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="606"><net_src comp="46" pin="0"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="580" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="595" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="12" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="607" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="24" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="628"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="629"><net_src comp="595" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="630"><net_src comp="611" pin="2"/><net_sink comp="623" pin=2"/></net>

<net id="636"><net_src comp="599" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="623" pin="3"/><net_sink comp="631" pin=1"/></net>

<net id="638"><net_src comp="595" pin="1"/><net_sink comp="631" pin=2"/></net>

<net id="643"><net_src comp="44" pin="0"/><net_sink comp="639" pin=1"/></net>

<net id="647"><net_src comp="639" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="50" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="664"><net_src comp="64" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="654" pin="2"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="44" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="667"><net_src comp="66" pin="0"/><net_sink comp="658" pin=3"/></net>

<net id="674"><net_src comp="70" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="675"><net_src comp="654" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="44" pin="0"/><net_sink comp="668" pin=2"/></net>

<net id="677"><net_src comp="72" pin="0"/><net_sink comp="668" pin=3"/></net>

<net id="684"><net_src comp="74" pin="0"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="654" pin="2"/><net_sink comp="678" pin=1"/></net>

<net id="686"><net_src comp="44" pin="0"/><net_sink comp="678" pin=2"/></net>

<net id="687"><net_src comp="76" pin="0"/><net_sink comp="678" pin=3"/></net>

<net id="692"><net_src comp="78" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="697"><net_src comp="80" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="82" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="24" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="698" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="84" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="698" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="86" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="723"><net_src comp="88" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="724"><net_src comp="711" pin="2"/><net_sink comp="717" pin=1"/></net>

<net id="725"><net_src comp="44" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="726"><net_src comp="72" pin="0"/><net_sink comp="717" pin=3"/></net>

<net id="730"><net_src comp="717" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="736"><net_src comp="92" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="740"><net_src comp="732" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="746"><net_src comp="94" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="755"><net_src comp="172" pin="2"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="268" pin="8"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="765"><net_src comp="752" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="769"><net_src comp="255" pin="8"/><net_sink comp="766" pin=0"/></net>

<net id="774"><net_src comp="766" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="775"><net_src comp="752" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="782"><net_src comp="64" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="760" pin="2"/><net_sink comp="776" pin=1"/></net>

<net id="784"><net_src comp="44" pin="0"/><net_sink comp="776" pin=2"/></net>

<net id="785"><net_src comp="66" pin="0"/><net_sink comp="776" pin=3"/></net>

<net id="786"><net_src comp="776" pin="4"/><net_sink comp="183" pin=1"/></net>

<net id="793"><net_src comp="64" pin="0"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="770" pin="2"/><net_sink comp="787" pin=1"/></net>

<net id="795"><net_src comp="44" pin="0"/><net_sink comp="787" pin=2"/></net>

<net id="796"><net_src comp="66" pin="0"/><net_sink comp="787" pin=3"/></net>

<net id="797"><net_src comp="787" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="802"><net_src comp="282" pin="4"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="16" pin="0"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="282" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="18" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="282" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="819"><net_src comp="183" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="213" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="828"><net_src comp="820" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="816" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="102" pin="0"/><net_sink comp="833" pin=1"/></net>

<net id="845"><net_src comp="106" pin="0"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="833" pin="2"/><net_sink comp="839" pin=1"/></net>

<net id="847"><net_src comp="76" pin="0"/><net_sink comp="839" pin=2"/></net>

<net id="848"><net_src comp="108" pin="0"/><net_sink comp="839" pin=3"/></net>

<net id="849"><net_src comp="839" pin="4"/><net_sink comp="225" pin=1"/></net>

<net id="853"><net_src comp="353" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="857"><net_src comp="359" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="862"><net_src comp="365" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="867"><net_src comp="118" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="872"><net_src comp="130" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="874"><net_src comp="869" pin="1"/><net_sink comp="137" pin=3"/></net>

<net id="878"><net_src comp="376" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="883"><net_src comp="384" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="888"><net_src comp="301" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="890"><net_src comp="885" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="894"><net_src comp="388" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="896"><net_src comp="891" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="900"><net_src comp="415" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="905"><net_src comp="419" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="910"><net_src comp="476" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="915"><net_src comp="489" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="920"><net_src comp="493" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="925"><net_src comp="514" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="520" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="934"><net_src comp="526" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="936"><net_src comp="931" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="937"><net_src comp="931" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="941"><net_src comp="157" pin="3"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="946"><net_src comp="531" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="951"><net_src comp="539" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="952"><net_src comp="948" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="956"><net_src comp="301" pin="3"/><net_sink comp="953" pin=0"/></net>

<net id="957"><net_src comp="953" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="958"><net_src comp="953" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="962"><net_src comp="543" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="554" pin=2"/></net>

<net id="968"><net_src comp="570" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="580" pin=2"/></net>

<net id="973"><net_src comp="574" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="978"><net_src comp="631" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="983"><net_src comp="644" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="988"><net_src comp="648" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="993"><net_src comp="658" pin="4"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="995"><net_src comp="990" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1000"><net_src comp="668" pin="4"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1002"><net_src comp="997" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="1006"><net_src comp="678" pin="4"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1011"><net_src comp="688" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="693" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1019"><net_src comp="705" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="165" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="1028"><net_src comp="752" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1030"><net_src comp="1025" pin="1"/><net_sink comp="770" pin=1"/></net>

<net id="1034"><net_src comp="756" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1039"><net_src comp="766" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="1044"><net_src comp="798" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1048"><net_src comp="804" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1053"><net_src comp="810" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="1058"><net_src comp="199" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="1063"><net_src comp="206" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="1068"><net_src comp="816" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="824" pin=1"/></net>

<net id="1073"><net_src comp="820" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="824" pin=0"/></net>

<net id="1078"><net_src comp="824" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="1083"><net_src comp="830" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="833" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: previousPhase_V | {}
	Port: phaseCumulative_V | {}
	Port: wn_V | {}
	Port: output_array_V | {}
  - Chain level:
	State 1
	State 2
		exitcond7 : 1
		i : 1
		stg_66 : 2
		OP2_V : 1
		angle_V_addr : 2
		angle_V_load : 3
		phaseCumulative_V_addr_1 : 2
		p_Val2_299 : 3
	State 3
		p_Val2_s : 1
		stg_75 : 2
		t_V : 1
		sext_i35_cast : 2
		mul_i : 3
		tmp_125 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		sel_i : 1
		tmp_126 : 2
		trunc_i_cast : 3
		neg_ti_i : 4
	State 9
		tmp_127 : 1
		tmp_i1_108 : 2
		tmp_128 : 1
		tmp_129 : 1
		ret_V_1_i : 3
		tmp_1_i : 2
		p_i : 4
		result : 5
	State 10
		rhs_V3_i56_cast : 1
	State 11
	State 12
	State 13
		agg_result_V_i : 1
		stg_109 : 2
		empty_109 : 1
	State 14
		exitcond6 : 1
		j_1 : 1
		stg_115 : 2
		tmp_4 : 1
		phaseCumulative_V_addr : 2
		p_Val2_302 : 3
	State 15
		t_V_63 : 1
		sext_i62_cast : 2
		mul_i1 : 3
		tmp_131 : 1
	State 16
	State 17
	State 18
	State 19
	State 20
		sel_i1 : 1
		tmp_132 : 2
		trunc_i1_cast : 3
		neg_ti_i1 : 4
	State 21
		tmp_133 : 1
		tmp_i2_111 : 2
		tmp_134 : 1
		tmp_135 : 1
		ret_V_1_i1 : 3
		tmp_1_i1 : 2
		p_i1 : 4
		result_1 : 5
	State 22
		rhs_V3_i83_cast : 1
	State 23
	State 24
	State 25
		real_angle_V : 1
		agg_result_V_i86_cast1 : 1
		agg_result_V_i86_cast : 1
	State 26
		stg_152 : 1
		stg_154 : 1
		tmp_61_i : 1
		stg_157 : 2
		r_V_148 : 1
		tmp_137 : 2
		this_addr_i12_0_0_i : 3
		cordic_ret14_i : 4
		r_V_68_i_cast : 1
		cordic_ret17_i : 2
		r_V_i_cast : 1
		cordic_ret20_i : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
		sin_value_V_3 : 1
		cos_value_V_5 : 1
		ssdm_int_32_true_V_write_assign_6 : 2
		sin_value_V_5 : 1
		cos_value_V_4 : 1
		ssdm_int_32_true_V_write_assign_5 : 2
		ssdm_int_32_true_V_write_assign_4 : 2
		sin_value_V_4 : 1
		cos_value_V_1 : 1
		ssdm_int_32_true_V_write_assign_3 : 2
		ssdm_int_32_true_V_write_assign : 1
		ssdm_int_32_true_V_write_assign_1 : 1
		amplitude_V_load : 1
	State 44
		sin_value_V : 1
		cos_value_V : 1
		OP1_V_cast : 1
		OP2_V_cast : 2
		r_V_149 : 3
		OP2_V_1_cast : 2
		r_V_150 : 3
	State 45
	State 46
	State 47
	State 48
	State 49
		tmp_7 : 1
		stg_277 : 2
		tmp_10 : 1
		stg_281 : 2
		empty_113 : 1
	State 50
	State 51
	State 52
		exitcond5 : 1
		m_1 : 1
		stg_290 : 2
		tmp : 1
		real_V_addr : 2
		real_V_load : 3
		wn_V_addr : 2
		wn_V_load : 3
	State 53
		OP1_V_1_cast : 1
		OP2_V_3_cast : 1
		r_V : 2
	State 54
	State 55
	State 56
		r_V_151 : 1
	State 57
	State 58
		tmp_12 : 1
		stg_312 : 2
		empty_115 : 1
	State 59


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |       grp_cordic_fu_290       |    0    |    0    |    0    |   1177  |   5301  |
|          |        grp_IFFT_fu_295        |    2    |    20   |  40.778 |   3069  |   3170  |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           grp_fu_317          |    0    |    0    |    0    |    0    |    32   |
|          |           grp_fu_323          |    0    |    0    |    0    |    0    |    32   |
|          |        neg_mul_i_fu_394       |    0    |    0    |    0    |    0    |    77   |
|    sub   |        neg_ti_i_fu_419        |    0    |    0    |    0    |    0    |    30   |
|          |         r_V_146_fu_499        |    0    |    0    |    0    |    0    |    38   |
|          |       neg_mul_i1_fu_549       |    0    |    0    |    0    |    0    |    77   |
|          |        neg_ti_i1_fu_574       |    0    |    0    |    0    |    0    |    30   |
|          |         r_V_147_fu_654        |    0    |    0    |    0    |    0    |    38   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          sel_i_fu_399         |    0    |    0    |    0    |    0    |    77   |
|          |         tmp_i1_fu_425         |    0    |    0    |    0    |    0    |    31   |
|          |           p_i_fu_468          |    0    |    0    |    0    |    0    |    32   |
|  select  |         result_fu_476         |    0    |    0    |    0    |    0    |    32   |
|          |         sel_i1_fu_554         |    0    |    0    |    0    |    0    |    77   |
|          |         tmp_i2_fu_580         |    0    |    0    |    0    |    0    |    31   |
|          |          p_i1_fu_623          |    0    |    0    |    0    |    0    |    32   |
|          |        result_1_fu_631        |    0    |    0    |    0    |    0    |    32   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           grp_fu_388          |    0    |    5    |    0    |    54   |    27   |
|          |           grp_fu_493          |    0    |    2    |    0    |    0    |    0    |
|          |           grp_fu_543          |    0    |    5    |    0    |    54   |    27   |
|    mul   |           grp_fu_648          |    0    |    2    |    0    |    0    |    0    |
|          |           grp_fu_760          |    0    |    4    |    0    |    45   |    21   |
|          |           grp_fu_770          |    0    |    4    |    0    |    45   |    21   |
|          |           grp_fu_824          |    0    |    2    |    0    |    0    |    0    |
|          |           grp_fu_833          |    0    |    2    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        exitcond7_fu_353       |    0    |    0    |    0    |    0    |    13   |
|          |         tmp_1_i_fu_462        |    0    |    0    |    0    |    0    |    6    |
|          |        exitcond6_fu_514       |    0    |    0    |    0    |    0    |    13   |
|   icmp   |        tmp_1_i1_fu_617        |    0    |    0    |    0    |    0    |    6    |
|          |          tmp_i_fu_688         |    0    |    0    |    0    |    0    |    40   |
|          |        tmp_i_112_fu_693       |    0    |    0    |    0    |    0    |    40   |
|          |        tmp_61_i_fu_705        |    0    |    0    |    0    |    0    |    46   |
|          |        exitcond5_fu_798       |    0    |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |            i_fu_359           |    0    |    0    |    0    |    0    |    11   |
|          |        ret_V_1_i_fu_456       |    0    |    0    |    0    |    0    |    25   |
|          |           j_1_fu_520          |    0    |    0    |    0    |    0    |    11   |
|    add   |       ret_V_1_i1_fu_611       |    0    |    0    |    0    |    0    |    25   |
|          |         r_V_148_fu_711        |    0    |    0    |    0    |    0    |    37   |
|          |        r_V_68_i_fu_732        |    0    |    0    |    0    |    0    |    31   |
|          |          r_V_i_fu_742         |    0    |    0    |    0    |    0    |    7    |
|          |           m_1_fu_804          |    0    |    0    |    0    |    0    |    11   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           grp_fu_301          |    0    |    0    |    0    |    0    |    0    |
| bitselect|         tmp_128_fu_444        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_134_fu_599        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|extractvalue|           grp_fu_309          |    0    |    0    |    0    |    0    |    0    |
|          |           grp_fu_313          |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          OP2_V_fu_365         |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_526         |    0    |    0    |    0    |    0    |    0    |
|          |   this_addr_i12_0_0_i_fu_727  |    0    |    0    |    0    |    0    |    0    |
|   zext   |      r_V_68_i_cast_fu_737     |    0    |    0    |    0    |    0    |    0    |
|          |       r_V_i_cast_fu_747       |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_810          |    0    |    0    |    0    |    0    |    0    |
|          |      OP2_V_3_cast_fu_820      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        p_Val2_s_fu_371        |    0    |    0    |    0    |    0    |    0    |
|          |      sext_i35_cast_fu_384     |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_i_cast_fu_415      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_i1_108_fu_440       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_65_fu_489         |    0    |    0    |    0    |    0    |    0    |
|          |      sext_i62_cast_fu_539     |    0    |    0    |    0    |    0    |    0    |
|   sext   |      trunc_i1_cast_fu_570     |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_i2_111_fu_595       |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_67_fu_644         |    0    |    0    |    0    |    0    |    0    |
|          |       OP1_V_cast_fu_752       |    0    |    0    |    0    |    0    |    0    |
|          |       OP2_V_cast_fu_756       |    0    |    0    |    0    |    0    |    0    |
|          |      OP2_V_1_cast_fu_766      |    0    |    0    |    0    |    0    |    0    |
|          |      OP1_V_1_cast_fu_816      |    0    |    0    |    0    |    0    |    0    |
|          |      OP1_V_2_cast_fu_830      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           t_V_fu_376          |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|         t_V_63_fu_531         |    0    |    0    |    0    |    0    |    0    |
|          |        lhs_V_64_fu_698        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_126_fu_405        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_127_fu_430        |    0    |    0    |    0    |    0    |    0    |
|          |     agg_result_V_i_fu_503     |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_132_fu_560        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_133_fu_585        |    0    |    0    |    0    |    0    |    0    |
|partselect|      real_angle_V_fu_658      |    0    |    0    |    0    |    0    |    0    |
|          | agg_result_V_i86_cast1_fu_668 |    0    |    0    |    0    |    0    |    0    |
|          |  agg_result_V_i86_cast_fu_678 |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_137_fu_717        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_7_fu_776         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_10_fu_787         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_12_fu_839         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   trunc  |         tmp_129_fu_452        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_135_fu_607        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|    shl   |         tmp_130_fu_484        |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_136_fu_639        |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    2    |    46   |  40.778 |   4444  |   9600  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|imag_V|    2   |    0   |    0   |
|real_V|    2   |    0   |    0   |
+------+--------+--------+--------+
| Total|    4   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      OP1_V_1_cast_reg_1065     |   38   |
|      OP1_V_2_cast_reg_1080     |   44   |
|       OP1_V_cast_reg_1025      |   38   |
|      OP2_V_1_cast_reg_1036     |   38   |
|      OP2_V_3_cast_reg_1070     |   38   |
|       OP2_V_cast_reg_1031      |   38   |
|          OP2_V_reg_859         |   64   |
| agg_result_V_i86_cast1_reg_997 |   31   |
| agg_result_V_i86_cast_reg_1003 |    7   |
|    amplitude_V_addr_reg_1020   |   10   |
|      angle_V_addr_reg_864      |   10   |
|       cos_value_V_reg_265      |   32   |
|       exitcond5_reg_1041       |    1   |
|        exitcond6_reg_922       |    1   |
|        exitcond7_reg_850       |    1   |
|           i_6_reg_230          |   11   |
|            i_reg_854           |   11   |
|           j_1_reg_926          |   11   |
|            j_reg_241           |   11   |
|          m_1_reg_1045          |   11   |
|            m_reg_278           |   11   |
|         mul_i1_reg_959         |   77   |
|          mul_i_reg_891         |   77   |
|        neg_ti_i1_reg_970       |   31   |
|        neg_ti_i_reg_902        |   31   |
|phaseCumulative_V_addr_1_reg_869|   10   |
| phaseCumulative_V_addr_reg_938 |   10   |
|          r_V_reg_1075          |   38   |
|      real_V_addr_reg_1055      |   10   |
|      real_angle_V_reg_990      |   32   |
|             reg_329            |   32   |
|             reg_335            |   32   |
|             reg_341            |   32   |
|             reg_347            |   32   |
|        result_1_reg_975        |   32   |
|         result_reg_907         |   32   |
|     rhs_V3_i56_cast_reg_917    |   38   |
|     rhs_V3_i83_cast_reg_985    |   38   |
|      sext_i35_cast_reg_880     |   77   |
|      sext_i62_cast_reg_948     |   77   |
|       sin_value_V_reg_252      |   32   |
|         t_V_63_reg_943         |   38   |
|           t_V_reg_875          |   38   |
|         tmp_125_reg_885        |    1   |
|         tmp_131_reg_953        |    1   |
|          tmp_4_reg_931         |   64   |
|        tmp_61_i_reg_1016       |    1   |
|         tmp_65_reg_912         |   38   |
|         tmp_67_reg_980         |   38   |
|       tmp_i_112_reg_1012       |    1   |
|         tmp_i_reg_1008         |    1   |
|          tmp_reg_1050          |   64   |
|      trunc_i1_cast_reg_965     |   31   |
|      trunc_i_cast_reg_897      |   31   |
|       wn_V_addr_reg_1060       |   10   |
+--------------------------------+--------+
|              Total             |  1584  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_125 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_137 |  p0  |   4  |  10  |   40   ||    10   |
| grp_access_fu_172 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_183 |  p0  |   3  |  10  |   30   ||    10   |
| grp_access_fu_213 |  p0  |   2  |  10  |   20   ||    10   |
| grp_cordic_fu_290 |  p1  |   4  |  32  |   128  ||    32   |
|     grp_fu_388    |  p0  |   2  |  38  |   76   ||    38   |
|     grp_fu_493    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_543    |  p0  |   2  |  38  |   76   ||    38   |
|     grp_fu_648    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_760    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_760    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_770    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_770    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_824    |  p0  |   2  |   6  |   12   ||    6    |
|     grp_fu_824    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_833    |  p0  |   2  |  38  |   76   ||    38   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   946  || 26.1267 ||   426   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   46   |   40   |  4444  |  9600  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   26   |    -   |   426  |
|  Register |    -   |    -   |    -   |  1584  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    6   |   46   |   66   |  6028  |  10026 |
+-----------+--------+--------+--------+--------+--------+
