<root><simulation><result_generated_time />2023-05-17 18:32:14<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 14, 'OX': 14, 'IY': 16, 'IX': 16, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 512}<im2col_enable />False<total_MAC_operation />903168<total_data_size_element />{'W': 4608, 'I': 131072, 'O': 100352}<total_data_reuse />{'W': 196, 'I': 6.890625, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_32']}, {'Row': ['C_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('K', 1)], [('C', 1)]], [], []]<I />[[[('K', 1)], []], [[], [('C', 1)]], [], []]<O />[[[], [('C', 1)]], [[('K', 1)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3), ('OY', 7)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [('OY', 7)], []]<O />[[('OY', 2), ('OX', 2), ('OX', 7), ('FX', 3), ('FY', 3)], [('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 196, 1, 1], 'I': [1.0, 6.89, 1.0, 1.0], 'O': [1.0, 9, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [72, 72, 72], 'I': [512, 2048, 2048], 'O': [224, 1568, 1568], 'O_partial': [224, 0, 0], 'O_final': [0, 1568, 1568]}<actual_mem_utilization_individual />{'W': [0.14, 0.0, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.14, 0.0, 0.0], 'I': [1.0, 0.0, 0.0], 'O': [0.44, 0.0, 0.0]}<effective_mem_size_bit />{'W': [72, 72, 72], 'I': [512, 2048, 2048], 'O': [224, 224, 1568], 'O_partial': [224, 0, 0], 'O_final': [0, 224, 1568]}<total_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<unique_unit_count />{'W': [1, 1, 1, 1], 'I': [1, 1, 1, 1], 'O': [1, 1, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [1.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[32256, 4608], [4608, 4608], [4608, 0]]<I />[[903168, 131072], [131072, 131072], [131072, 0]]<O />[[(802816, 903168), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(802816, 903168), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (100352, 0)], [(0, 100352), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[4032, 576], [72, 72], [18, 0]]<I />[[112896, 16384], [2048, 2048], [512, 0]]<O />[[(100352, 112896), (12544, 0)], [(0, 1568), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([100352, 112896], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [12544, 0]), ([0, 1568], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />903168<idle />923940864</mac_count></basic_info><energy><total_energy />48173451.9<mem_energy_breakdown><W />[0.0, 0.0, 0.0]<I />[51.2, 409.6, 665.6]<O />[102.4, 307.2, 512.0]</mem_energy_breakdown><MAC_energy><active_MAC />1974325.2<idle_MAC />46197043.2<total />48171368.400000006</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.001<utilization_without_data_loading />0.001<utilization_spatial />0.001<utilization_temporal_with_data_loading />0.9932<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />909312<latency_cycle_without_data_loading />903168<ideal_computing_cycle />903168<data_loading><load_cycle_total />6144<load_cycle_individual />{'W': [1024, 512, 0], 'I': [4096, 2048, 0]}<load_cycle_combined />{'W': 1536, 'I': 4608}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-902656], [-903168, -903168], [-903168, -903168]], 'I': [[-902656], [-61440, -82944], [-903168, -903168]], 'O': [[-903168], [-888832, -903168], [-901632, -902656]]}<mem_stall_cycle_shared />{'W': [[-902656], [-903168, 0], [0, 0]], 'I': [[-902656], [-61440, 0], [0, 0]], 'O': [[-903168], [-888832, -903168], [-901632, -902656]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [72, 72, 72], 'I': [512, 2048, 2048], 'O': [224, 1568, 1568], 'O_partial': [224, 0, 0], 'O_final': [0, 1568, 1568]}<data_size_each_level_total />{'W': [72, 72, 72], 'I': [512, 2048, 2048], 'O': [224, 1568, 1568]}<loop_cycles_each_level />{'W': [1764, 1764, 1764], 'I': [252, 1764, 1764], 'O': [252, 1764, 1764]}<top_ir_loop_size />{'W': [7, 1, 1], 'I': [9, 1, 1], 'O': [9, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 2.0], [2.0, 1.2], [1.2, 1.2]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0.9]]}<req_inst_mem_bw />{'W': [[8.0, 0.3], [0.3, 0.0], [0.0, 0.0]], 'I': [[8.0, 18.3], [18.3, 1.2], [1.2, 1.2]], 'O': [[8.0, 8.0], [8.0, 0.9], [0.9, 0.9]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 18.3], [18.3, 1.2], [1.2, 0]], 'O': [[8.0, 0.9], [0.9, 0.9], [0.9, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [19.2, 2.1], [1.2, 0.9]], 'I': [[8.0, 18.3], [19.2, 2.1], [1.2, 0.9]], 'O': [[8.0, 0.9], [19.2, 2.1], [1.2, 0.9]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1764], [1764, 1764, 1], [1764, 1764, 1]], 'I': [[1, 1, 1764], [28, 252, 7], [1764, 1764, 1]], 'O': [[1, 1, 1764], [252, 252, 7], [1764, 1764, 1]]}<trans_time_real />{'W': [[0, 1, 1764], [[1, 1764, 1], [0, 1764, 1]], [[0, 1764, 1], [0, 1764, 1]]], 'I': [[0, 1, 1764], [[8, 252, 7], [1, 252, 7]], [[4, 1764, 1], [1, 1764, 1]]], 'O': [[0, 1, 1764], [[4, 252, 7], [0, 252, 7]], [[3, 1764, 1], [1, 1764, 1]]]}<single_stall_cycle />{'W': [[-1], [-1763, -1764], [-1764, -1764]], 'I': [[-1], [-20, -27], [-1760, -1763]], 'O': [[-1], [-248, -252], [-1761, -1763]]}<single_stall_count />{'W': [1763, 0, 0], 'I': [1763, 6, 0], 'O': [1764, 7, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [48, 0], 'O': [28, 3]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [3, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1716, -1764], [-1736, -1761]], 1: [[-1764, -1764], [-1761, -1764]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.3<mem_area />120.3<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>