# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 75 \
    name array_objects_0_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_0_V_r \
    op interface \
    ports { array_objects_0_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 76 \
    name array_objects_1_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_1_V_r \
    op interface \
    ports { array_objects_1_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 77 \
    name array_objects_2_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_2_V_r \
    op interface \
    ports { array_objects_2_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 78 \
    name array_objects_3_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_3_V_r \
    op interface \
    ports { array_objects_3_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 79 \
    name array_objects_4_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_4_V_r \
    op interface \
    ports { array_objects_4_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 80 \
    name array_objects_5_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_5_V_r \
    op interface \
    ports { array_objects_5_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 81 \
    name array_objects_6_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_6_V_r \
    op interface \
    ports { array_objects_6_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 82 \
    name array_objects_7_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_7_V_r \
    op interface \
    ports { array_objects_7_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 83 \
    name array_objects_8_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_8_V_r \
    op interface \
    ports { array_objects_8_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 84 \
    name array_objects_9_V_r \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_9_V_r \
    op interface \
    ports { array_objects_9_V_r { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 85 \
    name array_objects_10_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_10_V_s \
    op interface \
    ports { array_objects_10_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 86 \
    name array_objects_11_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_11_V_s \
    op interface \
    ports { array_objects_11_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 87 \
    name array_objects_12_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_12_V_s \
    op interface \
    ports { array_objects_12_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 88 \
    name array_objects_13_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_13_V_s \
    op interface \
    ports { array_objects_13_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 89 \
    name array_objects_14_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_14_V_s \
    op interface \
    ports { array_objects_14_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 90 \
    name array_objects_15_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_15_V_s \
    op interface \
    ports { array_objects_15_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 91 \
    name array_objects_16_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_16_V_s \
    op interface \
    ports { array_objects_16_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 92 \
    name array_objects_17_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_17_V_s \
    op interface \
    ports { array_objects_17_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 93 \
    name array_objects_18_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_18_V_s \
    op interface \
    ports { array_objects_18_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 94 \
    name array_objects_19_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_19_V_s \
    op interface \
    ports { array_objects_19_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 95 \
    name array_objects_20_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_20_V_s \
    op interface \
    ports { array_objects_20_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 96 \
    name array_objects_21_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_21_V_s \
    op interface \
    ports { array_objects_21_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 97 \
    name array_objects_22_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_22_V_s \
    op interface \
    ports { array_objects_22_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 98 \
    name array_objects_23_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_23_V_s \
    op interface \
    ports { array_objects_23_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 99 \
    name array_objects_24_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_24_V_s \
    op interface \
    ports { array_objects_24_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 100 \
    name array_objects_25_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_25_V_s \
    op interface \
    ports { array_objects_25_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 101 \
    name array_objects_26_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_26_V_s \
    op interface \
    ports { array_objects_26_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 102 \
    name array_objects_27_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_27_V_s \
    op interface \
    ports { array_objects_27_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 103 \
    name array_objects_28_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_28_V_s \
    op interface \
    ports { array_objects_28_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 104 \
    name array_objects_29_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_29_V_s \
    op interface \
    ports { array_objects_29_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 105 \
    name array_objects_30_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_30_V_s \
    op interface \
    ports { array_objects_30_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 106 \
    name array_objects_31_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_31_V_s \
    op interface \
    ports { array_objects_31_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 107 \
    name array_objects_32_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_32_V_s \
    op interface \
    ports { array_objects_32_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 108 \
    name array_objects_33_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_33_V_s \
    op interface \
    ports { array_objects_33_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 109 \
    name array_objects_34_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_34_V_s \
    op interface \
    ports { array_objects_34_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 110 \
    name array_objects_35_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_35_V_s \
    op interface \
    ports { array_objects_35_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 111 \
    name array_objects_36_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_36_V_s \
    op interface \
    ports { array_objects_36_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 112 \
    name array_objects_37_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_37_V_s \
    op interface \
    ports { array_objects_37_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 113 \
    name array_objects_38_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_38_V_s \
    op interface \
    ports { array_objects_38_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 114 \
    name array_objects_39_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_39_V_s \
    op interface \
    ports { array_objects_39_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 115 \
    name array_objects_40_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_40_V_s \
    op interface \
    ports { array_objects_40_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 116 \
    name array_objects_41_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_41_V_s \
    op interface \
    ports { array_objects_41_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 117 \
    name array_objects_42_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_42_V_s \
    op interface \
    ports { array_objects_42_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 118 \
    name array_objects_43_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_43_V_s \
    op interface \
    ports { array_objects_43_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 119 \
    name array_objects_44_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_44_V_s \
    op interface \
    ports { array_objects_44_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 120 \
    name array_objects_45_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_45_V_s \
    op interface \
    ports { array_objects_45_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 121 \
    name array_objects_46_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_46_V_s \
    op interface \
    ports { array_objects_46_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 122 \
    name array_objects_47_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_47_V_s \
    op interface \
    ports { array_objects_47_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 123 \
    name array_objects_48_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_48_V_s \
    op interface \
    ports { array_objects_48_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 124 \
    name array_objects_49_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_49_V_s \
    op interface \
    ports { array_objects_49_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 125 \
    name array_objects_50_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_50_V_s \
    op interface \
    ports { array_objects_50_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 126 \
    name array_objects_51_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_51_V_s \
    op interface \
    ports { array_objects_51_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 127 \
    name array_objects_52_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_52_V_s \
    op interface \
    ports { array_objects_52_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 128 \
    name array_objects_53_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_53_V_s \
    op interface \
    ports { array_objects_53_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 129 \
    name array_objects_54_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_54_V_s \
    op interface \
    ports { array_objects_54_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 130 \
    name array_objects_55_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_55_V_s \
    op interface \
    ports { array_objects_55_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 131 \
    name array_objects_56_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_56_V_s \
    op interface \
    ports { array_objects_56_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 132 \
    name array_objects_57_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_57_V_s \
    op interface \
    ports { array_objects_57_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 133 \
    name array_objects_58_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_58_V_s \
    op interface \
    ports { array_objects_58_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 134 \
    name array_objects_59_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_59_V_s \
    op interface \
    ports { array_objects_59_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 135 \
    name array_objects_60_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_60_V_s \
    op interface \
    ports { array_objects_60_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 136 \
    name array_objects_61_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_61_V_s \
    op interface \
    ports { array_objects_61_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 137 \
    name array_objects_62_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_62_V_s \
    op interface \
    ports { array_objects_62_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 138 \
    name array_objects_63_V_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_array_objects_63_V_s \
    op interface \
    ports { array_objects_63_V_s { I 10 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


