

================================================================
== Vitis HLS Report for 'load_Pipeline_VITIS_LOOP_94_1'
================================================================
* Date:           Wed May 22 14:55:12 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        project
* Solution:       krnl_partialKnn_wrapper_12 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.709 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      183|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      375|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      375|      228|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln98_fu_193_p2        |         +|   0|  0|  39|          32|           1|
    |addr_fu_159_p2            |         +|   0|  0|  39|          32|          32|
    |i_resp_2_fu_145_p2        |         +|   0|  0|  39|          32|           1|
    |ap_condition_212          |       and|   0|  0|   2|           1|           1|
    |tmp_3_nbreadreq_fu_70_p3  |       and|   0|  0|   2|           1|           0|
    |icmp_ln94_fu_131_p2       |      icmp|   0|  0|  14|          20|           1|
    |icmp_ln97_fu_174_p2       |      icmp|   0|  0|  14|          20|           1|
    |select_ln97_fu_199_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 183|         140|          71|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_resp_1  |   9|          2|   32|         64|
    |i_req_fu_60                |   9|          2|   32|         64|
    |i_resp_fu_56               |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         10|   98|        196|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |elem_val_V_reg_247       |  256|   0|  256|          0|
    |i_req_fu_60              |   32|   0|   32|          0|
    |i_resp_1_reg_235         |   32|   0|   32|          0|
    |i_resp_fu_56             |   32|   0|   32|          0|
    |tmp_3_reg_243            |    1|   0|    1|          0|
    |zext_ln94_cast_reg_230   |   19|   0|   32|         13|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  375|   0|  388|         13|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+-------------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_94_1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_94_1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_94_1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_94_1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_94_1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|  load_Pipeline_VITIS_LOOP_94_1|  return value|
|searchSpace_0_read_data_s_dout     |   in|  257|     ap_fifo|      searchSpace_0_read_data_s|       pointer|
|searchSpace_0_read_data_s_empty_n  |   in|    1|     ap_fifo|      searchSpace_0_read_data_s|       pointer|
|searchSpace_0_read_data_s_read     |  out|    1|     ap_fifo|      searchSpace_0_read_data_s|       pointer|
|zext_ln94                          |   in|   19|     ap_none|                      zext_ln94|        scalar|
|searchSpace_0_read_addr_din        |  out|   65|     ap_fifo|        searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_addr_full_n     |   in|    1|     ap_fifo|        searchSpace_0_read_addr|       pointer|
|searchSpace_0_read_addr_write      |  out|    1|     ap_fifo|        searchSpace_0_read_addr|       pointer|
|local_SP_address0                  |  out|   12|   ap_memory|                       local_SP|         array|
|local_SP_ce0                       |  out|    1|   ap_memory|                       local_SP|         array|
|local_SP_we0                       |  out|    1|   ap_memory|                       local_SP|         array|
|local_SP_d0                        |  out|  256|   ap_memory|                       local_SP|         array|
+-----------------------------------+-----+-----+------------+-------------------------------+--------------+

