

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Tue May 11 09:12:01 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       solution5
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1025|     1025| 10.250 us | 10.250 us |  1025|  1025|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- kernel2_loop  |     1021|     1021|         2|          1|          1|  1021|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     103|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     150|    -|
|Register         |        -|      -|     190|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     190|     253|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_fu_135_p2       |     *    |      3|  0|  21|          32|          32|
    |i_fu_147_p2              |     +    |      0|  0|  18|          11|           1|
    |res_fu_141_p2            |     +    |      0|  0|  39|          32|          32|
    |icmp_ln10_fu_129_p2      |   icmp   |      0|  0|  13|          11|          12|
    |ap_enable_pp0            |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   6|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      3|  0| 103|          89|          80|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_phi_mux_aux2_1_phi_fu_100_p4  |   9|          2|   32|         64|
    |ap_phi_mux_aux3_0_phi_fu_122_p4  |   9|          2|   32|         64|
    |ap_phi_mux_aux3_1_phi_fu_89_p4   |   9|          2|   32|         64|
    |ap_phi_mux_i_0_phi_fu_111_p4     |   9|          2|   11|         22|
    |array_r_address0                 |  15|          3|   10|         30|
    |array_r_address1                 |  15|          3|   10|         30|
    |aux2_1_reg_96                    |   9|          2|   32|         64|
    |aux3_0_reg_119                   |   9|          2|   32|         64|
    |aux3_1_reg_86                    |   9|          2|   32|         64|
    |i_0_reg_107                      |   9|          2|   11|         22|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 150|         31|  236|        497|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |aux1_reg_168             |  32|   0|   32|          0|
    |aux2_1_reg_96            |  32|   0|   32|          0|
    |aux3_0_reg_119           |  32|   0|   32|          0|
    |aux3_1_reg_86            |  32|   0|   32|          0|
    |i_0_reg_107              |  11|   0|   11|          0|
    |i_reg_198                |  11|   0|   11|          0|
    |icmp_ln10_reg_188        |   1|   0|    1|          0|
    |res_reg_192              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 190|   0|  190|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel2   | return value |
|array_r_address0  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|array_r_address1  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d1        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q1        |  in |   32|  ap_memory |    array_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

