

================================================================
== Vitis HLS Report for 'myproject'
================================================================
* Date:           Wed Aug  6 12:26:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_simple_bds_synthesis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.281 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.170 us|  0.170 us|    4|    4|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                              |                                                                 |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                   Instance                                   |                              Module                             |   min   |   max   |    min    |    max    | min | max |   Type  |
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_68     |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_74   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_110    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_146  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_166    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |call_ret6_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_186  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s      |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_198    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s  |        3|        3|  30.000 ns|  30.000 ns|    4|    4|      yes|
        |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_fu_210      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s    |        2|        2|  20.000 ns|  20.000 ns|    1|    1|      yes|
        +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       16|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        4|    294|     8262|    42608|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       80|     -|
|Register             |        -|      -|     1167|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        4|    294|     9429|    42704|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      9|        1|        9|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      2|       ~0|        2|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+-------+-----+
    |                                   Instance                                   |                              Module                             | BRAM_18K| DSP |  FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+-------+-----+
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_68     |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s  |        0|  128|  3855|  17667|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_110    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s  |        0|  128|  2951|  17546|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_166    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s  |        0|   32|  1147|   4479|    0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_198    |dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s  |        0|    4|   272|    575|    0|
    |call_ret2_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_74   |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s      |        0|    0|     0|   1216|    0|
    |call_ret4_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_146  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s      |        0|    0|     0|    608|    0|
    |call_ret6_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s_fu_186  |relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config7_s      |        0|    0|     0|    304|    0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_fu_210      |softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s    |        4|    2|    37|    213|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+-------+-----+
    |Total                                                                         |                                                                 |        4|  294|  8262|  42608|    0|
    +------------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                    Variable Name                                   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage0_11001                                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp126                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp147                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp154                                           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp20                                            |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp89                                            |       and|   0|  0|   2|           1|           1|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_68_ap_start  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                                                                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                               |          |   0|  0|  16|           8|           9|
    +------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter0       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |input_features_ap_vld_in_sig  |   9|          2|    1|          2|
    |input_features_ap_vld_preg    |   9|          2|    1|          2|
    |input_features_blk_n          |   9|          2|    1|          2|
    |input_features_in_sig         |   9|          2|  256|        512|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  80|         17|  262|        527|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                          |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                |    4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg                                                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                                                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                                                  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s_fu_68_ap_start_reg   |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config4_s_fu_110_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_s_fu_166_ap_start_reg  |    1|   0|    1|          0|
    |grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config8_s_fu_198_ap_start_reg  |    1|   0|    1|          0|
    |grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config9_s_fu_210_ap_start_reg    |    1|   0|    1|          0|
    |input_features_ap_vld_preg                                                               |    1|   0|    1|          0|
    |input_features_preg                                                                      |  256|   0|  256|          0|
    |layer2_out_10_reg_794                                                                    |   16|   0|   16|          0|
    |layer2_out_11_reg_799                                                                    |   16|   0|   16|          0|
    |layer2_out_12_reg_804                                                                    |   16|   0|   16|          0|
    |layer2_out_13_reg_809                                                                    |   16|   0|   16|          0|
    |layer2_out_14_reg_814                                                                    |   16|   0|   16|          0|
    |layer2_out_15_reg_819                                                                    |   16|   0|   16|          0|
    |layer2_out_16_reg_824                                                                    |   16|   0|   16|          0|
    |layer2_out_17_reg_829                                                                    |   16|   0|   16|          0|
    |layer2_out_18_reg_834                                                                    |   16|   0|   16|          0|
    |layer2_out_19_reg_839                                                                    |   16|   0|   16|          0|
    |layer2_out_1_reg_749                                                                     |   16|   0|   16|          0|
    |layer2_out_20_reg_844                                                                    |   16|   0|   16|          0|
    |layer2_out_21_reg_849                                                                    |   16|   0|   16|          0|
    |layer2_out_22_reg_854                                                                    |   16|   0|   16|          0|
    |layer2_out_23_reg_859                                                                    |   16|   0|   16|          0|
    |layer2_out_24_reg_864                                                                    |   16|   0|   16|          0|
    |layer2_out_25_reg_869                                                                    |   16|   0|   16|          0|
    |layer2_out_26_reg_874                                                                    |   16|   0|   16|          0|
    |layer2_out_27_reg_879                                                                    |   16|   0|   16|          0|
    |layer2_out_28_reg_884                                                                    |   16|   0|   16|          0|
    |layer2_out_29_reg_889                                                                    |   16|   0|   16|          0|
    |layer2_out_2_reg_754                                                                     |   16|   0|   16|          0|
    |layer2_out_30_reg_894                                                                    |   16|   0|   16|          0|
    |layer2_out_31_reg_899                                                                    |   16|   0|   16|          0|
    |layer2_out_3_reg_759                                                                     |   16|   0|   16|          0|
    |layer2_out_4_reg_764                                                                     |   16|   0|   16|          0|
    |layer2_out_5_reg_769                                                                     |   16|   0|   16|          0|
    |layer2_out_6_reg_774                                                                     |   16|   0|   16|          0|
    |layer2_out_7_reg_779                                                                     |   16|   0|   16|          0|
    |layer2_out_8_reg_784                                                                     |   16|   0|   16|          0|
    |layer2_out_9_reg_789                                                                     |   16|   0|   16|          0|
    |layer2_out_reg_744                                                                       |   16|   0|   16|          0|
    |layer4_out_10_reg_1064                                                                   |   16|   0|   16|          0|
    |layer4_out_11_reg_1069                                                                   |   16|   0|   16|          0|
    |layer4_out_12_reg_1074                                                                   |   16|   0|   16|          0|
    |layer4_out_13_reg_1079                                                                   |   16|   0|   16|          0|
    |layer4_out_14_reg_1084                                                                   |   16|   0|   16|          0|
    |layer4_out_15_reg_1089                                                                   |   16|   0|   16|          0|
    |layer4_out_1_reg_1019                                                                    |   16|   0|   16|          0|
    |layer4_out_2_reg_1024                                                                    |   16|   0|   16|          0|
    |layer4_out_3_reg_1029                                                                    |   16|   0|   16|          0|
    |layer4_out_4_reg_1034                                                                    |   16|   0|   16|          0|
    |layer4_out_5_reg_1039                                                                    |   16|   0|   16|          0|
    |layer4_out_6_reg_1044                                                                    |   16|   0|   16|          0|
    |layer4_out_7_reg_1049                                                                    |   16|   0|   16|          0|
    |layer4_out_8_reg_1054                                                                    |   16|   0|   16|          0|
    |layer4_out_9_reg_1059                                                                    |   16|   0|   16|          0|
    |layer4_out_reg_1014                                                                      |   16|   0|   16|          0|
    |layer6_out_1_reg_1154                                                                    |   16|   0|   16|          0|
    |layer6_out_2_reg_1159                                                                    |   16|   0|   16|          0|
    |layer6_out_3_reg_1164                                                                    |   16|   0|   16|          0|
    |layer6_out_4_reg_1169                                                                    |   16|   0|   16|          0|
    |layer6_out_5_reg_1174                                                                    |   16|   0|   16|          0|
    |layer6_out_6_reg_1179                                                                    |   16|   0|   16|          0|
    |layer6_out_7_reg_1184                                                                    |   16|   0|   16|          0|
    |layer6_out_reg_1149                                                                      |   16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                    | 1167|   0| 1167|          0|
    +-----------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|       myproject|  return value|
|input_features         |   in|  256|      ap_vld|  input_features|       pointer|
|input_features_ap_vld  |   in|    1|      ap_vld|  input_features|       pointer|
|layer9_out_0           |  out|   16|      ap_vld|    layer9_out_0|       pointer|
|layer9_out_0_ap_vld    |  out|    1|      ap_vld|    layer9_out_0|       pointer|
|layer9_out_1           |  out|   16|      ap_vld|    layer9_out_1|       pointer|
|layer9_out_1_ap_vld    |  out|    1|      ap_vld|    layer9_out_1|       pointer|
+-----------------------+-----+-----+------------+----------------+--------------+

