;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @120, 6
	SUB @120, 6
	ADD 200, 61
	SUB @-127, <101
	CMP @120, 6
	SLT 12, @10
	CMP #272, @201
	SUB 14, @10
	CMP @221, 176
	SLT 12, @10
	CMP #272, @201
	SUB @0, @2
	SUB #72, @201
	CMP @127, 101
	CMP -207, <-120
	CMP -207, <-120
	SUB <121, 103
	CMP @-127, <101
	CMP @-127, <101
	SUB 12, 606
	CMP @221, 176
	CMP @221, 176
	SUB 14, @10
	MOV 14, @10
	SUB 14, @10
	MOV <-1, <20
	SUB 14, @10
	MOV <-1, <20
	MOV <-1, <20
	SUB 14, @10
	SLT 210, 60
	SLT -21, @920
	MOV -7, <-20
	ADD #270, <1
	SUB @127, 106
	SLT -21, @920
	MOV -1, <-20
	MOV -7, <-20
	ADD #270, <1
	MOV @120, 6
	MOV -7, <-20
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @120, 6
	SUB @120, 6
	SUB @-127, <101
	CMP @120, 6
	ADD 210, 60
