ARM GAS  /tmp/ccqsilHU.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f4xx_i2c.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.I2C_DeInit,"ax",%progbits
  16              		.align	1
  17              		.global	I2C_DeInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	I2C_DeInit:
  24              	.LFB112:
  25              		.file 1 "FWLIB/src/stm32f4xx_i2c.c"
   1:FWLIB/src/stm32f4xx_i2c.c **** /**
   2:FWLIB/src/stm32f4xx_i2c.c ****   ******************************************************************************
   3:FWLIB/src/stm32f4xx_i2c.c ****   * @file    stm32f4xx_i2c.c
   4:FWLIB/src/stm32f4xx_i2c.c ****   * @author  MCD Application Team
   5:FWLIB/src/stm32f4xx_i2c.c ****   * @version V1.4.0
   6:FWLIB/src/stm32f4xx_i2c.c ****   * @date    04-August-2014
   7:FWLIB/src/stm32f4xx_i2c.c ****   * @brief   This file provides firmware functions to manage the following 
   8:FWLIB/src/stm32f4xx_i2c.c ****   *          functionalities of the Inter-integrated circuit (I2C)
   9:FWLIB/src/stm32f4xx_i2c.c ****   *           + Initialization and Configuration
  10:FWLIB/src/stm32f4xx_i2c.c ****   *           + Data transfers
  11:FWLIB/src/stm32f4xx_i2c.c ****   *           + PEC management
  12:FWLIB/src/stm32f4xx_i2c.c ****   *           + DMA transfers management
  13:FWLIB/src/stm32f4xx_i2c.c ****   *           + Interrupts, events and flags management 
  14:FWLIB/src/stm32f4xx_i2c.c ****   *           
  15:FWLIB/src/stm32f4xx_i2c.c ****     @verbatim    
  16:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
  17:FWLIB/src/stm32f4xx_i2c.c ****                     ##### How to use this driver #####
  18:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
  19:FWLIB/src/stm32f4xx_i2c.c ****     [..]
  20:FWLIB/src/stm32f4xx_i2c.c ****       (#) Enable peripheral clock using RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2Cx, ENABLE)
  21:FWLIB/src/stm32f4xx_i2c.c ****           function for I2C1, I2C2 or I2C3.
  22:FWLIB/src/stm32f4xx_i2c.c ****   
  23:FWLIB/src/stm32f4xx_i2c.c ****       (#) Enable SDA, SCL  and SMBA (when used) GPIO clocks using 
  24:FWLIB/src/stm32f4xx_i2c.c ****           RCC_AHBPeriphClockCmd() function. 
  25:FWLIB/src/stm32f4xx_i2c.c ****   
  26:FWLIB/src/stm32f4xx_i2c.c ****       (#) Peripherals alternate function: 
  27:FWLIB/src/stm32f4xx_i2c.c ****         (++) Connect the pin to the desired peripherals' Alternate 
  28:FWLIB/src/stm32f4xx_i2c.c ****              Function (AF) using GPIO_PinAFConfig() function
  29:FWLIB/src/stm32f4xx_i2c.c ****         (++) Configure the desired pin in alternate function by:
  30:FWLIB/src/stm32f4xx_i2c.c ****              GPIO_InitStruct->GPIO_Mode = GPIO_Mode_AF
  31:FWLIB/src/stm32f4xx_i2c.c ****         (++) Select the type, pull-up/pull-down and output speed via 
  32:FWLIB/src/stm32f4xx_i2c.c ****              GPIO_PuPd, GPIO_OType and GPIO_Speed members
  33:FWLIB/src/stm32f4xx_i2c.c ****         (++) Call GPIO_Init() function
ARM GAS  /tmp/ccqsilHU.s 			page 2


  34:FWLIB/src/stm32f4xx_i2c.c ****              Recommended configuration is Push-Pull, Pull-up, Open-Drain.
  35:FWLIB/src/stm32f4xx_i2c.c ****              Add an external pull up if necessary (typically 4.7 KOhm).      
  36:FWLIB/src/stm32f4xx_i2c.c ****           
  37:FWLIB/src/stm32f4xx_i2c.c ****       (#) Program the Mode, duty cycle , Own address, Ack, Speed and Acknowledged
  38:FWLIB/src/stm32f4xx_i2c.c ****           Address using the I2C_Init() function.
  39:FWLIB/src/stm32f4xx_i2c.c ****   
  40:FWLIB/src/stm32f4xx_i2c.c ****       (#) Optionally you can enable/configure the following parameters without
  41:FWLIB/src/stm32f4xx_i2c.c ****           re-initialization (i.e there is no need to call again I2C_Init() function):
  42:FWLIB/src/stm32f4xx_i2c.c ****         (++) Enable the acknowledge feature using I2C_AcknowledgeConfig() function
  43:FWLIB/src/stm32f4xx_i2c.c ****         (++) Enable the dual addressing mode using I2C_DualAddressCmd() function
  44:FWLIB/src/stm32f4xx_i2c.c ****         (++) Enable the general call using the I2C_GeneralCallCmd() function
  45:FWLIB/src/stm32f4xx_i2c.c ****         (++) Enable the clock stretching using I2C_StretchClockCmd() function
  46:FWLIB/src/stm32f4xx_i2c.c ****         (++) Enable the fast mode duty cycle using the I2C_FastModeDutyCycleConfig()
  47:FWLIB/src/stm32f4xx_i2c.c ****              function.
  48:FWLIB/src/stm32f4xx_i2c.c ****         (++) Configure the NACK position for Master Receiver mode in case of 
  49:FWLIB/src/stm32f4xx_i2c.c ****              2 bytes reception using the function I2C_NACKPositionConfig().  
  50:FWLIB/src/stm32f4xx_i2c.c ****         (++) Enable the PEC Calculation using I2C_CalculatePEC() function
  51:FWLIB/src/stm32f4xx_i2c.c ****         (++) For SMBus Mode: 
  52:FWLIB/src/stm32f4xx_i2c.c ****           (+++) Enable the Address Resolution Protocol (ARP) using I2C_ARPCmd() function
  53:FWLIB/src/stm32f4xx_i2c.c ****           (+++) Configure the SMBusAlert pin using I2C_SMBusAlertConfig() function
  54:FWLIB/src/stm32f4xx_i2c.c ****   
  55:FWLIB/src/stm32f4xx_i2c.c ****       (#) Enable the NVIC and the corresponding interrupt using the function 
  56:FWLIB/src/stm32f4xx_i2c.c ****           I2C_ITConfig() if you need to use interrupt mode. 
  57:FWLIB/src/stm32f4xx_i2c.c ****   
  58:FWLIB/src/stm32f4xx_i2c.c ****       (#) When using the DMA mode 
  59:FWLIB/src/stm32f4xx_i2c.c ****         (++) Configure the DMA using DMA_Init() function
  60:FWLIB/src/stm32f4xx_i2c.c ****         (++) Active the needed channel Request using I2C_DMACmd() or
  61:FWLIB/src/stm32f4xx_i2c.c ****              I2C_DMALastTransferCmd() function.
  62:FWLIB/src/stm32f4xx_i2c.c ****         -@@- When using DMA mode, I2C interrupts may be used at the same time to
  63:FWLIB/src/stm32f4xx_i2c.c ****              control the communication flow (Start/Stop/Ack... events and errors).
  64:FWLIB/src/stm32f4xx_i2c.c ****    
  65:FWLIB/src/stm32f4xx_i2c.c ****       (#) Enable the I2C using the I2C_Cmd() function.
  66:FWLIB/src/stm32f4xx_i2c.c ****    
  67:FWLIB/src/stm32f4xx_i2c.c ****       (#) Enable the DMA using the DMA_Cmd() function when using DMA mode in the 
  68:FWLIB/src/stm32f4xx_i2c.c ****           transfers. 
  69:FWLIB/src/stm32f4xx_i2c.c ****   
  70:FWLIB/src/stm32f4xx_i2c.c ****     @endverbatim  
  71:FWLIB/src/stm32f4xx_i2c.c ****   ******************************************************************************
  72:FWLIB/src/stm32f4xx_i2c.c ****   * @attention
  73:FWLIB/src/stm32f4xx_i2c.c ****   *
  74:FWLIB/src/stm32f4xx_i2c.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  75:FWLIB/src/stm32f4xx_i2c.c ****   *
  76:FWLIB/src/stm32f4xx_i2c.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  77:FWLIB/src/stm32f4xx_i2c.c ****   * You may not use this file except in compliance with the License.
  78:FWLIB/src/stm32f4xx_i2c.c ****   * You may obtain a copy of the License at:
  79:FWLIB/src/stm32f4xx_i2c.c ****   *
  80:FWLIB/src/stm32f4xx_i2c.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  81:FWLIB/src/stm32f4xx_i2c.c ****   *
  82:FWLIB/src/stm32f4xx_i2c.c ****   * Unless required by applicable law or agreed to in writing, software 
  83:FWLIB/src/stm32f4xx_i2c.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  84:FWLIB/src/stm32f4xx_i2c.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  85:FWLIB/src/stm32f4xx_i2c.c ****   * See the License for the specific language governing permissions and
  86:FWLIB/src/stm32f4xx_i2c.c ****   * limitations under the License.
  87:FWLIB/src/stm32f4xx_i2c.c ****   *
  88:FWLIB/src/stm32f4xx_i2c.c ****   ******************************************************************************  
  89:FWLIB/src/stm32f4xx_i2c.c ****   */ 
  90:FWLIB/src/stm32f4xx_i2c.c **** 
ARM GAS  /tmp/ccqsilHU.s 			page 3


  91:FWLIB/src/stm32f4xx_i2c.c **** /* Includes ------------------------------------------------------------------*/
  92:FWLIB/src/stm32f4xx_i2c.c **** #include "stm32f4xx_i2c.h"
  93:FWLIB/src/stm32f4xx_i2c.c **** #include "stm32f4xx_rcc.h"
  94:FWLIB/src/stm32f4xx_i2c.c **** 
  95:FWLIB/src/stm32f4xx_i2c.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  96:FWLIB/src/stm32f4xx_i2c.c ****   * @{
  97:FWLIB/src/stm32f4xx_i2c.c ****   */
  98:FWLIB/src/stm32f4xx_i2c.c **** 
  99:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C 
 100:FWLIB/src/stm32f4xx_i2c.c ****   * @brief I2C driver modules
 101:FWLIB/src/stm32f4xx_i2c.c ****   * @{
 102:FWLIB/src/stm32f4xx_i2c.c ****   */ 
 103:FWLIB/src/stm32f4xx_i2c.c **** 
 104:FWLIB/src/stm32f4xx_i2c.c **** /* Private typedef -----------------------------------------------------------*/
 105:FWLIB/src/stm32f4xx_i2c.c **** /* Private define ------------------------------------------------------------*/
 106:FWLIB/src/stm32f4xx_i2c.c **** 
 107:FWLIB/src/stm32f4xx_i2c.c **** #define CR1_CLEAR_MASK    ((uint16_t)0xFBF5)      /*<! I2C registers Masks */
 108:FWLIB/src/stm32f4xx_i2c.c **** #define FLAG_MASK         ((uint32_t)0x00FFFFFF)  /*<! I2C FLAG mask */
 109:FWLIB/src/stm32f4xx_i2c.c **** #define ITEN_MASK         ((uint32_t)0x07000000)  /*<! I2C Interrupt Enable mask */
 110:FWLIB/src/stm32f4xx_i2c.c **** 
 111:FWLIB/src/stm32f4xx_i2c.c **** /* Private macro -------------------------------------------------------------*/
 112:FWLIB/src/stm32f4xx_i2c.c **** /* Private variables ---------------------------------------------------------*/
 113:FWLIB/src/stm32f4xx_i2c.c **** /* Private function prototypes -----------------------------------------------*/
 114:FWLIB/src/stm32f4xx_i2c.c **** /* Private functions ---------------------------------------------------------*/
 115:FWLIB/src/stm32f4xx_i2c.c **** 
 116:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Private_Functions
 117:FWLIB/src/stm32f4xx_i2c.c ****   * @{
 118:FWLIB/src/stm32f4xx_i2c.c ****   */
 119:FWLIB/src/stm32f4xx_i2c.c **** 
 120:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group1 Initialization and Configuration functions
 121:FWLIB/src/stm32f4xx_i2c.c ****  *  @brief   Initialization and Configuration functions 
 122:FWLIB/src/stm32f4xx_i2c.c ****  *
 123:FWLIB/src/stm32f4xx_i2c.c **** @verbatim   
 124:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
 125:FWLIB/src/stm32f4xx_i2c.c ****             ##### Initialization and Configuration functions #####
 126:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
 127:FWLIB/src/stm32f4xx_i2c.c **** 
 128:FWLIB/src/stm32f4xx_i2c.c **** @endverbatim
 129:FWLIB/src/stm32f4xx_i2c.c ****   * @{
 130:FWLIB/src/stm32f4xx_i2c.c ****   */
 131:FWLIB/src/stm32f4xx_i2c.c **** 
 132:FWLIB/src/stm32f4xx_i2c.c **** /**
 133:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
 134:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 135:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 136:FWLIB/src/stm32f4xx_i2c.c ****   */
 137:FWLIB/src/stm32f4xx_i2c.c **** void I2C_DeInit(I2C_TypeDef* I2Cx)
 138:FWLIB/src/stm32f4xx_i2c.c **** {
  26              		.loc 1 138 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 0
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              	.LVL0:
  31 0000 08B5     		push	{r3, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
ARM GAS  /tmp/ccqsilHU.s 			page 4


  35              		.cfi_offset 14, -4
 139:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 140:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 141:FWLIB/src/stm32f4xx_i2c.c **** 
 142:FWLIB/src/stm32f4xx_i2c.c ****   if (I2Cx == I2C1)
  36              		.loc 1 142 0
  37 0002 154B     		ldr	r3, .L9
  38 0004 9842     		cmp	r0, r3
  39 0006 06D0     		beq	.L6
 143:FWLIB/src/stm32f4xx_i2c.c ****   {
 144:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable I2C1 reset state */
 145:FWLIB/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 146:FWLIB/src/stm32f4xx_i2c.c ****     /* Release I2C1 from reset state */
 147:FWLIB/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 148:FWLIB/src/stm32f4xx_i2c.c ****   }
 149:FWLIB/src/stm32f4xx_i2c.c ****   else if (I2Cx == I2C2)
  40              		.loc 1 149 0
  41 0008 144B     		ldr	r3, .L9+4
  42 000a 9842     		cmp	r0, r3
  43 000c 0ED0     		beq	.L7
 150:FWLIB/src/stm32f4xx_i2c.c ****   {
 151:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable I2C2 reset state */
 152:FWLIB/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 153:FWLIB/src/stm32f4xx_i2c.c ****     /* Release I2C2 from reset state */
 154:FWLIB/src/stm32f4xx_i2c.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 155:FWLIB/src/stm32f4xx_i2c.c ****   }
 156:FWLIB/src/stm32f4xx_i2c.c ****   else 
 157:FWLIB/src/stm32f4xx_i2c.c ****   {
 158:FWLIB/src/stm32f4xx_i2c.c ****     if (I2Cx == I2C3)
  44              		.loc 1 158 0
  45 000e 144B     		ldr	r3, .L9+8
  46 0010 9842     		cmp	r0, r3
  47 0012 16D0     		beq	.L8
  48              	.LVL1:
  49              	.L1:
  50 0014 08BD     		pop	{r3, pc}
  51              	.LVL2:
  52              	.L6:
 145:FWLIB/src/stm32f4xx_i2c.c ****     /* Release I2C1 from reset state */
  53              		.loc 1 145 0
  54 0016 0121     		movs	r1, #1
  55 0018 4FF40010 		mov	r0, #2097152
  56              	.LVL3:
  57 001c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  58              	.LVL4:
 147:FWLIB/src/stm32f4xx_i2c.c ****   }
  59              		.loc 1 147 0
  60 0020 0021     		movs	r1, #0
  61 0022 4FF40010 		mov	r0, #2097152
  62 0026 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  63              	.LVL5:
  64 002a 08BD     		pop	{r3, pc}
  65              	.LVL6:
  66              	.L7:
 152:FWLIB/src/stm32f4xx_i2c.c ****     /* Release I2C2 from reset state */
  67              		.loc 1 152 0
  68 002c 0121     		movs	r1, #1
ARM GAS  /tmp/ccqsilHU.s 			page 5


  69 002e 4FF48000 		mov	r0, #4194304
  70              	.LVL7:
  71 0032 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  72              	.LVL8:
 154:FWLIB/src/stm32f4xx_i2c.c ****   }
  73              		.loc 1 154 0
  74 0036 0021     		movs	r1, #0
  75 0038 4FF48000 		mov	r0, #4194304
  76 003c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  77              	.LVL9:
  78 0040 08BD     		pop	{r3, pc}
  79              	.LVL10:
  80              	.L8:
 159:FWLIB/src/stm32f4xx_i2c.c ****     {
 160:FWLIB/src/stm32f4xx_i2c.c ****       /* Enable I2C3 reset state */
 161:FWLIB/src/stm32f4xx_i2c.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
  81              		.loc 1 161 0
  82 0042 0121     		movs	r1, #1
  83 0044 4FF40000 		mov	r0, #8388608
  84              	.LVL11:
  85 0048 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  86              	.LVL12:
 162:FWLIB/src/stm32f4xx_i2c.c ****       /* Release I2C3 from reset state */
 163:FWLIB/src/stm32f4xx_i2c.c ****       RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
  87              		.loc 1 163 0
  88 004c 0021     		movs	r1, #0
  89 004e 4FF40000 		mov	r0, #8388608
  90 0052 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  91              	.LVL13:
 164:FWLIB/src/stm32f4xx_i2c.c ****     }
 165:FWLIB/src/stm32f4xx_i2c.c ****   }
 166:FWLIB/src/stm32f4xx_i2c.c **** }
  92              		.loc 1 166 0
  93 0056 DDE7     		b	.L1
  94              	.L10:
  95              		.align	2
  96              	.L9:
  97 0058 00540040 		.word	1073763328
  98 005c 00580040 		.word	1073764352
  99 0060 005C0040 		.word	1073765376
 100              		.cfi_endproc
 101              	.LFE112:
 103              		.section	.text.I2C_Init,"ax",%progbits
 104              		.align	1
 105              		.global	I2C_Init
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu softvfp
 111              	I2C_Init:
 112              	.LFB113:
 167:FWLIB/src/stm32f4xx_i2c.c **** 
 168:FWLIB/src/stm32f4xx_i2c.c **** /**
 169:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Initializes the I2Cx peripheral according to the specified 
 170:FWLIB/src/stm32f4xx_i2c.c ****   *         parameters in the I2C_InitStruct.
 171:FWLIB/src/stm32f4xx_i2c.c ****   *           
 172:FWLIB/src/stm32f4xx_i2c.c ****   * @note   To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency 
ARM GAS  /tmp/ccqsilHU.s 			page 6


 173:FWLIB/src/stm32f4xx_i2c.c ****   *         (I2C peripheral input clock) must be a multiple of 10 MHz.  
 174:FWLIB/src/stm32f4xx_i2c.c ****   *           
 175:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 176:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
 177:FWLIB/src/stm32f4xx_i2c.c ****   *         the configuration information for the specified I2C peripheral.
 178:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 179:FWLIB/src/stm32f4xx_i2c.c ****   */
 180:FWLIB/src/stm32f4xx_i2c.c **** void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
 181:FWLIB/src/stm32f4xx_i2c.c **** {
 113              		.loc 1 181 0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 16
 116              		@ frame_needed = 0, uses_anonymous_args = 0
 117              	.LVL14:
 118 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 119              	.LCFI1:
 120              		.cfi_def_cfa_offset 20
 121              		.cfi_offset 4, -20
 122              		.cfi_offset 5, -16
 123              		.cfi_offset 6, -12
 124              		.cfi_offset 7, -8
 125              		.cfi_offset 14, -4
 126 0002 85B0     		sub	sp, sp, #20
 127              	.LCFI2:
 128              		.cfi_def_cfa_offset 40
 129 0004 0446     		mov	r4, r0
 130 0006 0D46     		mov	r5, r1
 131              	.LVL15:
 182:FWLIB/src/stm32f4xx_i2c.c ****   uint16_t tmpreg = 0, freqrange = 0;
 183:FWLIB/src/stm32f4xx_i2c.c ****   uint16_t result = 0x04;
 184:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t pclk1 = 8000000;
 185:FWLIB/src/stm32f4xx_i2c.c ****   RCC_ClocksTypeDef  rcc_clocks;
 186:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 187:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 188:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
 189:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode));
 190:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle));
 191:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
 192:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
 193:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
 194:FWLIB/src/stm32f4xx_i2c.c **** 
 195:FWLIB/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx CR2 Configuration ------------------------*/
 196:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the I2Cx CR2 value */
 197:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->CR2;
 132              		.loc 1 197 0
 133 0008 8688     		ldrh	r6, [r0, #4]
 134 000a B6B2     		uxth	r6, r6
 135              	.LVL16:
 198:FWLIB/src/stm32f4xx_i2c.c ****   /* Clear frequency FREQ[5:0] bits */
 199:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 136              		.loc 1 199 0
 137 000c 26F03F06 		bic	r6, r6, #63
 138              	.LVL17:
 139 0010 B6B2     		uxth	r6, r6
 140              	.LVL18:
 200:FWLIB/src/stm32f4xx_i2c.c ****   /* Get pclk1 frequency value */
 201:FWLIB/src/stm32f4xx_i2c.c ****   RCC_GetClocksFreq(&rcc_clocks);
ARM GAS  /tmp/ccqsilHU.s 			page 7


 141              		.loc 1 201 0
 142 0012 6846     		mov	r0, sp
 143              	.LVL19:
 144 0014 FFF7FEFF 		bl	RCC_GetClocksFreq
 145              	.LVL20:
 202:FWLIB/src/stm32f4xx_i2c.c ****   pclk1 = rcc_clocks.PCLK1_Frequency;
 146              		.loc 1 202 0
 147 0018 0298     		ldr	r0, [sp, #8]
 148              	.LVL21:
 203:FWLIB/src/stm32f4xx_i2c.c ****   /* Set frequency bits depending on pclk1 value */
 204:FWLIB/src/stm32f4xx_i2c.c ****   freqrange = (uint16_t)(pclk1 / 1000000);
 149              		.loc 1 204 0
 150 001a 2D4A     		ldr	r2, .L21
 151 001c A2FB0032 		umull	r3, r2, r2, r0
 152 0020 920C     		lsrs	r2, r2, #18
 153 0022 97B2     		uxth	r7, r2
 154              	.LVL22:
 205:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg |= freqrange;
 155              		.loc 1 205 0
 156 0024 3E43     		orrs	r6, r6, r7
 157              	.LVL23:
 206:FWLIB/src/stm32f4xx_i2c.c ****   /* Write to I2Cx CR2 */
 207:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->CR2 = tmpreg;
 158              		.loc 1 207 0
 159 0026 A680     		strh	r6, [r4, #4]	@ movhi
 208:FWLIB/src/stm32f4xx_i2c.c **** 
 209:FWLIB/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx CCR Configuration ------------------------*/
 210:FWLIB/src/stm32f4xx_i2c.c ****   /* Disable the selected I2C peripheral to configure TRISE */
 211:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 160              		.loc 1 211 0
 161 0028 2188     		ldrh	r1, [r4]
 162 002a 89B2     		uxth	r1, r1
 163 002c 21F00101 		bic	r1, r1, #1
 164 0030 89B2     		uxth	r1, r1
 165 0032 2180     		strh	r1, [r4]	@ movhi
 166              	.LVL24:
 212:FWLIB/src/stm32f4xx_i2c.c ****   /* Reset tmpreg value */
 213:FWLIB/src/stm32f4xx_i2c.c ****   /* Clear F/S, DUTY and CCR[11:0] bits */
 214:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg = 0;
 215:FWLIB/src/stm32f4xx_i2c.c **** 
 216:FWLIB/src/stm32f4xx_i2c.c ****   /* Configure speed in standard mode */
 217:FWLIB/src/stm32f4xx_i2c.c ****   if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 167              		.loc 1 217 0
 168 0034 2B68     		ldr	r3, [r5]
 169 0036 2749     		ldr	r1, .L21+4
 170 0038 8B42     		cmp	r3, r1
 171 003a 1FD8     		bhi	.L12
 218:FWLIB/src/stm32f4xx_i2c.c ****   {
 219:FWLIB/src/stm32f4xx_i2c.c ****     /* Standard mode speed calculate */
 220:FWLIB/src/stm32f4xx_i2c.c ****     result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 172              		.loc 1 220 0
 173 003c 5B00     		lsls	r3, r3, #1
 174 003e B0FBF3F3 		udiv	r3, r0, r3
 175 0042 9BB2     		uxth	r3, r3
 176              	.LVL25:
 221:FWLIB/src/stm32f4xx_i2c.c ****     /* Test if CCR value is under 0x4*/
 222:FWLIB/src/stm32f4xx_i2c.c ****     if (result < 0x04)
ARM GAS  /tmp/ccqsilHU.s 			page 8


 177              		.loc 1 222 0
 178 0044 032B     		cmp	r3, #3
 179 0046 00D8     		bhi	.L13
 223:FWLIB/src/stm32f4xx_i2c.c ****     {
 224:FWLIB/src/stm32f4xx_i2c.c ****       /* Set minimum allowed value */
 225:FWLIB/src/stm32f4xx_i2c.c ****       result = 0x04;  
 180              		.loc 1 225 0
 181 0048 0423     		movs	r3, #4
 182              	.LVL26:
 183              	.L13:
 226:FWLIB/src/stm32f4xx_i2c.c ****     }
 227:FWLIB/src/stm32f4xx_i2c.c ****     /* Set speed value for standard mode */
 228:FWLIB/src/stm32f4xx_i2c.c ****     tmpreg |= result;	  
 229:FWLIB/src/stm32f4xx_i2c.c ****     /* Set Maximum Rise Time for standard mode */
 230:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->TRISE = freqrange + 1; 
 184              		.loc 1 230 0
 185 004a 0137     		adds	r7, r7, #1
 186              	.LVL27:
 187 004c 2784     		strh	r7, [r4, #32]	@ movhi
 188              	.LVL28:
 189              	.L14:
 231:FWLIB/src/stm32f4xx_i2c.c ****   }
 232:FWLIB/src/stm32f4xx_i2c.c ****   /* Configure speed in fast mode */
 233:FWLIB/src/stm32f4xx_i2c.c ****   /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
 234:FWLIB/src/stm32f4xx_i2c.c ****      input clock) must be a multiple of 10 MHz */
 235:FWLIB/src/stm32f4xx_i2c.c ****   else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
 236:FWLIB/src/stm32f4xx_i2c.c ****   {
 237:FWLIB/src/stm32f4xx_i2c.c ****     if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 238:FWLIB/src/stm32f4xx_i2c.c ****     {
 239:FWLIB/src/stm32f4xx_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 2 */
 240:FWLIB/src/stm32f4xx_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 241:FWLIB/src/stm32f4xx_i2c.c ****     }
 242:FWLIB/src/stm32f4xx_i2c.c ****     else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
 243:FWLIB/src/stm32f4xx_i2c.c ****     {
 244:FWLIB/src/stm32f4xx_i2c.c ****       /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
 245:FWLIB/src/stm32f4xx_i2c.c ****       result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 246:FWLIB/src/stm32f4xx_i2c.c ****       /* Set DUTY bit */
 247:FWLIB/src/stm32f4xx_i2c.c ****       result |= I2C_DutyCycle_16_9;
 248:FWLIB/src/stm32f4xx_i2c.c ****     }
 249:FWLIB/src/stm32f4xx_i2c.c **** 
 250:FWLIB/src/stm32f4xx_i2c.c ****     /* Test if CCR value is under 0x1*/
 251:FWLIB/src/stm32f4xx_i2c.c ****     if ((result & I2C_CCR_CCR) == 0)
 252:FWLIB/src/stm32f4xx_i2c.c ****     {
 253:FWLIB/src/stm32f4xx_i2c.c ****       /* Set minimum allowed value */
 254:FWLIB/src/stm32f4xx_i2c.c ****       result |= (uint16_t)0x0001;  
 255:FWLIB/src/stm32f4xx_i2c.c ****     }
 256:FWLIB/src/stm32f4xx_i2c.c ****     /* Set speed value and set F/S bit for fast mode */
 257:FWLIB/src/stm32f4xx_i2c.c ****     tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 258:FWLIB/src/stm32f4xx_i2c.c ****     /* Set Maximum Rise Time for fast mode */
 259:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 260:FWLIB/src/stm32f4xx_i2c.c ****   }
 261:FWLIB/src/stm32f4xx_i2c.c **** 
 262:FWLIB/src/stm32f4xx_i2c.c ****   /* Write to I2Cx CCR */
 263:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->CCR = tmpreg;
 190              		.loc 1 263 0
 191 004e A383     		strh	r3, [r4, #28]	@ movhi
 264:FWLIB/src/stm32f4xx_i2c.c ****   /* Enable the selected I2C peripheral */
ARM GAS  /tmp/ccqsilHU.s 			page 9


 265:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->CR1 |= I2C_CR1_PE;
 192              		.loc 1 265 0
 193 0050 2388     		ldrh	r3, [r4]
 194              	.LVL29:
 195 0052 9BB2     		uxth	r3, r3
 196 0054 43F00103 		orr	r3, r3, #1
 197 0058 2380     		strh	r3, [r4]	@ movhi
 198              	.LVL30:
 266:FWLIB/src/stm32f4xx_i2c.c **** 
 267:FWLIB/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx CR1 Configuration ------------------------*/
 268:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the I2Cx CR1 value */
 269:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->CR1;
 199              		.loc 1 269 0
 200 005a 2388     		ldrh	r3, [r4]
 201 005c 9BB2     		uxth	r3, r3
 202              	.LVL31:
 270:FWLIB/src/stm32f4xx_i2c.c ****   /* Clear ACK, SMBTYPE and  SMBUS bits */
 271:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg &= CR1_CLEAR_MASK;
 203              		.loc 1 271 0
 204 005e 23F48163 		bic	r3, r3, #1032
 205              	.LVL32:
 206 0062 23F00203 		bic	r3, r3, #2
 207              	.LVL33:
 272:FWLIB/src/stm32f4xx_i2c.c ****   /* Configure I2Cx: mode and acknowledgement */
 273:FWLIB/src/stm32f4xx_i2c.c ****   /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
 274:FWLIB/src/stm32f4xx_i2c.c ****   /* Set ACK bit according to I2C_Ack value */
 275:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 208              		.loc 1 275 0
 209 0066 AA88     		ldrh	r2, [r5, #4]
 210 0068 6989     		ldrh	r1, [r5, #10]
 211 006a 0A43     		orrs	r2, r2, r1
 212 006c 1343     		orrs	r3, r3, r2
 213              	.LVL34:
 276:FWLIB/src/stm32f4xx_i2c.c ****   /* Write to I2Cx CR1 */
 277:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->CR1 = tmpreg;
 214              		.loc 1 277 0
 215 006e 2380     		strh	r3, [r4]	@ movhi
 278:FWLIB/src/stm32f4xx_i2c.c **** 
 279:FWLIB/src/stm32f4xx_i2c.c **** /*---------------------------- I2Cx OAR1 Configuration -----------------------*/
 280:FWLIB/src/stm32f4xx_i2c.c ****   /* Set I2Cx Own Address1 and acknowledged address */
 281:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 216              		.loc 1 281 0
 217 0070 AB89     		ldrh	r3, [r5, #12]
 218              	.LVL35:
 219 0072 2A89     		ldrh	r2, [r5, #8]
 220 0074 1343     		orrs	r3, r3, r2
 221 0076 2381     		strh	r3, [r4, #8]	@ movhi
 222              	.LVL36:
 282:FWLIB/src/stm32f4xx_i2c.c **** }
 223              		.loc 1 282 0
 224 0078 05B0     		add	sp, sp, #20
 225              	.LCFI3:
 226              		.cfi_remember_state
 227              		.cfi_def_cfa_offset 20
 228              		@ sp needed
 229 007a F0BD     		pop	{r4, r5, r6, r7, pc}
 230              	.LVL37:
ARM GAS  /tmp/ccqsilHU.s 			page 10


 231              	.L12:
 232              	.LCFI4:
 233              		.cfi_restore_state
 237:FWLIB/src/stm32f4xx_i2c.c ****     {
 234              		.loc 1 237 0
 235 007c EE88     		ldrh	r6, [r5, #6]
 236 007e 4BF6FF71 		movw	r1, #49151
 237 0082 8E42     		cmp	r6, r1
 238 0084 1DD0     		beq	.L20
 245:FWLIB/src/stm32f4xx_i2c.c ****       /* Set DUTY bit */
 239              		.loc 1 245 0
 240 0086 03EB8303 		add	r3, r3, r3, lsl #2
 241 008a 03EB8303 		add	r3, r3, r3, lsl #2
 242 008e B0FBF3F3 		udiv	r3, r0, r3
 243 0092 9BB2     		uxth	r3, r3
 244              	.LVL38:
 247:FWLIB/src/stm32f4xx_i2c.c ****     }
 245              		.loc 1 247 0
 246 0094 43F48043 		orr	r3, r3, #16384
 247              	.LVL39:
 248              	.L16:
 251:FWLIB/src/stm32f4xx_i2c.c ****     {
 249              		.loc 1 251 0
 250 0098 C3F30B01 		ubfx	r1, r3, #0, #12
 251 009c 09B9     		cbnz	r1, .L17
 254:FWLIB/src/stm32f4xx_i2c.c ****     }
 252              		.loc 1 254 0
 253 009e 43F00103 		orr	r3, r3, #1
 254              	.LVL40:
 255              	.L17:
 257:FWLIB/src/stm32f4xx_i2c.c ****     /* Set Maximum Rise Time for fast mode */
 256              		.loc 1 257 0
 257 00a2 43F40043 		orr	r3, r3, #32768
 258              	.LVL41:
 259:FWLIB/src/stm32f4xx_i2c.c ****   }
 259              		.loc 1 259 0
 260 00a6 4FF49671 		mov	r1, #300
 261 00aa 02FB01F2 		mul	r2, r2, r1
 262 00ae 0A49     		ldr	r1, .L21+8
 263 00b0 81FB0201 		smull	r0, r1, r1, r2
 264              	.LVL42:
 265 00b4 D217     		asrs	r2, r2, #31
 266 00b6 C2EBA112 		rsb	r2, r2, r1, asr #6
 267 00ba 0132     		adds	r2, r2, #1
 268 00bc 92B2     		uxth	r2, r2
 269 00be 2284     		strh	r2, [r4, #32]	@ movhi
 270 00c0 C5E7     		b	.L14
 271              	.LVL43:
 272              	.L20:
 240:FWLIB/src/stm32f4xx_i2c.c ****     }
 273              		.loc 1 240 0
 274 00c2 03EB4303 		add	r3, r3, r3, lsl #1
 275 00c6 B0FBF3F3 		udiv	r3, r0, r3
 276 00ca 9BB2     		uxth	r3, r3
 277              	.LVL44:
 278 00cc E4E7     		b	.L16
 279              	.L22:
ARM GAS  /tmp/ccqsilHU.s 			page 11


 280 00ce 00BF     		.align	2
 281              	.L21:
 282 00d0 83DE1B43 		.word	1125899907
 283 00d4 A0860100 		.word	100000
 284 00d8 D34D6210 		.word	274877907
 285              		.cfi_endproc
 286              	.LFE113:
 288              		.section	.text.I2C_StructInit,"ax",%progbits
 289              		.align	1
 290              		.global	I2C_StructInit
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 294              		.fpu softvfp
 296              	I2C_StructInit:
 297              	.LFB114:
 283:FWLIB/src/stm32f4xx_i2c.c **** 
 284:FWLIB/src/stm32f4xx_i2c.c **** /**
 285:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Fills each I2C_InitStruct member with its default value.
 286:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_InitStruct: pointer to an I2C_InitTypeDef structure which will be initialized.
 287:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 288:FWLIB/src/stm32f4xx_i2c.c ****   */
 289:FWLIB/src/stm32f4xx_i2c.c **** void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
 290:FWLIB/src/stm32f4xx_i2c.c **** {
 298              		.loc 1 290 0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 303              	.LVL45:
 291:FWLIB/src/stm32f4xx_i2c.c **** /*---------------- Reset I2C init structure parameters values ----------------*/
 292:FWLIB/src/stm32f4xx_i2c.c ****   /* initialize the I2C_ClockSpeed member */
 293:FWLIB/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_ClockSpeed = 5000;
 304              		.loc 1 293 0
 305 0000 41F28833 		movw	r3, #5000
 306 0004 0360     		str	r3, [r0]
 294:FWLIB/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_Mode member */
 295:FWLIB/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 307              		.loc 1 295 0
 308 0006 0023     		movs	r3, #0
 309 0008 8380     		strh	r3, [r0, #4]	@ movhi
 296:FWLIB/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_DutyCycle member */
 297:FWLIB/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 310              		.loc 1 297 0
 311 000a 4BF6FF72 		movw	r2, #49151
 312 000e C280     		strh	r2, [r0, #6]	@ movhi
 298:FWLIB/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_OwnAddress1 member */
 299:FWLIB/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_OwnAddress1 = 0;
 313              		.loc 1 299 0
 314 0010 0381     		strh	r3, [r0, #8]	@ movhi
 300:FWLIB/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_Ack member */
 301:FWLIB/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 315              		.loc 1 301 0
 316 0012 4381     		strh	r3, [r0, #10]	@ movhi
 302:FWLIB/src/stm32f4xx_i2c.c ****   /* Initialize the I2C_AcknowledgedAddress member */
 303:FWLIB/src/stm32f4xx_i2c.c ****   I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 317              		.loc 1 303 0
ARM GAS  /tmp/ccqsilHU.s 			page 12


 318 0014 4FF48043 		mov	r3, #16384
 319 0018 8381     		strh	r3, [r0, #12]	@ movhi
 320 001a 7047     		bx	lr
 321              		.cfi_endproc
 322              	.LFE114:
 324              		.section	.text.I2C_Cmd,"ax",%progbits
 325              		.align	1
 326              		.global	I2C_Cmd
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu softvfp
 332              	I2C_Cmd:
 333              	.LFB115:
 304:FWLIB/src/stm32f4xx_i2c.c **** }
 305:FWLIB/src/stm32f4xx_i2c.c **** 
 306:FWLIB/src/stm32f4xx_i2c.c **** /**
 307:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C peripheral.
 308:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 309:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx peripheral. 
 310:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 311:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 312:FWLIB/src/stm32f4xx_i2c.c ****   */
 313:FWLIB/src/stm32f4xx_i2c.c **** void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 314:FWLIB/src/stm32f4xx_i2c.c **** {
 334              		.loc 1 314 0
 335              		.cfi_startproc
 336              		@ args = 0, pretend = 0, frame = 0
 337              		@ frame_needed = 0, uses_anonymous_args = 0
 338              		@ link register save eliminated.
 339              	.LVL46:
 315:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 316:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 317:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 318:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 340              		.loc 1 318 0
 341 0000 31B9     		cbnz	r1, .L27
 319:FWLIB/src/stm32f4xx_i2c.c ****   {
 320:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C peripheral */
 321:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_PE;
 322:FWLIB/src/stm32f4xx_i2c.c ****   }
 323:FWLIB/src/stm32f4xx_i2c.c ****   else
 324:FWLIB/src/stm32f4xx_i2c.c ****   {
 325:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C peripheral */
 326:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 342              		.loc 1 326 0
 343 0002 0388     		ldrh	r3, [r0]
 344 0004 9BB2     		uxth	r3, r3
 345 0006 23F00103 		bic	r3, r3, #1
 346 000a 9BB2     		uxth	r3, r3
 347 000c 0380     		strh	r3, [r0]	@ movhi
 348 000e 7047     		bx	lr
 349              	.L27:
 321:FWLIB/src/stm32f4xx_i2c.c ****   }
 350              		.loc 1 321 0
 351 0010 0388     		ldrh	r3, [r0]
 352 0012 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccqsilHU.s 			page 13


 353 0014 43F00103 		orr	r3, r3, #1
 354 0018 0380     		strh	r3, [r0]	@ movhi
 355 001a 7047     		bx	lr
 356              		.cfi_endproc
 357              	.LFE115:
 359              		.section	.text.I2C_AnalogFilterCmd,"ax",%progbits
 360              		.align	1
 361              		.global	I2C_AnalogFilterCmd
 362              		.syntax unified
 363              		.thumb
 364              		.thumb_func
 365              		.fpu softvfp
 367              	I2C_AnalogFilterCmd:
 368              	.LFB116:
 327:FWLIB/src/stm32f4xx_i2c.c ****   }
 328:FWLIB/src/stm32f4xx_i2c.c **** }
 329:FWLIB/src/stm32f4xx_i2c.c **** 
 330:FWLIB/src/stm32f4xx_i2c.c **** /**
 331:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the Analog filter of I2C peripheral.
 332:FWLIB/src/stm32f4xx_i2c.c ****   * 
 333:FWLIB/src/stm32f4xx_i2c.c ****   * @note   This function can be used only for STM32F42xxx/STM3243xxx, STM32F401xx and STM32F411xE 
 334:FWLIB/src/stm32f4xx_i2c.c ****   *        
 335:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 336:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the Analog filter. 
 337:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 338:FWLIB/src/stm32f4xx_i2c.c ****   * @note   This function should be called before initializing and enabling
 339:FWLIB/src/stm32f4xx_i2c.c ****             the I2C Peripheral.
 340:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 341:FWLIB/src/stm32f4xx_i2c.c ****   */
 342:FWLIB/src/stm32f4xx_i2c.c **** void I2C_AnalogFilterCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 343:FWLIB/src/stm32f4xx_i2c.c **** {
 369              		.loc 1 343 0
 370              		.cfi_startproc
 371              		@ args = 0, pretend = 0, frame = 0
 372              		@ frame_needed = 0, uses_anonymous_args = 0
 373              		@ link register save eliminated.
 374              	.LVL47:
 344:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 345:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 346:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 347:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 375              		.loc 1 347 0
 376 0000 29B9     		cbnz	r1, .L31
 348:FWLIB/src/stm32f4xx_i2c.c ****   {
 349:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the analog filter */
 350:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->FLTR &= (uint16_t)~((uint16_t)I2C_FLTR_ANOFF);    
 351:FWLIB/src/stm32f4xx_i2c.c ****   }
 352:FWLIB/src/stm32f4xx_i2c.c ****   else
 353:FWLIB/src/stm32f4xx_i2c.c ****   {
 354:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the analog filter */
 355:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->FLTR |= I2C_FLTR_ANOFF;
 377              		.loc 1 355 0
 378 0002 838C     		ldrh	r3, [r0, #36]
 379 0004 9BB2     		uxth	r3, r3
 380 0006 43F01003 		orr	r3, r3, #16
 381 000a 8384     		strh	r3, [r0, #36]	@ movhi
 382 000c 7047     		bx	lr
ARM GAS  /tmp/ccqsilHU.s 			page 14


 383              	.L31:
 350:FWLIB/src/stm32f4xx_i2c.c ****   }
 384              		.loc 1 350 0
 385 000e 838C     		ldrh	r3, [r0, #36]
 386 0010 9BB2     		uxth	r3, r3
 387 0012 23F01003 		bic	r3, r3, #16
 388 0016 9BB2     		uxth	r3, r3
 389 0018 8384     		strh	r3, [r0, #36]	@ movhi
 390 001a 7047     		bx	lr
 391              		.cfi_endproc
 392              	.LFE116:
 394              		.section	.text.I2C_DigitalFilterConfig,"ax",%progbits
 395              		.align	1
 396              		.global	I2C_DigitalFilterConfig
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 400              		.fpu softvfp
 402              	I2C_DigitalFilterConfig:
 403              	.LFB117:
 356:FWLIB/src/stm32f4xx_i2c.c ****   }
 357:FWLIB/src/stm32f4xx_i2c.c **** }
 358:FWLIB/src/stm32f4xx_i2c.c **** 
 359:FWLIB/src/stm32f4xx_i2c.c **** /**
 360:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Configures the Digital noise filter of I2C peripheral.
 361:FWLIB/src/stm32f4xx_i2c.c ****   * 
 362:FWLIB/src/stm32f4xx_i2c.c ****   * @note   This function can be used only for STM32F42xxx/STM3243xxx, STM32F401xx and STM32F411xE 
 363:FWLIB/src/stm32f4xx_i2c.c ****   *       
 364:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 365:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_DigitalFilter: Coefficient of digital noise filter. 
 366:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be a number between 0x00 and 0x0F.
 367:FWLIB/src/stm32f4xx_i2c.c ****   * @note   This function should be called before initializing and enabling
 368:FWLIB/src/stm32f4xx_i2c.c ****             the I2C Peripheral.
 369:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 370:FWLIB/src/stm32f4xx_i2c.c ****   */
 371:FWLIB/src/stm32f4xx_i2c.c **** void I2C_DigitalFilterConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DigitalFilter)
 372:FWLIB/src/stm32f4xx_i2c.c **** {
 404              		.loc 1 372 0
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 0
 407              		@ frame_needed = 0, uses_anonymous_args = 0
 408              		@ link register save eliminated.
 409              	.LVL48:
 373:FWLIB/src/stm32f4xx_i2c.c ****   uint16_t tmpreg = 0;
 374:FWLIB/src/stm32f4xx_i2c.c ****   
 375:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 376:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 377:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DIGITAL_FILTER(I2C_DigitalFilter));
 378:FWLIB/src/stm32f4xx_i2c.c ****   
 379:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the old register value */
 380:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->FLTR;
 410              		.loc 1 380 0
 411 0000 838C     		ldrh	r3, [r0, #36]
 412 0002 9BB2     		uxth	r3, r3
 413              	.LVL49:
 381:FWLIB/src/stm32f4xx_i2c.c ****   
 382:FWLIB/src/stm32f4xx_i2c.c ****   /* Reset I2Cx DNF bit [3:0] */
ARM GAS  /tmp/ccqsilHU.s 			page 15


 383:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg &= (uint16_t)~((uint16_t)I2C_FLTR_DNF);
 414              		.loc 1 383 0
 415 0004 23F00F03 		bic	r3, r3, #15
 416              	.LVL50:
 384:FWLIB/src/stm32f4xx_i2c.c ****   
 385:FWLIB/src/stm32f4xx_i2c.c ****   /* Set I2Cx DNF coefficient */
 386:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg |= (uint16_t)((uint16_t)I2C_DigitalFilter & I2C_FLTR_DNF);
 417              		.loc 1 386 0
 418 0008 01F00F01 		and	r1, r1, #15
 419              	.LVL51:
 420 000c 0B43     		orrs	r3, r3, r1
 421              	.LVL52:
 387:FWLIB/src/stm32f4xx_i2c.c ****   
 388:FWLIB/src/stm32f4xx_i2c.c ****   /* Store the new register value */
 389:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->FLTR = tmpreg;
 422              		.loc 1 389 0
 423 000e 8384     		strh	r3, [r0, #36]	@ movhi
 424 0010 7047     		bx	lr
 425              		.cfi_endproc
 426              	.LFE117:
 428              		.section	.text.I2C_GenerateSTART,"ax",%progbits
 429              		.align	1
 430              		.global	I2C_GenerateSTART
 431              		.syntax unified
 432              		.thumb
 433              		.thumb_func
 434              		.fpu softvfp
 436              	I2C_GenerateSTART:
 437              	.LFB118:
 390:FWLIB/src/stm32f4xx_i2c.c **** }
 391:FWLIB/src/stm32f4xx_i2c.c **** 
 392:FWLIB/src/stm32f4xx_i2c.c **** /**
 393:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Generates I2Cx communication START condition.
 394:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 395:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C START condition generation.
 396:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 397:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None.
 398:FWLIB/src/stm32f4xx_i2c.c ****   */
 399:FWLIB/src/stm32f4xx_i2c.c **** void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
 400:FWLIB/src/stm32f4xx_i2c.c **** {
 438              		.loc 1 400 0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 0
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442              		@ link register save eliminated.
 443              	.LVL53:
 401:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 402:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 403:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 404:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 444              		.loc 1 404 0
 445 0000 31B9     		cbnz	r1, .L36
 405:FWLIB/src/stm32f4xx_i2c.c ****   {
 406:FWLIB/src/stm32f4xx_i2c.c ****     /* Generate a START condition */
 407:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_START;
 408:FWLIB/src/stm32f4xx_i2c.c ****   }
 409:FWLIB/src/stm32f4xx_i2c.c ****   else
ARM GAS  /tmp/ccqsilHU.s 			page 16


 410:FWLIB/src/stm32f4xx_i2c.c ****   {
 411:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the START condition generation */
 412:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 446              		.loc 1 412 0
 447 0002 0388     		ldrh	r3, [r0]
 448 0004 9BB2     		uxth	r3, r3
 449 0006 23F48073 		bic	r3, r3, #256
 450 000a 9BB2     		uxth	r3, r3
 451 000c 0380     		strh	r3, [r0]	@ movhi
 452 000e 7047     		bx	lr
 453              	.L36:
 407:FWLIB/src/stm32f4xx_i2c.c ****   }
 454              		.loc 1 407 0
 455 0010 0388     		ldrh	r3, [r0]
 456 0012 9BB2     		uxth	r3, r3
 457 0014 43F48073 		orr	r3, r3, #256
 458 0018 0380     		strh	r3, [r0]	@ movhi
 459 001a 7047     		bx	lr
 460              		.cfi_endproc
 461              	.LFE118:
 463              		.section	.text.I2C_GenerateSTOP,"ax",%progbits
 464              		.align	1
 465              		.global	I2C_GenerateSTOP
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 469              		.fpu softvfp
 471              	I2C_GenerateSTOP:
 472              	.LFB119:
 413:FWLIB/src/stm32f4xx_i2c.c ****   }
 414:FWLIB/src/stm32f4xx_i2c.c **** }
 415:FWLIB/src/stm32f4xx_i2c.c **** 
 416:FWLIB/src/stm32f4xx_i2c.c **** /**
 417:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Generates I2Cx communication STOP condition.
 418:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 419:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C STOP condition generation.
 420:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 421:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None.
 422:FWLIB/src/stm32f4xx_i2c.c ****   */
 423:FWLIB/src/stm32f4xx_i2c.c **** void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
 424:FWLIB/src/stm32f4xx_i2c.c **** {
 473              		.loc 1 424 0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 0
 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		@ link register save eliminated.
 478              	.LVL54:
 425:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 426:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 427:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 428:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 479              		.loc 1 428 0
 480 0000 31B9     		cbnz	r1, .L40
 429:FWLIB/src/stm32f4xx_i2c.c ****   {
 430:FWLIB/src/stm32f4xx_i2c.c ****     /* Generate a STOP condition */
 431:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_STOP;
 432:FWLIB/src/stm32f4xx_i2c.c ****   }
ARM GAS  /tmp/ccqsilHU.s 			page 17


 433:FWLIB/src/stm32f4xx_i2c.c ****   else
 434:FWLIB/src/stm32f4xx_i2c.c ****   {
 435:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the STOP condition generation */
 436:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 481              		.loc 1 436 0
 482 0002 0388     		ldrh	r3, [r0]
 483 0004 9BB2     		uxth	r3, r3
 484 0006 23F40073 		bic	r3, r3, #512
 485 000a 9BB2     		uxth	r3, r3
 486 000c 0380     		strh	r3, [r0]	@ movhi
 487 000e 7047     		bx	lr
 488              	.L40:
 431:FWLIB/src/stm32f4xx_i2c.c ****   }
 489              		.loc 1 431 0
 490 0010 0388     		ldrh	r3, [r0]
 491 0012 9BB2     		uxth	r3, r3
 492 0014 43F40073 		orr	r3, r3, #512
 493 0018 0380     		strh	r3, [r0]	@ movhi
 494 001a 7047     		bx	lr
 495              		.cfi_endproc
 496              	.LFE119:
 498              		.section	.text.I2C_Send7bitAddress,"ax",%progbits
 499              		.align	1
 500              		.global	I2C_Send7bitAddress
 501              		.syntax unified
 502              		.thumb
 503              		.thumb_func
 504              		.fpu softvfp
 506              	I2C_Send7bitAddress:
 507              	.LFB120:
 437:FWLIB/src/stm32f4xx_i2c.c ****   }
 438:FWLIB/src/stm32f4xx_i2c.c **** }
 439:FWLIB/src/stm32f4xx_i2c.c **** 
 440:FWLIB/src/stm32f4xx_i2c.c **** /**
 441:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Transmits the address byte to select the slave device.
 442:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 443:FWLIB/src/stm32f4xx_i2c.c ****   * @param  Address: specifies the slave address which will be transmitted
 444:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_Direction: specifies whether the I2C device will be a Transmitter
 445:FWLIB/src/stm32f4xx_i2c.c ****   *         or a Receiver. 
 446:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values
 447:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Direction_Transmitter: Transmitter mode
 448:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Direction_Receiver: Receiver mode
 449:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None.
 450:FWLIB/src/stm32f4xx_i2c.c ****   */
 451:FWLIB/src/stm32f4xx_i2c.c **** void I2C_Send7bitAddress(I2C_TypeDef* I2Cx, uint8_t Address, uint8_t I2C_Direction)
 452:FWLIB/src/stm32f4xx_i2c.c **** {
 508              		.loc 1 452 0
 509              		.cfi_startproc
 510              		@ args = 0, pretend = 0, frame = 0
 511              		@ frame_needed = 0, uses_anonymous_args = 0
 512              		@ link register save eliminated.
 513              	.LVL55:
 453:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 454:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 455:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DIRECTION(I2C_Direction));
 456:FWLIB/src/stm32f4xx_i2c.c ****   /* Test on the direction to set/reset the read/write bit */
 457:FWLIB/src/stm32f4xx_i2c.c ****   if (I2C_Direction != I2C_Direction_Transmitter)
ARM GAS  /tmp/ccqsilHU.s 			page 18


 514              		.loc 1 457 0
 515 0000 22B9     		cbnz	r2, .L44
 458:FWLIB/src/stm32f4xx_i2c.c ****   {
 459:FWLIB/src/stm32f4xx_i2c.c ****     /* Set the address bit0 for read */
 460:FWLIB/src/stm32f4xx_i2c.c ****     Address |= I2C_OAR1_ADD0;
 461:FWLIB/src/stm32f4xx_i2c.c ****   }
 462:FWLIB/src/stm32f4xx_i2c.c ****   else
 463:FWLIB/src/stm32f4xx_i2c.c ****   {
 464:FWLIB/src/stm32f4xx_i2c.c ****     /* Reset the address bit0 for write */
 465:FWLIB/src/stm32f4xx_i2c.c ****     Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 516              		.loc 1 465 0
 517 0002 01F0FE01 		and	r1, r1, #254
 518              	.LVL56:
 519              	.L43:
 466:FWLIB/src/stm32f4xx_i2c.c ****   }
 467:FWLIB/src/stm32f4xx_i2c.c ****   /* Send the address */
 468:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->DR = Address;
 520              		.loc 1 468 0
 521 0006 89B2     		uxth	r1, r1
 522              	.LVL57:
 523 0008 0182     		strh	r1, [r0, #16]	@ movhi
 524 000a 7047     		bx	lr
 525              	.LVL58:
 526              	.L44:
 460:FWLIB/src/stm32f4xx_i2c.c ****   }
 527              		.loc 1 460 0
 528 000c 41F00101 		orr	r1, r1, #1
 529              	.LVL59:
 530 0010 F9E7     		b	.L43
 531              		.cfi_endproc
 532              	.LFE120:
 534              		.section	.text.I2C_AcknowledgeConfig,"ax",%progbits
 535              		.align	1
 536              		.global	I2C_AcknowledgeConfig
 537              		.syntax unified
 538              		.thumb
 539              		.thumb_func
 540              		.fpu softvfp
 542              	I2C_AcknowledgeConfig:
 543              	.LFB121:
 469:FWLIB/src/stm32f4xx_i2c.c **** }
 470:FWLIB/src/stm32f4xx_i2c.c **** 
 471:FWLIB/src/stm32f4xx_i2c.c **** /**
 472:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C acknowledge feature.
 473:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 474:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C Acknowledgement.
 475:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 476:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None.
 477:FWLIB/src/stm32f4xx_i2c.c ****   */
 478:FWLIB/src/stm32f4xx_i2c.c **** void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
 479:FWLIB/src/stm32f4xx_i2c.c **** {
 544              		.loc 1 479 0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              		@ link register save eliminated.
 549              	.LVL60:
ARM GAS  /tmp/ccqsilHU.s 			page 19


 480:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 481:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 482:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 483:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 550              		.loc 1 483 0
 551 0000 31B9     		cbnz	r1, .L48
 484:FWLIB/src/stm32f4xx_i2c.c ****   {
 485:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the acknowledgement */
 486:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ACK;
 487:FWLIB/src/stm32f4xx_i2c.c ****   }
 488:FWLIB/src/stm32f4xx_i2c.c ****   else
 489:FWLIB/src/stm32f4xx_i2c.c ****   {
 490:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the acknowledgement */
 491:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 552              		.loc 1 491 0
 553 0002 0388     		ldrh	r3, [r0]
 554 0004 9BB2     		uxth	r3, r3
 555 0006 23F48063 		bic	r3, r3, #1024
 556 000a 9BB2     		uxth	r3, r3
 557 000c 0380     		strh	r3, [r0]	@ movhi
 558 000e 7047     		bx	lr
 559              	.L48:
 486:FWLIB/src/stm32f4xx_i2c.c ****   }
 560              		.loc 1 486 0
 561 0010 0388     		ldrh	r3, [r0]
 562 0012 9BB2     		uxth	r3, r3
 563 0014 43F48063 		orr	r3, r3, #1024
 564 0018 0380     		strh	r3, [r0]	@ movhi
 565 001a 7047     		bx	lr
 566              		.cfi_endproc
 567              	.LFE121:
 569              		.section	.text.I2C_OwnAddress2Config,"ax",%progbits
 570              		.align	1
 571              		.global	I2C_OwnAddress2Config
 572              		.syntax unified
 573              		.thumb
 574              		.thumb_func
 575              		.fpu softvfp
 577              	I2C_OwnAddress2Config:
 578              	.LFB122:
 492:FWLIB/src/stm32f4xx_i2c.c ****   }
 493:FWLIB/src/stm32f4xx_i2c.c **** }
 494:FWLIB/src/stm32f4xx_i2c.c **** 
 495:FWLIB/src/stm32f4xx_i2c.c **** /**
 496:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Configures the specified I2C own address2.
 497:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 498:FWLIB/src/stm32f4xx_i2c.c ****   * @param  Address: specifies the 7bit I2C own address2.
 499:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None.
 500:FWLIB/src/stm32f4xx_i2c.c ****   */
 501:FWLIB/src/stm32f4xx_i2c.c **** void I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, uint8_t Address)
 502:FWLIB/src/stm32f4xx_i2c.c **** {
 579              		.loc 1 502 0
 580              		.cfi_startproc
 581              		@ args = 0, pretend = 0, frame = 0
 582              		@ frame_needed = 0, uses_anonymous_args = 0
 583              		@ link register save eliminated.
 584              	.LVL61:
ARM GAS  /tmp/ccqsilHU.s 			page 20


 503:FWLIB/src/stm32f4xx_i2c.c ****   uint16_t tmpreg = 0;
 504:FWLIB/src/stm32f4xx_i2c.c **** 
 505:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 506:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 507:FWLIB/src/stm32f4xx_i2c.c **** 
 508:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the old register value */
 509:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg = I2Cx->OAR2;
 585              		.loc 1 509 0
 586 0000 8389     		ldrh	r3, [r0, #12]
 587 0002 9BB2     		uxth	r3, r3
 588              	.LVL62:
 510:FWLIB/src/stm32f4xx_i2c.c **** 
 511:FWLIB/src/stm32f4xx_i2c.c ****   /* Reset I2Cx Own address2 bit [7:1] */
 512:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 589              		.loc 1 512 0
 590 0004 23F0FE03 		bic	r3, r3, #254
 591              	.LVL63:
 513:FWLIB/src/stm32f4xx_i2c.c **** 
 514:FWLIB/src/stm32f4xx_i2c.c ****   /* Set I2Cx Own address2 */
 515:FWLIB/src/stm32f4xx_i2c.c ****   tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 592              		.loc 1 515 0
 593 0008 01F0FE01 		and	r1, r1, #254
 594              	.LVL64:
 595 000c 0B43     		orrs	r3, r3, r1
 596              	.LVL65:
 516:FWLIB/src/stm32f4xx_i2c.c **** 
 517:FWLIB/src/stm32f4xx_i2c.c ****   /* Store the new register value */
 518:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->OAR2 = tmpreg;
 597              		.loc 1 518 0
 598 000e 8381     		strh	r3, [r0, #12]	@ movhi
 599 0010 7047     		bx	lr
 600              		.cfi_endproc
 601              	.LFE122:
 603              		.section	.text.I2C_DualAddressCmd,"ax",%progbits
 604              		.align	1
 605              		.global	I2C_DualAddressCmd
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu softvfp
 611              	I2C_DualAddressCmd:
 612              	.LFB123:
 519:FWLIB/src/stm32f4xx_i2c.c **** }
 520:FWLIB/src/stm32f4xx_i2c.c **** 
 521:FWLIB/src/stm32f4xx_i2c.c **** /**
 522:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C dual addressing mode.
 523:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 524:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C dual addressing mode.
 525:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 526:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 527:FWLIB/src/stm32f4xx_i2c.c ****   */
 528:FWLIB/src/stm32f4xx_i2c.c **** void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 529:FWLIB/src/stm32f4xx_i2c.c **** {
 613              		.loc 1 529 0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccqsilHU.s 			page 21


 617              		@ link register save eliminated.
 618              	.LVL66:
 530:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 531:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 532:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 533:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 619              		.loc 1 533 0
 620 0000 31B9     		cbnz	r1, .L53
 534:FWLIB/src/stm32f4xx_i2c.c ****   {
 535:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable dual addressing mode */
 536:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 537:FWLIB/src/stm32f4xx_i2c.c ****   }
 538:FWLIB/src/stm32f4xx_i2c.c ****   else
 539:FWLIB/src/stm32f4xx_i2c.c ****   {
 540:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable dual addressing mode */
 541:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 621              		.loc 1 541 0
 622 0002 8389     		ldrh	r3, [r0, #12]
 623 0004 9BB2     		uxth	r3, r3
 624 0006 23F00103 		bic	r3, r3, #1
 625 000a 9BB2     		uxth	r3, r3
 626 000c 8381     		strh	r3, [r0, #12]	@ movhi
 627 000e 7047     		bx	lr
 628              	.L53:
 536:FWLIB/src/stm32f4xx_i2c.c ****   }
 629              		.loc 1 536 0
 630 0010 8389     		ldrh	r3, [r0, #12]
 631 0012 9BB2     		uxth	r3, r3
 632 0014 43F00103 		orr	r3, r3, #1
 633 0018 8381     		strh	r3, [r0, #12]	@ movhi
 634 001a 7047     		bx	lr
 635              		.cfi_endproc
 636              	.LFE123:
 638              		.section	.text.I2C_GeneralCallCmd,"ax",%progbits
 639              		.align	1
 640              		.global	I2C_GeneralCallCmd
 641              		.syntax unified
 642              		.thumb
 643              		.thumb_func
 644              		.fpu softvfp
 646              	I2C_GeneralCallCmd:
 647              	.LFB124:
 542:FWLIB/src/stm32f4xx_i2c.c ****   }
 543:FWLIB/src/stm32f4xx_i2c.c **** }
 544:FWLIB/src/stm32f4xx_i2c.c **** 
 545:FWLIB/src/stm32f4xx_i2c.c **** /**
 546:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C general call feature.
 547:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 548:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C General call.
 549:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 550:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 551:FWLIB/src/stm32f4xx_i2c.c ****   */
 552:FWLIB/src/stm32f4xx_i2c.c **** void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 553:FWLIB/src/stm32f4xx_i2c.c **** {
 648              		.loc 1 553 0
 649              		.cfi_startproc
 650              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccqsilHU.s 			page 22


 651              		@ frame_needed = 0, uses_anonymous_args = 0
 652              		@ link register save eliminated.
 653              	.LVL67:
 554:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 555:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 556:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 557:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 654              		.loc 1 557 0
 655 0000 31B9     		cbnz	r1, .L57
 558:FWLIB/src/stm32f4xx_i2c.c ****   {
 559:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable generall call */
 560:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ENGC;
 561:FWLIB/src/stm32f4xx_i2c.c ****   }
 562:FWLIB/src/stm32f4xx_i2c.c ****   else
 563:FWLIB/src/stm32f4xx_i2c.c ****   {
 564:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable generall call */
 565:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 656              		.loc 1 565 0
 657 0002 0388     		ldrh	r3, [r0]
 658 0004 9BB2     		uxth	r3, r3
 659 0006 23F04003 		bic	r3, r3, #64
 660 000a 9BB2     		uxth	r3, r3
 661 000c 0380     		strh	r3, [r0]	@ movhi
 662 000e 7047     		bx	lr
 663              	.L57:
 560:FWLIB/src/stm32f4xx_i2c.c ****   }
 664              		.loc 1 560 0
 665 0010 0388     		ldrh	r3, [r0]
 666 0012 9BB2     		uxth	r3, r3
 667 0014 43F04003 		orr	r3, r3, #64
 668 0018 0380     		strh	r3, [r0]	@ movhi
 669 001a 7047     		bx	lr
 670              		.cfi_endproc
 671              	.LFE124:
 673              		.section	.text.I2C_SoftwareResetCmd,"ax",%progbits
 674              		.align	1
 675              		.global	I2C_SoftwareResetCmd
 676              		.syntax unified
 677              		.thumb
 678              		.thumb_func
 679              		.fpu softvfp
 681              	I2C_SoftwareResetCmd:
 682              	.LFB125:
 566:FWLIB/src/stm32f4xx_i2c.c ****   }
 567:FWLIB/src/stm32f4xx_i2c.c **** }
 568:FWLIB/src/stm32f4xx_i2c.c **** 
 569:FWLIB/src/stm32f4xx_i2c.c **** /**
 570:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C software reset.
 571:FWLIB/src/stm32f4xx_i2c.c ****   * @note   When software reset is enabled, the I2C IOs are released (this can
 572:FWLIB/src/stm32f4xx_i2c.c ****   *         be useful to recover from bus errors).  
 573:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 574:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C software reset.
 575:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 576:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 577:FWLIB/src/stm32f4xx_i2c.c ****   */
 578:FWLIB/src/stm32f4xx_i2c.c **** void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 579:FWLIB/src/stm32f4xx_i2c.c **** {
ARM GAS  /tmp/ccqsilHU.s 			page 23


 683              		.loc 1 579 0
 684              		.cfi_startproc
 685              		@ args = 0, pretend = 0, frame = 0
 686              		@ frame_needed = 0, uses_anonymous_args = 0
 687              		@ link register save eliminated.
 688              	.LVL68:
 580:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 581:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 582:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 583:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 689              		.loc 1 583 0
 690 0000 21B9     		cbnz	r1, .L61
 584:FWLIB/src/stm32f4xx_i2c.c ****   {
 585:FWLIB/src/stm32f4xx_i2c.c ****     /* Peripheral under reset */
 586:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_SWRST;
 587:FWLIB/src/stm32f4xx_i2c.c ****   }
 588:FWLIB/src/stm32f4xx_i2c.c ****   else
 589:FWLIB/src/stm32f4xx_i2c.c ****   {
 590:FWLIB/src/stm32f4xx_i2c.c ****     /* Peripheral not under reset */
 591:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 691              		.loc 1 591 0
 692 0002 0388     		ldrh	r3, [r0]
 693 0004 C3F30E03 		ubfx	r3, r3, #0, #15
 694 0008 0380     		strh	r3, [r0]	@ movhi
 695 000a 7047     		bx	lr
 696              	.L61:
 586:FWLIB/src/stm32f4xx_i2c.c ****   }
 697              		.loc 1 586 0
 698 000c 0388     		ldrh	r3, [r0]
 699 000e 6FEA4343 		mvn	r3, r3, lsl #17
 700 0012 6FEA5343 		mvn	r3, r3, lsr #17
 701 0016 9BB2     		uxth	r3, r3
 702 0018 0380     		strh	r3, [r0]	@ movhi
 703 001a 7047     		bx	lr
 704              		.cfi_endproc
 705              	.LFE125:
 707              		.section	.text.I2C_StretchClockCmd,"ax",%progbits
 708              		.align	1
 709              		.global	I2C_StretchClockCmd
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu softvfp
 715              	I2C_StretchClockCmd:
 716              	.LFB126:
 592:FWLIB/src/stm32f4xx_i2c.c ****   }
 593:FWLIB/src/stm32f4xx_i2c.c **** }
 594:FWLIB/src/stm32f4xx_i2c.c **** 
 595:FWLIB/src/stm32f4xx_i2c.c **** /**
 596:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C Clock stretching.
 597:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 598:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx Clock stretching.
 599:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 600:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 601:FWLIB/src/stm32f4xx_i2c.c ****   */
 602:FWLIB/src/stm32f4xx_i2c.c **** void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 603:FWLIB/src/stm32f4xx_i2c.c **** {
ARM GAS  /tmp/ccqsilHU.s 			page 24


 717              		.loc 1 603 0
 718              		.cfi_startproc
 719              		@ args = 0, pretend = 0, frame = 0
 720              		@ frame_needed = 0, uses_anonymous_args = 0
 721              		@ link register save eliminated.
 722              	.LVL69:
 604:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 605:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 606:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 607:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState == DISABLE)
 723              		.loc 1 607 0
 724 0000 31B1     		cbz	r1, .L65
 608:FWLIB/src/stm32f4xx_i2c.c ****   {
 609:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C Clock stretching */
 610:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 611:FWLIB/src/stm32f4xx_i2c.c ****   }
 612:FWLIB/src/stm32f4xx_i2c.c ****   else
 613:FWLIB/src/stm32f4xx_i2c.c ****   {
 614:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C Clock stretching */
 615:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 725              		.loc 1 615 0
 726 0002 0388     		ldrh	r3, [r0]
 727 0004 9BB2     		uxth	r3, r3
 728 0006 23F08003 		bic	r3, r3, #128
 729 000a 9BB2     		uxth	r3, r3
 730 000c 0380     		strh	r3, [r0]	@ movhi
 731 000e 7047     		bx	lr
 732              	.L65:
 610:FWLIB/src/stm32f4xx_i2c.c ****   }
 733              		.loc 1 610 0
 734 0010 0388     		ldrh	r3, [r0]
 735 0012 9BB2     		uxth	r3, r3
 736 0014 43F08003 		orr	r3, r3, #128
 737 0018 0380     		strh	r3, [r0]	@ movhi
 738 001a 7047     		bx	lr
 739              		.cfi_endproc
 740              	.LFE126:
 742              		.section	.text.I2C_FastModeDutyCycleConfig,"ax",%progbits
 743              		.align	1
 744              		.global	I2C_FastModeDutyCycleConfig
 745              		.syntax unified
 746              		.thumb
 747              		.thumb_func
 748              		.fpu softvfp
 750              	I2C_FastModeDutyCycleConfig:
 751              	.LFB127:
 616:FWLIB/src/stm32f4xx_i2c.c ****   }
 617:FWLIB/src/stm32f4xx_i2c.c **** }
 618:FWLIB/src/stm32f4xx_i2c.c **** 
 619:FWLIB/src/stm32f4xx_i2c.c **** /**
 620:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Selects the specified I2C fast mode duty cycle.
 621:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 622:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_DutyCycle: specifies the fast mode duty cycle.
 623:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 624:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
 625:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
 626:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
ARM GAS  /tmp/ccqsilHU.s 			page 25


 627:FWLIB/src/stm32f4xx_i2c.c ****   */
 628:FWLIB/src/stm32f4xx_i2c.c **** void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
 629:FWLIB/src/stm32f4xx_i2c.c **** {
 752              		.loc 1 629 0
 753              		.cfi_startproc
 754              		@ args = 0, pretend = 0, frame = 0
 755              		@ frame_needed = 0, uses_anonymous_args = 0
 756              		@ link register save eliminated.
 757              	.LVL70:
 630:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 631:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 632:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
 633:FWLIB/src/stm32f4xx_i2c.c ****   if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 758              		.loc 1 633 0
 759 0000 B1F5804F 		cmp	r1, #16384
 760 0004 06D0     		beq	.L67
 634:FWLIB/src/stm32f4xx_i2c.c ****   {
 635:FWLIB/src/stm32f4xx_i2c.c ****     /* I2C fast mode Tlow/Thigh=2 */
 636:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CCR &= I2C_DutyCycle_2;
 761              		.loc 1 636 0
 762 0006 838B     		ldrh	r3, [r0, #28]
 763 0008 9BB2     		uxth	r3, r3
 764 000a 23F48043 		bic	r3, r3, #16384
 765 000e 9BB2     		uxth	r3, r3
 766 0010 8383     		strh	r3, [r0, #28]	@ movhi
 767 0012 7047     		bx	lr
 768              	.L67:
 637:FWLIB/src/stm32f4xx_i2c.c ****   }
 638:FWLIB/src/stm32f4xx_i2c.c ****   else
 639:FWLIB/src/stm32f4xx_i2c.c ****   {
 640:FWLIB/src/stm32f4xx_i2c.c ****     /* I2C fast mode Tlow/Thigh=16/9 */
 641:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CCR |= I2C_DutyCycle_16_9;
 769              		.loc 1 641 0
 770 0014 838B     		ldrh	r3, [r0, #28]
 771 0016 9BB2     		uxth	r3, r3
 772 0018 43F48043 		orr	r3, r3, #16384
 773 001c 8383     		strh	r3, [r0, #28]	@ movhi
 774 001e 7047     		bx	lr
 775              		.cfi_endproc
 776              	.LFE127:
 778              		.section	.text.I2C_NACKPositionConfig,"ax",%progbits
 779              		.align	1
 780              		.global	I2C_NACKPositionConfig
 781              		.syntax unified
 782              		.thumb
 783              		.thumb_func
 784              		.fpu softvfp
 786              	I2C_NACKPositionConfig:
 787              	.LFB128:
 642:FWLIB/src/stm32f4xx_i2c.c ****   }
 643:FWLIB/src/stm32f4xx_i2c.c **** }
 644:FWLIB/src/stm32f4xx_i2c.c **** 
 645:FWLIB/src/stm32f4xx_i2c.c **** /**
 646:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Selects the specified I2C NACK position in master receiver mode.
 647:FWLIB/src/stm32f4xx_i2c.c ****   * @note   This function is useful in I2C Master Receiver mode when the number
 648:FWLIB/src/stm32f4xx_i2c.c ****   *         of data to be received is equal to 2. In this case, this function 
 649:FWLIB/src/stm32f4xx_i2c.c ****   *         should be called (with parameter I2C_NACKPosition_Next) before data 
ARM GAS  /tmp/ccqsilHU.s 			page 26


 650:FWLIB/src/stm32f4xx_i2c.c ****   *         reception starts,as described in the 2-byte reception procedure 
 651:FWLIB/src/stm32f4xx_i2c.c ****   *         recommended in Reference Manual in Section: Master receiver.                
 652:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 653:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_NACKPosition: specifies the NACK position. 
 654:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 655:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_NACKPosition_Next: indicates that the next byte will be the last
 656:FWLIB/src/stm32f4xx_i2c.c ****   *                                        received byte.  
 657:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_NACKPosition_Current: indicates that current byte is the last 
 658:FWLIB/src/stm32f4xx_i2c.c ****   *                                           received byte.
 659:FWLIB/src/stm32f4xx_i2c.c ****   *            
 660:FWLIB/src/stm32f4xx_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_PECPositionConfig() 
 661:FWLIB/src/stm32f4xx_i2c.c ****   *          but is intended to be used in I2C mode while I2C_PECPositionConfig() 
 662:FWLIB/src/stm32f4xx_i2c.c ****   *          is intended to used in SMBUS mode. 
 663:FWLIB/src/stm32f4xx_i2c.c ****   *            
 664:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 665:FWLIB/src/stm32f4xx_i2c.c ****   */
 666:FWLIB/src/stm32f4xx_i2c.c **** void I2C_NACKPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_NACKPosition)
 667:FWLIB/src/stm32f4xx_i2c.c **** {
 788              		.loc 1 667 0
 789              		.cfi_startproc
 790              		@ args = 0, pretend = 0, frame = 0
 791              		@ frame_needed = 0, uses_anonymous_args = 0
 792              		@ link register save eliminated.
 793              	.LVL71:
 668:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 669:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 670:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
 671:FWLIB/src/stm32f4xx_i2c.c ****   
 672:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the input parameter */
 673:FWLIB/src/stm32f4xx_i2c.c ****   if (I2C_NACKPosition == I2C_NACKPosition_Next)
 794              		.loc 1 673 0
 795 0000 B1F5006F 		cmp	r1, #2048
 796 0004 06D0     		beq	.L72
 674:FWLIB/src/stm32f4xx_i2c.c ****   {
 675:FWLIB/src/stm32f4xx_i2c.c ****     /* Next byte in shift register is the last received byte */
 676:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_NACKPosition_Next;
 677:FWLIB/src/stm32f4xx_i2c.c ****   }
 678:FWLIB/src/stm32f4xx_i2c.c ****   else
 679:FWLIB/src/stm32f4xx_i2c.c ****   {
 680:FWLIB/src/stm32f4xx_i2c.c ****     /* Current byte in shift register is the last received byte */
 681:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= I2C_NACKPosition_Current;
 797              		.loc 1 681 0
 798 0006 0388     		ldrh	r3, [r0]
 799 0008 9BB2     		uxth	r3, r3
 800 000a 23F40063 		bic	r3, r3, #2048
 801 000e 9BB2     		uxth	r3, r3
 802 0010 0380     		strh	r3, [r0]	@ movhi
 803 0012 7047     		bx	lr
 804              	.L72:
 676:FWLIB/src/stm32f4xx_i2c.c ****   }
 805              		.loc 1 676 0
 806 0014 0388     		ldrh	r3, [r0]
 807 0016 9BB2     		uxth	r3, r3
 808 0018 43F40063 		orr	r3, r3, #2048
 809 001c 0380     		strh	r3, [r0]	@ movhi
 810 001e 7047     		bx	lr
 811              		.cfi_endproc
ARM GAS  /tmp/ccqsilHU.s 			page 27


 812              	.LFE128:
 814              		.section	.text.I2C_SMBusAlertConfig,"ax",%progbits
 815              		.align	1
 816              		.global	I2C_SMBusAlertConfig
 817              		.syntax unified
 818              		.thumb
 819              		.thumb_func
 820              		.fpu softvfp
 822              	I2C_SMBusAlertConfig:
 823              	.LFB129:
 682:FWLIB/src/stm32f4xx_i2c.c ****   }
 683:FWLIB/src/stm32f4xx_i2c.c **** }
 684:FWLIB/src/stm32f4xx_i2c.c **** 
 685:FWLIB/src/stm32f4xx_i2c.c **** /**
 686:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Drives the SMBusAlert pin high or low for the specified I2C.
 687:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 688:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_SMBusAlert: specifies SMBAlert pin level. 
 689:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 690:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_SMBusAlert_Low: SMBAlert pin driven low
 691:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_SMBusAlert_High: SMBAlert pin driven high
 692:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 693:FWLIB/src/stm32f4xx_i2c.c ****   */
 694:FWLIB/src/stm32f4xx_i2c.c **** void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
 695:FWLIB/src/stm32f4xx_i2c.c **** {
 824              		.loc 1 695 0
 825              		.cfi_startproc
 826              		@ args = 0, pretend = 0, frame = 0
 827              		@ frame_needed = 0, uses_anonymous_args = 0
 828              		@ link register save eliminated.
 829              	.LVL72:
 696:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 697:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 698:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
 699:FWLIB/src/stm32f4xx_i2c.c ****   if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 830              		.loc 1 699 0
 831 0000 B1F5005F 		cmp	r1, #8192
 832 0004 06D0     		beq	.L76
 700:FWLIB/src/stm32f4xx_i2c.c ****   {
 701:FWLIB/src/stm32f4xx_i2c.c ****     /* Drive the SMBusAlert pin Low */
 702:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_SMBusAlert_Low;
 703:FWLIB/src/stm32f4xx_i2c.c ****   }
 704:FWLIB/src/stm32f4xx_i2c.c ****   else
 705:FWLIB/src/stm32f4xx_i2c.c ****   {
 706:FWLIB/src/stm32f4xx_i2c.c ****     /* Drive the SMBusAlert pin High  */
 707:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= I2C_SMBusAlert_High;
 833              		.loc 1 707 0
 834 0006 0388     		ldrh	r3, [r0]
 835 0008 9BB2     		uxth	r3, r3
 836 000a 23F40053 		bic	r3, r3, #8192
 837 000e 9BB2     		uxth	r3, r3
 838 0010 0380     		strh	r3, [r0]	@ movhi
 839 0012 7047     		bx	lr
 840              	.L76:
 702:FWLIB/src/stm32f4xx_i2c.c ****   }
 841              		.loc 1 702 0
 842 0014 0388     		ldrh	r3, [r0]
 843 0016 9BB2     		uxth	r3, r3
ARM GAS  /tmp/ccqsilHU.s 			page 28


 844 0018 43F40053 		orr	r3, r3, #8192
 845 001c 0380     		strh	r3, [r0]	@ movhi
 846 001e 7047     		bx	lr
 847              		.cfi_endproc
 848              	.LFE129:
 850              		.section	.text.I2C_ARPCmd,"ax",%progbits
 851              		.align	1
 852              		.global	I2C_ARPCmd
 853              		.syntax unified
 854              		.thumb
 855              		.thumb_func
 856              		.fpu softvfp
 858              	I2C_ARPCmd:
 859              	.LFB130:
 708:FWLIB/src/stm32f4xx_i2c.c ****   }
 709:FWLIB/src/stm32f4xx_i2c.c **** }
 710:FWLIB/src/stm32f4xx_i2c.c **** 
 711:FWLIB/src/stm32f4xx_i2c.c **** /**
 712:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C ARP.
 713:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 714:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx ARP. 
 715:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 716:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 717:FWLIB/src/stm32f4xx_i2c.c ****   */
 718:FWLIB/src/stm32f4xx_i2c.c **** void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 719:FWLIB/src/stm32f4xx_i2c.c **** {
 860              		.loc 1 719 0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 0
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		@ link register save eliminated.
 865              	.LVL73:
 720:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 721:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 722:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 723:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 866              		.loc 1 723 0
 867 0000 31B9     		cbnz	r1, .L80
 724:FWLIB/src/stm32f4xx_i2c.c ****   {
 725:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C ARP */
 726:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ENARP;
 727:FWLIB/src/stm32f4xx_i2c.c ****   }
 728:FWLIB/src/stm32f4xx_i2c.c ****   else
 729:FWLIB/src/stm32f4xx_i2c.c ****   {
 730:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C ARP */
 731:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 868              		.loc 1 731 0
 869 0002 0388     		ldrh	r3, [r0]
 870 0004 9BB2     		uxth	r3, r3
 871 0006 23F01003 		bic	r3, r3, #16
 872 000a 9BB2     		uxth	r3, r3
 873 000c 0380     		strh	r3, [r0]	@ movhi
 874 000e 7047     		bx	lr
 875              	.L80:
 726:FWLIB/src/stm32f4xx_i2c.c ****   }
 876              		.loc 1 726 0
 877 0010 0388     		ldrh	r3, [r0]
ARM GAS  /tmp/ccqsilHU.s 			page 29


 878 0012 9BB2     		uxth	r3, r3
 879 0014 43F01003 		orr	r3, r3, #16
 880 0018 0380     		strh	r3, [r0]	@ movhi
 881 001a 7047     		bx	lr
 882              		.cfi_endproc
 883              	.LFE130:
 885              		.section	.text.I2C_SendData,"ax",%progbits
 886              		.align	1
 887              		.global	I2C_SendData
 888              		.syntax unified
 889              		.thumb
 890              		.thumb_func
 891              		.fpu softvfp
 893              	I2C_SendData:
 894              	.LFB131:
 732:FWLIB/src/stm32f4xx_i2c.c ****   }
 733:FWLIB/src/stm32f4xx_i2c.c **** }
 734:FWLIB/src/stm32f4xx_i2c.c **** /**
 735:FWLIB/src/stm32f4xx_i2c.c ****   * @}
 736:FWLIB/src/stm32f4xx_i2c.c ****   */
 737:FWLIB/src/stm32f4xx_i2c.c **** 
 738:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group2 Data transfers functions
 739:FWLIB/src/stm32f4xx_i2c.c ****  *  @brief   Data transfers functions 
 740:FWLIB/src/stm32f4xx_i2c.c ****  *
 741:FWLIB/src/stm32f4xx_i2c.c **** @verbatim   
 742:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
 743:FWLIB/src/stm32f4xx_i2c.c ****                   ##### Data transfers functions #####
 744:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
 745:FWLIB/src/stm32f4xx_i2c.c **** 
 746:FWLIB/src/stm32f4xx_i2c.c **** @endverbatim
 747:FWLIB/src/stm32f4xx_i2c.c ****   * @{
 748:FWLIB/src/stm32f4xx_i2c.c ****   */
 749:FWLIB/src/stm32f4xx_i2c.c **** 
 750:FWLIB/src/stm32f4xx_i2c.c **** /**
 751:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Sends a data byte through the I2Cx peripheral.
 752:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 753:FWLIB/src/stm32f4xx_i2c.c ****   * @param  Data: Byte to be transmitted..
 754:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 755:FWLIB/src/stm32f4xx_i2c.c ****   */
 756:FWLIB/src/stm32f4xx_i2c.c **** void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
 757:FWLIB/src/stm32f4xx_i2c.c **** {
 895              		.loc 1 757 0
 896              		.cfi_startproc
 897              		@ args = 0, pretend = 0, frame = 0
 898              		@ frame_needed = 0, uses_anonymous_args = 0
 899              		@ link register save eliminated.
 900              	.LVL74:
 758:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 759:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 760:FWLIB/src/stm32f4xx_i2c.c ****   /* Write in the DR register the data to be sent */
 761:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->DR = Data;
 901              		.loc 1 761 0
 902 0000 0182     		strh	r1, [r0, #16]	@ movhi
 903 0002 7047     		bx	lr
 904              		.cfi_endproc
 905              	.LFE131:
 907              		.section	.text.I2C_ReceiveData,"ax",%progbits
ARM GAS  /tmp/ccqsilHU.s 			page 30


 908              		.align	1
 909              		.global	I2C_ReceiveData
 910              		.syntax unified
 911              		.thumb
 912              		.thumb_func
 913              		.fpu softvfp
 915              	I2C_ReceiveData:
 916              	.LFB132:
 762:FWLIB/src/stm32f4xx_i2c.c **** }
 763:FWLIB/src/stm32f4xx_i2c.c **** 
 764:FWLIB/src/stm32f4xx_i2c.c **** /**
 765:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Returns the most recent received data by the I2Cx peripheral.
 766:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 767:FWLIB/src/stm32f4xx_i2c.c ****   * @retval The value of the received data.
 768:FWLIB/src/stm32f4xx_i2c.c ****   */
 769:FWLIB/src/stm32f4xx_i2c.c **** uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
 770:FWLIB/src/stm32f4xx_i2c.c **** {
 917              		.loc 1 770 0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		@ link register save eliminated.
 922              	.LVL75:
 771:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 772:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 773:FWLIB/src/stm32f4xx_i2c.c ****   /* Return the data in the DR register */
 774:FWLIB/src/stm32f4xx_i2c.c ****   return (uint8_t)I2Cx->DR;
 923              		.loc 1 774 0
 924 0000 008A     		ldrh	r0, [r0, #16]
 925              	.LVL76:
 775:FWLIB/src/stm32f4xx_i2c.c **** }
 926              		.loc 1 775 0
 927 0002 C0B2     		uxtb	r0, r0
 928 0004 7047     		bx	lr
 929              		.cfi_endproc
 930              	.LFE132:
 932              		.section	.text.I2C_TransmitPEC,"ax",%progbits
 933              		.align	1
 934              		.global	I2C_TransmitPEC
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 938              		.fpu softvfp
 940              	I2C_TransmitPEC:
 941              	.LFB133:
 776:FWLIB/src/stm32f4xx_i2c.c **** 
 777:FWLIB/src/stm32f4xx_i2c.c **** /**
 778:FWLIB/src/stm32f4xx_i2c.c ****   * @}
 779:FWLIB/src/stm32f4xx_i2c.c ****   */
 780:FWLIB/src/stm32f4xx_i2c.c **** 
 781:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group3 PEC management functions
 782:FWLIB/src/stm32f4xx_i2c.c ****  *  @brief   PEC management functions 
 783:FWLIB/src/stm32f4xx_i2c.c ****  *
 784:FWLIB/src/stm32f4xx_i2c.c **** @verbatim   
 785:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
 786:FWLIB/src/stm32f4xx_i2c.c ****                   ##### PEC management functions #####
 787:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
ARM GAS  /tmp/ccqsilHU.s 			page 31


 788:FWLIB/src/stm32f4xx_i2c.c **** 
 789:FWLIB/src/stm32f4xx_i2c.c **** @endverbatim
 790:FWLIB/src/stm32f4xx_i2c.c ****   * @{
 791:FWLIB/src/stm32f4xx_i2c.c ****   */
 792:FWLIB/src/stm32f4xx_i2c.c **** 
 793:FWLIB/src/stm32f4xx_i2c.c **** /**
 794:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C PEC transfer.
 795:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 796:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C PEC transmission.
 797:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 798:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 799:FWLIB/src/stm32f4xx_i2c.c ****   */
 800:FWLIB/src/stm32f4xx_i2c.c **** void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 801:FWLIB/src/stm32f4xx_i2c.c **** {
 942              		.loc 1 801 0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 947              	.LVL77:
 802:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 803:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 804:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 805:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 948              		.loc 1 805 0
 949 0000 31B9     		cbnz	r1, .L86
 806:FWLIB/src/stm32f4xx_i2c.c ****   {
 807:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C PEC transmission */
 808:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_PEC;
 809:FWLIB/src/stm32f4xx_i2c.c ****   }
 810:FWLIB/src/stm32f4xx_i2c.c ****   else
 811:FWLIB/src/stm32f4xx_i2c.c ****   {
 812:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C PEC transmission */
 813:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 950              		.loc 1 813 0
 951 0002 0388     		ldrh	r3, [r0]
 952 0004 9BB2     		uxth	r3, r3
 953 0006 23F48053 		bic	r3, r3, #4096
 954 000a 9BB2     		uxth	r3, r3
 955 000c 0380     		strh	r3, [r0]	@ movhi
 956 000e 7047     		bx	lr
 957              	.L86:
 808:FWLIB/src/stm32f4xx_i2c.c ****   }
 958              		.loc 1 808 0
 959 0010 0388     		ldrh	r3, [r0]
 960 0012 9BB2     		uxth	r3, r3
 961 0014 43F48053 		orr	r3, r3, #4096
 962 0018 0380     		strh	r3, [r0]	@ movhi
 963 001a 7047     		bx	lr
 964              		.cfi_endproc
 965              	.LFE133:
 967              		.section	.text.I2C_PECPositionConfig,"ax",%progbits
 968              		.align	1
 969              		.global	I2C_PECPositionConfig
 970              		.syntax unified
 971              		.thumb
 972              		.thumb_func
ARM GAS  /tmp/ccqsilHU.s 			page 32


 973              		.fpu softvfp
 975              	I2C_PECPositionConfig:
 976              	.LFB134:
 814:FWLIB/src/stm32f4xx_i2c.c ****   }
 815:FWLIB/src/stm32f4xx_i2c.c **** }
 816:FWLIB/src/stm32f4xx_i2c.c **** 
 817:FWLIB/src/stm32f4xx_i2c.c **** /**
 818:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Selects the specified I2C PEC position.
 819:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 820:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_PECPosition: specifies the PEC position. 
 821:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
 822:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_PECPosition_Next: indicates that the next byte is PEC
 823:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_PECPosition_Current: indicates that current byte is PEC
 824:FWLIB/src/stm32f4xx_i2c.c ****   *       
 825:FWLIB/src/stm32f4xx_i2c.c ****   * @note    This function configures the same bit (POS) as I2C_NACKPositionConfig()
 826:FWLIB/src/stm32f4xx_i2c.c ****   *          but is intended to be used in SMBUS mode while I2C_NACKPositionConfig() 
 827:FWLIB/src/stm32f4xx_i2c.c ****   *          is intended to used in I2C mode.
 828:FWLIB/src/stm32f4xx_i2c.c ****   *                
 829:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 830:FWLIB/src/stm32f4xx_i2c.c ****   */
 831:FWLIB/src/stm32f4xx_i2c.c **** void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
 832:FWLIB/src/stm32f4xx_i2c.c **** {
 977              		.loc 1 832 0
 978              		.cfi_startproc
 979              		@ args = 0, pretend = 0, frame = 0
 980              		@ frame_needed = 0, uses_anonymous_args = 0
 981              		@ link register save eliminated.
 982              	.LVL78:
 833:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 834:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 835:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
 836:FWLIB/src/stm32f4xx_i2c.c ****   if (I2C_PECPosition == I2C_PECPosition_Next)
 983              		.loc 1 836 0
 984 0000 B1F5006F 		cmp	r1, #2048
 985 0004 06D0     		beq	.L90
 837:FWLIB/src/stm32f4xx_i2c.c ****   {
 838:FWLIB/src/stm32f4xx_i2c.c ****     /* Next byte in shift register is PEC */
 839:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_PECPosition_Next;
 840:FWLIB/src/stm32f4xx_i2c.c ****   }
 841:FWLIB/src/stm32f4xx_i2c.c ****   else
 842:FWLIB/src/stm32f4xx_i2c.c ****   {
 843:FWLIB/src/stm32f4xx_i2c.c ****     /* Current byte in shift register is PEC */
 844:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= I2C_PECPosition_Current;
 986              		.loc 1 844 0
 987 0006 0388     		ldrh	r3, [r0]
 988 0008 9BB2     		uxth	r3, r3
 989 000a 23F40063 		bic	r3, r3, #2048
 990 000e 9BB2     		uxth	r3, r3
 991 0010 0380     		strh	r3, [r0]	@ movhi
 992 0012 7047     		bx	lr
 993              	.L90:
 839:FWLIB/src/stm32f4xx_i2c.c ****   }
 994              		.loc 1 839 0
 995 0014 0388     		ldrh	r3, [r0]
 996 0016 9BB2     		uxth	r3, r3
 997 0018 43F40063 		orr	r3, r3, #2048
 998 001c 0380     		strh	r3, [r0]	@ movhi
ARM GAS  /tmp/ccqsilHU.s 			page 33


 999 001e 7047     		bx	lr
 1000              		.cfi_endproc
 1001              	.LFE134:
 1003              		.section	.text.I2C_CalculatePEC,"ax",%progbits
 1004              		.align	1
 1005              		.global	I2C_CalculatePEC
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu softvfp
 1011              	I2C_CalculatePEC:
 1012              	.LFB135:
 845:FWLIB/src/stm32f4xx_i2c.c ****   }
 846:FWLIB/src/stm32f4xx_i2c.c **** }
 847:FWLIB/src/stm32f4xx_i2c.c **** 
 848:FWLIB/src/stm32f4xx_i2c.c **** /**
 849:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the PEC value calculation of the transferred bytes.
 850:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 851:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2Cx PEC value calculation.
 852:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 853:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 854:FWLIB/src/stm32f4xx_i2c.c ****   */
 855:FWLIB/src/stm32f4xx_i2c.c **** void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
 856:FWLIB/src/stm32f4xx_i2c.c **** {
 1013              		.loc 1 856 0
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 0
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017              		@ link register save eliminated.
 1018              	.LVL79:
 857:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 858:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 859:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 860:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 1019              		.loc 1 860 0
 1020 0000 31B9     		cbnz	r1, .L94
 861:FWLIB/src/stm32f4xx_i2c.c ****   {
 862:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C PEC calculation */
 863:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 |= I2C_CR1_ENPEC;
 864:FWLIB/src/stm32f4xx_i2c.c ****   }
 865:FWLIB/src/stm32f4xx_i2c.c ****   else
 866:FWLIB/src/stm32f4xx_i2c.c ****   {
 867:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C PEC calculation */
 868:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 1021              		.loc 1 868 0
 1022 0002 0388     		ldrh	r3, [r0]
 1023 0004 9BB2     		uxth	r3, r3
 1024 0006 23F02003 		bic	r3, r3, #32
 1025 000a 9BB2     		uxth	r3, r3
 1026 000c 0380     		strh	r3, [r0]	@ movhi
 1027 000e 7047     		bx	lr
 1028              	.L94:
 863:FWLIB/src/stm32f4xx_i2c.c ****   }
 1029              		.loc 1 863 0
 1030 0010 0388     		ldrh	r3, [r0]
 1031 0012 9BB2     		uxth	r3, r3
 1032 0014 43F02003 		orr	r3, r3, #32
ARM GAS  /tmp/ccqsilHU.s 			page 34


 1033 0018 0380     		strh	r3, [r0]	@ movhi
 1034 001a 7047     		bx	lr
 1035              		.cfi_endproc
 1036              	.LFE135:
 1038              		.section	.text.I2C_GetPEC,"ax",%progbits
 1039              		.align	1
 1040              		.global	I2C_GetPEC
 1041              		.syntax unified
 1042              		.thumb
 1043              		.thumb_func
 1044              		.fpu softvfp
 1046              	I2C_GetPEC:
 1047              	.LFB136:
 869:FWLIB/src/stm32f4xx_i2c.c ****   }
 870:FWLIB/src/stm32f4xx_i2c.c **** }
 871:FWLIB/src/stm32f4xx_i2c.c **** 
 872:FWLIB/src/stm32f4xx_i2c.c **** /**
 873:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Returns the PEC value for the specified I2C.
 874:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 875:FWLIB/src/stm32f4xx_i2c.c ****   * @retval The PEC value.
 876:FWLIB/src/stm32f4xx_i2c.c ****   */
 877:FWLIB/src/stm32f4xx_i2c.c **** uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
 878:FWLIB/src/stm32f4xx_i2c.c **** {
 1048              		.loc 1 878 0
 1049              		.cfi_startproc
 1050              		@ args = 0, pretend = 0, frame = 0
 1051              		@ frame_needed = 0, uses_anonymous_args = 0
 1052              		@ link register save eliminated.
 1053              	.LVL80:
 879:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 880:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 881:FWLIB/src/stm32f4xx_i2c.c ****   /* Return the selected I2C PEC value */
 882:FWLIB/src/stm32f4xx_i2c.c ****   return ((I2Cx->SR2) >> 8);
 1054              		.loc 1 882 0
 1055 0000 008B     		ldrh	r0, [r0, #24]
 1056              	.LVL81:
 883:FWLIB/src/stm32f4xx_i2c.c **** }
 1057              		.loc 1 883 0
 1058 0002 C0F30720 		ubfx	r0, r0, #8, #8
 1059 0006 7047     		bx	lr
 1060              		.cfi_endproc
 1061              	.LFE136:
 1063              		.section	.text.I2C_DMACmd,"ax",%progbits
 1064              		.align	1
 1065              		.global	I2C_DMACmd
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1069              		.fpu softvfp
 1071              	I2C_DMACmd:
 1072              	.LFB137:
 884:FWLIB/src/stm32f4xx_i2c.c **** 
 885:FWLIB/src/stm32f4xx_i2c.c **** /**
 886:FWLIB/src/stm32f4xx_i2c.c ****   * @}
 887:FWLIB/src/stm32f4xx_i2c.c ****   */
 888:FWLIB/src/stm32f4xx_i2c.c **** 
 889:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group4 DMA transfers management functions
ARM GAS  /tmp/ccqsilHU.s 			page 35


 890:FWLIB/src/stm32f4xx_i2c.c ****  *  @brief   DMA transfers management functions 
 891:FWLIB/src/stm32f4xx_i2c.c ****  *
 892:FWLIB/src/stm32f4xx_i2c.c **** @verbatim   
 893:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
 894:FWLIB/src/stm32f4xx_i2c.c ****                 ##### DMA transfers management functions #####
 895:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
 896:FWLIB/src/stm32f4xx_i2c.c ****   This section provides functions allowing to configure the I2C DMA channels 
 897:FWLIB/src/stm32f4xx_i2c.c ****   requests.
 898:FWLIB/src/stm32f4xx_i2c.c ****   
 899:FWLIB/src/stm32f4xx_i2c.c **** @endverbatim
 900:FWLIB/src/stm32f4xx_i2c.c ****   * @{
 901:FWLIB/src/stm32f4xx_i2c.c ****   */
 902:FWLIB/src/stm32f4xx_i2c.c **** 
 903:FWLIB/src/stm32f4xx_i2c.c **** /**
 904:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C DMA requests.
 905:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 906:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C DMA transfer.
 907:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 908:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 909:FWLIB/src/stm32f4xx_i2c.c ****   */
 910:FWLIB/src/stm32f4xx_i2c.c **** void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 911:FWLIB/src/stm32f4xx_i2c.c **** {
 1073              		.loc 1 911 0
 1074              		.cfi_startproc
 1075              		@ args = 0, pretend = 0, frame = 0
 1076              		@ frame_needed = 0, uses_anonymous_args = 0
 1077              		@ link register save eliminated.
 1078              	.LVL82:
 912:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 913:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 914:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 915:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 1079              		.loc 1 915 0
 1080 0000 31B9     		cbnz	r1, .L99
 916:FWLIB/src/stm32f4xx_i2c.c ****   {
 917:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C DMA requests */
 918:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR2 |= I2C_CR2_DMAEN;
 919:FWLIB/src/stm32f4xx_i2c.c ****   }
 920:FWLIB/src/stm32f4xx_i2c.c ****   else
 921:FWLIB/src/stm32f4xx_i2c.c ****   {
 922:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C DMA requests */
 923:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 1081              		.loc 1 923 0
 1082 0002 8388     		ldrh	r3, [r0, #4]
 1083 0004 9BB2     		uxth	r3, r3
 1084 0006 23F40063 		bic	r3, r3, #2048
 1085 000a 9BB2     		uxth	r3, r3
 1086 000c 8380     		strh	r3, [r0, #4]	@ movhi
 1087 000e 7047     		bx	lr
 1088              	.L99:
 918:FWLIB/src/stm32f4xx_i2c.c ****   }
 1089              		.loc 1 918 0
 1090 0010 8388     		ldrh	r3, [r0, #4]
 1091 0012 9BB2     		uxth	r3, r3
 1092 0014 43F40063 		orr	r3, r3, #2048
 1093 0018 8380     		strh	r3, [r0, #4]	@ movhi
 1094 001a 7047     		bx	lr
ARM GAS  /tmp/ccqsilHU.s 			page 36


 1095              		.cfi_endproc
 1096              	.LFE137:
 1098              		.section	.text.I2C_DMALastTransferCmd,"ax",%progbits
 1099              		.align	1
 1100              		.global	I2C_DMALastTransferCmd
 1101              		.syntax unified
 1102              		.thumb
 1103              		.thumb_func
 1104              		.fpu softvfp
 1106              	I2C_DMALastTransferCmd:
 1107              	.LFB138:
 924:FWLIB/src/stm32f4xx_i2c.c ****   }
 925:FWLIB/src/stm32f4xx_i2c.c **** }
 926:FWLIB/src/stm32f4xx_i2c.c **** 
 927:FWLIB/src/stm32f4xx_i2c.c **** /**
 928:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Specifies that the next DMA transfer is the last one.
 929:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
 930:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the I2C DMA last transfer.
 931:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
 932:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
 933:FWLIB/src/stm32f4xx_i2c.c ****   */
 934:FWLIB/src/stm32f4xx_i2c.c **** void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
 935:FWLIB/src/stm32f4xx_i2c.c **** {
 1108              		.loc 1 935 0
 1109              		.cfi_startproc
 1110              		@ args = 0, pretend = 0, frame = 0
 1111              		@ frame_needed = 0, uses_anonymous_args = 0
 1112              		@ link register save eliminated.
 1113              	.LVL83:
 936:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
 937:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
 938:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 939:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 1114              		.loc 1 939 0
 1115 0000 31B9     		cbnz	r1, .L103
 940:FWLIB/src/stm32f4xx_i2c.c ****   {
 941:FWLIB/src/stm32f4xx_i2c.c ****     /* Next DMA transfer is the last transfer */
 942:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR2 |= I2C_CR2_LAST;
 943:FWLIB/src/stm32f4xx_i2c.c ****   }
 944:FWLIB/src/stm32f4xx_i2c.c ****   else
 945:FWLIB/src/stm32f4xx_i2c.c ****   {
 946:FWLIB/src/stm32f4xx_i2c.c ****     /* Next DMA transfer is not the last transfer */
 947:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 1116              		.loc 1 947 0
 1117 0002 8388     		ldrh	r3, [r0, #4]
 1118 0004 9BB2     		uxth	r3, r3
 1119 0006 23F48053 		bic	r3, r3, #4096
 1120 000a 9BB2     		uxth	r3, r3
 1121 000c 8380     		strh	r3, [r0, #4]	@ movhi
 1122 000e 7047     		bx	lr
 1123              	.L103:
 942:FWLIB/src/stm32f4xx_i2c.c ****   }
 1124              		.loc 1 942 0
 1125 0010 8388     		ldrh	r3, [r0, #4]
 1126 0012 9BB2     		uxth	r3, r3
 1127 0014 43F48053 		orr	r3, r3, #4096
 1128 0018 8380     		strh	r3, [r0, #4]	@ movhi
ARM GAS  /tmp/ccqsilHU.s 			page 37


 1129 001a 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE138:
 1133              		.section	.text.I2C_ReadRegister,"ax",%progbits
 1134              		.align	1
 1135              		.global	I2C_ReadRegister
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1139              		.fpu softvfp
 1141              	I2C_ReadRegister:
 1142              	.LFB139:
 948:FWLIB/src/stm32f4xx_i2c.c ****   }
 949:FWLIB/src/stm32f4xx_i2c.c **** }
 950:FWLIB/src/stm32f4xx_i2c.c **** 
 951:FWLIB/src/stm32f4xx_i2c.c **** /**
 952:FWLIB/src/stm32f4xx_i2c.c ****   * @}
 953:FWLIB/src/stm32f4xx_i2c.c ****   */
 954:FWLIB/src/stm32f4xx_i2c.c **** 
 955:FWLIB/src/stm32f4xx_i2c.c **** /** @defgroup I2C_Group5 Interrupts events and flags management functions
 956:FWLIB/src/stm32f4xx_i2c.c ****  *  @brief   Interrupts, events and flags management functions
 957:FWLIB/src/stm32f4xx_i2c.c ****  *
 958:FWLIB/src/stm32f4xx_i2c.c **** @verbatim   
 959:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
 960:FWLIB/src/stm32f4xx_i2c.c ****           ##### Interrupts, events and flags management functions #####
 961:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
 962:FWLIB/src/stm32f4xx_i2c.c ****     [..]
 963:FWLIB/src/stm32f4xx_i2c.c ****     This section provides functions allowing to configure the I2C Interrupts 
 964:FWLIB/src/stm32f4xx_i2c.c ****     sources and check or clear the flags or pending bits status.
 965:FWLIB/src/stm32f4xx_i2c.c ****     The user should identify which mode will be used in his application to manage 
 966:FWLIB/src/stm32f4xx_i2c.c ****     the communication: Polling mode, Interrupt mode or DMA mode. 
 967:FWLIB/src/stm32f4xx_i2c.c **** 
 968:FWLIB/src/stm32f4xx_i2c.c **** 
 969:FWLIB/src/stm32f4xx_i2c.c ****                 ##### I2C State Monitoring Functions #####                   
 970:FWLIB/src/stm32f4xx_i2c.c ****  =============================================================================== 
 971:FWLIB/src/stm32f4xx_i2c.c ****     [..]  
 972:FWLIB/src/stm32f4xx_i2c.c ****     This I2C driver provides three different ways for I2C state monitoring
 973:FWLIB/src/stm32f4xx_i2c.c ****     depending on the application requirements and constraints:
 974:FWLIB/src/stm32f4xx_i2c.c ****          
 975:FWLIB/src/stm32f4xx_i2c.c ****    
 976:FWLIB/src/stm32f4xx_i2c.c ****      (#) Basic state monitoring (Using I2C_CheckEvent() function)
 977:FWLIB/src/stm32f4xx_i2c.c ****      
 978:FWLIB/src/stm32f4xx_i2c.c ****         It compares the status registers (SR1 and SR2) content to a given event
 979:FWLIB/src/stm32f4xx_i2c.c ****         (can be the combination of one or more flags).
 980:FWLIB/src/stm32f4xx_i2c.c ****         It returns SUCCESS if the current status includes the given flags 
 981:FWLIB/src/stm32f4xx_i2c.c ****         and returns ERROR if one or more flags are missing in the current status.
 982:FWLIB/src/stm32f4xx_i2c.c **** 
 983:FWLIB/src/stm32f4xx_i2c.c ****           (++) When to use
 984:FWLIB/src/stm32f4xx_i2c.c ****              (+++) This function is suitable for most applications as well as for startup 
 985:FWLIB/src/stm32f4xx_i2c.c ****                activity since the events are fully described in the product reference 
 986:FWLIB/src/stm32f4xx_i2c.c ****                manual (RM0090).
 987:FWLIB/src/stm32f4xx_i2c.c ****              (+++) It is also suitable for users who need to define their own events.
 988:FWLIB/src/stm32f4xx_i2c.c **** 
 989:FWLIB/src/stm32f4xx_i2c.c ****           (++) Limitations
 990:FWLIB/src/stm32f4xx_i2c.c ****                If an error occurs (ie. error flags are set besides to the monitored 
 991:FWLIB/src/stm32f4xx_i2c.c ****                flags), the I2C_CheckEvent() function may return SUCCESS despite 
 992:FWLIB/src/stm32f4xx_i2c.c ****                the communication hold or corrupted real state. 
ARM GAS  /tmp/ccqsilHU.s 			page 38


 993:FWLIB/src/stm32f4xx_i2c.c ****                In this case, it is advised to use error interrupts to monitor 
 994:FWLIB/src/stm32f4xx_i2c.c ****                the error events and handle them in the interrupt IRQ handler.
 995:FWLIB/src/stm32f4xx_i2c.c ****          
 996:FWLIB/src/stm32f4xx_i2c.c ****      -@@- For error management, it is advised to use the following functions:
 997:FWLIB/src/stm32f4xx_i2c.c ****         (+@@) I2C_ITConfig() to configure and enable the error interrupts (I2C_IT_ERR).
 998:FWLIB/src/stm32f4xx_i2c.c ****         (+@@) I2Cx_ER_IRQHandler() which is called when the error interrupt occurs.
 999:FWLIB/src/stm32f4xx_i2c.c ****               Where x is the peripheral instance (I2C1, I2C2 ...)
1000:FWLIB/src/stm32f4xx_i2c.c ****         (+@@) I2C_GetFlagStatus() or I2C_GetITStatus()  to be called into the 
1001:FWLIB/src/stm32f4xx_i2c.c ****               I2Cx_ER_IRQHandler() function in order to determine which error occurred.
1002:FWLIB/src/stm32f4xx_i2c.c ****         (+@@) I2C_ClearFlag() or I2C_ClearITPendingBit() and/or I2C_SoftwareResetCmd() 
1003:FWLIB/src/stm32f4xx_i2c.c ****               and/or I2C_GenerateStop() in order to clear the error flag and source 
1004:FWLIB/src/stm32f4xx_i2c.c ****               and return to correct  communication status.
1005:FWLIB/src/stm32f4xx_i2c.c ****              
1006:FWLIB/src/stm32f4xx_i2c.c ****  
1007:FWLIB/src/stm32f4xx_i2c.c ****      (#) Advanced state monitoring (Using the function I2C_GetLastEvent())
1008:FWLIB/src/stm32f4xx_i2c.c **** 
1009:FWLIB/src/stm32f4xx_i2c.c ****         Using the function I2C_GetLastEvent() which returns the image of both status 
1010:FWLIB/src/stm32f4xx_i2c.c ****         registers in a single word (uint32_t) (Status Register 2 value is shifted left 
1011:FWLIB/src/stm32f4xx_i2c.c ****         by 16 bits and concatenated to Status Register 1).
1012:FWLIB/src/stm32f4xx_i2c.c **** 
1013:FWLIB/src/stm32f4xx_i2c.c ****           (++) When to use
1014:FWLIB/src/stm32f4xx_i2c.c ****              (+++) This function is suitable for the same applications above but it 
1015:FWLIB/src/stm32f4xx_i2c.c ****                allows to overcome the mentioned limitation of I2C_GetFlagStatus() 
1016:FWLIB/src/stm32f4xx_i2c.c ****                function.
1017:FWLIB/src/stm32f4xx_i2c.c ****              (+++) The returned value could be compared to events already defined in 
1018:FWLIB/src/stm32f4xx_i2c.c ****                the library (stm32f4xx_i2c.h) or to custom values defined by user.
1019:FWLIB/src/stm32f4xx_i2c.c ****                This function is suitable when multiple flags are monitored at the 
1020:FWLIB/src/stm32f4xx_i2c.c ****                same time.
1021:FWLIB/src/stm32f4xx_i2c.c ****              (+++) At the opposite of I2C_CheckEvent() function, this function allows 
1022:FWLIB/src/stm32f4xx_i2c.c ****                user to choose when an event is accepted (when all events flags are 
1023:FWLIB/src/stm32f4xx_i2c.c ****                set and no other flags are set or just when the needed flags are set 
1024:FWLIB/src/stm32f4xx_i2c.c ****                like I2C_CheckEvent() function.
1025:FWLIB/src/stm32f4xx_i2c.c **** 
1026:FWLIB/src/stm32f4xx_i2c.c ****           (++) Limitations
1027:FWLIB/src/stm32f4xx_i2c.c ****              (+++) User may need to define his own events.
1028:FWLIB/src/stm32f4xx_i2c.c ****              (+++) Same remark concerning the error management is applicable for this 
1029:FWLIB/src/stm32f4xx_i2c.c ****                function if user decides to check only regular communication flags 
1030:FWLIB/src/stm32f4xx_i2c.c ****                (and ignores error flags).
1031:FWLIB/src/stm32f4xx_i2c.c ****       
1032:FWLIB/src/stm32f4xx_i2c.c ****  
1033:FWLIB/src/stm32f4xx_i2c.c ****      (#) Flag-based state monitoring (Using the function I2C_GetFlagStatus())
1034:FWLIB/src/stm32f4xx_i2c.c ****      
1035:FWLIB/src/stm32f4xx_i2c.c ****       Using the function I2C_GetFlagStatus() which simply returns the status of 
1036:FWLIB/src/stm32f4xx_i2c.c ****       one single flag (ie. I2C_FLAG_RXNE ...). 
1037:FWLIB/src/stm32f4xx_i2c.c **** 
1038:FWLIB/src/stm32f4xx_i2c.c ****           (++) When to use
1039:FWLIB/src/stm32f4xx_i2c.c ****              (+++) This function could be used for specific applications or in debug 
1040:FWLIB/src/stm32f4xx_i2c.c ****                phase.
1041:FWLIB/src/stm32f4xx_i2c.c ****              (+++) It is suitable when only one flag checking is needed (most I2C 
1042:FWLIB/src/stm32f4xx_i2c.c ****                events are monitored through multiple flags).
1043:FWLIB/src/stm32f4xx_i2c.c ****           (++) Limitations: 
1044:FWLIB/src/stm32f4xx_i2c.c ****              (+++) When calling this function, the Status register is accessed. 
1045:FWLIB/src/stm32f4xx_i2c.c ****                Some flags are cleared when the status register is accessed. 
1046:FWLIB/src/stm32f4xx_i2c.c ****                So checking the status of one Flag, may clear other ones.
1047:FWLIB/src/stm32f4xx_i2c.c ****              (+++) Function may need to be called twice or more in order to monitor 
1048:FWLIB/src/stm32f4xx_i2c.c ****                one single event.
1049:FWLIB/src/stm32f4xx_i2c.c ****  
ARM GAS  /tmp/ccqsilHU.s 			page 39


1050:FWLIB/src/stm32f4xx_i2c.c ****    For detailed description of Events, please refer to section I2C_Events in 
1051:FWLIB/src/stm32f4xx_i2c.c ****    stm32f4xx_i2c.h file.
1052:FWLIB/src/stm32f4xx_i2c.c ****        
1053:FWLIB/src/stm32f4xx_i2c.c **** @endverbatim
1054:FWLIB/src/stm32f4xx_i2c.c ****   * @{
1055:FWLIB/src/stm32f4xx_i2c.c ****   */
1056:FWLIB/src/stm32f4xx_i2c.c ****    
1057:FWLIB/src/stm32f4xx_i2c.c **** /**
1058:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Reads the specified I2C register and returns its value.
1059:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_Register: specifies the register to read.
1060:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1061:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_CR1:  CR1 register.
1062:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_CR2:   CR2 register.
1063:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_OAR1:  OAR1 register.
1064:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_OAR2:  OAR2 register.
1065:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_DR:    DR register.
1066:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_SR1:   SR1 register.
1067:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_SR2:   SR2 register.
1068:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_CCR:   CCR register.
1069:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_Register_TRISE: TRISE register.
1070:FWLIB/src/stm32f4xx_i2c.c ****   * @retval The value of the read register.
1071:FWLIB/src/stm32f4xx_i2c.c ****   */
1072:FWLIB/src/stm32f4xx_i2c.c **** uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
1073:FWLIB/src/stm32f4xx_i2c.c **** {
 1143              		.loc 1 1073 0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 8
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 1148              	.LVL84:
 1149 0000 82B0     		sub	sp, sp, #8
 1150              	.LCFI5:
 1151              		.cfi_def_cfa_offset 8
1074:FWLIB/src/stm32f4xx_i2c.c ****   __IO uint32_t tmp = 0;
 1152              		.loc 1 1074 0
 1153 0002 0023     		movs	r3, #0
 1154 0004 0193     		str	r3, [sp, #4]
1075:FWLIB/src/stm32f4xx_i2c.c **** 
1076:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1077:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1078:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_REGISTER(I2C_Register));
1079:FWLIB/src/stm32f4xx_i2c.c **** 
1080:FWLIB/src/stm32f4xx_i2c.c ****   tmp = (uint32_t) I2Cx;
 1155              		.loc 1 1080 0
 1156 0006 0190     		str	r0, [sp, #4]
1081:FWLIB/src/stm32f4xx_i2c.c ****   tmp += I2C_Register;
 1157              		.loc 1 1081 0
 1158 0008 019B     		ldr	r3, [sp, #4]
 1159 000a 1944     		add	r1, r1, r3
 1160              	.LVL85:
 1161 000c 0191     		str	r1, [sp, #4]
1082:FWLIB/src/stm32f4xx_i2c.c **** 
1083:FWLIB/src/stm32f4xx_i2c.c ****   /* Return the selected register value */
1084:FWLIB/src/stm32f4xx_i2c.c ****   return (*(__IO uint16_t *) tmp);
 1162              		.loc 1 1084 0
 1163 000e 019B     		ldr	r3, [sp, #4]
 1164 0010 1888     		ldrh	r0, [r3]
ARM GAS  /tmp/ccqsilHU.s 			page 40


 1165              	.LVL86:
1085:FWLIB/src/stm32f4xx_i2c.c **** }
 1166              		.loc 1 1085 0
 1167 0012 80B2     		uxth	r0, r0
 1168 0014 02B0     		add	sp, sp, #8
 1169              	.LCFI6:
 1170              		.cfi_def_cfa_offset 0
 1171              		@ sp needed
 1172 0016 7047     		bx	lr
 1173              		.cfi_endproc
 1174              	.LFE139:
 1176              		.section	.text.I2C_ITConfig,"ax",%progbits
 1177              		.align	1
 1178              		.global	I2C_ITConfig
 1179              		.syntax unified
 1180              		.thumb
 1181              		.thumb_func
 1182              		.fpu softvfp
 1184              	I2C_ITConfig:
 1185              	.LFB140:
1086:FWLIB/src/stm32f4xx_i2c.c **** 
1087:FWLIB/src/stm32f4xx_i2c.c **** /**
1088:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Enables or disables the specified I2C interrupts.
1089:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1090:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_IT: specifies the I2C interrupts sources to be enabled or disabled. 
1091:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be any combination of the following values:
1092:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BUF: Buffer interrupt mask
1093:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_EVT: Event interrupt mask
1094:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ERR: Error interrupt mask
1095:FWLIB/src/stm32f4xx_i2c.c ****   * @param  NewState: new state of the specified I2C interrupts.
1096:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be: ENABLE or DISABLE.
1097:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
1098:FWLIB/src/stm32f4xx_i2c.c ****   */
1099:FWLIB/src/stm32f4xx_i2c.c **** void I2C_ITConfig(I2C_TypeDef* I2Cx, uint16_t I2C_IT, FunctionalState NewState)
1100:FWLIB/src/stm32f4xx_i2c.c **** {
 1186              		.loc 1 1100 0
 1187              		.cfi_startproc
 1188              		@ args = 0, pretend = 0, frame = 0
 1189              		@ frame_needed = 0, uses_anonymous_args = 0
 1190              		@ link register save eliminated.
 1191              	.LVL87:
1101:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1102:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1103:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1104:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CONFIG_IT(I2C_IT));
1105:FWLIB/src/stm32f4xx_i2c.c ****   
1106:FWLIB/src/stm32f4xx_i2c.c ****   if (NewState != DISABLE)
 1192              		.loc 1 1106 0
 1193 0000 2AB9     		cbnz	r2, .L109
1107:FWLIB/src/stm32f4xx_i2c.c ****   {
1108:FWLIB/src/stm32f4xx_i2c.c ****     /* Enable the selected I2C interrupts */
1109:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR2 |= I2C_IT;
1110:FWLIB/src/stm32f4xx_i2c.c ****   }
1111:FWLIB/src/stm32f4xx_i2c.c ****   else
1112:FWLIB/src/stm32f4xx_i2c.c ****   {
1113:FWLIB/src/stm32f4xx_i2c.c ****     /* Disable the selected I2C interrupts */
1114:FWLIB/src/stm32f4xx_i2c.c ****     I2Cx->CR2 &= (uint16_t)~I2C_IT;
ARM GAS  /tmp/ccqsilHU.s 			page 41


 1194              		.loc 1 1114 0
 1195 0002 8388     		ldrh	r3, [r0, #4]
 1196 0004 C943     		mvns	r1, r1
 1197              	.LVL88:
 1198 0006 89B2     		uxth	r1, r1
 1199 0008 1940     		ands	r1, r1, r3
 1200 000a 8180     		strh	r1, [r0, #4]	@ movhi
 1201 000c 7047     		bx	lr
 1202              	.LVL89:
 1203              	.L109:
1109:FWLIB/src/stm32f4xx_i2c.c ****   }
 1204              		.loc 1 1109 0
 1205 000e 8388     		ldrh	r3, [r0, #4]
 1206 0010 9BB2     		uxth	r3, r3
 1207 0012 1943     		orrs	r1, r1, r3
 1208              	.LVL90:
 1209 0014 8180     		strh	r1, [r0, #4]	@ movhi
 1210 0016 7047     		bx	lr
 1211              		.cfi_endproc
 1212              	.LFE140:
 1214              		.section	.text.I2C_CheckEvent,"ax",%progbits
 1215              		.align	1
 1216              		.global	I2C_CheckEvent
 1217              		.syntax unified
 1218              		.thumb
 1219              		.thumb_func
 1220              		.fpu softvfp
 1222              	I2C_CheckEvent:
 1223              	.LFB141:
1115:FWLIB/src/stm32f4xx_i2c.c ****   }
1116:FWLIB/src/stm32f4xx_i2c.c **** }
1117:FWLIB/src/stm32f4xx_i2c.c **** 
1118:FWLIB/src/stm32f4xx_i2c.c **** /*
1119:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
1120:FWLIB/src/stm32f4xx_i2c.c ****                           1. Basic state monitoring                    
1121:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
1122:FWLIB/src/stm32f4xx_i2c.c ****  */
1123:FWLIB/src/stm32f4xx_i2c.c **** 
1124:FWLIB/src/stm32f4xx_i2c.c **** /**
1125:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Checks whether the last I2Cx Event is equal to the one passed
1126:FWLIB/src/stm32f4xx_i2c.c ****   *         as parameter.
1127:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1128:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_EVENT: specifies the event to be checked. 
1129:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1130:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED: EV1
1131:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED: EV1
1132:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED: EV1
1133:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED: EV1
1134:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED: EV1
1135:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_BYTE_RECEIVED: EV2
1136:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF): EV2
1137:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL): EV2
1138:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_BYTE_TRANSMITTED: EV3
1139:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF): EV3
1140:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL): EV3
1141:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_ACK_FAILURE: EV3_2
1142:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_SLAVE_STOP_DETECTED: EV4
ARM GAS  /tmp/ccqsilHU.s 			page 42


1143:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_MODE_SELECT: EV5
1144:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED: EV6     
1145:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED: EV6
1146:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_BYTE_RECEIVED: EV7
1147:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_BYTE_TRANSMITTING: EV8
1148:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_BYTE_TRANSMITTED: EV8_2
1149:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_EVENT_MASTER_MODE_ADDRESS10: EV9
1150:FWLIB/src/stm32f4xx_i2c.c ****   *     
1151:FWLIB/src/stm32f4xx_i2c.c ****   * @note   For detailed description of Events, please refer to section I2C_Events
1152:FWLIB/src/stm32f4xx_i2c.c ****   *         in stm32f4xx_i2c.h file.
1153:FWLIB/src/stm32f4xx_i2c.c ****   *    
1154:FWLIB/src/stm32f4xx_i2c.c ****   * @retval An ErrorStatus enumeration value:
1155:FWLIB/src/stm32f4xx_i2c.c ****   *           - SUCCESS: Last event is equal to the I2C_EVENT
1156:FWLIB/src/stm32f4xx_i2c.c ****   *           - ERROR: Last event is different from the I2C_EVENT
1157:FWLIB/src/stm32f4xx_i2c.c ****   */
1158:FWLIB/src/stm32f4xx_i2c.c **** ErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, uint32_t I2C_EVENT)
1159:FWLIB/src/stm32f4xx_i2c.c **** {
 1224              		.loc 1 1159 0
 1225              		.cfi_startproc
 1226              		@ args = 0, pretend = 0, frame = 0
 1227              		@ frame_needed = 0, uses_anonymous_args = 0
 1228              		@ link register save eliminated.
 1229              	.LVL91:
1160:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t lastevent = 0;
1161:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
1162:FWLIB/src/stm32f4xx_i2c.c ****   ErrorStatus status = ERROR;
1163:FWLIB/src/stm32f4xx_i2c.c **** 
1164:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1165:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1166:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_EVENT(I2C_EVENT));
1167:FWLIB/src/stm32f4xx_i2c.c **** 
1168:FWLIB/src/stm32f4xx_i2c.c ****   /* Read the I2Cx status register */
1169:FWLIB/src/stm32f4xx_i2c.c ****   flag1 = I2Cx->SR1;
 1230              		.loc 1 1169 0
 1231 0000 838A     		ldrh	r3, [r0, #20]
 1232 0002 9BB2     		uxth	r3, r3
 1233              	.LVL92:
1170:FWLIB/src/stm32f4xx_i2c.c ****   flag2 = I2Cx->SR2;
 1234              		.loc 1 1170 0
 1235 0004 028B     		ldrh	r2, [r0, #24]
 1236              	.LVL93:
1171:FWLIB/src/stm32f4xx_i2c.c ****   flag2 = flag2 << 16;
1172:FWLIB/src/stm32f4xx_i2c.c **** 
1173:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the last event value from I2C status register */
1174:FWLIB/src/stm32f4xx_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_MASK;
 1237              		.loc 1 1174 0
 1238 0006 43EA0243 		orr	r3, r3, r2, lsl #16
 1239              	.LVL94:
 1240 000a 23F07F43 		bic	r3, r3, #-16777216
 1241              	.LVL95:
1175:FWLIB/src/stm32f4xx_i2c.c **** 
1176:FWLIB/src/stm32f4xx_i2c.c ****   /* Check whether the last event contains the I2C_EVENT */
1177:FWLIB/src/stm32f4xx_i2c.c ****   if ((lastevent & I2C_EVENT) == I2C_EVENT)
 1242              		.loc 1 1177 0
 1243 000e 31EA0303 		bics	r3, r1, r3
 1244              	.LVL96:
 1245 0012 01D0     		beq	.L113
ARM GAS  /tmp/ccqsilHU.s 			page 43


1178:FWLIB/src/stm32f4xx_i2c.c ****   {
1179:FWLIB/src/stm32f4xx_i2c.c ****     /* SUCCESS: last event is equal to I2C_EVENT */
1180:FWLIB/src/stm32f4xx_i2c.c ****     status = SUCCESS;
1181:FWLIB/src/stm32f4xx_i2c.c ****   }
1182:FWLIB/src/stm32f4xx_i2c.c ****   else
1183:FWLIB/src/stm32f4xx_i2c.c ****   {
1184:FWLIB/src/stm32f4xx_i2c.c ****     /* ERROR: last event is different from I2C_EVENT */
1185:FWLIB/src/stm32f4xx_i2c.c ****     status = ERROR;
 1246              		.loc 1 1185 0
 1247 0014 0020     		movs	r0, #0
 1248              	.LVL97:
1186:FWLIB/src/stm32f4xx_i2c.c ****   }
1187:FWLIB/src/stm32f4xx_i2c.c ****   /* Return status */
1188:FWLIB/src/stm32f4xx_i2c.c ****   return status;
1189:FWLIB/src/stm32f4xx_i2c.c **** }
 1249              		.loc 1 1189 0
 1250 0016 7047     		bx	lr
 1251              	.LVL98:
 1252              	.L113:
1180:FWLIB/src/stm32f4xx_i2c.c ****   }
 1253              		.loc 1 1180 0
 1254 0018 0120     		movs	r0, #1
 1255              	.LVL99:
 1256 001a 7047     		bx	lr
 1257              		.cfi_endproc
 1258              	.LFE141:
 1260              		.section	.text.I2C_GetLastEvent,"ax",%progbits
 1261              		.align	1
 1262              		.global	I2C_GetLastEvent
 1263              		.syntax unified
 1264              		.thumb
 1265              		.thumb_func
 1266              		.fpu softvfp
 1268              	I2C_GetLastEvent:
 1269              	.LFB142:
1190:FWLIB/src/stm32f4xx_i2c.c **** 
1191:FWLIB/src/stm32f4xx_i2c.c **** /*
1192:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
1193:FWLIB/src/stm32f4xx_i2c.c ****                           2. Advanced state monitoring                   
1194:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
1195:FWLIB/src/stm32f4xx_i2c.c ****  */
1196:FWLIB/src/stm32f4xx_i2c.c **** 
1197:FWLIB/src/stm32f4xx_i2c.c **** /**
1198:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Returns the last I2Cx Event.
1199:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1200:FWLIB/src/stm32f4xx_i2c.c ****   *     
1201:FWLIB/src/stm32f4xx_i2c.c ****   * @note   For detailed description of Events, please refer to section I2C_Events
1202:FWLIB/src/stm32f4xx_i2c.c ****   *         in stm32f4xx_i2c.h file.
1203:FWLIB/src/stm32f4xx_i2c.c ****   *    
1204:FWLIB/src/stm32f4xx_i2c.c ****   * @retval The last event
1205:FWLIB/src/stm32f4xx_i2c.c ****   */
1206:FWLIB/src/stm32f4xx_i2c.c **** uint32_t I2C_GetLastEvent(I2C_TypeDef* I2Cx)
1207:FWLIB/src/stm32f4xx_i2c.c **** {
 1270              		.loc 1 1207 0
 1271              		.cfi_startproc
 1272              		@ args = 0, pretend = 0, frame = 0
 1273              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccqsilHU.s 			page 44


 1274              		@ link register save eliminated.
 1275              	.LVL100:
1208:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t lastevent = 0;
1209:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t flag1 = 0, flag2 = 0;
1210:FWLIB/src/stm32f4xx_i2c.c **** 
1211:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1212:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1213:FWLIB/src/stm32f4xx_i2c.c **** 
1214:FWLIB/src/stm32f4xx_i2c.c ****   /* Read the I2Cx status register */
1215:FWLIB/src/stm32f4xx_i2c.c ****   flag1 = I2Cx->SR1;
 1276              		.loc 1 1215 0
 1277 0000 838A     		ldrh	r3, [r0, #20]
 1278 0002 9BB2     		uxth	r3, r3
 1279              	.LVL101:
1216:FWLIB/src/stm32f4xx_i2c.c ****   flag2 = I2Cx->SR2;
 1280              		.loc 1 1216 0
 1281 0004 008B     		ldrh	r0, [r0, #24]
 1282              	.LVL102:
1217:FWLIB/src/stm32f4xx_i2c.c ****   flag2 = flag2 << 16;
1218:FWLIB/src/stm32f4xx_i2c.c **** 
1219:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the last event value from I2C status register */
1220:FWLIB/src/stm32f4xx_i2c.c ****   lastevent = (flag1 | flag2) & FLAG_MASK;
 1283              		.loc 1 1220 0
 1284 0006 43EA0040 		orr	r0, r3, r0, lsl #16
 1285              	.LVL103:
1221:FWLIB/src/stm32f4xx_i2c.c **** 
1222:FWLIB/src/stm32f4xx_i2c.c ****   /* Return status */
1223:FWLIB/src/stm32f4xx_i2c.c ****   return lastevent;
1224:FWLIB/src/stm32f4xx_i2c.c **** }
 1286              		.loc 1 1224 0
 1287 000a 20F07F40 		bic	r0, r0, #-16777216
 1288              	.LVL104:
 1289 000e 7047     		bx	lr
 1290              		.cfi_endproc
 1291              	.LFE142:
 1293              		.section	.text.I2C_GetFlagStatus,"ax",%progbits
 1294              		.align	1
 1295              		.global	I2C_GetFlagStatus
 1296              		.syntax unified
 1297              		.thumb
 1298              		.thumb_func
 1299              		.fpu softvfp
 1301              	I2C_GetFlagStatus:
 1302              	.LFB143:
1225:FWLIB/src/stm32f4xx_i2c.c **** 
1226:FWLIB/src/stm32f4xx_i2c.c **** /*
1227:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================
1228:FWLIB/src/stm32f4xx_i2c.c ****                           3. Flag-based state monitoring                   
1229:FWLIB/src/stm32f4xx_i2c.c ****  ===============================================================================  
1230:FWLIB/src/stm32f4xx_i2c.c ****  */
1231:FWLIB/src/stm32f4xx_i2c.c **** 
1232:FWLIB/src/stm32f4xx_i2c.c **** /**
1233:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Checks whether the specified I2C flag is set or not.
1234:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1235:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_FLAG: specifies the flag to check. 
1236:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1237:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_DUALF: Dual flag (Slave mode)
ARM GAS  /tmp/ccqsilHU.s 			page 45


1238:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
1239:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
1240:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_GENCALL: General call header flag (Slave mode)
1241:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TRA: Transmitter/Receiver flag
1242:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BUSY: Bus busy flag
1243:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_MSL: Master/Slave flag
1244:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1245:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1246:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_PECERR: PEC error in reception flag
1247:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1248:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_AF: Acknowledge failure flag
1249:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1250:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BERR: Bus error flag
1251:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TXE: Data register empty flag (Transmitter)
1252:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_RXNE: Data register not empty (Receiver) flag
1253:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_STOPF: Stop detection flag (Slave mode)
1254:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
1255:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BTF: Byte transfer finished flag
1256:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ADDR: Address sent flag (Master mode) "ADSL"
1257:FWLIB/src/stm32f4xx_i2c.c ****   *                                Address matched flag (Slave mode)"ENDAD"
1258:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
1259:FWLIB/src/stm32f4xx_i2c.c ****   * @retval The new state of I2C_FLAG (SET or RESET).
1260:FWLIB/src/stm32f4xx_i2c.c ****   */
1261:FWLIB/src/stm32f4xx_i2c.c **** FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1262:FWLIB/src/stm32f4xx_i2c.c **** {
 1303              		.loc 1 1262 0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 8
 1306              		@ frame_needed = 0, uses_anonymous_args = 0
 1307              		@ link register save eliminated.
 1308              	.LVL105:
 1309 0000 82B0     		sub	sp, sp, #8
 1310              	.LCFI7:
 1311              		.cfi_def_cfa_offset 8
 1312              	.LVL106:
1263:FWLIB/src/stm32f4xx_i2c.c ****   FlagStatus bitstatus = RESET;
1264:FWLIB/src/stm32f4xx_i2c.c ****   __IO uint32_t i2creg = 0, i2cxbase = 0;
 1313              		.loc 1 1264 0
 1314 0002 0023     		movs	r3, #0
 1315 0004 0193     		str	r3, [sp, #4]
 1316 0006 0093     		str	r3, [sp]
1265:FWLIB/src/stm32f4xx_i2c.c **** 
1266:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1267:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1268:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
1269:FWLIB/src/stm32f4xx_i2c.c **** 
1270:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the I2Cx peripheral base address */
1271:FWLIB/src/stm32f4xx_i2c.c ****   i2cxbase = (uint32_t)I2Cx;
 1317              		.loc 1 1271 0
 1318 0008 0090     		str	r0, [sp]
1272:FWLIB/src/stm32f4xx_i2c.c ****   
1273:FWLIB/src/stm32f4xx_i2c.c ****   /* Read flag register index */
1274:FWLIB/src/stm32f4xx_i2c.c ****   i2creg = I2C_FLAG >> 28;
 1319              		.loc 1 1274 0
 1320 000a 0B0F     		lsrs	r3, r1, #28
 1321 000c 0193     		str	r3, [sp, #4]
1275:FWLIB/src/stm32f4xx_i2c.c ****   
ARM GAS  /tmp/ccqsilHU.s 			page 46


1276:FWLIB/src/stm32f4xx_i2c.c ****   /* Get bit[23:0] of the flag */
1277:FWLIB/src/stm32f4xx_i2c.c ****   I2C_FLAG &= FLAG_MASK;
 1322              		.loc 1 1277 0
 1323 000e 21F07F41 		bic	r1, r1, #-16777216
 1324              	.LVL107:
1278:FWLIB/src/stm32f4xx_i2c.c ****   
1279:FWLIB/src/stm32f4xx_i2c.c ****   if(i2creg != 0)
 1325              		.loc 1 1279 0
 1326 0012 019B     		ldr	r3, [sp, #4]
 1327 0014 4BB1     		cbz	r3, .L116
1280:FWLIB/src/stm32f4xx_i2c.c ****   {
1281:FWLIB/src/stm32f4xx_i2c.c ****     /* Get the I2Cx SR1 register address */
1282:FWLIB/src/stm32f4xx_i2c.c ****     i2cxbase += 0x14;
 1328              		.loc 1 1282 0
 1329 0016 009B     		ldr	r3, [sp]
 1330 0018 1433     		adds	r3, r3, #20
 1331 001a 0093     		str	r3, [sp]
 1332              	.L117:
1283:FWLIB/src/stm32f4xx_i2c.c ****   }
1284:FWLIB/src/stm32f4xx_i2c.c ****   else
1285:FWLIB/src/stm32f4xx_i2c.c ****   {
1286:FWLIB/src/stm32f4xx_i2c.c ****     /* Flag in I2Cx SR2 Register */
1287:FWLIB/src/stm32f4xx_i2c.c ****     I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
1288:FWLIB/src/stm32f4xx_i2c.c ****     /* Get the I2Cx SR2 register address */
1289:FWLIB/src/stm32f4xx_i2c.c ****     i2cxbase += 0x18;
1290:FWLIB/src/stm32f4xx_i2c.c ****   }
1291:FWLIB/src/stm32f4xx_i2c.c ****   
1292:FWLIB/src/stm32f4xx_i2c.c ****   if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 1333              		.loc 1 1292 0
 1334 001c 009B     		ldr	r3, [sp]
 1335 001e 1B68     		ldr	r3, [r3]
 1336 0020 1942     		tst	r1, r3
 1337 0022 07D1     		bne	.L121
1293:FWLIB/src/stm32f4xx_i2c.c ****   {
1294:FWLIB/src/stm32f4xx_i2c.c ****     /* I2C_FLAG is set */
1295:FWLIB/src/stm32f4xx_i2c.c ****     bitstatus = SET;
1296:FWLIB/src/stm32f4xx_i2c.c ****   }
1297:FWLIB/src/stm32f4xx_i2c.c ****   else
1298:FWLIB/src/stm32f4xx_i2c.c ****   {
1299:FWLIB/src/stm32f4xx_i2c.c ****     /* I2C_FLAG is reset */
1300:FWLIB/src/stm32f4xx_i2c.c ****     bitstatus = RESET;
 1338              		.loc 1 1300 0
 1339 0024 0020     		movs	r0, #0
 1340              	.LVL108:
 1341              	.L118:
1301:FWLIB/src/stm32f4xx_i2c.c ****   }
1302:FWLIB/src/stm32f4xx_i2c.c ****   
1303:FWLIB/src/stm32f4xx_i2c.c ****   /* Return the I2C_FLAG status */
1304:FWLIB/src/stm32f4xx_i2c.c ****   return  bitstatus;
1305:FWLIB/src/stm32f4xx_i2c.c **** }
 1342              		.loc 1 1305 0
 1343 0026 02B0     		add	sp, sp, #8
 1344              	.LCFI8:
 1345              		.cfi_remember_state
 1346              		.cfi_def_cfa_offset 0
 1347              		@ sp needed
 1348 0028 7047     		bx	lr
ARM GAS  /tmp/ccqsilHU.s 			page 47


 1349              	.LVL109:
 1350              	.L116:
 1351              	.LCFI9:
 1352              		.cfi_restore_state
1287:FWLIB/src/stm32f4xx_i2c.c ****     /* Get the I2Cx SR2 register address */
 1353              		.loc 1 1287 0
 1354 002a 090C     		lsrs	r1, r1, #16
 1355              	.LVL110:
1289:FWLIB/src/stm32f4xx_i2c.c ****   }
 1356              		.loc 1 1289 0
 1357 002c 009B     		ldr	r3, [sp]
 1358 002e 1833     		adds	r3, r3, #24
 1359 0030 0093     		str	r3, [sp]
 1360 0032 F3E7     		b	.L117
 1361              	.L121:
1295:FWLIB/src/stm32f4xx_i2c.c ****   }
 1362              		.loc 1 1295 0
 1363 0034 0120     		movs	r0, #1
 1364              	.LVL111:
 1365 0036 F6E7     		b	.L118
 1366              		.cfi_endproc
 1367              	.LFE143:
 1369              		.section	.text.I2C_ClearFlag,"ax",%progbits
 1370              		.align	1
 1371              		.global	I2C_ClearFlag
 1372              		.syntax unified
 1373              		.thumb
 1374              		.thumb_func
 1375              		.fpu softvfp
 1377              	I2C_ClearFlag:
 1378              	.LFB144:
1306:FWLIB/src/stm32f4xx_i2c.c **** 
1307:FWLIB/src/stm32f4xx_i2c.c **** /**
1308:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Clears the I2Cx's pending flags.
1309:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1310:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_FLAG: specifies the flag to clear. 
1311:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be any combination of the following values:
1312:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_SMBALERT: SMBus Alert flag
1313:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
1314:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_PECERR: PEC error in reception flag
1315:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
1316:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_AF: Acknowledge failure flag
1317:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
1318:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_FLAG_BERR: Bus error flag
1319:FWLIB/src/stm32f4xx_i2c.c ****   *   
1320:FWLIB/src/stm32f4xx_i2c.c ****   * @note   STOPF (STOP detection) is cleared by software sequence: a read operation 
1321:FWLIB/src/stm32f4xx_i2c.c ****   *          to I2C_SR1 register (I2C_GetFlagStatus()) followed by a write operation 
1322:FWLIB/src/stm32f4xx_i2c.c ****   *          to I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1323:FWLIB/src/stm32f4xx_i2c.c ****   * @note   ADD10 (10-bit header sent) is cleared by software sequence: a read 
1324:FWLIB/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 (I2C_GetFlagStatus()) followed by writing the 
1325:FWLIB/src/stm32f4xx_i2c.c ****   *          second byte of the address in DR register.
1326:FWLIB/src/stm32f4xx_i2c.c ****   * @note   BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1327:FWLIB/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 register (I2C_GetFlagStatus()) followed by a 
1328:FWLIB/src/stm32f4xx_i2c.c ****   *          read/write to I2C_DR register (I2C_SendData()).
1329:FWLIB/src/stm32f4xx_i2c.c ****   * @note   ADDR (Address sent) is cleared by software sequence: a read operation to 
1330:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_SR1 register (I2C_GetFlagStatus()) followed by a read operation to 
1331:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_SR2 register ((void)(I2Cx->SR2)).
ARM GAS  /tmp/ccqsilHU.s 			page 48


1332:FWLIB/src/stm32f4xx_i2c.c ****   * @note   SB (Start Bit) is cleared software sequence: a read operation to I2C_SR1
1333:FWLIB/src/stm32f4xx_i2c.c ****   *          register (I2C_GetFlagStatus()) followed by a write operation to I2C_DR
1334:FWLIB/src/stm32f4xx_i2c.c ****   *          register (I2C_SendData()).
1335:FWLIB/src/stm32f4xx_i2c.c ****   *  
1336:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
1337:FWLIB/src/stm32f4xx_i2c.c ****   */
1338:FWLIB/src/stm32f4xx_i2c.c **** void I2C_ClearFlag(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
1339:FWLIB/src/stm32f4xx_i2c.c **** {
 1379              		.loc 1 1339 0
 1380              		.cfi_startproc
 1381              		@ args = 0, pretend = 0, frame = 0
 1382              		@ frame_needed = 0, uses_anonymous_args = 0
 1383              		@ link register save eliminated.
 1384              	.LVL112:
1340:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t flagpos = 0;
1341:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1342:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1343:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
1344:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the I2C flag position */
1345:FWLIB/src/stm32f4xx_i2c.c ****   flagpos = I2C_FLAG & FLAG_MASK;
 1385              		.loc 1 1345 0
 1386 0000 21F07F41 		bic	r1, r1, #-16777216
 1387              	.LVL113:
1346:FWLIB/src/stm32f4xx_i2c.c ****   /* Clear the selected I2C flag */
1347:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 1388              		.loc 1 1347 0
 1389 0004 C943     		mvns	r1, r1
 1390              	.LVL114:
 1391 0006 89B2     		uxth	r1, r1
 1392              	.LVL115:
 1393 0008 8182     		strh	r1, [r0, #20]	@ movhi
 1394 000a 7047     		bx	lr
 1395              		.cfi_endproc
 1396              	.LFE144:
 1398              		.section	.text.I2C_GetITStatus,"ax",%progbits
 1399              		.align	1
 1400              		.global	I2C_GetITStatus
 1401              		.syntax unified
 1402              		.thumb
 1403              		.thumb_func
 1404              		.fpu softvfp
 1406              	I2C_GetITStatus:
 1407              	.LFB145:
1348:FWLIB/src/stm32f4xx_i2c.c **** }
1349:FWLIB/src/stm32f4xx_i2c.c **** 
1350:FWLIB/src/stm32f4xx_i2c.c **** /**
1351:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Checks whether the specified I2C interrupt has occurred or not.
1352:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1353:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_IT: specifies the interrupt source to check. 
1354:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be one of the following values:
1355:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_SMBALERT: SMBus Alert flag
1356:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_TIMEOUT: Timeout or Tlow error flag
1357:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_PECERR: PEC error in reception flag
1358:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
1359:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_AF: Acknowledge failure flag
1360:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ARLO: Arbitration lost flag (Master mode)
1361:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BERR: Bus error flag
ARM GAS  /tmp/ccqsilHU.s 			page 49


1362:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_TXE: Data register empty flag (Transmitter)
1363:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_RXNE: Data register not empty (Receiver) flag
1364:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_STOPF: Stop detection flag (Slave mode)
1365:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ADD10: 10-bit header sent flag (Master mode)
1366:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BTF: Byte transfer finished flag
1367:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
1368:FWLIB/src/stm32f4xx_i2c.c ****   *                              Address matched flag (Slave mode)"ENDAD"
1369:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_SB: Start bit flag (Master mode)
1370:FWLIB/src/stm32f4xx_i2c.c ****   * @retval The new state of I2C_IT (SET or RESET).
1371:FWLIB/src/stm32f4xx_i2c.c ****   */
1372:FWLIB/src/stm32f4xx_i2c.c **** ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1373:FWLIB/src/stm32f4xx_i2c.c **** {
 1408              		.loc 1 1373 0
 1409              		.cfi_startproc
 1410              		@ args = 0, pretend = 0, frame = 0
 1411              		@ frame_needed = 0, uses_anonymous_args = 0
 1412              		@ link register save eliminated.
 1413              	.LVL116:
1374:FWLIB/src/stm32f4xx_i2c.c ****   ITStatus bitstatus = RESET;
1375:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t enablestatus = 0;
1376:FWLIB/src/stm32f4xx_i2c.c **** 
1377:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1378:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1379:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_GET_IT(I2C_IT));
1380:FWLIB/src/stm32f4xx_i2c.c **** 
1381:FWLIB/src/stm32f4xx_i2c.c ****   /* Check if the interrupt source is enabled or not */
1382:FWLIB/src/stm32f4xx_i2c.c ****   enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 1414              		.loc 1 1382 0
 1415 0000 8388     		ldrh	r3, [r0, #4]
 1416 0002 03EA1143 		and	r3, r3, r1, lsr #16
 1417 0006 03F4E063 		and	r3, r3, #1792
 1418              	.LVL117:
1383:FWLIB/src/stm32f4xx_i2c.c ****   
1384:FWLIB/src/stm32f4xx_i2c.c ****   /* Get bit[23:0] of the flag */
1385:FWLIB/src/stm32f4xx_i2c.c ****   I2C_IT &= FLAG_MASK;
1386:FWLIB/src/stm32f4xx_i2c.c **** 
1387:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the status of the specified I2C flag */
1388:FWLIB/src/stm32f4xx_i2c.c ****   if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 1419              		.loc 1 1388 0
 1420 000a 828A     		ldrh	r2, [r0, #20]
 1421 000c 92B2     		uxth	r2, r2
 1422 000e 1142     		tst	r1, r2
 1423 0010 02D0     		beq	.L125
 1424              		.loc 1 1388 0 is_stmt 0 discriminator 1
 1425 0012 1BB9     		cbnz	r3, .L126
1389:FWLIB/src/stm32f4xx_i2c.c ****   {
1390:FWLIB/src/stm32f4xx_i2c.c ****     /* I2C_IT is set */
1391:FWLIB/src/stm32f4xx_i2c.c ****     bitstatus = SET;
1392:FWLIB/src/stm32f4xx_i2c.c ****   }
1393:FWLIB/src/stm32f4xx_i2c.c ****   else
1394:FWLIB/src/stm32f4xx_i2c.c ****   {
1395:FWLIB/src/stm32f4xx_i2c.c ****     /* I2C_IT is reset */
1396:FWLIB/src/stm32f4xx_i2c.c ****     bitstatus = RESET;
 1426              		.loc 1 1396 0 is_stmt 1
 1427 0014 0020     		movs	r0, #0
 1428              	.LVL118:
 1429 0016 7047     		bx	lr
ARM GAS  /tmp/ccqsilHU.s 			page 50


 1430              	.LVL119:
 1431              	.L125:
 1432 0018 0020     		movs	r0, #0
 1433              	.LVL120:
 1434 001a 7047     		bx	lr
 1435              	.LVL121:
 1436              	.L126:
1391:FWLIB/src/stm32f4xx_i2c.c ****   }
 1437              		.loc 1 1391 0
 1438 001c 0120     		movs	r0, #1
 1439              	.LVL122:
1397:FWLIB/src/stm32f4xx_i2c.c ****   }
1398:FWLIB/src/stm32f4xx_i2c.c ****   /* Return the I2C_IT status */
1399:FWLIB/src/stm32f4xx_i2c.c ****   return  bitstatus;
1400:FWLIB/src/stm32f4xx_i2c.c **** }
 1440              		.loc 1 1400 0
 1441 001e 7047     		bx	lr
 1442              		.cfi_endproc
 1443              	.LFE145:
 1445              		.section	.text.I2C_ClearITPendingBit,"ax",%progbits
 1446              		.align	1
 1447              		.global	I2C_ClearITPendingBit
 1448              		.syntax unified
 1449              		.thumb
 1450              		.thumb_func
 1451              		.fpu softvfp
 1453              	I2C_ClearITPendingBit:
 1454              	.LFB146:
1401:FWLIB/src/stm32f4xx_i2c.c **** 
1402:FWLIB/src/stm32f4xx_i2c.c **** /**
1403:FWLIB/src/stm32f4xx_i2c.c ****   * @brief  Clears the I2Cx's interrupt pending bits.
1404:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
1405:FWLIB/src/stm32f4xx_i2c.c ****   * @param  I2C_IT: specifies the interrupt pending bit to clear. 
1406:FWLIB/src/stm32f4xx_i2c.c ****   *          This parameter can be any combination of the following values:
1407:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_SMBALERT: SMBus Alert interrupt
1408:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_TIMEOUT: Timeout or Tlow error interrupt
1409:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_PECERR: PEC error in reception  interrupt
1410:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_OVR: Overrun/Underrun interrupt (Slave mode)
1411:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_AF: Acknowledge failure interrupt
1412:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_ARLO: Arbitration lost interrupt (Master mode)
1413:FWLIB/src/stm32f4xx_i2c.c ****   *            @arg I2C_IT_BERR: Bus error interrupt
1414:FWLIB/src/stm32f4xx_i2c.c ****   * 
1415:FWLIB/src/stm32f4xx_i2c.c ****   * @note   STOPF (STOP detection) is cleared by software sequence: a read operation 
1416:FWLIB/src/stm32f4xx_i2c.c ****   *          to I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1417:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_CR1 register (I2C_Cmd() to re-enable the I2C peripheral).
1418:FWLIB/src/stm32f4xx_i2c.c ****   * @note   ADD10 (10-bit header sent) is cleared by software sequence: a read 
1419:FWLIB/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 (I2C_GetITStatus()) followed by writing the second 
1420:FWLIB/src/stm32f4xx_i2c.c ****   *          byte of the address in I2C_DR register.
1421:FWLIB/src/stm32f4xx_i2c.c ****   * @note   BTF (Byte Transfer Finished) is cleared by software sequence: a read 
1422:FWLIB/src/stm32f4xx_i2c.c ****   *          operation to I2C_SR1 register (I2C_GetITStatus()) followed by a 
1423:FWLIB/src/stm32f4xx_i2c.c ****   *          read/write to I2C_DR register (I2C_SendData()).
1424:FWLIB/src/stm32f4xx_i2c.c ****   * @note   ADDR (Address sent) is cleared by software sequence: a read operation to 
1425:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_SR1 register (I2C_GetITStatus()) followed by a read operation to 
1426:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_SR2 register ((void)(I2Cx->SR2)).
1427:FWLIB/src/stm32f4xx_i2c.c ****   * @note   SB (Start Bit) is cleared by software sequence: a read operation to 
1428:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_SR1 register (I2C_GetITStatus()) followed by a write operation to 
1429:FWLIB/src/stm32f4xx_i2c.c ****   *          I2C_DR register (I2C_SendData()).
ARM GAS  /tmp/ccqsilHU.s 			page 51


1430:FWLIB/src/stm32f4xx_i2c.c ****   * @retval None
1431:FWLIB/src/stm32f4xx_i2c.c ****   */
1432:FWLIB/src/stm32f4xx_i2c.c **** void I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
1433:FWLIB/src/stm32f4xx_i2c.c **** {
 1455              		.loc 1 1433 0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 0
 1458              		@ frame_needed = 0, uses_anonymous_args = 0
 1459              		@ link register save eliminated.
 1460              	.LVL123:
1434:FWLIB/src/stm32f4xx_i2c.c ****   uint32_t flagpos = 0;
1435:FWLIB/src/stm32f4xx_i2c.c ****   /* Check the parameters */
1436:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_ALL_PERIPH(I2Cx));
1437:FWLIB/src/stm32f4xx_i2c.c ****   assert_param(IS_I2C_CLEAR_IT(I2C_IT));
1438:FWLIB/src/stm32f4xx_i2c.c **** 
1439:FWLIB/src/stm32f4xx_i2c.c ****   /* Get the I2C flag position */
1440:FWLIB/src/stm32f4xx_i2c.c ****   flagpos = I2C_IT & FLAG_MASK;
 1461              		.loc 1 1440 0
 1462 0000 21F07F41 		bic	r1, r1, #-16777216
 1463              	.LVL124:
1441:FWLIB/src/stm32f4xx_i2c.c **** 
1442:FWLIB/src/stm32f4xx_i2c.c ****   /* Clear the selected I2C flag */
1443:FWLIB/src/stm32f4xx_i2c.c ****   I2Cx->SR1 = (uint16_t)~flagpos;
 1464              		.loc 1 1443 0
 1465 0004 C943     		mvns	r1, r1
 1466              	.LVL125:
 1467 0006 89B2     		uxth	r1, r1
 1468              	.LVL126:
 1469 0008 8182     		strh	r1, [r0, #20]	@ movhi
 1470 000a 7047     		bx	lr
 1471              		.cfi_endproc
 1472              	.LFE146:
 1474              		.text
 1475              	.Letext0:
 1476              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 1477              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 1478              		.file 4 "CORE/core_cm4.h"
 1479              		.file 5 "USER/system_stm32f4xx.h"
 1480              		.file 6 "USER/stm32f4xx.h"
 1481              		.file 7 "FWLIB/inc/stm32f4xx_rcc.h"
 1482              		.file 8 "FWLIB/inc/stm32f4xx_i2c.h"
ARM GAS  /tmp/ccqsilHU.s 			page 52


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_i2c.c
     /tmp/ccqsilHU.s:16     .text.I2C_DeInit:0000000000000000 $t
     /tmp/ccqsilHU.s:23     .text.I2C_DeInit:0000000000000000 I2C_DeInit
     /tmp/ccqsilHU.s:97     .text.I2C_DeInit:0000000000000058 $d
     /tmp/ccqsilHU.s:104    .text.I2C_Init:0000000000000000 $t
     /tmp/ccqsilHU.s:111    .text.I2C_Init:0000000000000000 I2C_Init
     /tmp/ccqsilHU.s:282    .text.I2C_Init:00000000000000d0 $d
     /tmp/ccqsilHU.s:289    .text.I2C_StructInit:0000000000000000 $t
     /tmp/ccqsilHU.s:296    .text.I2C_StructInit:0000000000000000 I2C_StructInit
     /tmp/ccqsilHU.s:325    .text.I2C_Cmd:0000000000000000 $t
     /tmp/ccqsilHU.s:332    .text.I2C_Cmd:0000000000000000 I2C_Cmd
     /tmp/ccqsilHU.s:360    .text.I2C_AnalogFilterCmd:0000000000000000 $t
     /tmp/ccqsilHU.s:367    .text.I2C_AnalogFilterCmd:0000000000000000 I2C_AnalogFilterCmd
     /tmp/ccqsilHU.s:395    .text.I2C_DigitalFilterConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:402    .text.I2C_DigitalFilterConfig:0000000000000000 I2C_DigitalFilterConfig
     /tmp/ccqsilHU.s:429    .text.I2C_GenerateSTART:0000000000000000 $t
     /tmp/ccqsilHU.s:436    .text.I2C_GenerateSTART:0000000000000000 I2C_GenerateSTART
     /tmp/ccqsilHU.s:464    .text.I2C_GenerateSTOP:0000000000000000 $t
     /tmp/ccqsilHU.s:471    .text.I2C_GenerateSTOP:0000000000000000 I2C_GenerateSTOP
     /tmp/ccqsilHU.s:499    .text.I2C_Send7bitAddress:0000000000000000 $t
     /tmp/ccqsilHU.s:506    .text.I2C_Send7bitAddress:0000000000000000 I2C_Send7bitAddress
     /tmp/ccqsilHU.s:535    .text.I2C_AcknowledgeConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:542    .text.I2C_AcknowledgeConfig:0000000000000000 I2C_AcknowledgeConfig
     /tmp/ccqsilHU.s:570    .text.I2C_OwnAddress2Config:0000000000000000 $t
     /tmp/ccqsilHU.s:577    .text.I2C_OwnAddress2Config:0000000000000000 I2C_OwnAddress2Config
     /tmp/ccqsilHU.s:604    .text.I2C_DualAddressCmd:0000000000000000 $t
     /tmp/ccqsilHU.s:611    .text.I2C_DualAddressCmd:0000000000000000 I2C_DualAddressCmd
     /tmp/ccqsilHU.s:639    .text.I2C_GeneralCallCmd:0000000000000000 $t
     /tmp/ccqsilHU.s:646    .text.I2C_GeneralCallCmd:0000000000000000 I2C_GeneralCallCmd
     /tmp/ccqsilHU.s:674    .text.I2C_SoftwareResetCmd:0000000000000000 $t
     /tmp/ccqsilHU.s:681    .text.I2C_SoftwareResetCmd:0000000000000000 I2C_SoftwareResetCmd
     /tmp/ccqsilHU.s:708    .text.I2C_StretchClockCmd:0000000000000000 $t
     /tmp/ccqsilHU.s:715    .text.I2C_StretchClockCmd:0000000000000000 I2C_StretchClockCmd
     /tmp/ccqsilHU.s:743    .text.I2C_FastModeDutyCycleConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:750    .text.I2C_FastModeDutyCycleConfig:0000000000000000 I2C_FastModeDutyCycleConfig
     /tmp/ccqsilHU.s:779    .text.I2C_NACKPositionConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:786    .text.I2C_NACKPositionConfig:0000000000000000 I2C_NACKPositionConfig
     /tmp/ccqsilHU.s:815    .text.I2C_SMBusAlertConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:822    .text.I2C_SMBusAlertConfig:0000000000000000 I2C_SMBusAlertConfig
     /tmp/ccqsilHU.s:851    .text.I2C_ARPCmd:0000000000000000 $t
     /tmp/ccqsilHU.s:858    .text.I2C_ARPCmd:0000000000000000 I2C_ARPCmd
     /tmp/ccqsilHU.s:886    .text.I2C_SendData:0000000000000000 $t
     /tmp/ccqsilHU.s:893    .text.I2C_SendData:0000000000000000 I2C_SendData
     /tmp/ccqsilHU.s:908    .text.I2C_ReceiveData:0000000000000000 $t
     /tmp/ccqsilHU.s:915    .text.I2C_ReceiveData:0000000000000000 I2C_ReceiveData
     /tmp/ccqsilHU.s:933    .text.I2C_TransmitPEC:0000000000000000 $t
     /tmp/ccqsilHU.s:940    .text.I2C_TransmitPEC:0000000000000000 I2C_TransmitPEC
     /tmp/ccqsilHU.s:968    .text.I2C_PECPositionConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:975    .text.I2C_PECPositionConfig:0000000000000000 I2C_PECPositionConfig
     /tmp/ccqsilHU.s:1004   .text.I2C_CalculatePEC:0000000000000000 $t
     /tmp/ccqsilHU.s:1011   .text.I2C_CalculatePEC:0000000000000000 I2C_CalculatePEC
     /tmp/ccqsilHU.s:1039   .text.I2C_GetPEC:0000000000000000 $t
     /tmp/ccqsilHU.s:1046   .text.I2C_GetPEC:0000000000000000 I2C_GetPEC
     /tmp/ccqsilHU.s:1064   .text.I2C_DMACmd:0000000000000000 $t
     /tmp/ccqsilHU.s:1071   .text.I2C_DMACmd:0000000000000000 I2C_DMACmd
     /tmp/ccqsilHU.s:1099   .text.I2C_DMALastTransferCmd:0000000000000000 $t
ARM GAS  /tmp/ccqsilHU.s 			page 53


     /tmp/ccqsilHU.s:1106   .text.I2C_DMALastTransferCmd:0000000000000000 I2C_DMALastTransferCmd
     /tmp/ccqsilHU.s:1134   .text.I2C_ReadRegister:0000000000000000 $t
     /tmp/ccqsilHU.s:1141   .text.I2C_ReadRegister:0000000000000000 I2C_ReadRegister
     /tmp/ccqsilHU.s:1177   .text.I2C_ITConfig:0000000000000000 $t
     /tmp/ccqsilHU.s:1184   .text.I2C_ITConfig:0000000000000000 I2C_ITConfig
     /tmp/ccqsilHU.s:1215   .text.I2C_CheckEvent:0000000000000000 $t
     /tmp/ccqsilHU.s:1222   .text.I2C_CheckEvent:0000000000000000 I2C_CheckEvent
     /tmp/ccqsilHU.s:1261   .text.I2C_GetLastEvent:0000000000000000 $t
     /tmp/ccqsilHU.s:1268   .text.I2C_GetLastEvent:0000000000000000 I2C_GetLastEvent
     /tmp/ccqsilHU.s:1294   .text.I2C_GetFlagStatus:0000000000000000 $t
     /tmp/ccqsilHU.s:1301   .text.I2C_GetFlagStatus:0000000000000000 I2C_GetFlagStatus
     /tmp/ccqsilHU.s:1370   .text.I2C_ClearFlag:0000000000000000 $t
     /tmp/ccqsilHU.s:1377   .text.I2C_ClearFlag:0000000000000000 I2C_ClearFlag
     /tmp/ccqsilHU.s:1399   .text.I2C_GetITStatus:0000000000000000 $t
     /tmp/ccqsilHU.s:1406   .text.I2C_GetITStatus:0000000000000000 I2C_GetITStatus
     /tmp/ccqsilHU.s:1446   .text.I2C_ClearITPendingBit:0000000000000000 $t
     /tmp/ccqsilHU.s:1453   .text.I2C_ClearITPendingBit:0000000000000000 I2C_ClearITPendingBit
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
RCC_APB1PeriphResetCmd
RCC_GetClocksFreq
