

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  matrix_mul
* Solution: solution1
* Date:     Mon Dec 07 19:30:03 2015



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           matrix_mul_thread
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?
+ Summary of loop latency (clock cycles): 
    + Loop 1: 
        * Trip count:        inf
        * Latency:           ?
        * Iteration latency: ?
        + Loop 1.1: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.1.1: 
                * Trip count: ?
                * Latency:    ?
        + Loop 1.2: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.2.1: 
                * Trip count: ?
                * Latency:    ?
        + L1: 
            * Trip count: 300
            * Latency:    243180600
            + L2: 
                * Trip count: 300
                * Latency:    810600
                + L3: 
                    * Trip count: 300
                    * Latency:    2700
        + Loop 1.4: 
            * Trip count: 90000
            * Latency:    ?
            + Loop 1.4.1: 
                * Trip count: ?
                * Latency:    ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      4|      45|     21|      -|
|  1|       Expression|        -|      -|       0|    402|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|    313|      -|
|  5|         Register|        -|      -|     519|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        0|      4|     564|    736|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        0|      1|      ~0|      1|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+--------------------------------------------------------------+-------+----+----+
    | ID|                                                          Name| DSP48E|  FF| LUT|
    +---+--------------------------------------------------------------+-------+----+----+
    |  0|  matrix_mul_mul_32s_32s_32_6_U1 (matrix_mul_mul_32s_32s_32_6)|      4|  45|  21|
    +---+--------------------------------------------------------------+-------+----+----+
    |  -|                                                         Total|      4|  45|  21|
    +---+--------------------------------------------------------------+-------+----+----+

    * Expression: 
    +---+----------------------------------------+----+----+---+----+
    | ID|                                    Name|  P0|  P1| FF| LUT|
    +---+----------------------------------------+----+----+---+----+
    |  0|           exitcond1_fu_400_p2 ( icmp ) |  17|  17|  0|  21|
    |  1|           exitcond2_fu_434_p2 ( icmp ) |   9|   9|  0|  10|
    |  2|           exitcond7_fu_529_p2 ( icmp ) |  17|  17|  0|  21|
    |  3|           exitcond8_fu_466_p2 ( icmp ) |   9|   9|  0|  10|
    |  4|           exitcond9_fu_450_p2 ( icmp ) |   9|   9|  0|  10|
    |  5|            exitcond_fu_367_p2 ( icmp ) |  17|  17|  0|  21|
    |  6|                    i_3_fu_373_p2 ( + ) |  17|   1|  0|  17|
    |  7|                    i_5_fu_406_p2 ( + ) |  17|   1|  0|  17|
    |  8|                    i_6_fu_440_p2 ( + ) |   9|   1|  0|   9|
    |  9|                    i_7_fu_535_p2 ( + ) |  17|   1|  0|  17|
    | 10|                    j_1_fu_456_p2 ( + ) |   9|   1|  0|   9|
    | 11|                    k_1_fu_472_p2 ( + ) |   9|   1|  0|   9|
    | 12|              next_mul1_fu_428_p2 ( + ) |  17|   9|  0|  17|
    | 13|               next_mul_fu_489_p2 ( + ) |  17|   9|  0|  17|
    | 14|  ptData32_assign_4_rec_fu_389_p2 ( + ) |  17|  17|  0|  17|
    | 15|  ptData32_assign_7_rec_fu_422_p2 ( + ) |  17|  17|  0|  17|
    | 16|  ptData32_assign_8_rec_fu_551_p2 ( + ) |  17|  17|  0|  17|
    | 17|                  sum_1_fu_519_p2 ( + ) |  32|  32|  0|  32|
    | 18|                  tmp_1_fu_505_p2 ( + ) |  17|  17|  0|  17|
    | 19|                  tmp_2_fu_478_p2 ( + ) |  17|  17|  0|  17|
    | 20|               tmp_3_fu_379_p2 ( icmp ) |  17|  17|  0|  21|
    | 21|                  tmp_5_fu_495_p2 ( + ) |  17|  17|  0|  17|
    | 22|               tmp_8_fu_412_p2 ( icmp ) |  17|  17|  0|  21|
    | 23|               tmp_s_fu_541_p2 ( icmp ) |  17|  17|  0|  21|
    +---+----------------------------------------+----+----+---+----+
    |  -|                                   Total| 375| 287|  0| 402|
    +---+----------------------------------------+----+----+---+----+

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    +---+-------------------------------+-----+-----+------+----+
    | ID|                           Name| Size| Bits| Count| LUT|
    +---+-------------------------------+-----+-----+------+----+
    |  0|                WriteDataPort_0|    2|   32|    64|  32|
    |  1|                      ap_NS_fsm|   27|    5|   135|  35|
    |  2|                    i_1_reg_256|    2|   17|    34|  17|
    |  3|                    i_2_reg_268|    2|    9|    18|   9|
    |  4|                    i_4_reg_349|    2|   17|    34|  17|
    |  5|                      i_reg_232|    2|   17|    34|  17|
    |  6|                      j_reg_291|    2|    9|    18|   9|
    |  7|                      k_reg_302|    2|    9|    18|   9|
    |  8|            m_operand1_address0|    2|   17|    34|  17|
    |  9|            m_operand2_address0|    2|   17|    34|  17|
    | 10|              m_result_address0|    2|   17|    34|  17|
    | 11|               phi_mul1_reg_279|    2|   17|    34|  17|
    | 12|                phi_mul_reg_326|    2|   17|    34|  17|
    | 13|  ptData32_assign_1_rec_reg_220|    2|   17|    34|  17|
    | 14|  ptData32_assign_3_rec_reg_244|    2|   17|    34|  17|
    | 15|  ptData32_assign_6_rec_reg_337|    2|   17|    34|  17|
    | 16|                    sum_reg_313|    2|   32|    64|  32|
    +---+-------------------------------+-----+-----+------+----+
    |  -|                          Total|   59|  283|   691| 313|
    +---+-------------------------------+-----+-----+------+----+

    * Register: 
    +---+-------------------------------+-----+-------+----+
    | ID|                           Name| Bits| Consts|  FF|
    +---+-------------------------------+-----+-------+----+
    |  0|                      ap_CS_fsm|    5|      0|   5|
    |  1|                    i_1_reg_256|   17|      0|  17|
    |  2|                    i_2_reg_268|    9|      0|   9|
    |  3|                    i_3_reg_565|   17|      0|  17|
    |  4|                    i_4_reg_349|   17|      0|  17|
    |  5|                    i_5_reg_586|   17|      0|  17|
    |  6|                    i_6_reg_607|    9|      0|   9|
    |  7|                    i_7_reg_677|   17|      0|  17|
    |  8|                      i_reg_232|   17|      0|  17|
    |  9|                    j_1_reg_621|    9|      0|   9|
    | 10|                 j_cast_reg_612|   17|      8|   9|
    | 11|                      j_reg_291|    9|      0|   9|
    | 12|                    k_1_reg_629|    9|      0|   9|
    | 13|                      k_reg_302|    9|      0|   9|
    | 14|      m_operand1_addr_1_reg_557|   17|      0|  17|
    | 15|        m_operand1_load_reg_649|   32|      0|  32|
    | 16|      m_operand2_addr_1_reg_578|   17|      0|  17|
    | 17|        m_operand2_load_reg_654|   32|      0|  32|
    | 18|        m_result_addr_1_reg_669|   17|      0|  17|
    | 19|              next_mul1_reg_599|   17|      0|  17|
    | 20|               next_mul_reg_639|   17|      0|  17|
    | 21|               phi_mul1_reg_279|   17|      0|  17|
    | 22|                phi_mul_reg_326|   17|      0|  17|
    | 23|  ptData32_assign_1_rec_reg_220|   17|      0|  17|
    | 24|  ptData32_assign_3_rec_reg_244|   17|      0|  17|
    | 25|  ptData32_assign_4_rec_reg_573|   17|      0|  17|
    | 26|  ptData32_assign_6_rec_reg_337|   17|      0|  17|
    | 27|  ptData32_assign_7_rec_reg_594|   17|      0|  17|
    | 28|  ptData32_assign_8_rec_reg_685|   17|      0|  17|
    | 29|                    sum_reg_313|   32|      0|  32|
    | 30|                  tmp_6_reg_659|   32|      0|  32|
    +---+-------------------------------+-----+-------+----+
    |  -|                          Total|  527|      8| 519|
    +---+-------------------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------------------------------------------------------+-----+-----+------+
| ID|                                                          Name| Size| Bits| Count|
+---+--------------------------------------------------------------+-----+-----+------+
|  0|                                                  (This level)|   59|  283|   691|
|  1|  matrix_mul_mul_32s_32s_32_6_U1 (matrix_mul_mul_32s_32s_32_6)|    -|    -|     0|
+---+--------------------------------------------------------------+-----+-----+------+
|  -|                                                         Total|   59|  283|   691|
+---+--------------------------------------------------------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     6|
|  1|   Expression|    40|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|    31|
|  5|     Register|    51|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   128|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|   519|
+---+--------------+------+
|  -|         Total|   519|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+--------------------------+--------------------+--------------+------+------------+----------+-----+-----+
| ID|                 RTL Ports|              Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+--------------------------+--------------------+--------------+------+------------+----------+-----+-----+
|  0|                    ap_clk|  matrix_mul::thread|  return value|     -|           -|         -|   in|    1|
|  1|                    ap_rst|                   -|             -|     -|           -|         -|   in|    1|
|  2|          ReadEnablePort_0|    ReadEnablePort_0|       pointer|     -|      ap_vld|         -|  out|    1|
|  3|   ReadEnablePort_0_ap_vld|                   -|             -|     -|           -|         -|  out|    1|
|  4|           ReadEmptyPort_0|     ReadEmptyPort_0|       pointer|     -|     ap_none|         -|   in|    1|
|  5|            ReadDataPort_0|      ReadDataPort_0|       pointer|     -|     ap_none|         -|   in|   32|
|  6|         WriteEnablePort_0|   WriteEnablePort_0|       pointer|     -|      ap_vld|         -|  out|    1|
|  7|  WriteEnablePort_0_ap_vld|                   -|             -|     -|           -|         -|  out|    1|
|  8|           WriteFullPort_0|     WriteFullPort_0|       pointer|     -|     ap_none|         -|   in|    1|
|  9|           WriteDataPort_0|     WriteDataPort_0|       pointer|     -|      ap_vld|         -|  out|   32|
| 10|    WriteDataPort_0_ap_vld|                   -|             -|     -|           -|         -|  out|    1|
| 11|         m_result_address0|            m_result|         array|     -|   ap_memory|         -|  out|   17|
| 12|              m_result_ce0|                   -|             -|     -|           -|         -|  out|    1|
| 13|              m_result_we0|                   -|             -|     -|           -|         -|  out|    1|
| 14|               m_result_d0|                   -|             -|     -|           -|         -|  out|   32|
| 15|               m_result_q0|                   -|             -|     -|           -|         -|   in|   32|
| 16|       m_operand1_address0|          m_operand1|         array|     -|   ap_memory|         -|  out|   17|
| 17|            m_operand1_ce0|                   -|             -|     -|           -|         -|  out|    1|
| 18|            m_operand1_we0|                   -|             -|     -|           -|         -|  out|    1|
| 19|             m_operand1_d0|                   -|             -|     -|           -|         -|  out|   32|
| 20|             m_operand1_q0|                   -|             -|     -|           -|         -|   in|   32|
| 21|       m_operand2_address0|          m_operand2|         array|     -|   ap_memory|         -|  out|   17|
| 22|            m_operand2_ce0|                   -|             -|     -|           -|         -|  out|    1|
| 23|            m_operand2_we0|                   -|             -|     -|           -|         -|  out|    1|
| 24|             m_operand2_d0|                   -|             -|     -|           -|         -|  out|   32|
| 25|             m_operand2_q0|                   -|             -|     -|           -|         -|   in|   32|
+---+--------------------------+--------------------+--------------+------+------------+----------+-----+-----+

