Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: soc_toplevel_sram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "soc_toplevel_sram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "soc_toplevel_sram"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : soc_toplevel_sram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_lr.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_dff_lr>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ipdu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ipdu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_mu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_mu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_lu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_lu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_eu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_au.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ie_au>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_sdpram_sclk.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_sdpram_sclk>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_pipebuf.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_pipebuf>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_dff_r.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_cell_dff_r>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_regfile.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 20.
Parsing module <ncpu32k_regfile>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_psr.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_psr>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ifu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ifu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_ieu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_idu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_idu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_sclk.v" into library work
Parsing module <ncpu32k_cell_tdpram_sclk>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_bpu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_bpu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_fifo_asclk.v" into library work
Parsing module <sco_fifo_asclk>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_tsc.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_tsc>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_i_mmu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_cache.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_i_cache>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_irqc.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_irqc>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_d_mmu>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_cache.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_d_cache>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k_core>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" into library work
Parsing module <ncpu32k_cell_tdpram_aclkd_sclk>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" Line 63: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_cell_tdpram_aclkd_sclk.v" Line 78: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_pb_uart.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 42.
Parsing module <soc_pb_uart>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_pb_spi_master.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 21.
Parsing module <soc_pb_spi_master>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 17.
Parsing module <pb_fb_router>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 61: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 75: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 89: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 100: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_router\pb_fb_router.v" Line 113: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" into library work
Parsing module <pb_fb_L2_cache>.
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 169: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 173: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 172: Block identifier is required on this block
WARNING:HDLCompiler:248 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_L2_cache\pb_fb_L2_cache.v" Line 231: Block identifier is required on this block
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_DRAM_ctrl\pb_fb_DRAM_ctrl.v" into library work
Parsing module <pb_fb_DRAM_ctrl>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_bootrom\pb_fb_bootrom.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 17.
Parsing module <pb_fb_bootrom>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_arbiter\pb_fb_arbiter.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <pb_fb_arbiter>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 16.
Parsing module <ncpu32k>.
Analyzing Verilog file "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel_sram.v" into library work
Parsing verilog file "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\/ncpu32k_config.h" included at line 21.
Parsing module <soc_toplevel_sram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <soc_toplevel_sram>.

Elaborating module <pb_fb_DRAM_ctrl(SDR_COL_BITS=9,SDR_ROW_BITS=13,SDR_BA_BITS=2,SDR_DATA_BITS=16,SDR_ADDR_BITS=13,N_BW=1,tRP=3,tMRD=2,tRCD=3,tRC=9,tREF=64,pREF=9,nCAS_Latency=3)>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel_sram.v" Line 198: Assignment to sdr_cmd_bst_we_ack ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\sopc\rtl\soc_toplevel_sram.v" Line 199: Assignment to sdr_cmd_bst_rd_ack ignored, since the identifier is never used

Elaborating module <pb_fb_L2_cache(ENABLE_BYPASS=0)>.

Elaborating module <ncpu32k_cell_tdpram_aclkd_sclk(AW=13,DW=32)>.

Elaborating module <pb_fb_arbiter>.

Elaborating module <ncpu32k_cell_dff_lr(DW=1)>.

Elaborating module <pb_fb_router(NBUS=4)>.

Elaborating module <pb_fb_bootrom(SIZE_BYTES=2048,MEMH_FILE="bootstrap.mem",ENABLE_BYPASS=0)>.
ERROR:HDLCompiler:1654 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_bootrom\pb_fb_bootrom.v" Line 66: Instantiating <mem> from unknown module <ramblk_bootrom>
Module pb_fb_bootrom remains a blackbox, due to errors in its contents
WARNING:HDLCompiler:1499 - "E:\_processor_cores\nano-cpu32k\rtl\pb_fb_bootrom\pb_fb_bootrom.v" Line 19: Empty module <pb_fb_bootrom(SIZE_BYTES=2048,MEMH_FILE="bootstrap.mem",ENABLE_BYPASS=0)> remains a black box.

Elaborating module <soc_pb_spi_master>.

Elaborating module <soc_pb_uart>.

Elaborating module <sco_fifo_asclk(DW=8,AW=4)>.

Elaborating module <ncpu32k(CPU_RESET_VECTOR=32'b0)>.

Elaborating module <ncpu32k_i_mmu(CPU_RESET_VECTOR=32'b0)>.

Elaborating module <ncpu32k_cell_pipebuf(DW=32,ENABLE_BYPASS=1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32,RST_VECTOR=32'b11111111111111111111111111111100)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32,RST_VECTOR=32'b0)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=13)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=19)>.

Elaborating module <ncpu32k_cell_tdpram_sclk(AW=7,DW=32,ENABLE_READ_ENABLE=1)>.
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" Line 96: Input port din[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" Line 187: Input port din_a[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_i_mmu.v" Line 212: Input port din_a[31] is not connected on this instance

Elaborating module <ncpu32k_d_mmu>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32'sb0100)>.
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" Line 80: Input port din[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" Line 154: Input port din_a[31] is not connected on this instance
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_d_mmu.v" Line 179: Input port din_a[31] is not connected on this instance

Elaborating module <ncpu32k_i_cache>.

Elaborating module <ncpu32k_d_cache>.

Elaborating module <ncpu32k_irqc>.

Elaborating module <ncpu32k_cell_dff_r(DW=32)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=32,RST_VECTOR=32'b11111111111111111111111111111111)>.

Elaborating module <ncpu32k_cell_dff_r(DW=1)>.

Elaborating module <ncpu32k_tsc>.

Elaborating module <ncpu32k_core>.

Elaborating module <ncpu32k_regfile>.

Elaborating module <ncpu32k_cell_sdpram_sclk(AW=5,DW=32,ENABLE_BYPASS=1)>.

Elaborating module <ncpu32k_psr>.

Elaborating module <ncpu32k_cell_dff_lr(DW=1,RST_VECTOR=1'b1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=10)>.

Elaborating module <ncpu32k_ifu>.

Elaborating module <ncpu32k_ipdu>.

Elaborating module <ncpu32k_cell_dff_lr(DW=3)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=30)>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" Line 263: Assignment to bpu_jmprel ignored, since the identifier is never used

Elaborating module <ncpu32k_bpu>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_core.v" Line 287: Assignment to bpu_jmprel ignored, since the identifier is never used

Elaborating module <ncpu32k_idu>.

Elaborating module <ncpu32k_cell_pipebuf(DW=1)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=6)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=9)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=2)>.

Elaborating module <ncpu32k_cell_dff_lr(DW=5)>.
WARNING:HDLCompiler:552 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_idu.v" Line 282: Input port din[0] is not connected on this instance

Elaborating module <ncpu32k_ieu>.

Elaborating module <ncpu32k_ie_au>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" Line 161: Assignment to au_mul ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" Line 162: Assignment to au_div ignored, since the identifier is never used

Elaborating module <ncpu32k_ie_lu>.

Elaborating module <ncpu32k_ie_mu>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ieu.v" Line 200: Assignment to wb_mu_in_valid ignored, since the identifier is never used

Elaborating module <ncpu32k_ie_eu>.
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v" Line 205: Assignment to epsr_res ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k_ie_eu.v" Line 214: Assignment to wmsr_psr_res ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v" Line 227: Net <msr_psr_icae> does not have a driver.
WARNING:HDLCompiler:634 - "E:\_processor_cores\nano-cpu32k\rtl\ncpu32k\ncpu32k.v" Line 255: Net <msr_psr_dcae> does not have a driver.
--> 

Total memory usage is 209468 kilobytes

Number of errors   :    1 (   0 filtered)
Number of warnings :   30 (   0 filtered)
Number of infos    :    0 (   0 filtered)

