<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>UTN Wav Player: Fuentes/Micro/Proyecto_Info2/Inicializacion_Kit/Regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript">
$(document).ready(initResizable);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.3 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">UTN Wav Player</div>
   <div id="projectbrief">Proyecto Informatica II 2014 UTN FRBA</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('_regs_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<h1>Fuentes/Micro/Proyecto_Info2/Inicializacion_Kit/Regs.h</h1>  </div>
</div>
<div class="contents">
<a href="_regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00008"></a>00008 <span class="preprocessor">#ifndef REGS_H_</span>
<a name="l00009"></a>00009 <span class="preprocessor"></span><span class="preprocessor">#define REGS_H_</span>
<a name="l00010"></a>00010 <span class="preprocessor"></span>
<a name="l00011"></a>00011 
<a name="l00012"></a>00012 
<a name="l00013"></a>00013 
<a name="l00014"></a><a class="code" href="_regs_8h.html#aef00c279597b188e4cdd14d288ddf77a">00014</a> <span class="preprocessor">    #define     __R         volatile const</span>
<a name="l00015"></a><a class="code" href="_regs_8h.html#ad8cfe7014044235a4c8d3239c2597f09">00015</a> <span class="preprocessor"></span><span class="preprocessor">    #define     __W         volatile</span>
<a name="l00016"></a><a class="code" href="_regs_8h.html#a81f369079976a46554fd9798ab035697">00016</a> <span class="preprocessor"></span><span class="preprocessor">    #define     __RW            volatile</span>
<a name="l00017"></a><a class="code" href="_regs_8h.html#a2ba621978a511250f7250fb10e05ffbe">00017</a> <span class="preprocessor"></span>    <span class="keyword">typedef</span>     <span class="keywordtype">signed</span> <span class="keywordtype">long</span>         <a class="code" href="_regs_8h.html#a2ba621978a511250f7250fb10e05ffbe">int32_t</a>;
<a name="l00018"></a><a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">00018</a>     <span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span>        <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>;
<a name="l00019"></a><a class="code" href="_regs_8h.html#a273cf69d639a59973b6019625df33e30">00019</a>     <span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>      <a class="code" href="_regs_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>;
<a name="l00020"></a><a class="code" href="_regs_8h.html#aba7bc1797add20fe3efdf37ced1182c5">00020</a>     <span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>       <a class="code" href="_regs_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>;
<a name="l00021"></a><a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a">00021</a>     <span class="keyword">typedef</span>     <a class="code" href="_regs_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>       <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a>;  
<a name="l00022"></a>00022 
<a name="l00023"></a><a class="code" href="struct_l_l_i__t.html">00023</a>     <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00024"></a>00024     {
<a name="l00025"></a><a class="code" href="struct_l_l_i__t.html#acced9a05ed6f381d74d67de65d66fa3b">00025</a>         <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    <a class="code" href="struct_l_l_i__t.html#acced9a05ed6f381d74d67de65d66fa3b">source</a>;
<a name="l00026"></a><a class="code" href="struct_l_l_i__t.html#aebe130003ed4dbe085455ee014a770d8">00026</a>         <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    <a class="code" href="struct_l_l_i__t.html#aebe130003ed4dbe085455ee014a770d8">destination</a>;
<a name="l00027"></a><a class="code" href="struct_l_l_i__t.html#a8275184ca604f6ab0f48f1bcbc122279">00027</a>         <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    <a class="code" href="struct_l_l_i__t.html#a8275184ca604f6ab0f48f1bcbc122279">LLI</a>;
<a name="l00028"></a><a class="code" href="struct_l_l_i__t.html#af47d900be5b5e5b1cce48f959401cb4e">00028</a>         <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>    <a class="code" href="struct_l_l_i__t.html#af47d900be5b5e5b1cce48f959401cb4e">control</a>;
<a name="l00029"></a>00029 
<a name="l00030"></a>00030     } <a class="code" href="struct_l_l_i__t.html">LLI_t</a>;
<a name="l00031"></a>00031 
<a name="l00032"></a>00032 
<a name="l00035"></a><a class="code" href="_regs_8h.html#adcf85a8a6da60e211f5dd37abc27b999">00035</a> <span class="preprocessor">    #define     PINSEL      ( ( registro  * ) 0x4002C000UL )</span>
<a name="l00036"></a>00036 <span class="preprocessor"></span>
<a name="l00037"></a><a class="code" href="_regs_8h.html#aff215b5e0d11d5a47354ecfad12a8902">00037</a> <span class="preprocessor">    #define     PINSEL0     PINSEL[0]   //!&lt; PINSEL0------&gt;P0[15:0]         (0x4002C000)</span>
<a name="l00038"></a><a class="code" href="_regs_8h.html#a030997bacf62a695152879b6be44c84c">00038</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL1     PINSEL[1]   //!&lt; PINSEL1------&gt;P0[31:16]        (0x4002C004)</span>
<a name="l00039"></a><a class="code" href="_regs_8h.html#ac43539e28c63bbab43998e0fde66a96f">00039</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL2     PINSEL[2]   //!&lt; PINSEL2------&gt;P1[15:0]         (0x4002C008)</span>
<a name="l00040"></a><a class="code" href="_regs_8h.html#a4f3826d0ca626fa50121b165841ece9e">00040</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL3     PINSEL[3]   //!&lt; PINSEL3------&gt;P1[31:16]        (0x4002C00C)</span>
<a name="l00041"></a><a class="code" href="_regs_8h.html#a4f66e285e1b0ae7dbed4910861054c9e">00041</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL4     PINSEL[4]   //!&lt; PINSEL4------&gt;P2[15:0]         (0x4002C010)</span>
<a name="l00042"></a><a class="code" href="_regs_8h.html#a18b6991e5ddafcacf3d1e1bcbae85376">00042</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL5     PINSEL[5]   //!&lt; PINSEL5------&gt;P2[31:16]        NOT USED</span>
<a name="l00043"></a><a class="code" href="_regs_8h.html#aa39cd7997821dceab9766644b7cea17d">00043</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL6     PINSEL[6]   //!&lt; PINSEL6------&gt;P3[15:0]     NOT USED</span>
<a name="l00044"></a><a class="code" href="_regs_8h.html#a3802e1e7e5b5f02dbdbe1a45024c9c4b">00044</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL7     PINSEL[7]   //!&lt; PINSEL7------&gt;P3[31:16]        (0x4002C01C)</span>
<a name="l00045"></a><a class="code" href="_regs_8h.html#ace0afbbeb6f1b02f248d18495c29f8e3">00045</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL8     PINSEL[8]   //!&lt; PINSEL8------&gt;P4[15:0]     NOT USED</span>
<a name="l00046"></a><a class="code" href="_regs_8h.html#a1b77a28a614a6cde822e2b44421d1e1d">00046</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL9     PINSEL[9]   //!&lt; PINSEL9------&gt;P4[31:16]        (0x4002C024)</span>
<a name="l00047"></a>00047 <span class="preprocessor"></span>
<a name="l00049"></a><a class="code" href="_regs_8h.html#a553601f53b38af5a632b04c3df02e760">00049</a> <span class="preprocessor">    #define     PINSEL_GPIO         0</span>
<a name="l00050"></a><a class="code" href="_regs_8h.html#a6b63891e9e8b9e4656058a8ce54c6528">00050</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL_FUNC1        1</span>
<a name="l00051"></a><a class="code" href="_regs_8h.html#a5a1e703de54c04cebb5919481959cbc6">00051</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL_FUNC2        2</span>
<a name="l00052"></a><a class="code" href="_regs_8h.html#afbc91f2aa8500386374c89dfcd6b6c76">00052</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINSEL_FUNC3        3</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span>
<a name="l00056"></a><a class="code" href="_regs_8h.html#ad18373cdc1a4bcdc5fc9f2828287742d">00056</a> <span class="preprocessor">    #define PINMODE     ( ( registro  * ) 0x4002C040UL )</span>
<a name="l00057"></a>00057 <span class="preprocessor"></span>
<a name="l00058"></a><a class="code" href="_regs_8h.html#a38059134b0adaf25bb64ab021edfd5f4">00058</a> <span class="preprocessor">    #define     PINMODE0    PINMODE[0]      //!&lt; 0x4002C040</span>
<a name="l00059"></a><a class="code" href="_regs_8h.html#a289acb166f43c92d5a506cd01ecdfbc7">00059</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE1    PINMODE[1]      //!&lt; 0x4002C044</span>
<a name="l00060"></a><a class="code" href="_regs_8h.html#a1e102735ca34f2a7ad80d4057ca63e8f">00060</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE2    PINMODE[2]      //!&lt; 0x4002C048</span>
<a name="l00061"></a><a class="code" href="_regs_8h.html#a69d534398605c600c32cda2def1a8f3a">00061</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE3    PINMODE[3]      //!&lt; 0x4002C04C</span>
<a name="l00062"></a><a class="code" href="_regs_8h.html#a8c91299d8c6d1fb5a20d2177ecfd710b">00062</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE4    PINMODE[4]      //!&lt; 0x4002C050</span>
<a name="l00063"></a><a class="code" href="_regs_8h.html#a5b545bfce7db8fd8bff1c273fd7d600e">00063</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE5    PINMODE[5]      //!&lt; 0x4002C054</span>
<a name="l00064"></a><a class="code" href="_regs_8h.html#a15392f94e9172cb6001a9b54daada614">00064</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE6    PINMODE[6]      //!&lt; 0x4002C058</span>
<a name="l00065"></a><a class="code" href="_regs_8h.html#ad37cfb0eec829077f70eb760b3c6ccfd">00065</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE7    PINMODE[7]      //!&lt; 0x4002C05C</span>
<a name="l00066"></a><a class="code" href="_regs_8h.html#a0a3b528e1f404977b12768942447edd0">00066</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE9    PINMODE[9]      //!&lt; 0x4002C064</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>
<a name="l00071"></a><a class="code" href="_regs_8h.html#ad8f9906e4740890351925e78bd3034fc">00071</a> <span class="preprocessor">    #define     PINMODE_PULLUP      0</span>
<a name="l00072"></a><a class="code" href="_regs_8h.html#a6db207d2f16a98c8e9866c9797d1ea9e">00072</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_REPEAT      1</span>
<a name="l00073"></a><a class="code" href="_regs_8h.html#a8399bec59a799bdd3b18e523d066343f">00073</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_NONE        2</span>
<a name="l00074"></a><a class="code" href="_regs_8h.html#a0070151f6244e0aafc0dde7241e0dd7d">00074</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_PULLDOWN    3</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span>
<a name="l00078"></a><a class="code" href="_regs_8h.html#a3c718f22cd87fac0661ad9882a65e434">00078</a> <span class="preprocessor">    #define     PINMODE_OD      ( ( registro  * ) 0x4002C068UL )</span>
<a name="l00079"></a>00079 <span class="preprocessor"></span>
<a name="l00080"></a><a class="code" href="_regs_8h.html#a7cf20ef49d5135affe914cdcc161d953">00080</a> <span class="preprocessor">    #define     PINMODE_OD0     PINMODE_OD[0]</span>
<a name="l00081"></a><a class="code" href="_regs_8h.html#aa3f6c6da221d942ac4c2fb18bcff353e">00081</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_OD1     PINMODE_OD[1]</span>
<a name="l00082"></a><a class="code" href="_regs_8h.html#a2edbd279e1d3cf9de2185aef8ec1cc68">00082</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_OD2     PINMODE_OD[2]</span>
<a name="l00083"></a><a class="code" href="_regs_8h.html#a7c209b63ecd7d4226b1c82307bf0ef29">00083</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_OD3     PINMODE_OD[3]</span>
<a name="l00084"></a><a class="code" href="_regs_8h.html#a413c105eaf861bc917bb7f61c3c453d6">00084</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PINMODE_OD4     PINMODE_OD[4]</span>
<a name="l00085"></a>00085 <span class="preprocessor"></span>
<a name="l00088"></a><a class="code" href="_regs_8h.html#a82a7037524c57a1807ace76a6d8a530e">00088</a> <span class="preprocessor">    #define GPIOs       ( ( registro  * ) 0x2009C000UL )</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>
<a name="l00090"></a><a class="code" href="_regs_8h.html#af41b34488a518db05b413d3a370f871f">00090</a> <span class="preprocessor">    #define     PORT0       (GPIOs+0)       //!&lt; 0x2009C000</span>
<a name="l00091"></a><a class="code" href="_regs_8h.html#a83b698b796fa8d1625536439f28ea575">00091</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PORT1       (GPIOs+8)       //!&lt; 0x2009C020</span>
<a name="l00092"></a><a class="code" href="_regs_8h.html#acb270e4aec8a0ab123e6c24a5810150b">00092</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PORT2       (GPIOs+16)      //!&lt; 0x2009C040</span>
<a name="l00093"></a><a class="code" href="_regs_8h.html#ad906b7f6a811f1f02b5eb04cbe1bc89b">00093</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PORT3       (GPIOs+24)      //!&lt; 0x2009C060</span>
<a name="l00094"></a><a class="code" href="_regs_8h.html#ad5a54f368997d8ae4f84a1e2fad533f4">00094</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PORT4       (GPIOs+32)      //!&lt; 0x2009C080</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a>00096     <span class="comment">/*  *           *</span>
<a name="l00097"></a>00097 <span class="comment">        *************************</span>
<a name="l00098"></a>00098 <span class="comment">        *   FIODIR      *   0x2009C000</span>
<a name="l00099"></a>00099 <span class="comment">        *************************</span>
<a name="l00100"></a>00100 <span class="comment">        *   RESERVED    *   0x2009C004</span>
<a name="l00101"></a>00101 <span class="comment">        *************************</span>
<a name="l00102"></a>00102 <span class="comment">        *   RESERVED    *   0x2009C008</span>
<a name="l00103"></a>00103 <span class="comment">        *************************</span>
<a name="l00104"></a>00104 <span class="comment">        *   RESERVED    *   0x2009C00C</span>
<a name="l00105"></a>00105 <span class="comment">        *************************</span>
<a name="l00106"></a>00106 <span class="comment">        *   FIOMASK     *   0x2009C010</span>
<a name="l00107"></a>00107 <span class="comment">        *************************</span>
<a name="l00108"></a>00108 <span class="comment">        *   FIOPIN      *   0x2009C014</span>
<a name="l00109"></a>00109 <span class="comment">        *************************</span>
<a name="l00110"></a>00110 <span class="comment">        *   FIOSET      *   0x2009C018</span>
<a name="l00111"></a>00111 <span class="comment">        *************************</span>
<a name="l00112"></a>00112 <span class="comment">        *   FIOCLR      *   0x2009C01C</span>
<a name="l00113"></a>00113 <span class="comment">        *************************</span>
<a name="l00114"></a>00114 <span class="comment">        *           *</span>
<a name="l00115"></a>00115 <span class="comment">        *           *</span>
<a name="l00116"></a>00116 <span class="comment">    */</span>
<a name="l00117"></a><a class="code" href="_regs_8h.html#a5ecdb9b0bd11b7dfefb4decf8337ccbd">00117</a> <span class="preprocessor">    #define     FIO0DIR     GPIOs[0]    //!&lt; 0x2009C000</span>
<a name="l00118"></a><a class="code" href="_regs_8h.html#aae81a3484deff18fa81de0ac8de3ab40">00118</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO1DIR     GPIOs[8]    //!&lt; 0x2009C020</span>
<a name="l00119"></a><a class="code" href="_regs_8h.html#a75b59afafb28de1fa7107c3db1cbfc0a">00119</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO2DIR     GPIOs[16]   //!&lt; 0x2009C040</span>
<a name="l00120"></a><a class="code" href="_regs_8h.html#a1083e6b4f9db146360ddd0dcd0a9dd39">00120</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO3DIR     GPIOs[24]   //!&lt; 0x2009C060</span>
<a name="l00121"></a><a class="code" href="_regs_8h.html#af2517ae60d5d5039a5218bcd6a4ca3d1">00121</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO4DIR     GPIOs[32]   //!&lt; 0x2009C080</span>
<a name="l00122"></a>00122 <span class="preprocessor"></span>
<a name="l00123"></a><a class="code" href="_regs_8h.html#a0af2c8f6a95a766b32d8709fafac6baa">00123</a> <span class="preprocessor">    #define     FIO0MASK    GPIOs[4]    //!&lt; 0x2009C010</span>
<a name="l00124"></a><a class="code" href="_regs_8h.html#a13f214cea0d3f874820bd4548c46a7f0">00124</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO1MASK    GPIOs[12]   //!&lt; 0x2009C030</span>
<a name="l00125"></a><a class="code" href="_regs_8h.html#ad27e95ce6805c27eef26ea73ceb023bd">00125</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO2MASK    GPIOs[20]   //!&lt; 0x2009C050</span>
<a name="l00126"></a><a class="code" href="_regs_8h.html#a9f4d031bd0cbecf049e020fbd3b85944">00126</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO3MASK    GPIOs[28]   //!&lt; 0x2009C070</span>
<a name="l00127"></a><a class="code" href="_regs_8h.html#a58bbc88f8e37e7c69525a3ed50b13647">00127</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO4MASK    GPIOs[36]   //!&lt; 0x2009C090</span>
<a name="l00128"></a>00128 <span class="preprocessor"></span>
<a name="l00129"></a><a class="code" href="_regs_8h.html#aafe04ef1d09547bd16547b800b4df5a1">00129</a> <span class="preprocessor">    #define     FIO0PIN     GPIOs[5]    //!&lt; 0x2009C014</span>
<a name="l00130"></a><a class="code" href="_regs_8h.html#ab97ddb2da2dd1db899d7b4750548f798">00130</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO1PIN     GPIOs[13]   //!&lt; 0x2009C034</span>
<a name="l00131"></a><a class="code" href="_regs_8h.html#a3231320a27b790a99f2d28fc5d32b33c">00131</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO2PIN     GPIOs[21]   //!&lt; 0x2009C054</span>
<a name="l00132"></a><a class="code" href="_regs_8h.html#a3656d6446be846bded1ddf3bbb1f069c">00132</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO3PIN     GPIOs[29]   //!&lt; 0x2009C074</span>
<a name="l00133"></a><a class="code" href="_regs_8h.html#aeaa168fd9ed723f7755daeb0ada32477">00133</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO4PIN     GPIOs[37]   //!&lt; 0x2009C094</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>
<a name="l00135"></a><a class="code" href="_regs_8h.html#aeb77ecb736828882a0b80e33a7adf644">00135</a> <span class="preprocessor">    #define     FIO0SET     GPIOs[6]    //!&lt; 0x2009C018</span>
<a name="l00136"></a><a class="code" href="_regs_8h.html#aa94d97e600385d0fde769e11f302cd1c">00136</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO1SET     GPIOs[14]   //!&lt; 0x2009C038</span>
<a name="l00137"></a><a class="code" href="_regs_8h.html#aeb2827cc8f7918902c58cdc9960e840d">00137</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO2SET     GPIOs[22]   //!&lt; 0x2009C058</span>
<a name="l00138"></a><a class="code" href="_regs_8h.html#a7b26871215344e5a9df44d7093240432">00138</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO3SET     GPIOs[30]   //!&lt; 0x2009C078</span>
<a name="l00139"></a><a class="code" href="_regs_8h.html#a3ea2ecaf667403aca71e0fee158e7e4a">00139</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO4SET     GPIOs[38]   //!&lt; 0x2009C098</span>
<a name="l00140"></a>00140 <span class="preprocessor"></span>
<a name="l00141"></a><a class="code" href="_regs_8h.html#a32e958c8a285f756cd11f3f340f6494c">00141</a> <span class="preprocessor">    #define     FIO0CLR     GPIOs[7]    //!&lt; 0x2009C01C</span>
<a name="l00142"></a><a class="code" href="_regs_8h.html#abcc77d889363cff115e5a530fa76625f">00142</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO1CLR     GPIOs[15]   //!&lt; 0x2009C03C</span>
<a name="l00143"></a><a class="code" href="_regs_8h.html#a1195f7a120c7cb4f8fbb23b72e8ec037">00143</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO2CLR     GPIOs[23]   //!&lt; 0x2009C05C</span>
<a name="l00144"></a><a class="code" href="_regs_8h.html#ab64a776a181a354a850222009357a294">00144</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO3CLR     GPIOs[31]   //!&lt; 0x2009C07C</span>
<a name="l00145"></a><a class="code" href="_regs_8h.html#a6a284339302a53d41530effeafb6663d">00145</a> <span class="preprocessor"></span><span class="preprocessor">    #define     FIO4CLR     GPIOs[39]   //!&lt; 0x2009C09C</span>
<a name="l00146"></a>00146 <span class="preprocessor"></span>
<a name="l00147"></a>00147 
<a name="l00150"></a><a class="code" href="structsystick__t.html">00150</a>     <span class="keyword">typedef</span> <span class="keyword">struct</span>
<a name="l00151"></a>00151     {
<a name="l00152"></a>00152         <span class="keyword">union</span>{
<a name="l00153"></a><a class="code" href="structsystick__t.html#acdd477331bfd988d70f5d25006e76bb1">00153</a>             <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> <a class="code" href="structsystick__t.html#acdd477331bfd988d70f5d25006e76bb1">_STCTRL</a>;
<a name="l00154"></a>00154             <span class="keyword">struct</span>{
<a name="l00155"></a><a class="code" href="structsystick__t.html#a34579b54e26cee27fc08410abc1b2455">00155</a>                 <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> _ENABLE:1;
<a name="l00156"></a><a class="code" href="structsystick__t.html#af95dd18e82eea4994a1fcdfbed315e97">00156</a>                 <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> _TICKINT:1;
<a name="l00157"></a><a class="code" href="structsystick__t.html#a88332e1fbc3462fcc10913ee99f128b9">00157</a>                 <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> _CLKSOURCE:1;
<a name="l00158"></a><a class="code" href="structsystick__t.html#a6f1ac6dd76a3ef6139b75fc349ad786c">00158</a>                 <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> _RESERVED0:12;
<a name="l00159"></a><a class="code" href="structsystick__t.html#a64f7505b22e668887fff49359f76721f">00159</a>                 <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> _COUNTFLAG:1;
<a name="l00160"></a><a class="code" href="structsystick__t.html#a88bc97ea4e980ba2f30908023e5be4ff">00160</a>                 <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> _RESERVED1:16;
<a name="l00161"></a>00161             }bits;
<a name="l00162"></a>00162         };
<a name="l00163"></a><a class="code" href="structsystick__t.html#a279043cdd61dfe4d53d83afe4b7ec141">00163</a>         <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> <a class="code" href="structsystick__t.html#a279043cdd61dfe4d53d83afe4b7ec141">_STRELOAD</a>;
<a name="l00164"></a><a class="code" href="structsystick__t.html#ac51b6f2e44bb5b23e87b49143082786c">00164</a>         <a class="code" href="_regs_8h.html#a7834e059ad90540ce735ec41183ff05a" title="defino un tipo &amp;#39;registro&amp;#39; uint32_t volatile.">registro</a> <a class="code" href="structsystick__t.html#ac51b6f2e44bb5b23e87b49143082786c">_STCURR</a>;
<a name="l00165"></a><a class="code" href="structsystick__t.html#a9b3ccdde1bd6c1c8cbc4ad946c5e76e6">00165</a>         <a class="code" href="_regs_8h.html#aef00c279597b188e4cdd14d288ddf77a">__R</a> <a class="code" href="_regs_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>  <a class="code" href="structsystick__t.html#a9b3ccdde1bd6c1c8cbc4ad946c5e76e6">_STCALIB</a>;
<a name="l00166"></a>00166     }<a class="code" href="structsystick__t.html">systick_t</a>;
<a name="l00167"></a>00167 
<a name="l00169"></a><a class="code" href="_regs_8h.html#aa8566559a901a30a9a10044806a335e4">00169</a> <span class="preprocessor">    #define     DIR_SYSTICK     ( (systick_t *) 0xE000E010UL )</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span>
<a name="l00171"></a><a class="code" href="_regs_8h.html#a887bd04ac58d2a8b7659b4ab2dcff40e">00171</a> <span class="preprocessor">    #define     STCTRL      DIR_SYSTICK-&gt;_STCTRL</span>
<a name="l00172"></a><a class="code" href="_regs_8h.html#a514ad415fb6125ba296793df7d1a468a">00172</a> <span class="preprocessor"></span><span class="preprocessor">        #define ENABLE          DIR_SYSTICK-&gt;bits._ENABLE</span>
<a name="l00173"></a><a class="code" href="_regs_8h.html#a85a15b5192e74e56ab2a437c5f8c6898">00173</a> <span class="preprocessor"></span><span class="preprocessor">        #define TICKINT         DIR_SYSTICK-&gt;bits._TICKINT</span>
<a name="l00174"></a><a class="code" href="_regs_8h.html#a1c80d256b9c8188cb5aaf267b3303c92">00174</a> <span class="preprocessor"></span><span class="preprocessor">        #define CLKSOURCE       DIR_SYSTICK-&gt;bits._CLKSOURCE</span>
<a name="l00175"></a><a class="code" href="_regs_8h.html#af1ecc7ccf2930b69effd1a64a1058d7d">00175</a> <span class="preprocessor"></span><span class="preprocessor">        #define COUNTFLAG       DIR_SYSTICK-&gt;bits._COUNTFLAG</span>
<a name="l00176"></a><a class="code" href="_regs_8h.html#a85462f1b8d2c2b8a18ca1531e3047e4d">00176</a> <span class="preprocessor"></span><span class="preprocessor">    #define     STRELOAD    DIR_SYSTICK-&gt;_STRELOAD</span>
<a name="l00177"></a><a class="code" href="_regs_8h.html#aa9474140ee4a4aa1b53af30b329aa728">00177</a> <span class="preprocessor"></span><span class="preprocessor">    #define     STCURR      DIR_SYSTICK-&gt;_STCURR</span>
<a name="l00178"></a><a class="code" href="_regs_8h.html#a60527eaf65f64c9aad2a9c0731ffe728">00178</a> <span class="preprocessor"></span><span class="preprocessor">    #define     STCALIB     DIR_SYSTICK-&gt;_STCALIB</span>
<a name="l00179"></a>00179 <span class="preprocessor"></span>
<a name="l00180"></a>00180 
<a name="l00183"></a><a class="code" href="_regs_8h.html#af1b746ba5ab7d0ab657156ebda0f290c">00183</a> <span class="preprocessor">    #define     TIMER0      ( ( registro  * ) 0x40004000UL )</span>
<a name="l00184"></a>00184 <span class="preprocessor"></span>
<a name="l00185"></a><a class="code" href="_regs_8h.html#a63bf4f24c85f26e838f55701a5e69831">00185</a> <span class="preprocessor">    #define     TIMER1      ( ( registro  * ) 0x40008000UL )</span>
<a name="l00186"></a>00186 <span class="preprocessor"></span>
<a name="l00187"></a><a class="code" href="_regs_8h.html#aca904d0e4ebb6d643c349f7f05613995">00187</a> <span class="preprocessor">    #define     TIMER2      ( ( registro  * ) 0x40090000UL )</span>
<a name="l00188"></a>00188 <span class="preprocessor"></span>
<a name="l00189"></a><a class="code" href="_regs_8h.html#a6d4063b72c434f0e7afa8eb2a0e7ee00">00189</a> <span class="preprocessor">    #define     TIMER3      ( ( registro  * ) 0x40094000UL )</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span>
<a name="l00191"></a>00191     <span class="comment">//Registros de timers:</span>
<a name="l00192"></a>00192 
<a name="l00193"></a><a class="code" href="_regs_8h.html#ae669c80390f9475369f2c4f48f7630b3">00193</a> <span class="preprocessor">    #define     T0IR        TIMER0[0]</span>
<a name="l00194"></a><a class="code" href="_regs_8h.html#a0f7a4e745f989cba7121a2a089400243">00194</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0TCR       TIMER0[1]</span>
<a name="l00195"></a><a class="code" href="_regs_8h.html#acc99e4d315de652060365cb4a634d071">00195</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0TC        TIMER0[2]</span>
<a name="l00196"></a><a class="code" href="_regs_8h.html#af0820bf2601acb2528db5ca569a67baf">00196</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0PR        TIMER0[3]</span>
<a name="l00197"></a><a class="code" href="_regs_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">00197</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0PC        TIMER0[4]</span>
<a name="l00198"></a><a class="code" href="_regs_8h.html#a301ebbd28f97690cab064ef6ca985e01">00198</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0MCR       TIMER0[5]</span>
<a name="l00199"></a><a class="code" href="_regs_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">00199</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0MR0       TIMER0[6]</span>
<a name="l00200"></a><a class="code" href="_regs_8h.html#afcda6dd57c1f5114f0574f9a8c668636">00200</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0MR1       TIMER0[7]</span>
<a name="l00201"></a><a class="code" href="_regs_8h.html#af37e7fe881f158029616b5fe699dcd0b">00201</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0MR2       TIMER0[8]</span>
<a name="l00202"></a><a class="code" href="_regs_8h.html#a91b36df698ef061e7a6a21226a4903f4">00202</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0MR3       TIMER0[9]</span>
<a name="l00203"></a><a class="code" href="_regs_8h.html#a5a2498c5217384197c415a4f860d7b7d">00203</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0CCR       TIMER0[10]</span>
<a name="l00204"></a><a class="code" href="_regs_8h.html#a30e040cd93a01687d0444ebe8528cc96">00204</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0CR0       TIMER0[11]</span>
<a name="l00205"></a><a class="code" href="_regs_8h.html#a2b8c430359234e8f74d0ff7270a73d31">00205</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T0CR1       TIMER0[12]</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span>
<a name="l00207"></a><a class="code" href="_regs_8h.html#adb98681e25a22c370f83fe86a093de94">00207</a> <span class="preprocessor">    #define     T1IR        TIMER1[0]</span>
<a name="l00208"></a><a class="code" href="_regs_8h.html#a10ed50586274919ac0318a280d09ab30">00208</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1TCR       TIMER1[1]</span>
<a name="l00209"></a><a class="code" href="_regs_8h.html#a17688b0757c26205ffffdd5549d9970f">00209</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1TC        TIMER1[2]</span>
<a name="l00210"></a><a class="code" href="_regs_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">00210</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1PR        TIMER1[3]</span>
<a name="l00211"></a><a class="code" href="_regs_8h.html#a9f3a3649d53d672c4345687f87167760">00211</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1PC        TIMER1[4]</span>
<a name="l00212"></a><a class="code" href="_regs_8h.html#a205889a7afd857ad3eb141308850f3f5">00212</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1MCR       TIMER1[5]</span>
<a name="l00213"></a><a class="code" href="_regs_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">00213</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1MR0       TIMER1[6]</span>
<a name="l00214"></a><a class="code" href="_regs_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">00214</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1MR1       TIMER1[7]</span>
<a name="l00215"></a><a class="code" href="_regs_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">00215</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1MR2       TIMER1[8]</span>
<a name="l00216"></a><a class="code" href="_regs_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">00216</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1MR3       TIMER1[9]</span>
<a name="l00217"></a><a class="code" href="_regs_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">00217</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1CCR       TIMER1[10]</span>
<a name="l00218"></a><a class="code" href="_regs_8h.html#aada37f1a99a649cc0b1b7cba92119cec">00218</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1CR0       TIMER1[11]</span>
<a name="l00219"></a><a class="code" href="_regs_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">00219</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T1CR1       TIMER1[12]</span>
<a name="l00220"></a>00220 <span class="preprocessor"></span>
<a name="l00221"></a><a class="code" href="_regs_8h.html#aa11666ae9e802f9b9dd84518f52f7cfb">00221</a> <span class="preprocessor">    #define     T2IR        TIMER2[0]</span>
<a name="l00222"></a><a class="code" href="_regs_8h.html#a9eb3294a66cb96acaa94e5849576b20d">00222</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2TCR       TIMER2[1]</span>
<a name="l00223"></a><a class="code" href="_regs_8h.html#ad2968c558b55fa74142b31d9264fc7b6">00223</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2TC        TIMER2[2]</span>
<a name="l00224"></a><a class="code" href="_regs_8h.html#a2ce4e3cc8aa3ef6da5e0d5066153c81f">00224</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2PR        TIMER2[3]</span>
<a name="l00225"></a><a class="code" href="_regs_8h.html#ab0478579f7ce128c43a93b68a4974852">00225</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2PC        TIMER2[4]</span>
<a name="l00226"></a><a class="code" href="_regs_8h.html#a8e86cc7926b1a34ccf96183f272ec8fc">00226</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2MCR       TIMER2[5]</span>
<a name="l00227"></a><a class="code" href="_regs_8h.html#ae9af312f9edd6c3e609484f9f6019456">00227</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2MR0       TIMER2[6]</span>
<a name="l00228"></a><a class="code" href="_regs_8h.html#a94663f1f26d3d364e58e6d4908d4aa2c">00228</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2MR1       TIMER2[7]</span>
<a name="l00229"></a><a class="code" href="_regs_8h.html#a197b1f31bb466d13777cb3ec482420b8">00229</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2MR2       TIMER2[8]</span>
<a name="l00230"></a><a class="code" href="_regs_8h.html#acce9129f30e5cef222f427e5b95caeb7">00230</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2MR3       TIMER2[9]</span>
<a name="l00231"></a><a class="code" href="_regs_8h.html#a286928a67dcaa1d1e63bd9e75e49c7a8">00231</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2CCR       TIMER2[10]</span>
<a name="l00232"></a><a class="code" href="_regs_8h.html#a8d54720a92350e4009551922372ccd4a">00232</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2CR0       TIMER2[11]</span>
<a name="l00233"></a><a class="code" href="_regs_8h.html#abf86f1bc7710b60615b29e1fb8ea09e1">00233</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T2CR1       TIMER2[12]</span>
<a name="l00234"></a>00234 <span class="preprocessor"></span>
<a name="l00235"></a><a class="code" href="_regs_8h.html#a51402235821cfc688c6288de994d041e">00235</a> <span class="preprocessor">    #define     T3IR        TIMER3[0]</span>
<a name="l00236"></a><a class="code" href="_regs_8h.html#a5b0db852baba1f4c6b0f0b7b0d8f1472">00236</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3TCR       TIMER3[1]</span>
<a name="l00237"></a><a class="code" href="_regs_8h.html#a2503b3cb841e48de7d1b5aa3250d9734">00237</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3TC        TIMER3[2]</span>
<a name="l00238"></a><a class="code" href="_regs_8h.html#a1a5224e7e44e661c88f54c0f0748a343">00238</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3PR        TIMER3[3]</span>
<a name="l00239"></a><a class="code" href="_regs_8h.html#ae8ea56af6d9b5e20d9aea98dd89b36c0">00239</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3PC        TIMER3[4]</span>
<a name="l00240"></a><a class="code" href="_regs_8h.html#a5ec450412c081623167f56ac65b5ae22">00240</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3MCR       TIMER3[5]</span>
<a name="l00241"></a><a class="code" href="_regs_8h.html#a7c97ed581cb06e06f90da62ecc31c041">00241</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3MR0       TIMER3[6]</span>
<a name="l00242"></a><a class="code" href="_regs_8h.html#a183ed578c64a75184d299d65f69946d5">00242</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3MR1       TIMER3[7]</span>
<a name="l00243"></a><a class="code" href="_regs_8h.html#a50e861e40701e3f61246b8d153d8032e">00243</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3MR2       TIMER3[8]</span>
<a name="l00244"></a><a class="code" href="_regs_8h.html#ad9af1b25701a333f7be063bbaea897fe">00244</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3MR3       TIMER3[9]</span>
<a name="l00245"></a><a class="code" href="_regs_8h.html#ab8a63499aacfc0b50be4d44f88d14176">00245</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3CCR       TIMER3[10]</span>
<a name="l00246"></a><a class="code" href="_regs_8h.html#aa4ecae7602d7383a802c419d824f1c44">00246</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3CR0       TIMER3[11]</span>
<a name="l00247"></a><a class="code" href="_regs_8h.html#a1f051c4cda65617798e6d9031f101aa5">00247</a> <span class="preprocessor"></span><span class="preprocessor">    #define     T3CR1       TIMER3[12]</span>
<a name="l00248"></a>00248 <span class="preprocessor"></span>
<a name="l00249"></a>00249 
<a name="l00250"></a>00250 
<a name="l00254"></a><a class="code" href="_regs_8h.html#aaff8f2953d6a9abf837bb03c2dd2ab26">00254</a> <span class="preprocessor">    #define     ISER        ( ( registro  * ) 0xE000E100UL )</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>
<a name="l00256"></a><a class="code" href="_regs_8h.html#aff7913c37f38441d5f1fcd017af5e518">00256</a> <span class="preprocessor">    #define     ICER        ( ( registro  * ) 0xE000E180UL )</span>
<a name="l00257"></a>00257 <span class="preprocessor"></span>
<a name="l00259"></a><a class="code" href="_regs_8h.html#a8c1775b57b6f869f4c1f6711a3f5c638">00259</a> <span class="preprocessor">    #define     ISER0       ISER[0]</span>
<a name="l00260"></a><a class="code" href="_regs_8h.html#a6d615ae944aeabd6b6983a1d544ed1ee">00260</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ISER1       ISER[1]</span>
<a name="l00261"></a>00261 <span class="preprocessor"></span>
<a name="l00263"></a><a class="code" href="_regs_8h.html#ad02de1c13a01567c55483b5e9f93b979">00263</a> <span class="preprocessor">    #define     ICER0       ICER[0]</span>
<a name="l00264"></a><a class="code" href="_regs_8h.html#a2a62bc91f44ad5f510192db467908f2a">00264</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ICER1       ICER[1]</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span>
<a name="l00266"></a>00266 
<a name="l00270"></a><a class="code" href="_regs_8h.html#aca7c245b2477a5abdec386b73bda1d15">00270</a> <span class="preprocessor">    #define     PCONP   (* ( ( registro  * ) 0x400FC0C4UL ))</span>
<a name="l00271"></a>00271 <span class="preprocessor"></span>
<a name="l00272"></a>00272 
<a name="l00275"></a><a class="code" href="_regs_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">00275</a> <span class="preprocessor">    #define     EXT     ( ( registro  * ) 0x400FC140UL )</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>
<a name="l00277"></a><a class="code" href="_regs_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">00277</a> <span class="preprocessor">    #define     EXTINT      EXT[0]</span>
<a name="l00278"></a><a class="code" href="_regs_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">00278</a> <span class="preprocessor"></span><span class="preprocessor">    #define     EXTMODE     EXT[1]</span>
<a name="l00279"></a><a class="code" href="_regs_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">00279</a> <span class="preprocessor"></span><span class="preprocessor">    #define     EXTPOLAR    EXT[2]</span>
<a name="l00280"></a>00280 <span class="preprocessor"></span>
<a name="l00281"></a>00281 
<a name="l00285"></a><a class="code" href="_regs_8h.html#adee64da7c6934b98b5c565791a275128">00285</a> <span class="preprocessor">    #define     PCLKSEL     ( ( registro  * ) 0x400FC1A8UL )</span>
<a name="l00286"></a>00286 <span class="preprocessor"></span>
<a name="l00288"></a><a class="code" href="_regs_8h.html#a49def446e302ba44f9fa2af86e7e00f5">00288</a> <span class="preprocessor">    #define     PCLKSEL0    PCLKSEL[0]</span>
<a name="l00289"></a><a class="code" href="_regs_8h.html#ae99d1dda9b3051054ac019a697495268">00289</a> <span class="preprocessor"></span><span class="preprocessor">    #define     PCLKSEL1    PCLKSEL[1]</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 
<a name="l00294"></a><a class="code" href="_regs_8h.html#a0508661f121639ffdee7de2353a0def2">00294</a> <span class="preprocessor">    #define     UART0   ( ( registro  * ) 0x4000C000UL )</span>
<a name="l00295"></a>00295 <span class="preprocessor"></span>
<a name="l00297"></a><a class="code" href="_regs_8h.html#aa521905280aa0a96627769b804b8c51a">00297</a> <span class="preprocessor">    #define     U0THR       UART0[0]</span>
<a name="l00298"></a><a class="code" href="_regs_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">00298</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U0RBR       UART0[0]</span>
<a name="l00299"></a><a class="code" href="_regs_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">00299</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U0DLL       UART0[0]</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>
<a name="l00301"></a><a class="code" href="_regs_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">00301</a> <span class="preprocessor">    #define     U0DLM       UART0[1]</span>
<a name="l00302"></a><a class="code" href="_regs_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">00302</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U0IER       UART0[1]</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span>
<a name="l00304"></a><a class="code" href="_regs_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">00304</a> <span class="preprocessor">    #define     U0IIR       ((__R registro *)UART0)[2]</span>
<a name="l00305"></a><a class="code" href="_regs_8h.html#a865a057f689e5260dd49f983f2e6554d">00305</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U0FCR       ((__W registro *)UART0)[2]</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>
<a name="l00307"></a><a class="code" href="_regs_8h.html#ac04af46e5aa3dc369e089dac159536d6">00307</a> <span class="preprocessor">    #define     U0LCR       UART0[3]</span>
<a name="l00308"></a>00308 <span class="preprocessor"></span>
<a name="l00309"></a><a class="code" href="_regs_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">00309</a> <span class="preprocessor">    #define     U0LSR       UART0[5]</span>
<a name="l00310"></a>00310 <span class="preprocessor"></span>
<a name="l00311"></a><a class="code" href="_regs_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">00311</a> <span class="preprocessor">    #define     U0SCR       UART0[7]</span>
<a name="l00312"></a>00312 <span class="preprocessor"></span>
<a name="l00315"></a><a class="code" href="_regs_8h.html#a8d69bf04d07af4fbbab5a8bd291f65ff">00315</a> <span class="preprocessor">    #define     UART1   ( ( registro  * ) 0x40010000UL )</span>
<a name="l00316"></a>00316 <span class="preprocessor"></span>
<a name="l00318"></a><a class="code" href="_regs_8h.html#a4a778151f5bc729297e22a04beaa2871">00318</a> <span class="preprocessor">    #define     U1THR       UART1[0]</span>
<a name="l00319"></a><a class="code" href="_regs_8h.html#a29687c0a6ff8551214281273c15171ca">00319</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1RBR       UART1[0]</span>
<a name="l00320"></a><a class="code" href="_regs_8h.html#aa17272c4fef5bc599e67cbff87278bb2">00320</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1DLL       UART1[0]</span>
<a name="l00321"></a>00321 <span class="preprocessor"></span>
<a name="l00322"></a><a class="code" href="_regs_8h.html#abe4a266871f6a8000cf8596527411bc4">00322</a> <span class="preprocessor">    #define     U1DLM       UART1[1]</span>
<a name="l00323"></a><a class="code" href="_regs_8h.html#aa7aca02025c2f7989b49f00235a6f975">00323</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1IER       UART1[1]</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span>
<a name="l00325"></a><a class="code" href="_regs_8h.html#a0a289e01382049b15e762fec3acd92a9">00325</a> <span class="preprocessor">    #define     U1IIR       UART1[2]</span>
<a name="l00326"></a><a class="code" href="_regs_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">00326</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1FCR       UART1[2]</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span>
<a name="l00328"></a><a class="code" href="_regs_8h.html#ade2179d0137cbfe52c8195000c501b64">00328</a> <span class="preprocessor">    #define     U1LCR       UART1[3]</span>
<a name="l00329"></a><a class="code" href="_regs_8h.html#acd62207fa924ac33cff783dc4795472f">00329</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1MCR       UART1[4]</span>
<a name="l00330"></a><a class="code" href="_regs_8h.html#a2e8279488652c2ee02996bce1707a317">00330</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1LSR       UART1[5]</span>
<a name="l00331"></a><a class="code" href="_regs_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">00331</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1MSR       UART1[6]</span>
<a name="l00332"></a><a class="code" href="_regs_8h.html#aab43408d276c938324f4bf6ebefc83d2">00332</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1SCR       UART1[7]</span>
<a name="l00333"></a>00333 <span class="preprocessor"></span>
<a name="l00335"></a><a class="code" href="_regs_8h.html#a6f8e43123ccd9f9be70e2e4e761fd8bf">00335</a> <span class="preprocessor">    #define     IER_RBR     0x01</span>
<a name="l00336"></a><a class="code" href="_regs_8h.html#a22682c3d4571d7a79ed0ca2bc88a15a6">00336</a> <span class="preprocessor"></span><span class="preprocessor">    #define     IER_THRE    0x02</span>
<a name="l00337"></a><a class="code" href="_regs_8h.html#aec947c63128590c8f615862ee9c2c953">00337</a> <span class="preprocessor"></span><span class="preprocessor">    #define     IER_RLS     0x04</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>
<a name="l00339"></a><a class="code" href="_regs_8h.html#aceec69c2af58ca0d5bc80828b2a58964">00339</a> <span class="preprocessor">    #define     IIR_PEND    0x01</span>
<a name="l00340"></a><a class="code" href="_regs_8h.html#a03db7def835d2e60f1cc7470bdf35b08">00340</a> <span class="preprocessor"></span><span class="preprocessor">    #define     IIR_RLS     0x06</span>
<a name="l00341"></a><a class="code" href="_regs_8h.html#a80925dd3aa4708e148a9d63088b4758d">00341</a> <span class="preprocessor"></span><span class="preprocessor">    #define     IIR_RDA     0x04</span>
<a name="l00342"></a><a class="code" href="_regs_8h.html#a4842d23857b5599cf59365f23a46722f">00342</a> <span class="preprocessor"></span><span class="preprocessor">    #define     IIR_CTI     0x0C</span>
<a name="l00343"></a><a class="code" href="_regs_8h.html#afbff8bd626a8fce1f6082d355000c2b2">00343</a> <span class="preprocessor"></span><span class="preprocessor">    #define     IIR_THRE    0x02</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>
<a name="l00345"></a><a class="code" href="_regs_8h.html#a9e3adac29ef2f5d2cf60c4cebe971de9">00345</a> <span class="preprocessor">    #define     LSR_RDR     0x01</span>
<a name="l00346"></a><a class="code" href="_regs_8h.html#ae844dd49bb0e0770bcf46ad5bfe20973">00346</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_OE      0x02</span>
<a name="l00347"></a><a class="code" href="_regs_8h.html#a0ee28cdbc0917173f06cc39527452a8f">00347</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_PE      0x04</span>
<a name="l00348"></a><a class="code" href="_regs_8h.html#ae3f9ccc88c615d1257ad400cf27af7eb">00348</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_FE      0x08</span>
<a name="l00349"></a><a class="code" href="_regs_8h.html#a0fa2f414cac085b768774f2881321b60">00349</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_BI      0x10</span>
<a name="l00350"></a><a class="code" href="_regs_8h.html#a8c1a828f5fe296a9c1668cf3e72c00c1">00350</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_THRE    0x20</span>
<a name="l00351"></a><a class="code" href="_regs_8h.html#a7dfceb10f5c20011b9410e2efb39163d">00351</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_TEMT    0x40</span>
<a name="l00352"></a><a class="code" href="_regs_8h.html#ad481ff8993ac05c71d4ca3b611833df0">00352</a> <span class="preprocessor"></span><span class="preprocessor">    #define     LSR_RXFE    0x80</span>
<a name="l00353"></a>00353 <span class="preprocessor"></span>
<a name="l00355"></a><a class="code" href="_regs_8h.html#a5157b47597b049fd1700dd223d773015">00355</a> <span class="preprocessor">    #define     U0RDR       (U0LSR &amp; LSR_RDR)</span>
<a name="l00356"></a><a class="code" href="_regs_8h.html#a98432a65f4e52d223dd0d5e68f0f1af0">00356</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U0THRE      ((U0LSR &amp; LSR_THRE) &gt;&gt;5)</span>
<a name="l00357"></a><a class="code" href="_regs_8h.html#a538d816cfef1c28d7af3a70ba8c864ae">00357</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1RDR       (U1LSR &amp; LSR_RDR)</span>
<a name="l00358"></a><a class="code" href="_regs_8h.html#a8e23414e73f116f0f8599f5dfed3454e">00358</a> <span class="preprocessor"></span><span class="preprocessor">    #define     U1THRE      ((U1LSR &amp; LSR_THRE) &gt;&gt;5)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span>
<a name="l00360"></a>00360 
<a name="l00363"></a><a class="code" href="_regs_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">00363</a> <span class="preprocessor">    #define     DACR        (* ( ( registro  * ) 0x4008C000UL ))</span>
<a name="l00364"></a>00364 <span class="preprocessor"></span>
<a name="l00365"></a><a class="code" href="_regs_8h.html#a58fd497f3a848bcfd8531388cf3dc0d1">00365</a> <span class="preprocessor">    #define     DACCTRL     (* ( ( registro  * ) 0x4008C004UL ))</span>
<a name="l00366"></a>00366 <span class="preprocessor"></span>
<a name="l00367"></a><a class="code" href="_regs_8h.html#af560e29ea3fb05503321b6259301ffc7">00367</a> <span class="preprocessor">    #define     DACCNTVAL   (* ( ( registro  * ) 0x4008C008UL ))</span>
<a name="l00368"></a>00368 <span class="preprocessor"></span>
<a name="l00369"></a>00369 
<a name="l00372"></a><a class="code" href="_regs_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">00372</a> <span class="preprocessor">    #define     AD0CR       (* ( ( registro  * ) 0x40034000UL ))</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span>
<a name="l00374"></a><a class="code" href="_regs_8h.html#a614757380a519dbcbf297343f4868663">00374</a> <span class="preprocessor">    #define     AD0GDR      (* ( ( registro  * ) 0x40034004UL ))</span>
<a name="l00375"></a>00375 <span class="preprocessor"></span>
<a name="l00376"></a><a class="code" href="_regs_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">00376</a> <span class="preprocessor">    #define     AD0INTEN    (* ( ( registro  * ) 0x4003400CUL ))</span>
<a name="l00377"></a>00377 <span class="preprocessor"></span>
<a name="l00379"></a><a class="code" href="_regs_8h.html#ae94e3cf26688778838ce18dad11e752f">00379</a> <span class="preprocessor">    #define     AD0DR           ( ( registro  * ) 0x40034010UL )</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>
<a name="l00382"></a><a class="code" href="_regs_8h.html#ab6342538ad695dc28352682dbb7bdd98">00382</a> <span class="preprocessor">    #define     AD0DR0      AD0DR[0]</span>
<a name="l00383"></a><a class="code" href="_regs_8h.html#a45a02f068ff994318718348fe595e38a">00383</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR1      AD0DR[1]</span>
<a name="l00384"></a><a class="code" href="_regs_8h.html#a81287109d3e46b7948070914506ae1ff">00384</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR2      AD0DR[2]</span>
<a name="l00385"></a><a class="code" href="_regs_8h.html#ab3b6b3411fad87830caec8689ae890ba">00385</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR3      AD0DR[3]</span>
<a name="l00386"></a><a class="code" href="_regs_8h.html#a2c3d9599d0d11579c7d4b02463757e61">00386</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR4      AD0DR[4]</span>
<a name="l00387"></a><a class="code" href="_regs_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">00387</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR5      AD0DR[5]</span>
<a name="l00388"></a><a class="code" href="_regs_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">00388</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR6      AD0DR[6]</span>
<a name="l00389"></a><a class="code" href="_regs_8h.html#afc45e343d5d496100a943d79d3a42249">00389</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AD0DR7      AD0DR[7]</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 
<a name="l00394"></a><a class="code" href="_regs_8h.html#a297fc9c0346d334de98c54372e76a402">00394</a> <span class="preprocessor">    #define     rtc             ( ( registro  * ) 0x40024000UL )</span>
<a name="l00395"></a>00395 <span class="preprocessor"></span>
<a name="l00397"></a><a class="code" href="_regs_8h.html#a8f976c1ce1f6717b63db96b83b3e6723">00397</a> <span class="preprocessor">    #define     ILR         rtc[0]</span>
<a name="l00398"></a><a class="code" href="_regs_8h.html#ad4bf7893b2451e38ffd105d563b0a18d">00398</a> <span class="preprocessor"></span><span class="preprocessor">    #define     CCR         rtc[2]</span>
<a name="l00399"></a><a class="code" href="_regs_8h.html#a16e12298489be1592145b1d43f30164c">00399</a> <span class="preprocessor"></span><span class="preprocessor">    #define     CIIR        rtc[3]</span>
<a name="l00400"></a><a class="code" href="_regs_8h.html#a59715546091bcb2fd828ba5c87a07ef8">00400</a> <span class="preprocessor"></span><span class="preprocessor">    #define     AMR         rtc[4]</span>
<a name="l00401"></a><a class="code" href="_regs_8h.html#a1d91e81b656f888a318c8258df11475d">00401</a> <span class="preprocessor"></span><span class="preprocessor">    #define     RTC_AUX     rtc[23]</span>
<a name="l00402"></a><a class="code" href="_regs_8h.html#a8c1c3cf9a3a552448fca2407be2aa52a">00402</a> <span class="preprocessor"></span><span class="preprocessor">    #define     RTC_AUXEN   rtc[22]</span>
<a name="l00403"></a><a class="code" href="_regs_8h.html#a38d345c78b97a613d10f446903af5315">00403</a> <span class="preprocessor"></span><span class="preprocessor">    #define     CTIME0      rtc[5]</span>
<a name="l00404"></a><a class="code" href="_regs_8h.html#a1d8c71cab09d7bb2d008b67c7a35a7ec">00404</a> <span class="preprocessor"></span><span class="preprocessor">    #define     CTIME1      rtc[6]</span>
<a name="l00405"></a><a class="code" href="_regs_8h.html#a53f6c97d21146ea6b0cb8fbc970225df">00405</a> <span class="preprocessor"></span><span class="preprocessor">    #define     CTIME2      rtc[7]</span>
<a name="l00406"></a>00406 <span class="preprocessor"></span>
<a name="l00408"></a><a class="code" href="_regs_8h.html#a8bc5e463885769f21393880576c25f6b">00408</a> <span class="preprocessor">    #define     SEC         rtc[8]</span>
<a name="l00409"></a><a class="code" href="_regs_8h.html#adbd5cbe76e047a39e0a34f085cdae6fe">00409</a> <span class="preprocessor"></span><span class="preprocessor">    #define     MIN         rtc[9]</span>
<a name="l00410"></a><a class="code" href="_regs_8h.html#a4698ae12cf6a8acb5886fffd0ec897e6">00410</a> <span class="preprocessor"></span><span class="preprocessor">    #define     HOUR        rtc[10]</span>
<a name="l00411"></a><a class="code" href="_regs_8h.html#a284aa54787a5178fcf60598272d5af5f">00411</a> <span class="preprocessor"></span><span class="preprocessor">    #define     DOM         rtc[11]</span>
<a name="l00412"></a><a class="code" href="_regs_8h.html#a9d21648a758cb23b074808186e95692f">00412</a> <span class="preprocessor"></span><span class="preprocessor">    #define     DOW         rtc[12]</span>
<a name="l00413"></a><a class="code" href="_regs_8h.html#ae2f2a5b452584dec223ab0a050c11e8d">00413</a> <span class="preprocessor"></span><span class="preprocessor">    #define     DOY         rtc[13]</span>
<a name="l00414"></a><a class="code" href="_regs_8h.html#a3729d06495d9713592f79f3122c9e677">00414</a> <span class="preprocessor"></span><span class="preprocessor">    #define     MONTH       rtc[14]</span>
<a name="l00415"></a><a class="code" href="_regs_8h.html#a5871356500f559add06ea81d60331b1b">00415</a> <span class="preprocessor"></span><span class="preprocessor">    #define     YEAR        rtc[15]</span>
<a name="l00416"></a><a class="code" href="_regs_8h.html#a4ddd570ad03298cdcf6728dcc3b82985">00416</a> <span class="preprocessor"></span><span class="preprocessor">    #define     CALIBRATION rtc[16]</span>
<a name="l00417"></a>00417 <span class="preprocessor"></span>
<a name="l00419"></a><a class="code" href="_regs_8h.html#a67a30c0c517109fed4eb05403733268a">00419</a> <span class="preprocessor">    #define     GPREG0      rtc[17]</span>
<a name="l00420"></a><a class="code" href="_regs_8h.html#a552ebd2be2471a746ef2c9f2e3250527">00420</a> <span class="preprocessor"></span><span class="preprocessor">    #define     GPREG1      rtc[18]</span>
<a name="l00421"></a><a class="code" href="_regs_8h.html#abff74689fa7853e39a23ff4ee1fdf7a6">00421</a> <span class="preprocessor"></span><span class="preprocessor">    #define     GPREG2      rtc[19]</span>
<a name="l00422"></a><a class="code" href="_regs_8h.html#a5fab893b4ad8d337ccc734e32a4171d0">00422</a> <span class="preprocessor"></span><span class="preprocessor">    #define     GPREG3      rtc[20]</span>
<a name="l00423"></a><a class="code" href="_regs_8h.html#aa426e56b6f43fada21dc391fa0aa09a4">00423</a> <span class="preprocessor"></span><span class="preprocessor">    #define     GPREG4      rtc[21]</span>
<a name="l00424"></a>00424 <span class="preprocessor"></span>
<a name="l00426"></a><a class="code" href="_regs_8h.html#a9e7995e452c042f1b2056d571c325ed8">00426</a> <span class="preprocessor">    #define     ALSEC       rtc[24]</span>
<a name="l00427"></a><a class="code" href="_regs_8h.html#a7c39b7f1776335c6bb48996c19fdf1a0">00427</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALMIN       rtc[25]</span>
<a name="l00428"></a><a class="code" href="_regs_8h.html#a0feb11dc7bfdec38d8247e787b48d8a0">00428</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALHOUR      rtc[26]</span>
<a name="l00429"></a><a class="code" href="_regs_8h.html#a2fab5f90f35737aeba6622db459d1933">00429</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALDOM       rtc[27]</span>
<a name="l00430"></a><a class="code" href="_regs_8h.html#ab161e09cad33f2032c40dd27f87f5b37">00430</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALDOW       rtc[28]</span>
<a name="l00431"></a><a class="code" href="_regs_8h.html#a588d8b6d3e77709d22d3c4593bf8b028">00431</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALDOY       rtc[29]</span>
<a name="l00432"></a><a class="code" href="_regs_8h.html#a411714a93e819de3dfbe48ac671b0019">00432</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALMON       rtc[30]</span>
<a name="l00433"></a><a class="code" href="_regs_8h.html#af03438394b85c33cada9bfbcd922f6c0">00433</a> <span class="preprocessor"></span><span class="preprocessor">    #define     ALYEAR      rtc[31]</span>
<a name="l00434"></a>00434 <span class="preprocessor"></span>
<a name="l00436"></a><a class="code" href="_regs_8h.html#a9f9e97ca0de169d99a6f3ad962e0bf5c">00436</a> <span class="preprocessor">    #define     SSP1            ( ( registro  * ) 0x40030000UL )</span>
<a name="l00437"></a>00437 <span class="preprocessor"></span>
<a name="l00438"></a>00438 
<a name="l00439"></a><a class="code" href="_regs_8h.html#a0dd2f12ced738e84672fe19b1c0f13d2">00439</a> <span class="preprocessor">#define     SSP1CR0     SSP1[0]     //Control Register 0.</span>
<a name="l00440"></a><a class="code" href="_regs_8h.html#a07ec57baa0581a21b7dce1c24e4222b8">00440</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1CR1     SSP1[1]     //Control Register 1.</span>
<a name="l00441"></a><a class="code" href="_regs_8h.html#aceb33b7fc340bfd45932acf8d2da06ce">00441</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1DR      SSP1[2]     //Data Register.</span>
<a name="l00442"></a><a class="code" href="_regs_8h.html#a84f1918ddb556e2d68952ff6e6047a49">00442</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1SR      SSP1[3]     //Status Register.</span>
<a name="l00443"></a><a class="code" href="_regs_8h.html#aff7a3b4b2db9031d48fc1748be4d50de">00443</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1CPSR    SSP1[4]     //Clock Prescale Register.</span>
<a name="l00444"></a><a class="code" href="_regs_8h.html#a58edb9011bd8a76113ffd5fcf55413db">00444</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1IMSC    SSP1[5]     //Interrupt Mask Set and Clear Register.</span>
<a name="l00445"></a><a class="code" href="_regs_8h.html#a8a1cd6e5114cb6e81b1661ce02127124">00445</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1RIS     SSP1[6]     //Raw Interrupt Status Register.</span>
<a name="l00446"></a><a class="code" href="_regs_8h.html#ac0b175a58e07fe4a0e092642c783f778">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1MIS     SSP1[7]     //Masked Interrupt Status Register.</span>
<a name="l00447"></a><a class="code" href="_regs_8h.html#af86860e9818da75a93859cc1b2bb8ced">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1ICR     SSP1[8]     //SSPICR Interrupt Clear Register.</span>
<a name="l00448"></a><a class="code" href="_regs_8h.html#adc43e1084fa48f3175dffcd8344bdfea">00448</a> <span class="preprocessor"></span><span class="preprocessor">#define     SSP1DMACR   SSP1[9]     //DMA Control Register.</span>
<a name="l00449"></a>00449 <span class="preprocessor"></span>
<a name="l00450"></a>00450 
<a name="l00451"></a>00451 
<a name="l00452"></a>00452 
<a name="l00453"></a>00453 <span class="comment">//Registros del DMA:</span>
<a name="l00454"></a>00454 <span class="comment">//0x50004020CUL: Registro de peticiones de Burst Transfers:</span>
<a name="l00455"></a><a class="code" href="_regs_8h.html#aa202239ef80bb3d2d710b81736893054">00455</a> <span class="preprocessor">#define DIR_DMACSoftBReq    ( (uint32_t *) 0x50004020UL)</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span><span class="comment">//0x50004024CUL: Registro de peticiones de Single Transfers:</span>
<a name="l00457"></a><a class="code" href="_regs_8h.html#abfbc758274a6529ca82d515eeda8f974">00457</a> <span class="preprocessor">#define DIR_DMACSoftSReq    ( (uint32_t *) 0x50004024UL)</span>
<a name="l00458"></a>00458 <span class="preprocessor"></span><span class="comment">//0x50004030CUL: Registro de configuracion del DMA:</span>
<a name="l00459"></a><a class="code" href="_regs_8h.html#ae1dc66351cb1b44cfe9adb5eec818675">00459</a> <span class="preprocessor">#define DIR_DMACConfig  ( (uint32_t *) 0x50004030UL)</span>
<a name="l00460"></a>00460 <span class="preprocessor"></span>
<a name="l00461"></a>00461 <span class="comment">//Registros del canal0 del dma:</span>
<a name="l00462"></a>00462 <span class="comment">//0x50004008UL: Registro de Clear de las interrupciones del DMA:</span>
<a name="l00463"></a><a class="code" href="_regs_8h.html#a489fd07eded780cc4918c241e4b99fea">00463</a> <span class="preprocessor">#define DIR_DMACIntTCClear  ( (uint32_t *) 0x50004008UL)</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span><span class="comment">//0x50004100CUL: Registro de SrcAdress del canal0:</span>
<a name="l00465"></a><a class="code" href="_regs_8h.html#a19a08de84b7ffd798e7b56d4dd522bf2">00465</a> <span class="preprocessor">#define DIR_DMACC0SrcAddr   ( (uint32_t *) 0x50004100UL)</span>
<a name="l00466"></a>00466 <span class="preprocessor"></span><span class="comment">//0x50004104CUL: Registro de DestAdress del canal0:</span>
<a name="l00467"></a><a class="code" href="_regs_8h.html#a5abf8abb4d5f60f441166c042907dd17">00467</a> <span class="preprocessor">#define DIR_DMACC0DestAddr  ( (uint32_t *) 0x50004104UL)</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span><span class="comment">//0x50004108CUL: Registro de LLI del canal0:</span>
<a name="l00469"></a><a class="code" href="_regs_8h.html#a999ea764521ff78a2d58ca7742a59049">00469</a> <span class="preprocessor">#define DIR_DMACC0LLI   ( (uint32_t *) 0x50004108UL)</span>
<a name="l00470"></a>00470 <span class="preprocessor"></span><span class="comment">//0x5000410CCUL: Registro de Control del canal0:</span>
<a name="l00471"></a><a class="code" href="_regs_8h.html#a54bfd52e2572beedc37504a4ee00663d">00471</a> <span class="preprocessor">#define DIR_DMACC0Control   ( (uint32_t *) 0x5000410CUL)</span>
<a name="l00472"></a>00472 <span class="preprocessor"></span><span class="comment">//0x50004110CUL: Registro de Configuracion del canal0:</span>
<a name="l00473"></a><a class="code" href="_regs_8h.html#a45bed81126ee727b93125be8fe0a6779">00473</a> <span class="preprocessor">#define DIR_DMACC0Config    ( (uint32_t *) 0x50004110UL)</span>
<a name="l00474"></a>00474 <span class="preprocessor"></span><span class="comment">//0x50004034CUL: Registro de sincronismo del DMA:</span>
<a name="l00475"></a><a class="code" href="_regs_8h.html#a3493604e9678ba149bcfc9a69a8f87a1">00475</a> <span class="preprocessor">#define DIR_DMACSync    ( (uint32_t *) 0x50004034UL)</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>
<a name="l00477"></a>00477 
<a name="l00478"></a>00478 <span class="comment">//DMA:</span>
<a name="l00479"></a><a class="code" href="_regs_8h.html#a285085d2e422d6b24e6640d2eda72de6">00479</a> <span class="preprocessor">#define DMACIntTCClear  DIR_DMACIntTCClear[0]</span>
<a name="l00480"></a><a class="code" href="_regs_8h.html#a3d47f5f7f6a65970aced78a4cff768d9">00480</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACSoftBReq    DIR_DMACSoftBReq[0]</span>
<a name="l00481"></a><a class="code" href="_regs_8h.html#a96bcfd1dbbea226db9c4a22723f9acf8">00481</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACSoftSReq    DIR_DMACSoftSReq[0]</span>
<a name="l00482"></a><a class="code" href="_regs_8h.html#ad2b64e90a0f94d483d4d10eb1656ef69">00482</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACConfig      DIR_DMACConfig[0]</span>
<a name="l00483"></a><a class="code" href="_regs_8h.html#a168bab3347b3721fa993d75b19222efd">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACSync        DIR_DMACSync[0]</span>
<a name="l00484"></a>00484 <span class="preprocessor"></span>
<a name="l00485"></a>00485 <span class="comment">//Canal0 del dma:</span>
<a name="l00486"></a><a class="code" href="_regs_8h.html#adc957b544a07c90af7c582b6de7466f6">00486</a> <span class="preprocessor">#define DMACC0SrcAddr   DIR_DMACC0SrcAddr[0]</span>
<a name="l00487"></a><a class="code" href="_regs_8h.html#a2baa5b4bc8b354a357b3af077d5e2298">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACC0DestAddr  DIR_DMACC0DestAddr[0]</span>
<a name="l00488"></a><a class="code" href="_regs_8h.html#a2e5b40976ce6cc59a5797ed903352fde">00488</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACC0LLI       DIR_DMACC0LLI[0]</span>
<a name="l00489"></a><a class="code" href="_regs_8h.html#abb096e31f7124ef8c6f491e1bcbbadef">00489</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACC0Control   DIR_DMACC0Control[0]</span>
<a name="l00490"></a><a class="code" href="_regs_8h.html#a39e7951a66202df696962fec3bf4a902">00490</a> <span class="preprocessor"></span><span class="preprocessor">#define DMACC0Config    DIR_DMACC0Config[0]</span>
<a name="l00491"></a>00491 <span class="preprocessor"></span>
<a name="l00492"></a>00492 <span class="preprocessor">#endif </span><span class="comment">/* REGS_H_ */</span>
</pre></div></div>
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="_regs_8h.html">Regs.h</a>      </li>
      <li class="footer">Generated on Fri Nov 14 2014 07:52:07 for UTN Wav Player by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.3 </li>
    </ul>
  </div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>


</body>
</html>
