<stg><name>dense_latency<ap_fixed<13, 4, 4, 0, 0>, ap_fixed<13, 4, 4, 0, 0>, config5_dense>.3</name>


<trans_list>

<trans id="445" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry_ifconv:2 %idx_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %idx

]]></Node>
<StgValue><ssdm name="idx_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:3 %weights_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_31_val

]]></Node>
<StgValue><ssdm name="weights_31_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:4 %weights_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_30_val

]]></Node>
<StgValue><ssdm name="weights_30_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:5 %weights_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_29_val

]]></Node>
<StgValue><ssdm name="weights_29_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:6 %weights_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_28_val

]]></Node>
<StgValue><ssdm name="weights_28_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:7 %weights_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_27_val

]]></Node>
<StgValue><ssdm name="weights_27_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:8 %weights_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_26_val

]]></Node>
<StgValue><ssdm name="weights_26_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:9 %weights_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_25_val

]]></Node>
<StgValue><ssdm name="weights_25_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:10 %weights_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_24_val

]]></Node>
<StgValue><ssdm name="weights_24_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:11 %data_63_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_63_val

]]></Node>
<StgValue><ssdm name="data_63_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:12 %data_62_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_62_val

]]></Node>
<StgValue><ssdm name="data_62_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:13 %data_61_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_61_val

]]></Node>
<StgValue><ssdm name="data_61_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:14 %data_60_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_60_val

]]></Node>
<StgValue><ssdm name="data_60_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:15 %data_59_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_59_val

]]></Node>
<StgValue><ssdm name="data_59_val_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:16 %data_58_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_58_val

]]></Node>
<StgValue><ssdm name="data_58_val_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:17 %data_57_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_57_val

]]></Node>
<StgValue><ssdm name="data_57_val_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:18 %data_56_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_56_val

]]></Node>
<StgValue><ssdm name="data_56_val_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:19 %data_55_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_55_val

]]></Node>
<StgValue><ssdm name="data_55_val_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:20 %data_54_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_54_val

]]></Node>
<StgValue><ssdm name="data_54_val_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:21 %data_53_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_53_val

]]></Node>
<StgValue><ssdm name="data_53_val_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:22 %data_52_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_52_val

]]></Node>
<StgValue><ssdm name="data_52_val_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:23 %data_51_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_51_val

]]></Node>
<StgValue><ssdm name="data_51_val_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:24 %data_50_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_50_val

]]></Node>
<StgValue><ssdm name="data_50_val_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:25 %data_49_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_49_val

]]></Node>
<StgValue><ssdm name="data_49_val_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:26 %data_48_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_48_val

]]></Node>
<StgValue><ssdm name="data_48_val_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="13" op_3_bw="5" op_4_bw="13" op_5_bw="5" op_6_bw="13" op_7_bw="5" op_8_bw="13" op_9_bw="5" op_10_bw="13" op_11_bw="5" op_12_bw="13" op_13_bw="5" op_14_bw="13" op_15_bw="5" op_16_bw="13" op_17_bw="5" op_18_bw="13" op_19_bw="5" op_20_bw="13" op_21_bw="5" op_22_bw="13" op_23_bw="5" op_24_bw="13" op_25_bw="5" op_26_bw="13" op_27_bw="13" op_28_bw="5">
<![CDATA[
entry_ifconv:27 %a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_48_val_read, i5 17, i13 %data_49_val_read, i5 18, i13 %data_50_val_read, i5 19, i13 %data_51_val_read, i5 20, i13 %data_52_val_read, i5 21, i13 %data_53_val_read, i5 22, i13 %data_54_val_read, i5 23, i13 %data_55_val_read, i5 24, i13 %data_56_val_read, i5 25, i13 %data_57_val_read, i5 26, i13 %data_58_val_read, i5 27, i13 %data_59_val_read, i5 28, i13 %data_60_val_read, i13 0, i5 %idx_read

]]></Node>
<StgValue><ssdm name="a"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:28 %sext_ln73 = sext i13 %a

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:29 %sext_ln73_1 = sext i13 %weights_24_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:30 %mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_1

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:31 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:32 %trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:33 %tmp_3407 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3407"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:34 %tmp_3408 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3408"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:35 %trunc_ln42 = trunc i26 %mul_ln73

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:36 %icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:37 %tmp_3409 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3409"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:38 %or_ln42 = or i1 %tmp_3407, i1 %icmp_ln42

]]></Node>
<StgValue><ssdm name="or_ln42"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:39 %and_ln42 = and i1 %or_ln42, i1 %tmp_3408

]]></Node>
<StgValue><ssdm name="and_ln42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:40 %zext_ln42 = zext i1 %and_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:41 %add_ln42 = add i13 %trunc_ln, i13 %zext_ln42

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:42 %tmp_3410 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3410"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:43 %xor_ln42 = xor i1 %tmp_3410, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:44 %and_ln42_1 = and i1 %tmp_3409, i1 %xor_ln42

]]></Node>
<StgValue><ssdm name="and_ln42_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:45 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:46 %icmp_ln42_1 = icmp_eq  i3 %tmp_8, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:47 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:48 %icmp_ln42_2 = icmp_eq  i4 %tmp_s, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:49 %icmp_ln42_3 = icmp_eq  i4 %tmp_s, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_3"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:50 %select_ln42 = select i1 %and_ln42_1, i1 %icmp_ln42_2, i1 %icmp_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:51 %tmp_3411 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3411"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:52 %xor_ln42_32 = xor i1 %tmp_3411, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_32"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:53 %and_ln42_2 = and i1 %icmp_ln42_1, i1 %xor_ln42_32

]]></Node>
<StgValue><ssdm name="and_ln42_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:54 %select_ln42_1 = select i1 %and_ln42_1, i1 %and_ln42_2, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:56 %xor_ln42_1 = xor i1 %select_ln42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:57 %or_ln42_1 = or i1 %tmp_3410, i1 %xor_ln42_1

]]></Node>
<StgValue><ssdm name="or_ln42_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:58 %xor_ln42_2 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:59 %and_ln42_4 = and i1 %or_ln42_1, i1 %xor_ln42_2

]]></Node>
<StgValue><ssdm name="and_ln42_4"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:60 %and_ln42_5 = and i1 %tmp_3410, i1 %select_ln42_1

]]></Node>
<StgValue><ssdm name="and_ln42_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:67 %sext_ln73_2 = sext i13 %weights_25_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:68 %mul_ln73_1 = mul i26 %sext_ln73, i26 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="mul_ln73_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:69 %tmp_3412 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3412"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:70 %trunc_ln42_1 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_1, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:71 %tmp_3413 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3413"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:72 %tmp_3414 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3414"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:73 %trunc_ln42_8 = trunc i26 %mul_ln73_1

]]></Node>
<StgValue><ssdm name="trunc_ln42_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:74 %icmp_ln42_4 = icmp_ne  i8 %trunc_ln42_8, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_4"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:75 %tmp_3415 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3415"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:76 %or_ln42_3 = or i1 %tmp_3413, i1 %icmp_ln42_4

]]></Node>
<StgValue><ssdm name="or_ln42_3"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:77 %and_ln42_7 = and i1 %or_ln42_3, i1 %tmp_3414

]]></Node>
<StgValue><ssdm name="and_ln42_7"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:78 %zext_ln42_1 = zext i1 %and_ln42_7

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:79 %add_ln42_1 = add i13 %trunc_ln42_1, i13 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="add_ln42_1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:80 %tmp_3416 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3416"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %xor_ln42_4 = xor i1 %tmp_3416, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_4"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %and_ln42_8 = and i1 %tmp_3415, i1 %xor_ln42_4

]]></Node>
<StgValue><ssdm name="and_ln42_8"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:83 %tmp_1301 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_1, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1301"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:84 %icmp_ln42_5 = icmp_eq  i3 %tmp_1301, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_5"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:85 %tmp_1302 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_1, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1302"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:86 %icmp_ln42_6 = icmp_eq  i4 %tmp_1302, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_6"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:87 %icmp_ln42_7 = icmp_eq  i4 %tmp_1302, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_7"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:88 %select_ln42_4 = select i1 %and_ln42_8, i1 %icmp_ln42_6, i1 %icmp_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln42_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:89 %tmp_3417 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_1, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3417"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90 %xor_ln42_33 = xor i1 %tmp_3417, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_33"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %and_ln42_9 = and i1 %icmp_ln42_5, i1 %xor_ln42_33

]]></Node>
<StgValue><ssdm name="and_ln42_9"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:92 %select_ln42_5 = select i1 %and_ln42_8, i1 %and_ln42_9, i1 %icmp_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:94 %xor_ln42_5 = xor i1 %select_ln42_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_5"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %or_ln42_4 = or i1 %tmp_3416, i1 %xor_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_4"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:96 %xor_ln42_6 = xor i1 %tmp_3412, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_6"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %and_ln42_11 = and i1 %or_ln42_4, i1 %xor_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_11"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:98 %and_ln42_12 = and i1 %tmp_3416, i1 %select_ln42_5

]]></Node>
<StgValue><ssdm name="and_ln42_12"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="13" op_3_bw="5" op_4_bw="13" op_5_bw="5" op_6_bw="13" op_7_bw="5" op_8_bw="13" op_9_bw="5" op_10_bw="13" op_11_bw="5" op_12_bw="13" op_13_bw="5" op_14_bw="13" op_15_bw="5" op_16_bw="13" op_17_bw="5" op_18_bw="13" op_19_bw="5" op_20_bw="13" op_21_bw="5" op_22_bw="13" op_23_bw="5" op_24_bw="13" op_25_bw="5" op_26_bw="13" op_27_bw="13" op_28_bw="5">
<![CDATA[
entry_ifconv:105 %a_1 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_49_val_read, i5 17, i13 %data_50_val_read, i5 18, i13 %data_51_val_read, i5 19, i13 %data_52_val_read, i5 20, i13 %data_53_val_read, i5 21, i13 %data_54_val_read, i5 22, i13 %data_55_val_read, i5 23, i13 %data_56_val_read, i5 24, i13 %data_57_val_read, i5 25, i13 %data_58_val_read, i5 26, i13 %data_59_val_read, i5 27, i13 %data_60_val_read, i5 28, i13 %data_61_val_read, i13 0, i5 %idx_read

]]></Node>
<StgValue><ssdm name="a_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:106 %sext_ln73_3 = sext i13 %a_1

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:107 %sext_ln73_4 = sext i13 %weights_26_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:108 %mul_ln73_2 = mul i26 %sext_ln73_3, i26 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="mul_ln73_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:109 %tmp_3418 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3418"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:110 %trunc_ln42_2 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_2, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_2"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:111 %tmp_3419 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3419"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:112 %tmp_3420 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3420"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:113 %trunc_ln42_9 = trunc i26 %mul_ln73_2

]]></Node>
<StgValue><ssdm name="trunc_ln42_9"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:114 %icmp_ln42_8 = icmp_ne  i8 %trunc_ln42_9, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_8"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:115 %tmp_3421 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3421"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:116 %or_ln42_6 = or i1 %tmp_3419, i1 %icmp_ln42_8

]]></Node>
<StgValue><ssdm name="or_ln42_6"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:117 %and_ln42_14 = and i1 %or_ln42_6, i1 %tmp_3420

]]></Node>
<StgValue><ssdm name="and_ln42_14"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:118 %zext_ln42_2 = zext i1 %and_ln42_14

]]></Node>
<StgValue><ssdm name="zext_ln42_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:119 %add_ln42_2 = add i13 %trunc_ln42_2, i13 %zext_ln42_2

]]></Node>
<StgValue><ssdm name="add_ln42_2"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:120 %tmp_3422 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_2, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3422"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:121 %xor_ln42_8 = xor i1 %tmp_3422, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_8"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:122 %and_ln42_15 = and i1 %tmp_3421, i1 %xor_ln42_8

]]></Node>
<StgValue><ssdm name="and_ln42_15"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:123 %tmp_1303 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_2, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1303"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:124 %icmp_ln42_9 = icmp_eq  i3 %tmp_1303, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_9"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:125 %tmp_1304 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_2, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1304"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:126 %icmp_ln42_10 = icmp_eq  i4 %tmp_1304, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_10"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:127 %icmp_ln42_11 = icmp_eq  i4 %tmp_1304, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_11"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:128 %select_ln42_8 = select i1 %and_ln42_15, i1 %icmp_ln42_10, i1 %icmp_ln42_11

]]></Node>
<StgValue><ssdm name="select_ln42_8"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:129 %tmp_3423 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_2, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3423"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %xor_ln42_34 = xor i1 %tmp_3423, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_34"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln42_16 = and i1 %icmp_ln42_9, i1 %xor_ln42_34

]]></Node>
<StgValue><ssdm name="and_ln42_16"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:132 %select_ln42_9 = select i1 %and_ln42_15, i1 %and_ln42_16, i1 %icmp_ln42_10

]]></Node>
<StgValue><ssdm name="select_ln42_9"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:134 %xor_ln42_9 = xor i1 %select_ln42_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_9"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %or_ln42_7 = or i1 %tmp_3422, i1 %xor_ln42_9

]]></Node>
<StgValue><ssdm name="or_ln42_7"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %xor_ln42_10 = xor i1 %tmp_3418, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_10"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %and_ln42_18 = and i1 %or_ln42_7, i1 %xor_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_18"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:138 %and_ln42_19 = and i1 %tmp_3422, i1 %select_ln42_9

]]></Node>
<StgValue><ssdm name="and_ln42_19"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:145 %sext_ln73_5 = sext i13 %weights_27_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_5"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:146 %mul_ln73_3 = mul i26 %sext_ln73_3, i26 %sext_ln73_5

]]></Node>
<StgValue><ssdm name="mul_ln73_3"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:147 %tmp_3424 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3424"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:148 %trunc_ln42_3 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_3, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_3"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:149 %tmp_3425 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3425"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:150 %tmp_3426 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3426"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:151 %trunc_ln42_10 = trunc i26 %mul_ln73_3

]]></Node>
<StgValue><ssdm name="trunc_ln42_10"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:152 %icmp_ln42_12 = icmp_ne  i8 %trunc_ln42_10, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_12"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:153 %tmp_3427 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3427"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:154 %or_ln42_9 = or i1 %tmp_3425, i1 %icmp_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_9"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:155 %and_ln42_21 = and i1 %or_ln42_9, i1 %tmp_3426

]]></Node>
<StgValue><ssdm name="and_ln42_21"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:156 %zext_ln42_3 = zext i1 %and_ln42_21

]]></Node>
<StgValue><ssdm name="zext_ln42_3"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:157 %add_ln42_3 = add i13 %trunc_ln42_3, i13 %zext_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln42_3"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:158 %tmp_3428 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_3, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3428"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:159 %xor_ln42_12 = xor i1 %tmp_3428, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_12"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:160 %and_ln42_22 = and i1 %tmp_3427, i1 %xor_ln42_12

]]></Node>
<StgValue><ssdm name="and_ln42_22"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:161 %tmp_1305 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_3, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1305"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:162 %icmp_ln42_13 = icmp_eq  i3 %tmp_1305, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_13"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:163 %tmp_1306 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_3, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1306"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:164 %icmp_ln42_14 = icmp_eq  i4 %tmp_1306, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_14"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:165 %icmp_ln42_15 = icmp_eq  i4 %tmp_1306, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_15"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:166 %select_ln42_12 = select i1 %and_ln42_22, i1 %icmp_ln42_14, i1 %icmp_ln42_15

]]></Node>
<StgValue><ssdm name="select_ln42_12"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:167 %tmp_3429 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_3, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3429"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:168 %xor_ln42_35 = xor i1 %tmp_3429, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_35"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:169 %and_ln42_23 = and i1 %icmp_ln42_13, i1 %xor_ln42_35

]]></Node>
<StgValue><ssdm name="and_ln42_23"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:170 %select_ln42_13 = select i1 %and_ln42_22, i1 %and_ln42_23, i1 %icmp_ln42_14

]]></Node>
<StgValue><ssdm name="select_ln42_13"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %xor_ln42_13 = xor i1 %select_ln42_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_13"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %or_ln42_10 = or i1 %tmp_3428, i1 %xor_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_10"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %xor_ln42_14 = xor i1 %tmp_3424, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_14"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %and_ln42_25 = and i1 %or_ln42_10, i1 %xor_ln42_14

]]></Node>
<StgValue><ssdm name="and_ln42_25"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %and_ln42_26 = and i1 %tmp_3428, i1 %select_ln42_13

]]></Node>
<StgValue><ssdm name="and_ln42_26"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="13" op_3_bw="5" op_4_bw="13" op_5_bw="5" op_6_bw="13" op_7_bw="5" op_8_bw="13" op_9_bw="5" op_10_bw="13" op_11_bw="5" op_12_bw="13" op_13_bw="5" op_14_bw="13" op_15_bw="5" op_16_bw="13" op_17_bw="5" op_18_bw="13" op_19_bw="5" op_20_bw="13" op_21_bw="5" op_22_bw="13" op_23_bw="5" op_24_bw="13" op_25_bw="5" op_26_bw="13" op_27_bw="13" op_28_bw="5">
<![CDATA[
entry_ifconv:183 %a_2 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_50_val_read, i5 17, i13 %data_51_val_read, i5 18, i13 %data_52_val_read, i5 19, i13 %data_53_val_read, i5 20, i13 %data_54_val_read, i5 21, i13 %data_55_val_read, i5 22, i13 %data_56_val_read, i5 23, i13 %data_57_val_read, i5 24, i13 %data_58_val_read, i5 25, i13 %data_59_val_read, i5 26, i13 %data_60_val_read, i5 27, i13 %data_61_val_read, i5 28, i13 %data_62_val_read, i13 0, i5 %idx_read

]]></Node>
<StgValue><ssdm name="a_2"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:184 %sext_ln73_6 = sext i13 %a_2

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:185 %sext_ln73_7 = sext i13 %weights_28_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_7"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:186 %mul_ln73_4 = mul i26 %sext_ln73_6, i26 %sext_ln73_7

]]></Node>
<StgValue><ssdm name="mul_ln73_4"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:187 %tmp_3430 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3430"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:188 %trunc_ln42_4 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_4, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_4"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:189 %tmp_3431 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3431"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:190 %tmp_3432 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3432"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:191 %trunc_ln42_11 = trunc i26 %mul_ln73_4

]]></Node>
<StgValue><ssdm name="trunc_ln42_11"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:192 %icmp_ln42_16 = icmp_ne  i8 %trunc_ln42_11, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_16"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:193 %tmp_3433 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3433"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:194 %or_ln42_12 = or i1 %tmp_3431, i1 %icmp_ln42_16

]]></Node>
<StgValue><ssdm name="or_ln42_12"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:195 %and_ln42_28 = and i1 %or_ln42_12, i1 %tmp_3432

]]></Node>
<StgValue><ssdm name="and_ln42_28"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:196 %zext_ln42_4 = zext i1 %and_ln42_28

]]></Node>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:197 %add_ln42_4 = add i13 %trunc_ln42_4, i13 %zext_ln42_4

]]></Node>
<StgValue><ssdm name="add_ln42_4"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:198 %tmp_3434 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_4, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3434"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:199 %xor_ln42_16 = xor i1 %tmp_3434, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_16"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:200 %and_ln42_29 = and i1 %tmp_3433, i1 %xor_ln42_16

]]></Node>
<StgValue><ssdm name="and_ln42_29"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:201 %tmp_1307 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_4, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1307"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:202 %icmp_ln42_17 = icmp_eq  i3 %tmp_1307, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_17"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:203 %tmp_1308 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_4, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1308"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:204 %icmp_ln42_18 = icmp_eq  i4 %tmp_1308, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_18"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:205 %icmp_ln42_19 = icmp_eq  i4 %tmp_1308, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_19"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:206 %select_ln42_16 = select i1 %and_ln42_29, i1 %icmp_ln42_18, i1 %icmp_ln42_19

]]></Node>
<StgValue><ssdm name="select_ln42_16"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:207 %tmp_3435 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_4, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3435"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:208 %xor_ln42_36 = xor i1 %tmp_3435, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_36"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:209 %and_ln42_30 = and i1 %icmp_ln42_17, i1 %xor_ln42_36

]]></Node>
<StgValue><ssdm name="and_ln42_30"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:210 %select_ln42_17 = select i1 %and_ln42_29, i1 %and_ln42_30, i1 %icmp_ln42_18

]]></Node>
<StgValue><ssdm name="select_ln42_17"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:212 %xor_ln42_17 = xor i1 %select_ln42_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_17"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:213 %or_ln42_13 = or i1 %tmp_3434, i1 %xor_ln42_17

]]></Node>
<StgValue><ssdm name="or_ln42_13"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:214 %xor_ln42_18 = xor i1 %tmp_3430, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_18"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:215 %and_ln42_32 = and i1 %or_ln42_13, i1 %xor_ln42_18

]]></Node>
<StgValue><ssdm name="and_ln42_32"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:216 %and_ln42_33 = and i1 %tmp_3434, i1 %select_ln42_17

]]></Node>
<StgValue><ssdm name="and_ln42_33"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:223 %sext_ln73_8 = sext i13 %weights_29_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_8"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:224 %mul_ln73_5 = mul i26 %sext_ln73_6, i26 %sext_ln73_8

]]></Node>
<StgValue><ssdm name="mul_ln73_5"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:225 %tmp_3436 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3436"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:226 %trunc_ln42_5 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_5, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_5"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:227 %tmp_3437 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3437"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:228 %tmp_3438 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3438"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:229 %trunc_ln42_12 = trunc i26 %mul_ln73_5

]]></Node>
<StgValue><ssdm name="trunc_ln42_12"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:230 %icmp_ln42_20 = icmp_ne  i8 %trunc_ln42_12, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_20"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:231 %tmp_3439 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3439"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:232 %or_ln42_15 = or i1 %tmp_3437, i1 %icmp_ln42_20

]]></Node>
<StgValue><ssdm name="or_ln42_15"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:233 %and_ln42_35 = and i1 %or_ln42_15, i1 %tmp_3438

]]></Node>
<StgValue><ssdm name="and_ln42_35"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:234 %zext_ln42_5 = zext i1 %and_ln42_35

]]></Node>
<StgValue><ssdm name="zext_ln42_5"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:235 %add_ln42_5 = add i13 %trunc_ln42_5, i13 %zext_ln42_5

]]></Node>
<StgValue><ssdm name="add_ln42_5"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:236 %tmp_3440 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_5, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3440"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:237 %xor_ln42_20 = xor i1 %tmp_3440, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_20"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:238 %and_ln42_36 = and i1 %tmp_3439, i1 %xor_ln42_20

]]></Node>
<StgValue><ssdm name="and_ln42_36"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:239 %tmp_1309 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_5, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:240 %icmp_ln42_21 = icmp_eq  i3 %tmp_1309, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_21"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:241 %tmp_1310 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_5, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:242 %icmp_ln42_22 = icmp_eq  i4 %tmp_1310, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_22"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:243 %icmp_ln42_23 = icmp_eq  i4 %tmp_1310, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_23"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:244 %select_ln42_20 = select i1 %and_ln42_36, i1 %icmp_ln42_22, i1 %icmp_ln42_23

]]></Node>
<StgValue><ssdm name="select_ln42_20"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:245 %tmp_3441 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_5, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3441"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:246 %xor_ln42_37 = xor i1 %tmp_3441, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_37"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:247 %and_ln42_37 = and i1 %icmp_ln42_21, i1 %xor_ln42_37

]]></Node>
<StgValue><ssdm name="and_ln42_37"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:248 %select_ln42_21 = select i1 %and_ln42_36, i1 %and_ln42_37, i1 %icmp_ln42_22

]]></Node>
<StgValue><ssdm name="select_ln42_21"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:250 %xor_ln42_21 = xor i1 %select_ln42_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_21"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:251 %or_ln42_16 = or i1 %tmp_3440, i1 %xor_ln42_21

]]></Node>
<StgValue><ssdm name="or_ln42_16"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:252 %xor_ln42_22 = xor i1 %tmp_3436, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_22"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:253 %and_ln42_39 = and i1 %or_ln42_16, i1 %xor_ln42_22

]]></Node>
<StgValue><ssdm name="and_ln42_39"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:254 %and_ln42_40 = and i1 %tmp_3440, i1 %select_ln42_21

]]></Node>
<StgValue><ssdm name="and_ln42_40"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="13" op_3_bw="5" op_4_bw="13" op_5_bw="5" op_6_bw="13" op_7_bw="5" op_8_bw="13" op_9_bw="5" op_10_bw="13" op_11_bw="5" op_12_bw="13" op_13_bw="5" op_14_bw="13" op_15_bw="5" op_16_bw="13" op_17_bw="5" op_18_bw="13" op_19_bw="5" op_20_bw="13" op_21_bw="5" op_22_bw="13" op_23_bw="5" op_24_bw="13" op_25_bw="5" op_26_bw="13" op_27_bw="13" op_28_bw="5">
<![CDATA[
entry_ifconv:261 %a_3 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i5, i5 16, i13 %data_51_val_read, i5 17, i13 %data_52_val_read, i5 18, i13 %data_53_val_read, i5 19, i13 %data_54_val_read, i5 20, i13 %data_55_val_read, i5 21, i13 %data_56_val_read, i5 22, i13 %data_57_val_read, i5 23, i13 %data_58_val_read, i5 24, i13 %data_59_val_read, i5 25, i13 %data_60_val_read, i5 26, i13 %data_61_val_read, i5 27, i13 %data_62_val_read, i5 28, i13 %data_63_val_read, i13 0, i5 %idx_read

]]></Node>
<StgValue><ssdm name="a_3"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:262 %sext_ln73_9 = sext i13 %a_3

]]></Node>
<StgValue><ssdm name="sext_ln73_9"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:263 %sext_ln73_10 = sext i13 %weights_30_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_10"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:264 %mul_ln73_6 = mul i26 %sext_ln73_9, i26 %sext_ln73_10

]]></Node>
<StgValue><ssdm name="mul_ln73_6"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:265 %tmp_3442 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3442"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:266 %trunc_ln42_6 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_6, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_6"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:267 %tmp_3443 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3443"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:268 %tmp_3444 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3444"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:269 %trunc_ln42_13 = trunc i26 %mul_ln73_6

]]></Node>
<StgValue><ssdm name="trunc_ln42_13"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:270 %icmp_ln42_24 = icmp_ne  i8 %trunc_ln42_13, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_24"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:271 %tmp_3445 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3445"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:272 %or_ln42_18 = or i1 %tmp_3443, i1 %icmp_ln42_24

]]></Node>
<StgValue><ssdm name="or_ln42_18"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:273 %and_ln42_42 = and i1 %or_ln42_18, i1 %tmp_3444

]]></Node>
<StgValue><ssdm name="and_ln42_42"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:274 %zext_ln42_6 = zext i1 %and_ln42_42

]]></Node>
<StgValue><ssdm name="zext_ln42_6"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:275 %add_ln42_6 = add i13 %trunc_ln42_6, i13 %zext_ln42_6

]]></Node>
<StgValue><ssdm name="add_ln42_6"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:276 %tmp_3446 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_6, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3446"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:277 %xor_ln42_24 = xor i1 %tmp_3446, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_24"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:278 %and_ln42_43 = and i1 %tmp_3445, i1 %xor_ln42_24

]]></Node>
<StgValue><ssdm name="and_ln42_43"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:279 %tmp_1311 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_6, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:280 %icmp_ln42_25 = icmp_eq  i3 %tmp_1311, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_25"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:281 %tmp_1312 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_6, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:282 %icmp_ln42_26 = icmp_eq  i4 %tmp_1312, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_26"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:283 %icmp_ln42_27 = icmp_eq  i4 %tmp_1312, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_27"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:284 %select_ln42_24 = select i1 %and_ln42_43, i1 %icmp_ln42_26, i1 %icmp_ln42_27

]]></Node>
<StgValue><ssdm name="select_ln42_24"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:285 %tmp_3447 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_6, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3447"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:286 %xor_ln42_38 = xor i1 %tmp_3447, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_38"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:287 %and_ln42_44 = and i1 %icmp_ln42_25, i1 %xor_ln42_38

]]></Node>
<StgValue><ssdm name="and_ln42_44"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:288 %select_ln42_25 = select i1 %and_ln42_43, i1 %and_ln42_44, i1 %icmp_ln42_26

]]></Node>
<StgValue><ssdm name="select_ln42_25"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:290 %xor_ln42_25 = xor i1 %select_ln42_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_25"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:291 %or_ln42_19 = or i1 %tmp_3446, i1 %xor_ln42_25

]]></Node>
<StgValue><ssdm name="or_ln42_19"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:292 %xor_ln42_26 = xor i1 %tmp_3442, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_26"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:293 %and_ln42_46 = and i1 %or_ln42_19, i1 %xor_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_46"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:294 %and_ln42_47 = and i1 %tmp_3446, i1 %select_ln42_25

]]></Node>
<StgValue><ssdm name="and_ln42_47"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="26" op_0_bw="13">
<![CDATA[
entry_ifconv:301 %sext_ln73_11 = sext i13 %weights_31_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_11"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry_ifconv:302 %mul_ln73_7 = mul i26 %sext_ln73_9, i26 %sext_ln73_11

]]></Node>
<StgValue><ssdm name="mul_ln73_7"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:303 %tmp_3448 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 25

]]></Node>
<StgValue><ssdm name="tmp_3448"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="13" op_0_bw="13" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:304 %trunc_ln42_7 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_7, i32 9, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln42_7"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:305 %tmp_3449 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3449"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:306 %tmp_3450 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3450"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="26">
<![CDATA[
entry_ifconv:307 %trunc_ln42_14 = trunc i26 %mul_ln73_7

]]></Node>
<StgValue><ssdm name="trunc_ln42_14"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:308 %icmp_ln42_28 = icmp_ne  i8 %trunc_ln42_14, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_28"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:309 %tmp_3451 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 21

]]></Node>
<StgValue><ssdm name="tmp_3451"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:310 %or_ln42_21 = or i1 %tmp_3449, i1 %icmp_ln42_28

]]></Node>
<StgValue><ssdm name="or_ln42_21"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:311 %and_ln42_49 = and i1 %or_ln42_21, i1 %tmp_3450

]]></Node>
<StgValue><ssdm name="and_ln42_49"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="13" op_0_bw="1">
<![CDATA[
entry_ifconv:312 %zext_ln42_7 = zext i1 %and_ln42_49

]]></Node>
<StgValue><ssdm name="zext_ln42_7"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:313 %add_ln42_7 = add i13 %trunc_ln42_7, i13 %zext_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln42_7"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:314 %tmp_3452 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3452"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:315 %xor_ln42_28 = xor i1 %tmp_3452, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_28"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:316 %and_ln42_50 = and i1 %tmp_3451, i1 %xor_ln42_28

]]></Node>
<StgValue><ssdm name="and_ln42_50"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="3" op_0_bw="3" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:317 %tmp_1313 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_7, i32 23, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1313"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
entry_ifconv:318 %icmp_ln42_29 = icmp_eq  i3 %tmp_1313, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln42_29"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:319 %tmp_1314 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_7, i32 22, i32 25

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:320 %icmp_ln42_30 = icmp_eq  i4 %tmp_1314, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln42_30"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry_ifconv:321 %icmp_ln42_31 = icmp_eq  i4 %tmp_1314, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln42_31"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:322 %select_ln42_28 = select i1 %and_ln42_50, i1 %icmp_ln42_30, i1 %icmp_ln42_31

]]></Node>
<StgValue><ssdm name="select_ln42_28"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
entry_ifconv:323 %tmp_3453 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_7, i32 22

]]></Node>
<StgValue><ssdm name="tmp_3453"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:324 %xor_ln42_39 = xor i1 %tmp_3453, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_39"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:325 %and_ln42_51 = and i1 %icmp_ln42_29, i1 %xor_ln42_39

]]></Node>
<StgValue><ssdm name="and_ln42_51"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
entry_ifconv:326 %select_ln42_29 = select i1 %and_ln42_50, i1 %and_ln42_51, i1 %icmp_ln42_30

]]></Node>
<StgValue><ssdm name="select_ln42_29"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:328 %xor_ln42_29 = xor i1 %select_ln42_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_29"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:329 %or_ln42_22 = or i1 %tmp_3452, i1 %xor_ln42_29

]]></Node>
<StgValue><ssdm name="or_ln42_22"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:330 %xor_ln42_30 = xor i1 %tmp_3448, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_30"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:331 %and_ln42_53 = and i1 %or_ln42_22, i1 %xor_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_53"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:332 %and_ln42_54 = and i1 %tmp_3452, i1 %select_ln42_29

]]></Node>
<StgValue><ssdm name="and_ln42_54"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:55 %and_ln42_3 = and i1 %and_ln42_1, i1 %icmp_ln42_2

]]></Node>
<StgValue><ssdm name="and_ln42_3"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:61 %or_ln42_24 = or i1 %and_ln42_3, i1 %and_ln42_5

]]></Node>
<StgValue><ssdm name="or_ln42_24"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:62 %xor_ln42_3 = xor i1 %or_ln42_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_3"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:63 %and_ln42_6 = and i1 %tmp, i1 %xor_ln42_3

]]></Node>
<StgValue><ssdm name="and_ln42_6"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:64 %select_ln42_2 = select i1 %and_ln42_4, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_2"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:65 %or_ln42_2 = or i1 %and_ln42_4, i1 %and_ln42_6

]]></Node>
<StgValue><ssdm name="or_ln42_2"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:66 %select_ln42_3 = select i1 %or_ln42_2, i13 %select_ln42_2, i13 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42_3"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:93 %and_ln42_10 = and i1 %and_ln42_8, i1 %icmp_ln42_6

]]></Node>
<StgValue><ssdm name="and_ln42_10"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:99 %or_ln42_25 = or i1 %and_ln42_10, i1 %and_ln42_12

]]></Node>
<StgValue><ssdm name="or_ln42_25"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:100 %xor_ln42_7 = xor i1 %or_ln42_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_7"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:101 %and_ln42_13 = and i1 %tmp_3412, i1 %xor_ln42_7

]]></Node>
<StgValue><ssdm name="and_ln42_13"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:102 %select_ln42_6 = select i1 %and_ln42_11, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_6"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:103 %or_ln42_5 = or i1 %and_ln42_11, i1 %and_ln42_13

]]></Node>
<StgValue><ssdm name="or_ln42_5"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:104 %select_ln42_7 = select i1 %or_ln42_5, i13 %select_ln42_6, i13 %add_ln42_1

]]></Node>
<StgValue><ssdm name="select_ln42_7"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:133 %and_ln42_17 = and i1 %and_ln42_15, i1 %icmp_ln42_10

]]></Node>
<StgValue><ssdm name="and_ln42_17"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:139 %or_ln42_26 = or i1 %and_ln42_17, i1 %and_ln42_19

]]></Node>
<StgValue><ssdm name="or_ln42_26"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %xor_ln42_11 = xor i1 %or_ln42_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_11"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %and_ln42_20 = and i1 %tmp_3418, i1 %xor_ln42_11

]]></Node>
<StgValue><ssdm name="and_ln42_20"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:142 %select_ln42_10 = select i1 %and_ln42_18, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_10"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:143 %or_ln42_8 = or i1 %and_ln42_18, i1 %and_ln42_20

]]></Node>
<StgValue><ssdm name="or_ln42_8"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:144 %select_ln42_11 = select i1 %or_ln42_8, i13 %select_ln42_10, i13 %add_ln42_2

]]></Node>
<StgValue><ssdm name="select_ln42_11"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:171 %and_ln42_24 = and i1 %and_ln42_22, i1 %icmp_ln42_14

]]></Node>
<StgValue><ssdm name="and_ln42_24"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %or_ln42_27 = or i1 %and_ln42_24, i1 %and_ln42_26

]]></Node>
<StgValue><ssdm name="or_ln42_27"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %xor_ln42_15 = xor i1 %or_ln42_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_15"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %and_ln42_27 = and i1 %tmp_3424, i1 %xor_ln42_15

]]></Node>
<StgValue><ssdm name="and_ln42_27"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:180 %select_ln42_14 = select i1 %and_ln42_25, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_14"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:181 %or_ln42_11 = or i1 %and_ln42_25, i1 %and_ln42_27

]]></Node>
<StgValue><ssdm name="or_ln42_11"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:182 %select_ln42_15 = select i1 %or_ln42_11, i13 %select_ln42_14, i13 %add_ln42_3

]]></Node>
<StgValue><ssdm name="select_ln42_15"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:211 %and_ln42_31 = and i1 %and_ln42_29, i1 %icmp_ln42_18

]]></Node>
<StgValue><ssdm name="and_ln42_31"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:217 %or_ln42_28 = or i1 %and_ln42_31, i1 %and_ln42_33

]]></Node>
<StgValue><ssdm name="or_ln42_28"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:218 %xor_ln42_19 = xor i1 %or_ln42_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_19"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:219 %and_ln42_34 = and i1 %tmp_3430, i1 %xor_ln42_19

]]></Node>
<StgValue><ssdm name="and_ln42_34"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:220 %select_ln42_18 = select i1 %and_ln42_32, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_18"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:221 %or_ln42_14 = or i1 %and_ln42_32, i1 %and_ln42_34

]]></Node>
<StgValue><ssdm name="or_ln42_14"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:222 %select_ln42_19 = select i1 %or_ln42_14, i13 %select_ln42_18, i13 %add_ln42_4

]]></Node>
<StgValue><ssdm name="select_ln42_19"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:249 %and_ln42_38 = and i1 %and_ln42_36, i1 %icmp_ln42_22

]]></Node>
<StgValue><ssdm name="and_ln42_38"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:255 %or_ln42_29 = or i1 %and_ln42_38, i1 %and_ln42_40

]]></Node>
<StgValue><ssdm name="or_ln42_29"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:256 %xor_ln42_23 = xor i1 %or_ln42_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_23"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:257 %and_ln42_41 = and i1 %tmp_3436, i1 %xor_ln42_23

]]></Node>
<StgValue><ssdm name="and_ln42_41"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:258 %select_ln42_22 = select i1 %and_ln42_39, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_22"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:259 %or_ln42_17 = or i1 %and_ln42_39, i1 %and_ln42_41

]]></Node>
<StgValue><ssdm name="or_ln42_17"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:260 %select_ln42_23 = select i1 %or_ln42_17, i13 %select_ln42_22, i13 %add_ln42_5

]]></Node>
<StgValue><ssdm name="select_ln42_23"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:289 %and_ln42_45 = and i1 %and_ln42_43, i1 %icmp_ln42_26

]]></Node>
<StgValue><ssdm name="and_ln42_45"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:295 %or_ln42_30 = or i1 %and_ln42_45, i1 %and_ln42_47

]]></Node>
<StgValue><ssdm name="or_ln42_30"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:296 %xor_ln42_27 = xor i1 %or_ln42_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_27"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:297 %and_ln42_48 = and i1 %tmp_3442, i1 %xor_ln42_27

]]></Node>
<StgValue><ssdm name="and_ln42_48"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:298 %select_ln42_26 = select i1 %and_ln42_46, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_26"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:299 %or_ln42_20 = or i1 %and_ln42_46, i1 %and_ln42_48

]]></Node>
<StgValue><ssdm name="or_ln42_20"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:300 %select_ln42_27 = select i1 %or_ln42_20, i13 %select_ln42_26, i13 %add_ln42_6

]]></Node>
<StgValue><ssdm name="select_ln42_27"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:327 %and_ln42_52 = and i1 %and_ln42_50, i1 %icmp_ln42_30

]]></Node>
<StgValue><ssdm name="and_ln42_52"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:333 %or_ln42_31 = or i1 %and_ln42_52, i1 %and_ln42_54

]]></Node>
<StgValue><ssdm name="or_ln42_31"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:334 %xor_ln42_31 = xor i1 %or_ln42_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln42_31"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:335 %and_ln42_55 = and i1 %tmp_3448, i1 %xor_ln42_31

]]></Node>
<StgValue><ssdm name="and_ln42_55"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:336 %select_ln42_30 = select i1 %and_ln42_53, i13 4095, i13 4096

]]></Node>
<StgValue><ssdm name="select_ln42_30"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:337 %or_ln42_23 = or i1 %and_ln42_53, i1 %and_ln42_55

]]></Node>
<StgValue><ssdm name="or_ln42_23"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:338 %select_ln42_31 = select i1 %or_ln42_23, i13 %select_ln42_30, i13 %add_ln42_7

]]></Node>
<StgValue><ssdm name="select_ln42_31"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:339 %sext_ln58 = sext i13 %select_ln42_3

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:340 %sext_ln58_1 = sext i13 %select_ln42_11

]]></Node>
<StgValue><ssdm name="sext_ln58_1"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:341 %add_ln58_6 = add i13 %select_ln42_11, i13 %select_ln42_3

]]></Node>
<StgValue><ssdm name="add_ln58_6"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:342 %add_ln58 = add i14 %sext_ln58_1, i14 %sext_ln58

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:343 %tmp_3454 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3454"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:344 %tmp_3455 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_6, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3455"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:345 %xor_ln58 = xor i1 %tmp_3454, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:346 %and_ln58 = and i1 %tmp_3455, i1 %xor_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:347 %xor_ln58_1 = xor i1 %tmp_3455, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_1"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:348 %and_ln58_1 = and i1 %tmp_3454, i1 %xor_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:349 %xor_ln58_2 = xor i1 %tmp_3454, i1 %tmp_3455

]]></Node>
<StgValue><ssdm name="xor_ln58_2"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:350 %xor_ln58_3 = xor i1 %xor_ln58_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_3"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:351 %or_ln58 = or i1 %and_ln58, i1 %xor_ln58_3

]]></Node>
<StgValue><ssdm name="or_ln58"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:352 %select_ln58 = select i1 %xor_ln58_2, i13 4095, i13 %add_ln58_6

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:353 %select_ln58_1 = select i1 %and_ln58_1, i13 4096, i13 %add_ln58_6

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:354 %select_ln58_2 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58_2"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:355 %sext_ln58_2 = sext i13 %select_ln42_7

]]></Node>
<StgValue><ssdm name="sext_ln58_2"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:356 %sext_ln58_3 = sext i13 %select_ln42_15

]]></Node>
<StgValue><ssdm name="sext_ln58_3"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:357 %add_ln58_7 = add i13 %select_ln42_15, i13 %select_ln42_7

]]></Node>
<StgValue><ssdm name="add_ln58_7"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:358 %add_ln58_1 = add i14 %sext_ln58_3, i14 %sext_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_1"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:359 %tmp_3456 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_1, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3456"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:360 %tmp_3457 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_7, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3457"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:361 %xor_ln58_4 = xor i1 %tmp_3456, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_4"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:362 %and_ln58_2 = and i1 %tmp_3457, i1 %xor_ln58_4

]]></Node>
<StgValue><ssdm name="and_ln58_2"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:363 %xor_ln58_5 = xor i1 %tmp_3457, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_5"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:364 %and_ln58_3 = and i1 %tmp_3456, i1 %xor_ln58_5

]]></Node>
<StgValue><ssdm name="and_ln58_3"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:365 %xor_ln58_6 = xor i1 %tmp_3456, i1 %tmp_3457

]]></Node>
<StgValue><ssdm name="xor_ln58_6"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:366 %xor_ln58_7 = xor i1 %xor_ln58_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_7"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:367 %or_ln58_1 = or i1 %and_ln58_2, i1 %xor_ln58_7

]]></Node>
<StgValue><ssdm name="or_ln58_1"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:368 %select_ln58_3 = select i1 %xor_ln58_6, i13 4095, i13 %add_ln58_7

]]></Node>
<StgValue><ssdm name="select_ln58_3"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:369 %select_ln58_4 = select i1 %and_ln58_3, i13 4096, i13 %add_ln58_7

]]></Node>
<StgValue><ssdm name="select_ln58_4"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:370 %select_ln58_5 = select i1 %or_ln58_1, i13 %select_ln58_3, i13 %select_ln58_4

]]></Node>
<StgValue><ssdm name="select_ln58_5"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:371 %sext_ln58_4 = sext i13 %select_ln58_2

]]></Node>
<StgValue><ssdm name="sext_ln58_4"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:372 %sext_ln58_5 = sext i13 %select_ln42_19

]]></Node>
<StgValue><ssdm name="sext_ln58_5"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:373 %add_ln58_8 = add i13 %select_ln42_19, i13 %select_ln58_2

]]></Node>
<StgValue><ssdm name="add_ln58_8"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:374 %add_ln58_2 = add i14 %sext_ln58_5, i14 %sext_ln58_4

]]></Node>
<StgValue><ssdm name="add_ln58_2"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:375 %tmp_3458 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_2, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3458"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:376 %tmp_3459 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_8, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3459"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:377 %xor_ln58_8 = xor i1 %tmp_3458, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_8"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:378 %and_ln58_4 = and i1 %tmp_3459, i1 %xor_ln58_8

]]></Node>
<StgValue><ssdm name="and_ln58_4"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:379 %xor_ln58_9 = xor i1 %tmp_3459, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_9"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:380 %and_ln58_5 = and i1 %tmp_3458, i1 %xor_ln58_9

]]></Node>
<StgValue><ssdm name="and_ln58_5"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:381 %xor_ln58_10 = xor i1 %tmp_3458, i1 %tmp_3459

]]></Node>
<StgValue><ssdm name="xor_ln58_10"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:382 %xor_ln58_11 = xor i1 %xor_ln58_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_11"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:383 %or_ln58_2 = or i1 %and_ln58_4, i1 %xor_ln58_11

]]></Node>
<StgValue><ssdm name="or_ln58_2"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:384 %select_ln58_6 = select i1 %xor_ln58_10, i13 4095, i13 %add_ln58_8

]]></Node>
<StgValue><ssdm name="select_ln58_6"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:385 %select_ln58_7 = select i1 %and_ln58_5, i13 4096, i13 %add_ln58_8

]]></Node>
<StgValue><ssdm name="select_ln58_7"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:386 %select_ln58_8 = select i1 %or_ln58_2, i13 %select_ln58_6, i13 %select_ln58_7

]]></Node>
<StgValue><ssdm name="select_ln58_8"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:387 %sext_ln58_6 = sext i13 %select_ln58_5

]]></Node>
<StgValue><ssdm name="sext_ln58_6"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:388 %sext_ln58_7 = sext i13 %select_ln42_23

]]></Node>
<StgValue><ssdm name="sext_ln58_7"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:389 %add_ln58_9 = add i13 %select_ln42_23, i13 %select_ln58_5

]]></Node>
<StgValue><ssdm name="add_ln58_9"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:390 %add_ln58_3 = add i14 %sext_ln58_7, i14 %sext_ln58_6

]]></Node>
<StgValue><ssdm name="add_ln58_3"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:391 %tmp_3460 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_3, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3460"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:392 %tmp_3461 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_9, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3461"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:393 %xor_ln58_12 = xor i1 %tmp_3460, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_12"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:394 %and_ln58_6 = and i1 %tmp_3461, i1 %xor_ln58_12

]]></Node>
<StgValue><ssdm name="and_ln58_6"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:395 %xor_ln58_13 = xor i1 %tmp_3461, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_13"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:396 %and_ln58_7 = and i1 %tmp_3460, i1 %xor_ln58_13

]]></Node>
<StgValue><ssdm name="and_ln58_7"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:397 %xor_ln58_14 = xor i1 %tmp_3460, i1 %tmp_3461

]]></Node>
<StgValue><ssdm name="xor_ln58_14"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:398 %xor_ln58_15 = xor i1 %xor_ln58_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_15"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:399 %or_ln58_3 = or i1 %and_ln58_6, i1 %xor_ln58_15

]]></Node>
<StgValue><ssdm name="or_ln58_3"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:400 %select_ln58_9 = select i1 %xor_ln58_14, i13 4095, i13 %add_ln58_9

]]></Node>
<StgValue><ssdm name="select_ln58_9"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:401 %select_ln58_10 = select i1 %and_ln58_7, i13 4096, i13 %add_ln58_9

]]></Node>
<StgValue><ssdm name="select_ln58_10"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:402 %select_ln58_11 = select i1 %or_ln58_3, i13 %select_ln58_9, i13 %select_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_11"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:403 %sext_ln58_8 = sext i13 %select_ln58_8

]]></Node>
<StgValue><ssdm name="sext_ln58_8"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:404 %sext_ln58_9 = sext i13 %select_ln42_27

]]></Node>
<StgValue><ssdm name="sext_ln58_9"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:405 %add_ln58_10 = add i13 %select_ln42_27, i13 %select_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_10"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:406 %add_ln58_4 = add i14 %sext_ln58_9, i14 %sext_ln58_8

]]></Node>
<StgValue><ssdm name="add_ln58_4"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:407 %tmp_3462 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_4, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3462"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:408 %tmp_3463 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_10, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3463"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:419 %sext_ln58_10 = sext i13 %select_ln58_11

]]></Node>
<StgValue><ssdm name="sext_ln58_10"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="14" op_0_bw="13">
<![CDATA[
entry_ifconv:420 %sext_ln58_11 = sext i13 %select_ln42_31

]]></Node>
<StgValue><ssdm name="sext_ln58_11"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry_ifconv:421 %add_ln58_11 = add i13 %select_ln42_31, i13 %select_ln58_11

]]></Node>
<StgValue><ssdm name="add_ln58_11"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
entry_ifconv:422 %add_ln58_5 = add i14 %sext_ln58_11, i14 %sext_ln58_10

]]></Node>
<StgValue><ssdm name="add_ln58_5"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
entry_ifconv:423 %tmp_3464 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_5, i32 13

]]></Node>
<StgValue><ssdm name="tmp_3464"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
entry_ifconv:424 %tmp_3465 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_11, i32 12

]]></Node>
<StgValue><ssdm name="tmp_3465"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln13"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 8, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:409 %xor_ln58_16 = xor i1 %tmp_3462, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_16"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:410 %and_ln58_8 = and i1 %tmp_3463, i1 %xor_ln58_16

]]></Node>
<StgValue><ssdm name="and_ln58_8"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:411 %xor_ln58_17 = xor i1 %tmp_3463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_17"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:412 %and_ln58_9 = and i1 %tmp_3462, i1 %xor_ln58_17

]]></Node>
<StgValue><ssdm name="and_ln58_9"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:413 %xor_ln58_18 = xor i1 %tmp_3462, i1 %tmp_3463

]]></Node>
<StgValue><ssdm name="xor_ln58_18"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:414 %xor_ln58_19 = xor i1 %xor_ln58_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_19"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:415 %or_ln58_4 = or i1 %and_ln58_8, i1 %xor_ln58_19

]]></Node>
<StgValue><ssdm name="or_ln58_4"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:416 %select_ln58_12 = select i1 %xor_ln58_18, i13 4095, i13 %add_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_12"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:417 %select_ln58_13 = select i1 %and_ln58_9, i13 4096, i13 %add_ln58_10

]]></Node>
<StgValue><ssdm name="select_ln58_13"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:418 %select_ln58_14 = select i1 %or_ln58_4, i13 %select_ln58_12, i13 %select_ln58_13

]]></Node>
<StgValue><ssdm name="select_ln58_14"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:425 %xor_ln58_20 = xor i1 %tmp_3464, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_20"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:426 %and_ln58_10 = and i1 %tmp_3465, i1 %xor_ln58_20

]]></Node>
<StgValue><ssdm name="and_ln58_10"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:427 %xor_ln58_21 = xor i1 %tmp_3465, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_21"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:428 %and_ln58_11 = and i1 %tmp_3464, i1 %xor_ln58_21

]]></Node>
<StgValue><ssdm name="and_ln58_11"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:429 %xor_ln58_22 = xor i1 %tmp_3464, i1 %tmp_3465

]]></Node>
<StgValue><ssdm name="xor_ln58_22"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:430 %xor_ln58_23 = xor i1 %xor_ln58_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58_23"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:431 %or_ln58_5 = or i1 %and_ln58_10, i1 %xor_ln58_23

]]></Node>
<StgValue><ssdm name="or_ln58_5"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:432 %select_ln58_15 = select i1 %xor_ln58_22, i13 4095, i13 %add_ln58_11

]]></Node>
<StgValue><ssdm name="select_ln58_15"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:433 %select_ln58_16 = select i1 %and_ln58_11, i13 4096, i13 %add_ln58_11

]]></Node>
<StgValue><ssdm name="select_ln58_16"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
entry_ifconv:434 %select_ln58_17 = select i1 %or_ln58_5, i13 %select_ln58_15, i13 %select_ln58_16

]]></Node>
<StgValue><ssdm name="select_ln58_17"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="26" op_0_bw="26" op_1_bw="13">
<![CDATA[
entry_ifconv:435 %mrv = insertvalue i26 <undef>, i13 %select_ln58_14

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="26" op_0_bw="26" op_1_bw="13">
<![CDATA[
entry_ifconv:436 %mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_17

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="26">
<![CDATA[
entry_ifconv:437 %ret_ln68 = ret i26 %mrv_1

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
