{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1765458820349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1765458820350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 10:13:40 2025 " "Processing started: Thu Dec 11 10:13:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1765458820350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1765458820350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c projeto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1765458820350 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1765458820779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-estrutural " "Found design unit 1: ula-estrutural" {  } { { "ula.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821346 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtrator4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator4bits-comportamento " "Found design unit 1: subtrator4bits-comportamento" {  } { { "subtrator4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/subtrator4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821350 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator4bits " "Found entity 1: subtrator4bits" {  } { { "subtrator4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/subtrator4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo-comportamento " "Found design unit 1: somador_completo-comportamento" {  } { { "somador_completo.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador_completo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821354 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4bits-comportamento " "Found design unit 1: somador4bits-comportamento" {  } { { "somador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821359 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Found entity 1: somador4bits" {  } { { "somador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador4bits-comportamento " "Found design unit 1: registrador4bits-comportamento" {  } { { "registrador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821364 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador4bits " "Found entity 1: registrador4bits" {  } { { "registrador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_final.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file projeto_final.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto_final-comportamento " "Found design unit 1: Projeto_final-comportamento" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto_final " "Found entity 1: Projeto_final" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_xor-comportamento " "Found design unit 1: porta_xor-comportamento" {  } { { "porta_xor.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_xor.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821372 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_xor " "Found entity 1: porta_xor" {  } { { "porta_xor.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_xor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "porta_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file porta_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 porta_nand-comportamento " "Found design unit 1: porta_nand-comportamento" {  } { { "porta_nand.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_nand.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821376 ""} { "Info" "ISGN_ENTITY_NAME" "1 porta_nand " "Found entity 1: porta_nand" {  } { { "porta_nand.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/porta_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscilador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscilador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oscilador-comportamento " "Found design unit 1: oscilador-comportamento" {  } { { "oscilador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/oscilador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821381 ""} { "Info" "ISGN_ENTITY_NAME" "1 oscilador " "Found entity 1: oscilador" {  } { { "oscilador.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/oscilador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821381 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus II megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/mux.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1765458821386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-comportamento " "Found design unit 1: mux-comportamento" {  } { { "mux.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821386 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicador4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicador4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicador4bits-comportamento " "Found design unit 1: multiplicador4bits-comportamento" {  } { { "multiplicador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/multiplicador4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821391 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicador4bits " "Found entity 1: multiplicador4bits" {  } { { "multiplicador4bits.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/multiplicador4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_7seg-comportamento " "Found design unit 1: display_7seg-comportamento" {  } { { "display_7seg.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/display_7seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821396 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_7seg " "Found entity 1: display_7seg" {  } { { "display_7seg.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/display_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_de_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bloco_de_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloco_de_controle-rtl " "Found design unit 1: bloco_de_controle-rtl" {  } { { "bloco_de_controle.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/bloco_de_controle.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821400 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloco_de_controle " "Found entity 1: bloco_de_controle" {  } { { "bloco_de_controle.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/bloco_de_controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1765458821400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1765458821400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_final " "Elaborating entity \"projeto_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1765458821453 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "leds\[6..5\] Projeto_final.vhdl(10) " "Using initial value X (don't care) for net \"leds\[6..5\]\" at Projeto_final.vhdl(10)" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1765458821455 "|projeto_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_de_controle bloco_de_controle:controle_inst " "Elaborating entity \"bloco_de_controle\" for hierarchy \"bloco_de_controle:controle_inst\"" {  } { { "Projeto_final.vhdl" "controle_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:ula_inst " "Elaborating entity \"ula\" for hierarchy \"ula:ula_inst\"" {  } { { "Projeto_final.vhdl" "ula_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821475 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "y ula.vhd(13) " "VHDL Signal Declaration warning at ula.vhd(13): used implicit default value for signal \"y\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ula.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1765458821477 "|projeto_final|ula:ula_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_borrow ula.vhd(158) " "VHDL Process Statement warning at ula.vhd(158): signal \"sub_borrow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1765458821480 "|projeto_final|ula:ula_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4bits ula:ula_inst\|somador4bits:somador_inst " "Elaborating entity \"somador4bits\" for hierarchy \"ula:ula_inst\|somador4bits:somador_inst\"" {  } { { "ula.vhd" "somador_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo ula:ula_inst\|somador4bits:somador_inst\|somador_completo:Unidade1 " "Elaborating entity \"somador_completo\" for hierarchy \"ula:ula_inst\|somador4bits:somador_inst\|somador_completo:Unidade1\"" {  } { { "somador4bits.vhd" "Unidade1" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/somador4bits.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator4bits ula:ula_inst\|subtrator4bits:subtrator_inst " "Elaborating entity \"subtrator4bits\" for hierarchy \"ula:ula_inst\|subtrator4bits:subtrator_inst\"" {  } { { "ula.vhd" "subtrator_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_nand ula:ula_inst\|porta_nand:nand_inst " "Elaborating entity \"porta_nand\" for hierarchy \"ula:ula_inst\|porta_nand:nand_inst\"" {  } { { "ula.vhd" "nand_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "porta_xor ula:ula_inst\|porta_xor:xor_inst " "Elaborating entity \"porta_xor\" for hierarchy \"ula:ula_inst\|porta_xor:xor_inst\"" {  } { { "ula.vhd" "xor_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicador4bits ula:ula_inst\|multiplicador4bits:mult_inst " "Elaborating entity \"multiplicador4bits\" for hierarchy \"ula:ula_inst\|multiplicador4bits:mult_inst\"" {  } { { "ula.vhd" "mult_inst" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_7seg ula:ula_inst\|display_7seg:D1 " "Elaborating entity \"display_7seg\" for hierarchy \"ula:ula_inst\|display_7seg:D1\"" {  } { { "ula.vhd" "D1" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/ula.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1765458821532 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "Projeto_final.vhdl" "" { Text "C:/Users/mateu/OneDrive/Documents/Projeto de VHDL/descricao-de-circuitos-master/descricao-de-circuitos-master/projeto final/Projeto_final.vhdl" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1765458823185 "|Projeto_final|leds[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1765458823185 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1765458823719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1765458823719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1765458824065 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1765458824065 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1765458824065 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1765458824065 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1765458824101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 10:13:44 2025 " "Processing ended: Thu Dec 11 10:13:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1765458824101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1765458824101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1765458824101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1765458824101 ""}
