<?xml version="1.0" encoding="UTF-8"?>
<module id="DEV" HW_revision="" XML_version="1" description="Device Registers on the SOC">
   <register id="DEVSTAT" acronym="DEVSTAT" offset="0" width="32" description="Device Status Register">
      <bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="EMIFA_EN" width="1" begin="22" end="22" resetval="0" description="EMIFA Enable Status" range="" rwaccess="R">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="DDR2_EN" width="1" begin="21" end="21" resetval="0" description="DDR2 Enable Status" range="" rwaccess="R">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="PCI_EN" width="1" begin="20" end="20" resetval="0" description="PCI Enable Status" range="" rwaccess="R">
         
         <bitenum id="HPI" value="0" token="HPI" description="HPI is enabled" />
         <bitenum id="PCI" value="1" token="PCI" description="PCI is enabled" />
      </bitfield>
      <bitfield id="CFGGP" width="3" begin="19" end="17" resetval="0" description="Used as general purpose input for configuration" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="16" end="16" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="SYSCLKOUT_EN" width="1" begin="15" end="15" resetval="0" description="Sysclkout enable status" range="" rwaccess="R">
         
         <bitenum id="GP1" value="0" token="GP1" description="GP[1] pin function of the SYSCLK4/GP[1] pin enabled (default)." />
         <bitenum id="SYSCLK4" value="1" token="SYSCLK4" description="SYSCLK4 pin function of the SYSCLK4/GP[1] pin enabled." />
      </bitfield>
      <bitfield id="MCBSP1_EN" width="1" begin="14" end="14" resetval="0" description="McBSP1 enable status bits" range="" rwaccess="R">
         
         <bitenum id="GPIO" value="0" token="GPIO" description="GPIO pin functions enabled (default)." />
         <bitenum id="MCBSP_1" value="1" token="MCBSP_1" description="McBSP1 pin functions enabled." />
      </bitfield>
      <bitfield id="PCI66" width="1" begin="13" end="13" resetval="0" description="PCI Frequency Selection (PCI66) status bit" range="" rwaccess="R">
         
         <bitenum id="33MHZ" value="0" token="33MHZ" description="33 MHz operating frequency" />
         <bitenum id="66MHZ" value="1" token="66MHZ" description="66MHz operating frequency" />
      </bitfield>
      <bitfield id="VLYNQ_EN" width="1" begin="12" end="12" resetval="0" description="VLYNQ Enable (VLYNQ_EN) status bit, Shows the status of whether the VLYNQ peripheral or McBSP1, McBSP0, GPIO peripherals are enabled/disabled." range="" rwaccess="R">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Vlynq disabled, Mcbsp0,Mcbsp1, gpio enabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Vlynq enabled, Mcbsp0,Mcbsp1, gpio disabled" />
      </bitfield>
      <bitfield id="PCI_EEAI" width="1" begin="11" end="11" resetval="0" description="PCI EEPROM Auto-Initialization (PCI_EEAI) status bit.Shows whether the PCI auto-initialization via external EEPROM is enabled/disabled." range="" rwaccess="R">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="PCI auto-initialization through external EEPROM is disabled; the PCI peripheral uses the specified" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="PCI auto-initialization through external EEPROM is enabled; the PCI peripheral is configured through external I2C EEPROM provided the PCI peripheral pin is enabled (PCI_EN = 1)." />
      </bitfield>
      <bitfield id="MACSEL" width="2" begin="10" end="9" resetval="0" description="MACSEL[1:0] EMAC Interface Select (MACSEL[1:0]) status bits. Shows which EMAC interface mode has been selected." range="" rwaccess="R">
         
         <bitenum id="MII" value="0" token="MII" description="10/100 EMAC/MDIO with MII Interface" />
         <bitenum id="RMII" value="1" token="RMII" description="10/100 EMAC/MDIO with RMII Interface" />
         <bitenum id="GMII" value="2" token="GMII" description="10/100/1000 EMAC/MDIO with GMII Interface" />
         <bitenum id="RGMII" value="3" token="RGMII" description="10/100/1000 EMAC/MDIO with RGMII Mode Interface" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="8" end="8" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="UTOPIA_EN" width="1" begin="7" end="7" resetval="0" description="UTOPIA enable status bit" range="" rwaccess="R">
         
         <bitenum id="DISABLE" value="0" token="DISABLE" description="UTOPIA disabled" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="UTOPIA enabled" />
      </bitfield>
      <bitfield id="LENDIAN" width="1" begin="6" end="6" resetval="1" description="Device Endian Mode" range="" rwaccess="R">
         
         <bitenum id="BE" value="0" token="BE" description="System is operating in Big Endian Mode" />
         <bitenum id="LE" value="1" token="LE" description="System is operating in Little Endian Mode" />
      </bitfield>
      <bitfield id="HPI_WIDTH" width="1" begin="5" end="5" resetval="0" description="HPI bus width control bit" range="" rwaccess="R">
         
         <bitenum id="16BIT" value="0" token="16BIT" description="HPI operating in 16-bit mode" />
         <bitenum id="32BIT" value="1" token="32BIT" description="HPI operating in 32-bit mode" />
      </bitfield>
      <bitfield id="AECLKINSEL" width="1" begin="4" end="4" resetval="0" description="EMIFA input clock select" range="" rwaccess="R">
         
         <bitenum id="AECLKIN" value="0" token="AECLKIN" description="" />
         <bitenum id="SYSCLK3" value="1" token="SYSCLK3" description="The SYSCLK3 clock rate is software selectable via the software PLL1 controller. By default, SYSCLK3 is selected as CPU/8 clock rate." />
      </bitfield>
      <bitfield id="BOOTMODE" width="4" begin="3" end="0" resetval="0" description="Bootmode configuration bits" range="" rwaccess="R">
         
         <bitenum id="NONE" value="0" token="NONE" description="No Boot" />
         <bitenum id="HPI_PCI" value="1" token="HPI_PCI" description="HPI/PCI Boot" />
         <bitenum id="EMIFA64BIT" value="2" token="EMIFA64BIT" description="EMIFA 64-bit fast boot" />
         <bitenum id="EMIFA8BIT" value="4" token="EMIFA8BIT" description="EMIFA 8-bit ROM boot" />
         <bitenum id="I2C" value="5" token="I2C" description="I2C boot" />
         <bitenum id="UTOPIA" value="6" token="UTOPIA" description="Utopia boot" />
         <bitenum id="EMAC" value="7" token="EMAC" description="Emac boot" />
         <bitenum id="SRIO" value="9" token="SRIO" description="Rapid I/O boot" />
      </bitfield>
   </register>
   <register id="PRI_ALLOC" acronym="PRI_ALLOC" offset="4" width="32" description="Priority Allocation Register">
      <bitfield id="_RSVD" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="">
         
      </bitfield>
      <bitfield id="SRIO" width="3" begin="11" end="9" resetval="0" description="SRIO Descriptor" range="" rwaccess="">
         
      </bitfield>
      <bitfield id="_RSVD" width="3" begin="8" end="6" resetval="0" description="Reserved" range="" rwaccess="">
         
      </bitfield>
      <bitfield id="HOST" width="3" begin="5" end="3" resetval="0" description="Host Priority" range="" rwaccess="">
         
      </bitfield>
      <bitfield id="EMAC" width="3" begin="2" end="0" resetval="0" description="Emac Priority" range="" rwaccess="">
         
      </bitfield>
   </register>
   <register id="JTAGID" acronym="JTAGID" offset="8" width="32" description="JTAG and BSDL Identification register">
      <bitfield id="VARIANT" width="4" begin="31" end="28" resetval="0" description="variant" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="PARTNUMBER" width="16" begin="27" end="12" resetval="138" description="part number" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="MANUFACTURER" width="11" begin="11" end="1" resetval="23" description="manufacturer" range="" rwaccess="R">
         
      </bitfield>
      <bitfield id="LSB" width="1" begin="0" end="0" resetval="1" description="lsb" range="" rwaccess="R">
         
      </bitfield>
   </register>
   <register id="PERLOCK" acronym="PERLOCK" offset="262148" width="32" description="Peripheral lock register">
      <bitfield id="LOCKVAL" width="32" begin="31" end="0" resetval="4042322160" description="When programmed with 0xF0A0B00 allows one write to one of PERCFG0 16    SYSCLK2 cycles." range="" rwaccess="W">
         
         <bitenum id="UNLOCK" value="252316416" token="UNLOCK" description="Unlock register " />
      </bitfield>
   </register>
   <register id="PERCFG0" acronym="PERCFG0" offset="262152" width="32" description="Peripheral Configuration register">
      <bitfield id="SRIOCTL" width="2" begin="31" end="30" resetval="0" description="Mode control for SRIO" range="" rwaccess="W">
			 <bitenum id="ENABLE" value="3" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="29" end="29" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="27" end="27" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="25" end="25" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="23" end="23" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="UTOPIACTL" width="1" begin="22" end="22" resetval="0" description="Mode control for UTOPIA" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="21" end="21" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="PCICTL" width="1" begin="20" end="20" resetval="0" description="Mode control for PCI" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="19" end="19" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="HPICTL" width="1" begin="18" end="18" resetval="1" description="Mode control for HPI" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="17" end="17" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="MCBSP1CTL" width="1" begin="16" end="16" resetval="0" description="Mode control for MCBSP1" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="MCBSP0CTL" width="1" begin="14" end="14" resetval="0" description="Mode control for MCBSP0" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="13" end="13" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="I2CCTL" width="1" begin="12" end="12" resetval="0" description="Mode control for I2C" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="11" end="11" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="GPIOCTL" width="1" begin="10" end="10" resetval="0" description="Mode control for GPIO" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="TIMER1CTL" width="1" begin="8" end="8" resetval="0" description="Mode control for Timer1" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="7" end="7" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="TIMER0CTL" width="1" begin="6" end="6" resetval="0" description="Mode control for Timer0" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="5" end="5" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="EMACCTL" width="1" begin="4" end="4" resetval="0" description="Mode control for EMAC" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="VCPCTL" width="1" begin="2" end="2" resetval="0" description="Mode control for VCP" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
      <bitfield id="_RSVD" width="1" begin="1" end="1" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="TCPCTL" width="1" begin="0" end="0" resetval="0" description="Mode control for TCP" range="" rwaccess="W">
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
   </register>
   <register id="PERSTAT0" acronym="PERSTAT0" offset="262164" width="32" description="Peripheral Status 0">
      <bitfield id="_RSVD" width="2" begin="31" end="30" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="HPISTAT" width="3" begin="29" end="27" resetval="0" description="HPI Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="MCBSP1STAT" width="3" begin="26" end="24" resetval="0" description="MCBSP1 Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="MCBSP0STAT" width="3" begin="23" end="21" resetval="0" description="MCBSP0 Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="I2CSTAT" width="3" begin="20" end="18" resetval="0" description="I2C Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="GPIOSTAT" width="3" begin="17" end="15" resetval="0" description="GPIO Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="TIMER1STAT" width="3" begin="14" end="12" resetval="0" description="Timer 1 Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="TIMER0STAT" width="3" begin="11" end="9" resetval="0" description="Timer 0 Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="EMACSTAT" width="3" begin="8" end="6" resetval="0" description="EMAC Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="VCPSTAT" width="3" begin="5" end="3" resetval="0" description="VCP Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="TCPSTAT" width="3" begin="2" end="0" resetval="0" description="TCP Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
   </register>
   <register id="PERSTAT1" acronym="PERSTAT1" offset="262168" width="32" description="Peripheral Status 1">
      <bitfield id="_RSVD" width="17" begin="31" end="15" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
 
      <bitfield id="UTOPIASTAT" width="3" begin="5" end="3" resetval="0" description="Utopia Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
      <bitfield id="PCISTAT" width="3" begin="2" end="0" resetval="0" description="PCI Status" range="" rwaccess="R">
         
         <bitenum id="STATIC_PDN" value="3" token="STATIC_PDN" description="Static Powerdown" />
         <bitenum id="DISABLE" value="0" token="DISABLE" description="Disable" />
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
         <bitenum id="ENABLE_IN_PROGRESS" value="5" token="ENABLE_IN_PROGRESS" description="Enable in progress" />
      </bitfield>
   </register>
   <register id="PERCFG1" acronym="PERCFG1" offset="262188" width="32" description="Peripheral configuration 1">
      <bitfield id="_RSVD" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="DDR2CTL" width="1" begin="1" end="1" resetval="0" description="This bit gates of clock to DDR2. Once programmed with 1 cannot be programmed to 0" range="" rwaccess="W">
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
     </bitfield>
      <bitfield id="EMIFACTL" width="1" begin="0" end="0" resetval="0" description="This bit gates of clock to EMIFA. Once programmed with 1 cannot be programmed to 0" range="" rwaccess="W">
         
         <bitenum id="ENABLE" value="1" token="ENABLE" description="Enable" />
      </bitfield>
   </register>
   <register id="EMUBUFPDN" acronym="EMUBUFPDN" offset="262228" width="32" description="Emulation Buffer Powerdown">
      <bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="Reserved" range="" rwaccess="NA">
         
      </bitfield>
      <bitfield id="EMUCTL" width="1" begin="0" end="0" resetval="0" description="Powerdown signal for the emulation buffer" range="" rwaccess="RW">
         
         <bitenum id="ENABLE" value="0" token="ENABLE" description="Enable" />
      </bitfield>
   </register>
</module>
