#! /c/iverilog/bin/vvp
:ivl_version "0.9.4 " "(v0_9_4)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0096BC78 .scope module, "dff" "dff" 2 9;
 .timescale 0 0;
v0096FCE0_0 .net "clk", 0 0, C4<z>; 0 drivers
v0096FD38_0 .net "d", 0 0, C4<z>; 0 drivers
v0096FD90_0 .var "q", 0 0;
v0096EC20_0 .var "qnot", 0 0;
E_009ADE60 .event posedge, v0096FCE0_0;
S_0096BBF0 .scope module, "principal" "principal" 3 25;
 .timescale 0 0;
v009EB9A0_0 .var "clear", 0 0;
v009EB9F8_0 .net "clk", 0 0, v009EB948_0; 1 drivers
v009EBA50_0 .var "d", 0 0;
v009EBAA8_0 .var "preset", 3 0;
S_0096C0B8 .scope module, "clk1" "clock" 3 30, 4 1, S_0096BBF0;
 .timescale 0 0;
v009EB948_0 .var "clk", 0 0;
S_0096BE10 .scope module, "rs1" "rightShift" 3 31, 3 9, S_0096BBF0;
 .timescale 0 0;
L_009C06A0 .functor OR 1, C4<z>, v009EBA50_0, C4<0>, C4<0>;
v009EB478_0 .net "clear", 0 0, v009EB9A0_0; 1 drivers
v009EB4D0_0 .alias "clk", 0 0, v009EB9F8_0;
v009EB528_0 .net "d", 0 0, v009EBA50_0; 1 drivers
v009EB580_0 .net "preset", 3 0, v009EBAA8_0; 1 drivers
v009EB5D8_0 .net "q1", 0 0, v009EB3C8_0; 1 drivers
v009EB630_0 .net "q2", 0 0, v009EB1B8_0; 1 drivers
v009EB688_0 .net "q3", 0 0, v00964B28_0; 1 drivers
v009EB6E0_0 .net "q4", 0 0, v009C0A78_0; 1 drivers
v009EB738_0 .net "q4not", 0 0, C4<z>; 0 drivers
v009EB790_0 .net "qnot1", 0 0, v009EB420_0; 1 drivers
v009EB7E8_0 .net "qnot2", 0 0, v009EB210_0; 1 drivers
v009EB840_0 .net "qnot3", 0 0, v009EB000_0; 1 drivers
v009EB898_0 .net "qnot4", 0 0, v009C25D8_0; 1 drivers
v009EB8F0_0 .net "w0", 0 0, L_009C06A0; 1 drivers
E_009ADC60 .event posedge, v0096ECD0_0;
L_009EBE18 .part v009EBAA8_0, 0, 1;
L_009EBE70 .part v009EBAA8_0, 1, 1;
L_009EBEC8 .part v009EBAA8_0, 2, 1;
L_009EBF20 .part v009EBAA8_0, 3, 1;
S_0096C030 .scope module, "flip1" "dff2" 3 14, 2 18, S_0096BE10;
 .timescale 0 0;
v009EB268_0 .alias "clear", 0 0, v009EB478_0;
v009EB2C0_0 .alias "clk", 0 0, v009EB9F8_0;
v009EB318_0 .alias "d", 0 0, v009EB8F0_0;
v009EB370_0 .net "preset", 0 0, L_009EBE18; 1 drivers
v009EB3C8_0 .var "q", 0 0;
v009EB420_0 .var "qnot", 0 0;
E_009AD8A0 .event posedge, v009EB370_0, v0096EC78_0, v0096ECD0_0;
S_0096BFA8 .scope module, "flip2" "dff2" 3 15, 2 18, S_0096BE10;
 .timescale 0 0;
v009EB058_0 .alias "clear", 0 0, v009EB478_0;
v009EB0B0_0 .alias "clk", 0 0, v009EB9F8_0;
v009EB108_0 .alias "d", 0 0, v009EB5D8_0;
v009EB160_0 .net "preset", 0 0, L_009EBE70; 1 drivers
v009EB1B8_0 .var "q", 0 0;
v009EB210_0 .var "qnot", 0 0;
E_009AD8C0 .event posedge, v009EB160_0, v0096EC78_0, v0096ECD0_0;
S_0096BF20 .scope module, "flip3" "dff2" 3 16, 2 18, S_0096BE10;
 .timescale 0 0;
v009C2630_0 .alias "clear", 0 0, v009EB478_0;
v009C2688_0 .alias "clk", 0 0, v009EB9F8_0;
v00964A78_0 .alias "d", 0 0, v009EB630_0;
v00964AD0_0 .net "preset", 0 0, L_009EBEC8; 1 drivers
v00964B28_0 .var "q", 0 0;
v009EB000_0 .var "qnot", 0 0;
E_009ADC80 .event posedge, v00964AD0_0, v0096EC78_0, v0096ECD0_0;
S_0096BE98 .scope module, "flip4" "dff2" 3 17, 2 18, S_0096BE10;
 .timescale 0 0;
v0096EC78_0 .alias "clear", 0 0, v009EB478_0;
v0096ECD0_0 .alias "clk", 0 0, v009EB9F8_0;
v009C09C8_0 .alias "d", 0 0, v009EB688_0;
v009C0A20_0 .net "preset", 0 0, L_009EBF20; 1 drivers
v009C0A78_0 .var "q", 0 0;
v009C25D8_0 .var "qnot", 0 0;
E_009ADE40 .event posedge, v009C0A20_0, v0096EC78_0, v0096ECD0_0;
S_0096BB68 .scope module, "srff" "srff" 2 47;
 .timescale 0 0;
v009EBB00_0 .net "clk", 0 0, C4<z>; 0 drivers
v009EBB58_0 .var "q", 0 0;
v009EBBB0_0 .var "qnot", 0 0;
v009EBC08_0 .net "r", 0 0, C4<z>; 0 drivers
v009EBC60_0 .net "s", 0 0, C4<z>; 0 drivers
E_009B2AE8 .event posedge, v009EBB00_0;
S_0096BD88 .scope module, "tff" "tff" 2 71;
 .timescale 0 0;
v009EBCB8_0 .net "clock", 0 0, C4<z>; 0 drivers
v009EBD10_0 .var "q", 0 0;
v009EBD68_0 .var "qnot", 0 0;
v009EBDC0_0 .net "t", 0 0, C4<z>; 0 drivers
E_009B2B28 .event posedge, v009EBCB8_0;
    .scope S_0096BC78;
T_0 ;
    %wait E_009ADE60;
    %load/v 8, v0096FD38_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0096FD90_0, 0, 8;
    %load/v 8, v0096FD38_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0096EC20_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0096C0B8;
T_1 ;
    %set/v v009EB948_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0096C0B8;
T_2 ;
    %delay 5, 0;
    %load/v 8, v009EB948_0, 1;
    %inv 8, 1;
    %set/v v009EB948_0, 8, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0096C030;
T_3 ;
    %wait E_009AD8A0;
    %load/v 8, v009EB268_0, 1;
    %jmp/0xz  T_3.0, 8;
    %set/v v009EB3C8_0, 0, 1;
    %set/v v009EB420_0, 1, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v009EB370_0, 1;
    %jmp/0xz  T_3.2, 8;
    %set/v v009EB3C8_0, 1, 1;
    %set/v v009EB420_0, 0, 1;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v009EB318_0, 1;
    %jmp/0xz  T_3.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB3C8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB420_0, 0, 0;
    %jmp T_3.5;
T_3.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB3C8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB420_0, 0, 1;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0096BFA8;
T_4 ;
    %wait E_009AD8C0;
    %load/v 8, v009EB058_0, 1;
    %jmp/0xz  T_4.0, 8;
    %set/v v009EB1B8_0, 0, 1;
    %set/v v009EB210_0, 1, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v009EB160_0, 1;
    %jmp/0xz  T_4.2, 8;
    %set/v v009EB1B8_0, 1, 1;
    %set/v v009EB210_0, 0, 1;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v009EB108_0, 1;
    %jmp/0xz  T_4.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB1B8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB210_0, 0, 0;
    %jmp T_4.5;
T_4.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB1B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB210_0, 0, 1;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0096BF20;
T_5 ;
    %wait E_009ADC80;
    %load/v 8, v009C2630_0, 1;
    %jmp/0xz  T_5.0, 8;
    %set/v v00964B28_0, 0, 1;
    %set/v v009EB000_0, 1, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v00964AD0_0, 1;
    %jmp/0xz  T_5.2, 8;
    %set/v v00964B28_0, 1, 1;
    %set/v v009EB000_0, 0, 1;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v00964A78_0, 1;
    %jmp/0xz  T_5.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v00964B28_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB000_0, 0, 0;
    %jmp T_5.5;
T_5.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v00964B28_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009EB000_0, 0, 1;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0096BE98;
T_6 ;
    %wait E_009ADE40;
    %load/v 8, v0096EC78_0, 1;
    %jmp/0xz  T_6.0, 8;
    %set/v v009C0A78_0, 0, 1;
    %set/v v009C25D8_0, 1, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v009C0A20_0, 1;
    %jmp/0xz  T_6.2, 8;
    %set/v v009C0A78_0, 1, 1;
    %set/v v009C25D8_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v009C09C8_0, 1;
    %jmp/0xz  T_6.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009C0A78_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009C25D8_0, 0, 0;
    %jmp T_6.5;
T_6.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009C0A78_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009C25D8_0, 0, 1;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0096BE10;
T_7 ;
    %wait E_009ADC60;
    %vpi_call 3 21 "$display", "%d %b %b %b %b", $time, v009EB5D8_0, v009EB630_0, v009EB688_0, v009EB5D8_0;
    %jmp T_7;
    .thread T_7;
    .scope S_0096BBF0;
T_8 ;
    %vpi_call 3 34 "$display", "Exercicio0087 - Right Shift Register circular com anel torcido";
    %vpi_call 3 35 "$display", "Mateus Guilherme do Carmo Cruz - 427446";
    %vpi_call 3 36 "$display", "\011\011   t a b c d";
    %set/v v009EB9A0_0, 1, 1;
    %set/v v009EBAA8_0, 0, 4;
    %set/v v009EBA50_0, 0, 1;
    %delay 1, 0;
    %set/v v009EB9A0_0, 0, 1;
    %delay 1, 0;
    %set/v v009EBAA8_0, 1, 4;
    %delay 1, 0;
    %set/v v009EBAA8_0, 0, 4;
    %delay 12, 0;
    %set/v v009EBA50_0, 1, 1;
    %delay 10, 0;
    %set/v v009EBA50_0, 0, 1;
    %delay 20, 0;
    %set/v v009EBA50_0, 1, 1;
    %delay 20, 0;
    %vpi_call 3 46 "$finish";
    %end;
    .thread T_8;
    .scope S_0096BB68;
T_9 ;
    %wait E_009B2AE8;
    %load/v 8, v009EBC60_0, 1;
    %load/v 9, v009EBC08_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBB58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBBB0_0, 0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v009EBC60_0, 1;
    %inv 8, 1;
    %load/v 9, v009EBC08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBBB0_0, 0, 1;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v009EBC60_0, 1;
    %load/v 9, v009EBC08_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBB58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBBB0_0, 0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0096BD88;
T_10 ;
    %wait E_009B2B28;
    %load/v 8, v009EBDC0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v009EBDC0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBD10_0, 0, 8;
    %load/v 8, v009EBD68_0, 1;
    %inv 8, 1;
    %set/v v009EBD68_0, 8, 1;
    %jmp T_10.1;
T_10.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBD10_0, 0, 0;
    %load/v 8, v009EBD10_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009EBD68_0, 0, 8;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "./flipflops.v";
    "Exercicio0087.v";
    "./clock.v";
