# Debounced Button-Controlled FSM (VHDL RTL)

This project implements a debounced button-controlled Finite State Machine (FSM) in VHDL at RTL level.

## ğŸ”§ Features
- 4-State Sequential FSM (basla, sola_don, saga_don, dur)
- Rising-Edge Detection for mechanical push-buttons
- Digital Debounce Filtering
- Active-Low Reset (nRst)
- RTL-Level Hardware Description

## ğŸ“¥ Inputs
- clk (100 MHz)
- sol_buton
- sag_buton
- merkez_buton
- nRst

## ğŸ“¤ Outputs
- led(2): Motor rotates left
- led(1): Motor stop
- led(0): Motor rotates right

## ğŸ› ï¸ Design Considerations
- State transitions occur only on button rising edge
- Button bounce is filtered using digital debounce logic
- Prevents multiple unintended state transitions

## ğŸ§ª Verification
RTL design verified using VHDL testbench simulation.

## ğŸ“‚ Project Files

| File Name                   | Description                          |
|----------------------------|--------------------------------------|
| debounced_fsm_controller.vhd | RTL FSM implementation               |
| main_program_tb.vhd        | Testbench for functional verification|

## ğŸ§ª Verification Strategy

A dedicated VHDL testbench is implemented to validate FSM state transitions under debounced button inputs.

The testbench:
- Simulates mechanical button bounce behavior
- Applies stable button presses exceeding debounce duration
- Verifies rising-edge triggered state transitions
- Confirms correct LED outputs for each FSM state

Assertions are used to detect unexpected state transitions during simulation.

---

Developed for FPGA-Based Digital Design coursework.
