<html><body><samp><pre>
<!@TC:1641830464>
# Mon Jan 10 17:01:03 2022


Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: R-2020.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v2021.1\SynplifyPro
OS: Windows 6.2

Hostname: DS-PC02

Implementation : synthesis
<a name=mapperReport39></a>Synopsys Generic Technology Pre-mapping, Version map202009act, Build 069R, Built Mar 17 2021 10:25:05, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 118MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 130MB)

Reading constraint file: C:\Users\ds-02\Documents\DISY\aufgabe2_synth\designer\aufgabe2\synthesis.fdc
Linked File:  <a href="C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\aufgabe2_scck.rpt:@XP_FILE">aufgabe2_scck.rpt</a>
See clock summary report "C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\aufgabe2_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1641830464> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1641830464> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1641830464> | Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 130MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 130MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 130MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance state (in view: work.sync_buffer_2(verhalten)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance state (in view: work.sync_buffer_1(verhalten)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance state (in view: work.sync_buffer_0(verhalten)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_module.vhd:74:1:74:5:@N:BN115:@XP_MSG">sync_module.vhd(74)</a><!@TM:1641830464> | Removing instance buf1 (in view: work.sync_module(structure)) of type view:work.sync_buffer_2(verhalten) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_module.vhd:88:1:88:5:@N:BN115:@XP_MSG">sync_module.vhd(88)</a><!@TM:1641830464> | Removing instance buf2 (in view: work.sync_module(structure)) of type view:work.sync_buffer_1(verhalten) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_module.vhd:102:1:102:5:@N:BN115:@XP_MSG">sync_module.vhd(102)</a><!@TM:1641830464> | Removing instance buf3 (in view: work.sync_module(structure)) of type view:work.sync_buffer_0(verhalten) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_module.vhd:56:2:56:4:@N:BN362:@XP_MSG">sync_module.vhd(56)</a><!@TM:1641830464> | Removing sequential instance strb15 (in view: work.sync_module(structure)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N:<a href="@N:BN115:@XP_HELP">BN115</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\aufgabe2.vhd:81:3:81:5:@N:BN115:@XP_MSG">aufgabe2.vhd(81)</a><!@TM:1641830464> | Removing instance u1 (in view: work.aufgabe2(structure)) of type view:work.sync_module(structure) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance r2 (in view: work.sync_buffer_2(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance r2 (in view: work.sync_buffer_1(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance r2 (in view: work.sync_buffer_0(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance r1 (in view: work.sync_buffer_2(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance r1 (in view: work.sync_buffer_1(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\sync_buffer.vhd:35:2:35:4:@N:BN362:@XP_MSG">sync_buffer.vhd(35)</a><!@TM:1641830464> | Removing sequential instance r1 (in view: work.sync_buffer_0(verhalten)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1641830464> | Applying syn_allowed_resources blockrams=10 on top level netlist aufgabe2  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 162MB peak: 162MB)



<a name=mapperReport40></a>Clock Summary</a>
******************

          Start            Requested     Requested     Clock        Clock                   Clock
Level     Clock            Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------
0 -       aufgabe2|clk     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     33   
=================================================================================================



Clock Load Summary
***********************

                 Clock     Source        Clock Pin       Non-clock Pin     Non-clock Pin
Clock            Load      Pin           Seq Example     Seq Example       Comb Example 
----------------------------------------------------------------------------------------
aufgabe2|clk     33        clk(port)     u3.strb14.C     -                 -            
========================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\ds-02\documents\disy\aufgabe2\std_counter.vhd:61:6:61:8:@W:MT530:@XP_MSG">std_counter.vhd(61)</a><!@TM:1641830464> | Found inferred clock aufgabe2|clk which controls 33 sequential elements including u2.cnt[15:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1641830464> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1641830464> | Writing default property annotation file C:\Users\ds-02\Documents\DISY\aufgabe2_synth\synthesis\aufgabe2.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 163MB peak: 163MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 81MB peak: 165MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Mon Jan 10 17:01:04 2022

###########################################################]

</pre></samp></body></html>
