<p>Note:Â  Use tcsh shell to run this.</p><p>## Author: Shivakumar Musini<br/>############################################################<br/># Design compiler synthesis script - non-topographical mode</p><p># To run it: First source the license file and invoke the tool<br/># source /engr/dev/tools/script/snps-eng.sh<br/># /engr/dev/tools/synopsys/syn_vQ-2019.12-SP5-2/syn/Q-2019.12-SP5-2/bin/dc_shell-t -64bit -f dc_synth_zwld.tcl -output_log_file dc.log <br/>#############################################################</p><p># Start Time<br/>sh date<br/>alias hi history</p><p># Stop on errors!<br/>set_app_var sh_continue_on_error false</p><p># Library path<br/>set library_path /engr/dev/tools/techno/library/tsmc/TCBN07/TSMCHOME/digital/Front_End/timing_power_noise/NLDM <br/>set library_svt &quot;tcbn07_bwph360l11p57pd_base_svt_090a&quot;<br/>set library_lvt &quot;tcbn07_bwph360l11p57pd_base_lvt_090a&quot;</p><p>set search_path [list &quot;.&quot; $library_path]<br/>set synthetic_library [list dw_foundation.sldb standard.sldb ]</p><p>set_app_var target_library &quot;$library_path/$library_svt/tcbn07_bwph360l11p57pd_base_svtssgnp_0p675v_125c_rcworst_CCworst_T.db $library_path/$library_lvt/tcbn07_bwph360l11p57pd_base_lvtssgnp_0p675v_125c_rcworst_CCworst_T.db&quot;</p><p>#set marco_library &quot; &quot;<br/>set_app_var link_library [concat {*} $target_library $synthetic_library]</p><p># RTL file pointers<br/>set rtldir /scratch/smusini/test/kjeld/input/MemoryStudy<br/>set filelist [ list \<br/>$rtldir/<a class="external-link" href="http://prim_ff_ben.sv" rel="nofollow">prim_ff_ben.sv</a> \<br/>$rtldir/<a class="external-link" href="http://prim_ff_en.sv" rel="nofollow">prim_ff_en.sv</a> \<br/>$rtldir/<a class="external-link" href="http://prim_latch.sv" rel="nofollow">prim_latch.sv</a> \<br/>$rtldir/<a class="external-link" href="http://RF_nWben_mR_ports.sv" rel="nofollow">RF_nWben_mR_ports.sv</a> \<br/>$rtldir/<a class="external-link" href="http://RF_l0_p3_e128_w128.sv" rel="nofollow">RF_l0_p3_e128_w128.sv</a> \<br/>]</p><p># create reports/outputs dirs<br/>if {! [file exists reports]} {<br/>file mkdir reports<br/>}<br/>if {! [file exists outputs]} {<br/>file mkdir outputs<br/>}</p><p># create work direcory<br/>set WORK_DIR ./work<br/>if {! [file exists $WORK_DIR]} {<br/>file mkdir $WORK_DIR<br/>}</p><p># set design lib<br/>define_design_lib work -path ./work</p><p># Hdlin options<br/>set_app_var hdlin_preserve_sequential true</p><p># read files <br/>read_file -rtl -format sverilog -library work $filelist</p><p># analyze files<br/>analyze -format sverilog -library work $filelist</p><p># set current_design<br/>current_design RF_wrap<br/>set top $current_design</p><p># elaborate design<br/>elaborate -library work $top</p><p># save initial design<br/>write_file -hierarchy -format ddc -output outputs/$top.precompile.ddc</p><p><br/># link design<br/>link &gt; reports/$top.link.rpt</p><p># Fix Nets Driving Multiple Ports <br/>set_fix_multiple_port_nets -all -buffer_constants [get_designs *]</p><p># check_design<br/>check_design -summary &gt; reports/$top.check_design.rpt</p><p># set operating conditions<br/>set_operating_conditions -max ssgnp_0p675v_125c_rcworst_CCworst_T -library tcbn07_bwph360l11p57pd_base_lvtssgnp_0p675v_125c_rcworst_CCworst_T<br/>set_wire_load_model -name ZeroWireload -library tcbn07_bwph360l11p57pd_base_lvtssgnp_0p675v_125c_rcworst_CCworst_T<br/>set_wire_load_mode top</p><p>## Apply constraints<br/># clock freq = 1.6G; uncertainity = 15% + 5% added extra due to zero net delays <br/>create_clock -period 0.625 -name CLK [get_ports CLK]<br/>set_clock_uncertainty 0.125 [get_clocks CLK]</p><p># IO delays 30:70 approach<br/>set func_inputs [remove_from_collection [all_inputs] [all_clocks]]<br/>set_input_delay -max 0.187 -clock [get_clocks CLK] $func_inputs<br/>set_output_delay -max 0.437 -clock [get_clocks CLK] [all_outputs]</p><p># Input transition time<br/>set_input_transition 0.12 $func_inputs</p><p># Output load<br/>set_load 0.1 [all_outputs]</p><p># transition<br/>set_max_transition 0.15 $current_design</p><p># Create path groups<br/>puts &quot;-I- Creating path groups&quot;<br/>set allMacros [all_macro_cells]<br/>set allFlops [get_cells -quiet -hierarchical -filter &quot;is_sequential==true &amp;&amp; is_hierarchical==false &amp;&amp; !is_macro_cell&quot;]<br/>if {[sizeof_collection $allMacros] &gt; 0} { <br/>group_path -name flop2macro -from $allFlops -to $allMacros<br/>group_path -name macro2flop -from $allMacros -to $allFlops<br/>}<br/>group_path -name flop2flop -from $allFlops -to $allFlops<br/>group_path -name io2flop -from [all_inputs] -to $allFlops<br/>group_path -name flop2io -from $allFlops -to [all_outputs]<br/>group_path -name feedthru -from [all_inputs] -to [all_outputs]</p><p># Check and report timing before compile<br/>check_timing -multiple_clock &gt; reports/$top.check_timing.precompile.rpt</p><p># Report timing loops<br/>report_timing -loops &gt; reports/$top.timing_loops.rpt</p><p># uniquify the design<br/>uniquify</p><p># Ungroup starting from the second level of hierarchy<br/>ungroup -all -start_level 2</p><p>## Compile command<br/>compile_ultra -no_boundary_optimization -gate_clock</p><p>report_qor &gt; reports/$top.qor.rpt</p><p># Save compiled result of the top level<br/>write_file -hierarchy -format ddc -output outputs/$top.gate_level.ddc<br/>write_file -hierarchy -format verilog -output outputs/$top.gate_level.v</p><p># Generating reports<br/>report_qor &gt; reports/$top.qor.rpt<br/>report_timing -max_path 1000 -transition_time -nets -nosplit &gt; reports/$top.max_timing.rpt<br/>check_timing -multiple_clock &gt; reports/$top.check_timing.rpt<br/>report_area -hierarchy &gt; reports/$top.area.rpt<br/>report_constraint -significant_digits 3 &gt; reports/$top.constraints.rpt<br/>report_design &gt; reports/$top.design.rpt</p><p>puts &quot;-I- Finished Time: [date]&quot;</p><p>exit</p><p><br/></p><div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body"></div></div><h2 id="DCSynthesiswithZWLM(Manualapproach)-Relatedarticles">Related articles</h2><p></p><p>











    
    <ul class="content-by-label">
        <li>
        <div>
                <span class="icon aui-icon content-type-page" title="Page">Page:</span>        </div>

        <div class="details">
                                <a data-linked-resource-id="489259059" data-linked-resource-type="page" data-linked-resource-version="3" href="/wiki/spaces/ENGR/pages/489259059/Memory+Size+and+Slice+Calculations">Memory Size and Slice Calculations</a>
                        
                        
                    </div>
    </li>
        <li>
        <div>
                <span class="icon aui-icon content-type-page" title="Page">Page:</span>        </div>

        <div class="details">
                                <a data-linked-resource-id="467173588" data-linked-resource-type="page" data-linked-resource-version="3" href="/wiki/spaces/ENGR/pages/467173588/ZWLD+Synthesis+Automated+Flow">ZWLD Synthesis (Automated Flow)</a>
                        
                        
                    </div>
    </li>
        <li>
        <div>
                <span class="icon aui-icon content-type-page" title="Page">Page:</span>        </div>

        <div class="details">
                                <a data-linked-resource-id="16163656" data-linked-resource-type="page" data-linked-resource-version="5" href="/wiki/spaces/ENGR/pages/16163656/DC+Synthesis+with+ZWLM+Manual+approach">DC Synthesis with ZWLM (Manual approach)</a>
                        
                        
                    </div>
    </li>
        <li>
        <div>
                <span class="icon aui-icon content-type-page" title="Page">Page:</span>        </div>

        <div class="details">
                                <a data-linked-resource-id="16169402" data-linked-resource-type="page" data-linked-resource-version="2" href="/wiki/spaces/ENGR/pages/16169402/Run+lint+checks+on+Symphony+components">Run lint checks on Symphony components</a>
                        
                        
                    </div>
    </li>
    </ul>
</p><p><br/></p><p><br/></p>