

================================================================
== Vitis HLS Report for 'Axi2Mat'
================================================================
* Date:           Mon Jun 27 00:45:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pp_pipeline_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LVI-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       84|  2073683|  0.840 us|  20.737 ms|   10|  2073607|  dataflow|
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |                              |                           |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |           Instance           |           Module          |   min   |   max   |    min    |    max    | min |   max   |   Type   |
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+---------+----------+
        |Axi2Mat_Block_entry1_proc_U0  |Axi2Mat_Block_entry1_proc  |        0|        0|       0 ns|       0 ns|    0|        0|        no|
        |Axi2AxiStream_U0              |Axi2AxiStream              |        9|   603724|  90.000 ns|   6.037 ms|    9|   603724|        no|
        |AxiStream2Mat_U0              |AxiStream2Mat              |        8|  2073607|  80.000 ns|  20.736 ms|    8|  2073607|  dataflow|
        +------------------------------+---------------------------+---------+---------+-----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      22|    -|
|FIFO             |        -|     -|     495|     335|    -|
|Instance         |        -|     4|     985|    3818|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|       4|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     4|    1484|    4211|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |           Instance           |           Module          | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |Axi2AxiStream_U0              |Axi2AxiStream              |        0|   3|  333|   928|    0|
    |Axi2Mat_Block_entry1_proc_U0  |Axi2Mat_Block_entry1_proc  |        0|   0|   25|    87|    0|
    |AxiStream2Mat_U0              |AxiStream2Mat              |        0|   1|  627|  2803|    0|
    +------------------------------+---------------------------+---------+----+-----+------+-----+
    |Total                         |                           |        0|   4|  985|  3818|    0|
    +------------------------------+---------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |cols_c_U                   |        0|  99|   0|    -|     2|   11|       22|
    |ldata_U                    |        0|  99|   0|    -|     2|   64|      128|
    |rows_burst_loc_channel_U   |        0|  99|   0|    -|     2|   11|       22|
    |rows_c_U                   |        0|  99|   0|    -|     3|   11|       33|
    |rows_stride_loc_channel_U  |        0|  99|   0|    -|     2|   11|       22|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        0| 495|   0|    0|    11|  108|      227|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Axi2AxiStream_U0_ap_start                      |       and|   0|  0|   2|           1|           1|
    |Axi2Mat_Block_entry1_proc_U0_ap_continue       |       and|   0|  0|   2|           1|           1|
    |Axi2Mat_Block_entry1_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_rows_burst_loc_channel         |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_rows_stride_loc_channel        |       and|   0|  0|   2|           1|           1|
    |ap_idle                                        |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_Axi2AxiStream_U0_ap_ready              |        or|   0|  0|   2|           1|           1|
    |ap_sync_Axi2Mat_Block_entry1_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_rows_burst_loc_channel   |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_rows_stride_loc_channel  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  22|          11|          11|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready              |   9|          2|    1|          2|
    |ap_sync_reg_Axi2Mat_Block_entry1_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_rows_burst_loc_channel   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_rows_stride_loc_channel  |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  36|          8|    4|          8|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_Axi2AxiStream_U0_ap_ready              |  1|   0|    1|          0|
    |ap_sync_reg_Axi2Mat_Block_entry1_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_rows_burst_loc_channel   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_rows_stride_loc_channel  |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  4|   0|    4|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|m_axi_gmem2_AWVALID        |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWREADY        |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWADDR         |  out|   64|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWID           |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWLEN          |  out|   32|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWSIZE         |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWBURST        |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWLOCK         |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWCACHE        |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWPROT         |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWQOS          |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWREGION       |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_AWUSER         |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WVALID         |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WREADY         |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WDATA          |  out|   64|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WSTRB          |  out|    8|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WLAST          |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WID            |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_WUSER          |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARVALID        |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARREADY        |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARADDR         |  out|   64|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARID           |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARLEN          |  out|   32|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARSIZE         |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARBURST        |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARLOCK         |  out|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARCACHE        |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARPROT         |  out|    3|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARQOS          |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARREGION       |  out|    4|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_ARUSER         |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RVALID         |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RREADY         |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RDATA          |   in|   64|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RLAST          |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RID            |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RFIFONUM       |   in|    9|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RUSER          |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_RRESP          |   in|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BVALID         |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BREADY         |  out|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BRESP          |   in|    2|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BID            |   in|    1|       m_axi|               gmem2|       pointer|
|m_axi_gmem2_BUSER          |   in|    1|       m_axi|               gmem2|       pointer|
|din                        |   in|   64|     ap_none|                 din|        scalar|
|din_ap_vld                 |   in|    1|     ap_none|                 din|        scalar|
|imgInput_uv_data82_din     |  out|   16|     ap_fifo|  imgInput_uv_data82|       pointer|
|imgInput_uv_data82_full_n  |   in|    1|     ap_fifo|  imgInput_uv_data82|       pointer|
|imgInput_uv_data82_write   |  out|    1|     ap_fifo|  imgInput_uv_data82|       pointer|
|rows                       |   in|   11|     ap_none|                rows|        scalar|
|rows_ap_vld                |   in|    1|     ap_none|                rows|        scalar|
|cols                       |   in|   11|     ap_none|                cols|        scalar|
|cols_ap_vld                |   in|    1|     ap_none|                cols|        scalar|
|stride                     |   in|   32|     ap_none|              stride|        scalar|
|stride_ap_vld              |   in|    1|     ap_none|              stride|        scalar|
|ap_clk                     |   in|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|             Axi2Mat|  return value|
+---------------------------+-----+-----+------------+--------------------+--------------+

