Fixed-outline Floorplanning through Better Local Search.	Saurabh N. Adya,Igor L. Markov	10.1109/ICCD.2001.955047
Selective Branch Prediction Reversal By Correlating with Data Values and Control Flow.	Juan L. Aragón,José González 0002,José M. García 0001,Antonio González 0001	10.1109/ICCD.2001.955033
A Single-Multiplier Quadratic Interpolator for LNS Arithmetic.	Mark G. Arnold,Mark D. Winkel	10.1109/ICCD.2001.955022
Linear Time Hierarchical Capacitance Extraction without Multipole Expansion.	Saisanthosh Balakrishnan,Jong Hyuk Park,Hyungsuk Kim,Yu-Min Lee,Charlie Chung-Ping Chen	10.1109/ICCD.2001.955010
Design Alternatives for Parallel Saturating Multioperand Adders.	Pablo I. Balzola,Michael J. Schulte,Jie Ruan,C. John Glossner,Erdem Hokenek	10.1109/ICCD.2001.955021
Interconnect-centric Array Architectures for Minimum SRAM Access Time.	Azeez J. Bhavnagarwala,Stephen V. Kosonocky,James D. Meindl	10.1109/ICCD.2001.955058
Determining Schedules for Reducing Power Consumption Using Multiple Supply Voltages.	Noureddine Chabini,El Mostapha Aboulhamid,Yvon Savaria	10.1109/ICCD.2001.955089
Fast Specification of Cycle-accurate Processor Models.	Felix Sheng-Ho Chang,Alan J. Hu	10.1109/ICCD.2001.955072
towards A formal Model of Shared Memory Consistency for Intel ItaniumTM.	Prosenjit Chatterjee,Ganesh Gopalakrishnan	10.1109/ICCD.2001.955081
Performance Optimization By Wire and Buffer Sizing Under The Transmission Line Model.	Tai-Chen Chen,Song-Ra Pan,Yao-Wen Chang	10.1109/ICCD.2001.955024
Efficient Systematic Error-correcting Codes for Semi-Delay-Insensitive Data Transmission.	Fu-Chiung Cheng,Shuen-Long Ho	10.1109/ICCD.2001.954999
A Low-Power Cache Design for CalmRISCTM-Based Systems.	Sangyeun Cho,Wooyoung Jung,Yongchun Kim,Seh-Woong Jeong	10.1109/ICCD.2001.955057
A New Functional Test Program Generation Methodology.	Farzan Fallah,Koichiro Takayama	10.1109/ICCD.2001.955006
Performance Impact of Addressing Modes on Encryption Algorithms.	A. Murat Fiskiran,Ruby B. Lee	10.1109/ICCD.2001.955088
RC-in RC-out Model Order Reduction Accurate up to Second Order Moments.	Pradeepsunder Ganesh,Charlie Chung-Ping Chen	10.1109/ICCD.2001.955077
Static Energy Reduction Techniques for Microprocessor Caches.	Heather Hanson,M. S. Hrishikesh,Vikas Agarwal,Stephen W. Keckler,Doug Burger	10.1109/ICCD.2001.955040
Moore&apos;s Law Meets Shannon&apos;s Law: The Evolution of the Communication&apos;s Industry.	Lee M. Harrison	10.1109/ICCD.2001.954996
Minimal Subset Evaluation: Rapid Warm-Up for Simulated Hardware State.	John W. Haskins Jr.,Kevin Skadron	10.1109/ICCD.2001.955000
Efficient Function Approximation for Embedded and ASIC Applications.	James W. Hauser,Carla Neaderhouser Purdy	10.1109/ICCD.2001.955078
Analysis and Reduction of Capacitive Coupling Noise in High-Speed VLSI Circuits.	Payam Heydari,Massoud Pedram	10.1109/ICCD.2001.955011
Jitter-Induced Power/ground Noise in CMOS PLLs: A Design Perspective.	Payam Heydari,Massoud Pedram	10.1109/ICCD.2001.955030
An Analytical Model for Trace Cache Instruction Fetch Performance.	Afzal Hossain,Daniel J. Pease	10.1109/ICCD.2001.955069
Performance Driven Global Routing Through Gradual Refinement.	Jiang Hu,Sachin S. Sapatnekar	10.1109/ICCD.2001.955070
BDD Variable Ordering by Scatter Search.	William N. N. Hung,Xiaoyu Song	10.1109/ICCD.2001.955053
Realization of Multiple-Output Functions by Reconfigurable Cascades.	Yukihiro Iguchi,Tsutomu Sasao,Munehiro Matsuura	10.1109/ICCD.2001.955056
In-Line Interrupt Handling for Software-Managed TLBs.	Aamer Jaleel,Bruce L. Jacob	10.1109/ICCD.2001.955004
Hard Disk Controller: The Disk Drive&apos;s Brain and Body.	James Jeppensen,Walt Allen,Steve Anderson,Michael Pilsl	10.1109/ICCD.2001.955038
A Heuristic for Multiple Weight Set Generation.	Hong-Sik Kim,Jin-kyue Lee,Sungho Kang	10.1109/ICCD.2001.955080
On-Line Integrity Monitoring of Microprocessor Control Logic.	Seongwoo Kim,Arun K. Somani	10.1109/ICCD.2001.955045
A Framework for Energy Estimation of VLIW Architecture.	Hyun Suk Kim,Narayanan Vijaykrishnan,Mahmut T. Kandemir,Mary Jane Irwin	10.1109/ICCD.2001.955001
Run-Time Execution of Reconfigurable Hardware in a Java Environment.	Laurie A. Smith King,Heather Quinn,Miriam Leeser,Demetris G. Galatopoullos,Elias S. Manolakos	10.1109/ICCD.2001.955055
3DCGiRAM: An Intelligent Memory Architecture for Photo-Realistic Image Synthesis.	Hiroaki Kobayashi,Ken-ichi Suzuki,Kentaro Sano,Yoshiyuki Kaeriyama,Yasumasa Saida,Nobuyuki Oba,Tadao Nakamura	10.1109/ICCD.2001.955066
Buffered Interconnect Tree Optimization Using Lagrangian Relaxation and Dynamic Programming.	Shih-Yih Lai,Ross Baldick	10.1109/ICCD.2001.955025
Understanding and Addressing the Noise Induced By Electrostatic Discharge in Multiple Power Supply Systems.	Jaesik Lee,Yoonjong Huh,Peter Bendix,Sung-Mo Kang	10.1109/ICCD.2001.955059
A Banked-Promotion TLB for High Performance and Low Power.	Jung-Hoon Lee,Jang-Soo Lee,Seh-Woong Jeong,Shin-Dug Kim	10.1109/ICCD.2001.955013
Parallel Cachelets.	Deepak Limaye,Ryan N. Rakvic,John Paul Shen	10.1109/ICCD.2001.955041
Filtering Superfluous Prefetches Using Density Vectors.	Wei-Fen Lin,Steven K. Reinhardt,Doug Burger,Thomas R. Puzak	10.1109/ICCD.2001.955014
Low-Energy DSP Code Generation Using a Genetic Algorithm.	Markus Lorenz,Rainer Leupers,Peter Marwedel,Thorsten Dräger,Gerhard P. Fettweis	10.1109/ICCD.2001.955062
Distributed Event-Driven Simulation of VHDL-SPICE Mixed-Signal Circuits.	Dragos Lungeanu,C.-J. Richard Shi	10.1109/ICCD.2001.955043
Pre-routing Estimation of Shielding for RLC Signal Integrity.	James D. Z. Ma,Arvind Parihar,Lei He 0001	10.1109/ICCD.2001.955090
Symbolic Cache: Fast Memory Access Based on Program Syntax Correlation of Loads and Stores.	Qianrong Ma,Jih-Kwon Peir,Lu Peng,Konrad Lai	10.1109/ICCD.2001.955003
Lower Bound Based DDD Minimization for Efficient Symbolic Circuit Analysis.	Alicia Manthe,C.-J. Richard Shi	10.1109/ICCD.2001.955054
Voltage Scaling for Energy Minimization with QoS Constraints.	Ali Manzak,Chaitali Chakrabarti	10.1109/ICCD.2001.955063
Selecting A Well Distributed Hard Case Test Suite for IEEE Standard Floating Point Division.	Lee D. McFearin,David W. Matula	10.1109/ICCD.2001.955008
Architectural Enhancements for Fast Subword Permutations with Repetitions in Cryptographic Applications.	John Patrick McGregor,Ruby B. Lee	10.1109/ICCD.2001.955065
Hierarchical Image Computation with Dynamic Conjunction Scheduling.	Christoph Meinel,Christian Stangier	10.1109/ICCD.2001.955051
A Timing-Driven Macro-Cell Placement Algorithm.	Fan Mo,Abdallah Tabbara,Robert K. Brayton	10.1109/ICCD.2001.955046
MCOMA: A Multithreaded COMA Architecture.	Halima El Naga,Jean-Luc Gaudiot	10.1109/ICCD.2001.955083
Timing Characterization of Dual-edge Triggered Flip-flops.	Nikola Nedovic,Marko Aleksic,Vojin G. Oklobdzija	10.1109/ICCD.2001.955087
The In-Car Computing Network: An Embedded Systems Challenge.	Karl-Thomas Neumann	10.1109/ICCD.2001.954994
Designing Circuits for Disk Drives.	Georg Pelz	10.1109/ICCD.2001.955037
Improved ZDN-arithmetic for Fast Modulo Multiplication.	Hagen Ploog,Sebastian Flügel,Dirk Timmermann	10.1109/ICCD.2001.955020
COREL: A Dynamic Compaction Procedure for Synchronous Sequential Circuits with Repetition and Local Static Compaction.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCD.2001.955016
A Partitioning and Storage Based Built-in Test Pattern Generation Method for Synchronous Sequential Circuits.	Irith Pomeranz,Sudhakar M. Reddy	10.1109/ICCD.2001.955017
Arithmetic Transforms for Verifying Compositions of Sequential Datapaths.	Katarzyna Radecka,Zeljko Zilic	10.1109/ICCD.2001.955050
Alloyed Path-pattern Scheme for Branch Prediction.	Rajesh Ramanujam,Murali Ravirala,Gyungho Lee	10.1109/ICCD.2001.955086
Arithmetic Logic Circuits Using Self-Timed Bit Level Dataflow and Early Evaluation.	Robert B. Reese,Mitchell A. Thornton,Cherrice Traver	10.1109/ICCD.2001.954998
Reducing Cache Pollution of Prefetching in a Small Data Cache.	Pipat Reungsang,Sun Kyu Park,Seh-Woong Jeong,Hyung-Lae Roh,Gyungho Lee	10.1109/ICCD.2001.955085
On The Micro-architectural Impact of Clock Distribution Using Multiple PLLs.	Martin Saint-Laurent,Madhavan Swaminathan,James D. Meindl	10.1109/ICCD.2001.955031
Fuzzified Iterative Algorithms for Performance Driven Low Power VLSI Placement.	Sadiq M. Sait,Habib Youssef,Junaid A. Khan,Aiman H. El-Maleh	10.1109/ICCD.2001.955071
A Hierarchical Dependence Check and Folded Rename Mapping Based Scalable Dispatch Stage.	Vadhiraj Sankaranarayanan,Akhilesh Tyagi	10.1109/ICCD.2001.955036
Motion-Control: The Power Side of Disk Drives.	Wolfgang Sereinig	10.1109/ICCD.2001.955039
High-Level Power Modeling of CPLDs and FPGAs.	Li Shang,Niraj K. Jha	10.1109/ICCD.2001.955002
Clear and Present Tensions in Microprocessor Design.	John Paul Shen	10.1109/ICCD.2001.954995
On-Chip Oscilloscopes for Noninvasive Time-domain Measurement of Waveforms.	Kenneth L. Shepard,Yu Zheng	10.1109/ICCD.2001.955032
An Area-Efficient Iterative Modified-Booth Multiplier Based on Self-Timed Clocking.	Myoung-Cheol Shin,Se-Hyeon Kang,In-Cheol Park	10.1109/ICCD.2001.955079
MPEG Macroblock Parsing and Pel Reconstruction On An FPGA-Augmented TriMedia Processor.	Mihai Sima,Sorin Cotofana,Stamatis Vassiliadis,Jos T. J. van Eijndhoven,Kees A. Vissers	10.1109/ICCD.2001.955061
MOUSETRAP: Ultra-High-Speed Transition-Signaling Asynchronous Pipelines.	Montek Singh,Steven M. Nowick	10.1109/ICCD.2001.954997
Mutable Functional Units and Their Applications on Microprocessors.	Yan Solihin,Kirk W. Cameron,Yong Luo,Dominique Lavenier,Maya B. Gokhale	10.1109/ICCD.2001.955034
A Performance Analysis of the Active Memory System.	Witawas Srisa-an,Chia-Tien Dan Lo,J. Morris Chang	10.1109/ICCD.2001.955073
Crosstalk Noise Estimation for Generic RC Trees.	Masao Takahashi,Masanori Hashimoto,Hidetoshi Onodera	10.1109/ICCD.2001.955012
Cost-effective Hardware Acceleration of Multimedia Applications.	Deependra Talla,Lizy Kurian John	10.1109/ICCD.2001.955060
Allocation by Conflict: A Simple Effective Multilateral Cache Management Scheme.	Edward S. Tam,Stevan A. Vlaovic,Gary S. Tyson,Edward S. Davidson	10.1109/ICCD.2001.955015
Design of a Predictive Filter Cache for Energy Savings in High Performance Processor Architectures.	Weiyu Tang,Rajesh K. Gupta 0001,Alexandru Nicolau	10.1109/ICCD.2001.955005
A Functional Validation Technique: Biased-Random Simulation Guided by Observability-Based Coverage.	Serdar Tasiran,Farzan Fallah,David G. Chinnery,Scott J. Weber,Kurt Keutzer	10.1109/ICCD.2001.955007
Access Region Cache: A Multi-Porting Solution for Future Wide-Issue Processors.	Bhooshan S. Thakar,Gyungho Lee	10.1109/ICCD.2001.955042
Use of Local Memory for Efficient Java Execution.	Samarjeet Singh Tomar,Hyun Suk Kim,Narayanan Vijaykrishnan,Mahmut T. Kandemir,Mary Jane Irwin	10.1109/ICCD.2001.955067
High Performance Parallel Fault Simulation.	Amit K. Varshney,Bapiraju Vinnakota,Eric Skuldt,Brion L. Keller	10.1109/ICCD.2001.955044
Efficient Algorithms for Subcircuit Enumeration and Classification for the Module Identification Problem.	Jennifer L. White,Moon-Jung Chung,Anthony S. Wojcik,Travis E. Doom	10.1109/ICCD.2001.955082
Combined IEEE Compliant and Truncated Floating Point Multipliers for Reduced Power Dissipation.	Kent E. Wires,Michael J. Schulte,James E. Stine	10.1109/ICCD.2001.955074
An Algorithm for Dynamically Reconfigurable FPGA Placement.	Guang-Ming Wu,Jai-Ming Lin,Yao-Wen Chang	10.1109/ICCD.2001.955075
Generic ILP-Based Approaches for Dynamically Reconfigurable FPGA Partitioning.	Guang-Ming Wu,Jai-Ming Lin,Mango Chia-Tso Chao,Yao-Wen Chang	10.1109/ICCD.2001.955048
Cost-Effective Non-Scan Design for Testability for Actual Testability Improvement.	Dong Xiang,Yi Xu	10.1109/ICCD.2001.955018
Gate Sizing to Eliminate Crosstalk Induced Timing Violation.	Tong Xiao,Malgorzata Marek-Sadowska	10.1109/ICCD.2001.955023
Introduction to Generalized Symbolic Trajectory Evaluation.	Jin Yang 0006,Carl-Johan H. Seger	10.1109/ICCD.2001.955052
Automatic Generation and Validation of Memory Test Models for High Performance Microprocessors.	Kamran Zarrineh,Thomas A. Ziaja,Amitava Majumdar	10.1109/ICCD.2001.955084
Compiler-Directed Classification of Value Locality Behavior.	Qing Zhao,David J. Lilja	10.1109/ICCD.2001.955035
Matching Architecture to Application Via Configurable Processors: A Case Study with Boolean Satisfiability Problem.	Ying Zhao,Sharad Malik,Albert R. Wang,Matthew W. Moskewicz,Conor F. Madigan	10.1109/ICCD.2001.955064
19th International Conference on Computer Design (ICCD 2001), VLSI in Computers and Processors, 23-26 September 2001, Austin, TX, USA, Proceedings		
