//simple large counter module with control signals
module large_counter (
    input clk,       //input clock signal
    input rst,       //input reset signal
    input [3:0] ctrl, //input control signal (4 bits)
    output reg [7:0] count //output counter value (8 bits)
);
   
//logic for incrementing or decrementing the counter
always @(posedge clk or negedge rst) begin
    if (!rst) begin  //if reset signal is active low
        count <= 8'b00000000; //set count to 0
    end
    else if (ctrl == 4'b0001) begin //if control signal is 0001, increment count
        count <= count + 1;
    end
    else if (ctrl == 4'b0010) begin //if control signal is 0010, decrement count
        count <= count - 1;
    end
end
endmodule