

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Wed Apr 24 19:07:39 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        latcherfloat
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffv900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.10ns
ST_1: StgValue_2 (6)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(float* %in_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: StgValue_3 (7)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(float* %out_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: latch_V_read (8)  [1/1] 0.00ns
newFuncRoot:2  %latch_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %latch_V)

ST_1: state_load (9)  [1/1] 0.00ns  loc: latcherfloat.cpp:41
newFuncRoot:3  %state_load = load i2* @state, align 1

ST_1: StgValue_6 (10)  [1/1] 3.10ns  loc: latcherfloat.cpp:41
newFuncRoot:4  switch i2 %state_load, label %._crit_edge [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
  ]

ST_1: tmp_1 (12)  [1/1] 0.00ns  loc: latcherfloat.cpp:52
:0  %tmp_1 = call i1 @_ssdm_op_NbWriteReq.axis.floatP(float* %out_V, i32 1)

ST_1: StgValue_8 (13)  [1/1] 0.00ns  loc: latcherfloat.cpp:52
:1  br i1 %tmp_1, label %5, label %._crit_edge10

ST_1: tmp_3 (15)  [1/1] 0.00ns  loc: latcherfloat.cpp:53
:0  %tmp_3 = load float* @tmp, align 4

ST_1: StgValue_10 (16)  [1/1] 0.00ns  loc: latcherfloat.cpp:53
:1  call void @_ssdm_op_Write.axis.volatile.floatP(float* %out_V, float %tmp_3)

ST_1: StgValue_11 (17)  [1/1] 1.77ns  loc: latcherfloat.cpp:54
:2  store i2 0, i2* @state, align 1

ST_1: StgValue_12 (18)  [1/1] 0.00ns  loc: latcherfloat.cpp:55
:3  br label %._crit_edge10

ST_1: StgValue_13 (20)  [1/1] 0.00ns  loc: latcherfloat.cpp:56
._crit_edge10:0  br label %._crit_edge

ST_1: tmp_1_1 (22)  [1/1] 0.00ns  loc: latcherfloat.cpp:46
:0  %tmp_1_1 = call i1 @_ssdm_op_NbReadReq.axis.floatP(float* %in_V, i32 1)

ST_1: StgValue_15 (23)  [1/1] 0.00ns  loc: latcherfloat.cpp:46
:1  br i1 %tmp_1_1, label %4, label %._crit_edge9

ST_1: tmp_2 (25)  [1/1] 0.00ns  loc: latcherfloat.cpp:47
:0  %tmp_2 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %in_V)

ST_1: StgValue_17 (26)  [1/1] 0.00ns  loc: latcherfloat.cpp:47
:1  store float %tmp_2, float* @tmp, align 4

ST_1: StgValue_18 (27)  [1/1] 1.77ns  loc: latcherfloat.cpp:48
:2  store i2 -2, i2* @state, align 1

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: latcherfloat.cpp:49
:3  br label %._crit_edge9

ST_1: StgValue_20 (30)  [1/1] 0.00ns  loc: latcherfloat.cpp:50
._crit_edge9:0  br label %._crit_edge

ST_1: StgValue_21 (32)  [1/1] 0.00ns  loc: latcherfloat.cpp:43
:0  br i1 %latch_V_read, label %3, label %._crit_edge8

ST_1: StgValue_22 (34)  [1/1] 1.77ns  loc: latcherfloat.cpp:43
:0  store i2 1, i2* @state, align 1

ST_1: StgValue_23 (35)  [1/1] 0.00ns  loc: latcherfloat.cpp:43
:1  br label %._crit_edge8

ST_1: StgValue_24 (37)  [1/1] 0.00ns  loc: latcherfloat.cpp:44
._crit_edge8:0  br label %._crit_edge

ST_1: StgValue_25 (39)  [1/1] 0.00ns
._crit_edge:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ latch_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ tmp]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2   (specinterface) [ 00]
StgValue_3   (specinterface) [ 00]
latch_V_read (read         ) [ 01]
state_load   (load         ) [ 01]
StgValue_6   (switch       ) [ 00]
tmp_1        (nbwritereq   ) [ 01]
StgValue_8   (br           ) [ 00]
tmp_3        (load         ) [ 00]
StgValue_10  (write        ) [ 00]
StgValue_11  (store        ) [ 00]
StgValue_12  (br           ) [ 00]
StgValue_13  (br           ) [ 00]
tmp_1_1      (nbreadreq    ) [ 01]
StgValue_15  (br           ) [ 00]
tmp_2        (read         ) [ 00]
StgValue_17  (store        ) [ 00]
StgValue_18  (store        ) [ 00]
StgValue_19  (br           ) [ 00]
StgValue_20  (br           ) [ 00]
StgValue_21  (br           ) [ 00]
StgValue_22  (store        ) [ 00]
StgValue_23  (br           ) [ 00]
StgValue_24  (br           ) [ 00]
StgValue_25  (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="latch_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latch_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="state">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.axis.floatP"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.floatP"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="latch_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="latch_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="tmp_1_nbwritereq_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="StgValue_10_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="32" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_10/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="tmp_1_1_nbreadreq_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="1" slack="0"/>
<pin id="61" dir="0" index="1" bw="32" slack="0"/>
<pin id="62" dir="0" index="2" bw="1" slack="0"/>
<pin id="63" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1_1/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="tmp_2_read_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="state_load_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="2" slack="0"/>
<pin id="75" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="tmp_3_load_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_11_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_11/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="StgValue_17_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_17/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_18_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="2" slack="0"/>
<pin id="96" dir="0" index="1" bw="2" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="StgValue_22_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="2" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="34" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="66"><net_src comp="14" pin="0"/><net_sink comp="59" pin=2"/></net>

<net id="71"><net_src comp="36" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="81"><net_src comp="77" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="67" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {1 }
	Port: state | {1 }
	Port: tmp | {1 }
 - Input state : 
	Port: Block__proc : latch_V | {1 }
	Port: Block__proc : in_V | {1 }
	Port: Block__proc : state | {1 }
	Port: Block__proc : tmp | {1 }
  - Chain level:
	State 1
		StgValue_6 : 1
		StgValue_10 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|
| Operation|     Functional Unit     |
|----------|-------------------------|
|   read   | latch_V_read_read_fu_38 |
|          |     tmp_2_read_fu_67    |
|----------|-------------------------|
|nbwritereq|  tmp_1_nbwritereq_fu_44 |
|----------|-------------------------|
|   write  | StgValue_10_write_fu_52 |
|----------|-------------------------|
| nbreadreq| tmp_1_1_nbreadreq_fu_59 |
|----------|-------------------------|
|   Total  |                         |
|----------|-------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
