INFO: [HLS 200-10] Running '/home/elsu/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'elsu' on host 'elsu' (Linux_x86_64 version 6.11.0-29-generic) on Mon Jul 14 00:12:29 EDT 2025
INFO: [HLS 200-10] On os Ubuntu 24.04.2 LTS
INFO: [HLS 200-10] In directory '/home/elsu/Documents/vitis_workspace/matrix_multiplication_project'
Sourcing Tcl script '/home/elsu/Documents/vitis_workspace/matrix_multiplication_project/matrix_multiplication/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project matrix_multiplication 
INFO: [HLS 200-10] Opening project '/home/elsu/Documents/vitis_workspace/matrix_multiplication_project/matrix_multiplication'.
INFO: [HLS 200-1510] Running: set_top matrix_mult 
INFO: [HLS 200-1510] Running: add_files matrix_mult_no_pragma.txt 
INFO: [HLS 200-10] Adding design file 'matrix_mult_no_pragma.txt' to the project
INFO: [HLS 200-1510] Running: add_files matrix_mult.txt 
INFO: [HLS 200-10] Adding design file 'matrix_mult.txt' to the project
INFO: [HLS 200-1510] Running: add_files matrix_mult.h 
INFO: [HLS 200-10] Adding design file 'matrix_mult.h' to the project
INFO: [HLS 200-1510] Running: add_files matrix_mult.cpp 
INFO: [HLS 200-10] Adding design file 'matrix_mult.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb matrix_mult_tb.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'matrix_mult_tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/elsu/Documents/vitis_workspace/matrix_multiplication_project/matrix_multiplication/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.96ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx485t-ffg1157-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7vx485t-ffg1157-1 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12% 
INFO: [HLS 200-1510] Running: set_directive_top -name matrix_mult matrix_mult 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'matrix_mult.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'matrix_mult_no_pragma.txt'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 122.463 MB.
INFO: [HLS 200-10] Analyzing design file 'matrix_mult.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: matrix_mult.cpp:18:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file matrix_mult.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'print': /home/elsu/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.54 seconds. CPU system time: 1.01 seconds. Elapsed time: 3.35 seconds; current allocated memory: 123.835 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'product_loop' (matrix_mult.cpp:25:18) in function 'matrix_mult' completely with a factor of 4 (matrix_mult.cpp:6:0)
WARNING: [HLS 214-167] The program may have out of bound array access (matrix_mult.cpp:29:12)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrix_mult.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrix_mult.cpp:6:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_3_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_3_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_3_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_3_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_2_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_2_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_2_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_2_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_1_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_1_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_1_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_1_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_0_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_0_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_0_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'C_0_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_3_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_3_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_3_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_3_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_2_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_2_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_2_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_2_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_1_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_1_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_1_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_1_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_0_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_0_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_0_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'B_0_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_3_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_3_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_3_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_3_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_2_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_2_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_2_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_2_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_1_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_1_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_1_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_1_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_0_3' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_0_2' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_0_1' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-241] Aggregating scalar variable 'A_0_0' with field bit alignment mode in 32-bits (matrix_mult.cpp:6:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'matrix_mult(ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [4])' (matrix_mult.cpp:29:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.95 seconds. CPU system time: 0.53 seconds. Elapsed time: 4.65 seconds; current allocated memory: 128.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 128.162 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 133.967 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 140.932 MB.
INFO: [XFORM 203-721] Changing loop 'Loop_row_loop_proc' to a process function for dataflow in function 'matrix_mult'.
WARNING: [HLS 200-786] Detected dataflow-on-top in function  'matrix_mult' (matrix_mult.cpp:32:1)  with default interface mode 'ap_ctrl_hs'. Overlapped execution of successive kernel calls will not happen unless interface mode 'ap_ctrl_chain' is used (or 'ap_ctrl_none' for a purely data-driven design).
Resolution: For help on HLS 200-786 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-786.html
INFO: [XFORM 203-712] Applying dataflow to function 'matrix_mult' (matrix_mult.cpp:32:1), detected/extracted 2 process function(s): 
	 'Block_.split37_proc'
	 'Loop_row_loop_proc'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 169.081 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'row_loop' in function 'Loop_row_loop_proc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 195.950 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'matrix_mult' ...
WARNING: [SYN 201-103] Legalizing function name 'Block_.split37_proc' to 'Block_split37_proc'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_split37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.09 seconds; current allocated memory: 196.393 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 196.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_loop_proc_Pipeline_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'col_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'col_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 197.050 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 197.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_row_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 197.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 198.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 198.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 199.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_split37_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_split37_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 202.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_row_loop_proc_Pipeline_col_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Loop_row_loop_proc_Pipeline_col_loop' pipeline 'col_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_row_loop_proc_Pipeline_col_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 204.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_row_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_48s_48_3_1': 12 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_row_loop_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 206.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/A_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_0_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_1_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_2_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_3_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_3_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_3_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/B_3_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_0_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_0_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_0_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_0_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_2_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_3_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_3_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_3_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'matrix_mult/C_3_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'matrix_mult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mult'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 210.188 MB.
INFO: [RTMG 210-285] Implementing FIFO 'A_3_0_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_0_0_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_1_0_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_0_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_3_1_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_0_1_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_1_1_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_1_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_3_2_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_0_2_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_1_2_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_2_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_3_3_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_0_3_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_0_0_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_0_1_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_0_2_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_1_3_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_1_0_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_1_1_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_1_2_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_2_3_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_2_0_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_2_1_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_2_2_load_cast_loc_channel_U(matrix_mult_fifo_w48_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_3_3_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_3_0_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_3_1_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'B_3_2_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_0_3_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_1_3_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'A_2_3_load_loc_channel_U(matrix_mult_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.99 seconds; current allocated memory: 213.875 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 222.278 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for matrix_mult.
INFO: [VLOG 209-307] Generating Verilog RTL for matrix_mult.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 151.29 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.16 seconds. CPU system time: 1.79 seconds. Elapsed time: 10.99 seconds; current allocated memory: 222.264 MB.
INFO: [HLS 200-112] Total CPU user time: 11.09 seconds. Total CPU system time: 2.41 seconds. Total elapsed time: 12.1 seconds; peak allocated memory: 222.278 MB.
