Warning (10268): Verilog HDL information at read_file_tb.v(24): always construct contains both blocking and non-blocking assignments File: C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/tb/read_file_tb.v Line: 24
Warning (10268): Verilog HDL information at BUS.v(15): always construct contains both blocking and non-blocking assignments File: C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/BUS.v Line: 15
Warning (10268): Verilog HDL information at top_layer.v(59): always construct contains both blocking and non-blocking assignments File: C:/Users/Ajeeth/OneDrive/Desktop/FPGA PROJECT/fpga_processor/top_layer.v Line: 59
