[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  16765       tick       3366589       1068608       1022668       3366589 
      2  16765       tick       7455934       2435506       2389770       7455934 
      3  16765       tick       7487040       2440699       2421207       7487040 
      4  16765       tick       7496674       2443883       2426753       7496674 
      5  16765       tick       7490378       2442992       2422656       7490378 
      6  16765       tick       7491735       2440667       2423047       7491735 
      7  16765       tick       7504182       2445143       2425791       7504182 
      8  16765       tick       7505897       2444884       2428020       7505897 
      9  16765       tick       7489367       2442045       2422668       7489367 
     10  16765       tick       7490836       2441603       2420378       7490836 
     11  16765       tick       7505786       2445486       2423033       7505786 
     12  16765       tick       7490207       2442380       2426319       7490207 
     13  16765       tick       7497264       2443548       2427227       7497264 
     14  16765       tick       7289861       2374324       2357782       7289861 
     15  16765       tick       7718912       2514174       2497037       7718912 
     16  16765       tick       7487979       2441993       2421645       7487979 
     17  16765       tick       7496413       2444074       2424110       7496413 
     18  16765       tick       7448975       2433789       2404500       7448975 
     19  16765       tick       7488907       2441634       2425948       7488907 
     20  16765       tick       7485817       2441574       2425983       7485817 
     21  16765       tick       7482637       2442752       2417097       7482637 
     22  16765       exit       5049917       1645535       1633058       5049917 
