// Seed: 3504979454
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wire id_3,
    input supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    output tri0 id_7
);
  supply1 id_9 = id_4;
  wire id_10;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input supply1 id_6
);
  assign id_5 = 1 ? 1'b0 & id_6 : id_6;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_1
  );
endmodule
