Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  9 19:49:28 2020
| Host         : LAPTOP-CD0JQ47T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Simon_timing_summary_routed.rpt -pb Simon_timing_summary_routed.pb -rpx Simon_timing_summary_routed.rpx -warn_on_violation
| Design       : Simon
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (18)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: L3/clk_out_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: L7/FSM_onehot_current_state_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.946        0.000                      0                  160        0.210        0.000                      0                  160        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.946        0.000                      0                  160        0.210        0.000                      0                  160        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 2.367ns (47.240%)  route 2.644ns (52.760%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.733 f  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.330     9.063    L7/O[0]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.303     9.366 r  L7/code[1]_i_2/O
                         net (fo=1, routed)           0.667    10.033    L7/code[1]_i_2_n_0
    SLICE_X58Y28         LUT5 (Prop_lut5_I4_O)        0.124    10.157 r  L7/code[1]_i_1/O
                         net (fo=1, routed)           0.000    10.157    L8/code_reg[1]_0
    SLICE_X58Y28         FDRE                                         r  L8/code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    L8/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  L8/code_reg[1]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDRE (Setup_fdre_C_D)        0.031    15.103    L8/code_reg[1]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.367ns (47.397%)  route 2.627ns (52.603%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.733 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.306     9.039    L7/O[0]
    SLICE_X58Y24         LUT6 (Prop_lut6_I4_O)        0.303     9.342 r  L7/code[3]_i_2/O
                         net (fo=1, routed)           0.674    10.016    L7/code[3]_i_2_n_0
    SLICE_X58Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.140 r  L7/code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.140    L8/code_reg[3]_0
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501    14.842    L8/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_D)        0.029    15.096    L8/code_reg[3]
  -------------------------------------------------------------------
                         required time                         15.096    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 1.942ns (46.143%)  route 2.267ns (53.857%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  L8/code_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.513    L8/code_reg[15]_i_3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.735 r  L8/code_reg[15]_i_1/O[0]
                         net (fo=16, routed)          1.620     9.355    L8/p_0_in[4]
    SLICE_X60Y24         FDRE                                         r  L8/code_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501    14.842    L8/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  L8/code_reg[7]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDRE (Setup_fdre_C_R)       -0.699    14.368    L8/code_reg[7]
  -------------------------------------------------------------------
                         required time                         14.368    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.942ns (49.459%)  route 1.985ns (50.541%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  L8/code_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.513    L8/code_reg[15]_i_3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.735 r  L8/code_reg[15]_i_1/O[0]
                         net (fo=16, routed)          1.338     9.073    L8/p_0_in[4]
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501    14.842    L8/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.604    14.463    L8/code_reg[3]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.942ns (49.459%)  route 1.985ns (50.541%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  L8/code_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.513    L8/code_reg[15]_i_3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.735 r  L8/code_reg[15]_i_1/O[0]
                         net (fo=16, routed)          1.338     9.073    L8/p_0_in[4]
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501    14.842    L8/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.604    14.463    L8/code_reg[4]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.942ns (49.459%)  route 1.985ns (50.541%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  L8/code_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.513    L8/code_reg[15]_i_3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.735 r  L8/code_reg[15]_i_1/O[0]
                         net (fo=16, routed)          1.338     9.073    L8/p_0_in[4]
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501    14.842    L8/clk_IBUF_BUFG
    SLICE_X58Y24         FDRE                                         r  L8/code_reg[6]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y24         FDRE (Setup_fdre_C_R)       -0.604    14.463    L8/code_reg[6]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.942ns (49.514%)  route 1.980ns (50.486%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.513 r  L8/code_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.513    L8/code_reg[15]_i_3_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.735 r  L8/code_reg[15]_i_1/O[0]
                         net (fo=16, routed)          1.334     9.068    L8/p_0_in[4]
    SLICE_X59Y24         FDRE                                         r  L8/code_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.501    14.842    L8/clk_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  L8/code_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y24         FDRE (Setup_fdre_C_R)       -0.604    14.463    L8/code_reg[5]
  -------------------------------------------------------------------
                         required time                         14.463    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.541ns  (logic 2.367ns (52.121%)  route 2.174ns (47.879%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.733 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.366     9.099    L7/O[0]
    SLICE_X58Y28         LUT6 (Prop_lut6_I4_O)        0.303     9.402 r  L7/code[15]_i_4/O
                         net (fo=1, routed)           0.162     9.564    L7/code[15]_i_4_n_0
    SLICE_X58Y28         LUT6 (Prop_lut6_I0_O)        0.124     9.688 r  L7/code[15]_i_2/O
                         net (fo=1, routed)           0.000     9.688    L8/code_reg[15]_0
    SLICE_X58Y28         FDRE                                         r  L8/code_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    L8/clk_IBUF_BUFG
    SLICE_X58Y28         FDRE                                         r  L8/code_reg[15]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X58Y28         FDRE (Setup_fdre_C_D)        0.029    15.101    L8/code_reg[15]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.516ns  (logic 2.367ns (52.417%)  route 2.149ns (47.583%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.733 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.351     9.084    L7/O[0]
    SLICE_X59Y28         LUT6 (Prop_lut6_I5_O)        0.303     9.387 r  L7/code[13]_i_2/O
                         net (fo=1, routed)           0.151     9.538    L7/code[13]_i_2_n_0
    SLICE_X59Y28         LUT5 (Prop_lut5_I4_O)        0.124     9.662 r  L7/code[13]_i_1/O
                         net (fo=1, routed)           0.000     9.662    L8/code_reg[13]_0
    SLICE_X59Y28         FDRE                                         r  L8/code_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    L8/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  L8/code_reg[13]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.031    15.103    L8/code_reg[13]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.662    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 L8/tempCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L8/code_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 2.243ns (50.386%)  route 2.209ns (49.614%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.625     5.146    L8/clk_IBUF_BUFG
    SLICE_X62Y20         FDRE                                         r  L8/tempCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  L8/tempCounter_reg[0]/Q
                         net (fo=2, routed)           0.638     6.240    L8/tempCounter_reg[0]
    SLICE_X63Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.820 r  L8/code_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.820    L8/code_reg[15]_i_10_n_0
    SLICE_X63Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.934 r  L8/code_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.934    L8/code_reg[15]_i_9_n_0
    SLICE_X63Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.048 r  L8/code_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.048    L8/code_reg[15]_i_8_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.162 r  L8/code_reg[15]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.162    L8/code_reg[15]_i_7_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.276 r  L8/code_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.009     7.285    L8/code_reg[15]_i_6_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.399 r  L8/code_reg[15]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.399    L8/code_reg[15]_i_5_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.733 r  L8/code_reg[15]_i_3/O[1]
                         net (fo=21, routed)          1.562     9.295    L7/O[0]
    SLICE_X59Y28         LUT5 (Prop_lut5_I3_O)        0.303     9.598 r  L7/code[12]_i_1/O
                         net (fo=1, routed)           0.000     9.598    L8/code_reg[12]_0
    SLICE_X59Y28         FDRE                                         r  L8/code_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.506    14.847    L8/clk_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  L8/code_reg[12]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.029    15.101    L8/code_reg[12]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.598    
  -------------------------------------------------------------------
                         slack                                  5.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 L7/FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  L7/FSM_onehot_current_state_reg[1]/Q
                         net (fo=5, routed)           0.116     1.726    L7/FSM_onehot_current_state_reg_n_0_[1]
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.047     1.516    L7/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 L7/FSM_onehot_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.089%)  route 0.140ns (49.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  L7/FSM_onehot_current_state_reg[4]/Q
                         net (fo=7, routed)           0.140     1.751    L7/FSM_onehot_current_state_reg_n_0_[4]
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.071     1.540    L7/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Submit/stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Submit/now_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.464%)  route 0.137ns (45.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    Submit/clk_IBUF_BUFG
    SLICE_X60Y30         FDRE                                         r  Submit/stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  Submit/stable_reg/Q
                         net (fo=4, routed)           0.137     1.770    Submit/stable_reg_0
    SLICE_X61Y29         FDRE                                         r  Submit/now_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    Submit/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  Submit/now_stable_reg/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.075     1.557    Submit/now_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 Submit/now_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    Submit/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  Submit/now_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  Submit/now_stable_reg/Q
                         net (fo=3, routed)           0.082     1.678    L7/now_stable
    SLICE_X61Y29         LUT5 (Prop_lut5_I2_O)        0.099     1.777 r  L7/FSM_onehot_current_state[8]_i_1/O
                         net (fo=1, routed)           0.000     1.777    L7/FSM_onehot_current_state[8]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    L7/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.092     1.560    L7/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Submit/now_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    Submit/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  Submit/now_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  Submit/now_stable_reg/Q
                         net (fo=3, routed)           0.083     1.679    L7/now_stable
    SLICE_X61Y29         LUT6 (Prop_lut6_I1_O)        0.099     1.778 r  L7/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.778    L7/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X61Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    L7/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.091     1.559    L7/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 L7/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.903%)  route 0.212ns (60.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    L7/clk_IBUF_BUFG
    SLICE_X61Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  L7/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.212     1.821    L7/FSM_onehot_current_state_reg_n_0_[0]
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.478     1.504    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.070     1.574    L7/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 L7/FSM_onehot_current_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.793%)  route 0.160ns (53.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  L7/FSM_onehot_current_state_reg[3]/Q
                         net (fo=9, routed)           0.160     1.770    L7/FSM_onehot_current_state_reg_n_0_[3]
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.047     1.516    L7/FSM_onehot_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 L7/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L7/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.814%)  route 0.151ns (54.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.586     1.469    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  L7/FSM_onehot_current_state_reg[5]/Q
                         net (fo=8, routed)           0.151     1.749    L7/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.855     1.982    L7/clk_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  L7/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.023     1.492    L7/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 L3/period_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.585     1.468    L3/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  L3/period_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  L3/period_count_reg[19]/Q
                         net (fo=2, routed)           0.117     1.726    L3/period_count_reg[19]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  L3/period_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    L3/period_count_reg[16]_i_1_n_4
    SLICE_X65Y27         FDRE                                         r  L3/period_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.853     1.980    L3/clk_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  L3/period_count_reg[19]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    L3/period_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 L3/period_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L3/period_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.582     1.465    L3/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  L3/period_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  L3/period_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.723    L3/period_count_reg[7]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  L3/period_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    L3/period_count_reg[4]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  L3/period_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.850     1.977    L3/clk_IBUF_BUFG
    SLICE_X65Y24         FDRE                                         r  L3/period_count_reg[7]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    L3/period_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   L3/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y23   L3/period_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   L3/period_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y25   L3/period_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   L3/period_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   L3/period_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y26   L3/period_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   L3/period_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   L3/period_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   L7/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   L7/FSM_onehot_current_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   Submit/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   Submit/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y29   Submit/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   Submit/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   Submit/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   Submit/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y30   Submit/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   Submit/new_press_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   L3/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   L3/period_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   L3/period_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y25   L3/period_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   L3/period_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   L3/period_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   L3/period_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   L3/period_count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   L3/period_count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   L3/period_count_reg[19]/C



