# Tiny Tapeout project information
project:
  title:        "ALU - 8 bits"      # Project title
  author:       "SZ1091"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "ALU con 2 buses de entrada de 8 bits cada uno"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_ALU_Completa"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_ALU_Completa.v"
    - "ALU_S.v"
    - "ALU_S_Flags.v"
    - "Carry_1.v"
    - "Indicadores.v"
    - "Multiplexor_1.v"
    - "Multiplexor_2.v"
    - "Negative_1.v"
    - "Overflow_1.v"
    - "Procesamiento_Entradas.v"
    - "SL1.v"
    - "SR1.v"
    - "Shifters_1.v"
    - "Sumador_0.v"
    - "Sumador_1.v"
    - "Sumador_2.v"
    - "Sumador_3.v"
    - "Zero_1.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "sw[7:0]"  # Parte baja de A
  ui[1]: "sw[15:8]" # Parte alta de B
  ui[2]: "btnL"      # Botón izquierdo
  ui[3]: "btnC"      # Botón central
  ui[4]: "btnU"      # Botón arriba
  ui[5]: "btnD"      # Botón abajo
  ui[6]: "btnR"      # Botón derecho
  ui[7]: "ui_7"      # Interruptor para alternar entre resultado e indicadores

  # Outputs
  uo[0]: "led[0]"    # Bit 0 del resultado / Carry (según ui_7)
  uo[1]: "led[1]"    # Bit 1 del resultado / Overflow (según ui_7)
  uo[2]: "led[2]"    # Bit 2 del resultado / Negative (según ui_7)
  uo[3]: "led[3]"    # Bit 3 del resultado / Zero (según ui_7)
  uo[4]: "led[4]"    # Bit 4 del resultado (si ui_7=0)
  uo[5]: "led[5]"    # Bit 5 del resultado (si ui_7=0)
  uo[6]: "led[6]"    # Bit 6 del resultado (si ui_7=0)
  uo[7]: "led[7]"    # Bit 7 del resultado (si ui_7=0)

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
