/home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/SignExtended_16_32.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/SignExtended_16_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SignExtended_16_32

Top level modules:
	SignExtended_16_32

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Registrador.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Registrador.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Registrador
-- Compiling architecture behavioral_arch of Registrador

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_2x1_1_1.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_2x1_1_1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1_1_1

Top level modules:
	mux_2x1_1_1

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_ALUSrcB.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_ALUSrcB.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_ALUSrcB

Top level modules:
	mux_ALUSrcB

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/SignExtended_1_32.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/SignExtended_1_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module SignExtended_1_32

Top level modules:
	SignExtended_1_32

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/shift_left_2.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/shift_left_2.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity shift_left_2
-- Compiling architecture behavioral_arch of shift_left_2

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/CPU.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/CPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module CPU

Top level modules:
	CPU

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/shift_left26_28.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/shift_left26_28.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module shift_left26_28

Top level modules:
	shift_left26_28

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_MemtoReg.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_MemtoReg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_MemtoReg

Top level modules:
	mux_MemtoReg

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_ShiftQnt.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_ShiftQnt.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_ShiftQnt

Top level modules:
	mux_ShiftQnt

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Instr_Reg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Instr_Reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity Instr_Reg
-- Compiling architecture behavioral_arch of Instr_Reg

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_PCSrc.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_PCSrc.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_PCSrc

Top level modules:
	mux_PCSrc

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_2x1_32_32.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_2x1_32_32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1_32_32

Top level modules:
	mux_2x1_32_32

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_ShiftReg.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_ShiftReg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_ShiftReg

Top level modules:
	mux_ShiftReg

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Ula32.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Ula32.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Ula32
-- Compiling architecture behavioral of Ula32

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/pc_sel.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/pc_sel.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pc_sel

Top level modules:
	pc_sel

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Banco_reg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Banco_reg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity Banco_reg
-- Compiling architecture behavioral_arch of Banco_reg

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/RegDesloc.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/RegDesloc.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity RegDesloc
-- Compiling architecture behavioral_arch of RegDesloc

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_IorD.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_IorD.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_IorD

Top level modules:
	mux_IorD

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Memoria.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/componentes/Memoria.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Compiling package ram_constants
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package LPM_COMPONENTS
-- Loading package ram_constants
-- Compiling entity Memoria
-- Compiling architecture behavioral_arch of Memoria

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/overwrite_block.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/overwrite_block.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module overwrite_block

Top level modules:
	overwrite_block

} {} {}} /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_RegDst.v {1 {vlog -work work -stats=none /home/tnpb/Desktop/projeto-infrahw-3/VerilogIH/mux_RegDst.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_RegDst

Top level modules:
	mux_RegDst

} {} {}}
