module Top() -> () {
	Reg4 reg(clk=0, d=0000, reset=0) -> (q=0001);
	Reg32 big_reg(clk=0, d = 8*0xF, reset=0) -> (q=8*{0x0});
	wire w;
	w = 0b1 | 0b0;
}
