=============================================================================
Filelist generated by IPexpress    06/03/2011    16:11:17          
Filename: ddr3core_filelist.log                                         
Copyright(c) 2005-2010 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================

-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: C:/DK-ECP3-DDR3-010/core 
-----------------------------------------------------------------------------
  ddr3core.lpc   : IP ispLEVER LPC File
  ddr3core.ngo   : IP ispLEVER Database File
  ddr3core_bb.v   : IP Verilog Blackbox Module
  ddr3core_beh.v   : IP Verilog Behaviorial Sim Model
  ddr3core_gen.log   : IP Status Log
  ddr3core_generate.log   : IP Generate Log

-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:
 
Testbench files common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/testbench/top 
    ../ddr_p_eval/testbench/tests 
 
Models common to all DDR3 SDRAM Memory Controller configurations
    ../ddr_p_eval/models/ecp3 
    ../ddr_p_eval/models/mem 
 
Evaluation source files specific to ddr3core configuration
    ../ddr_p_eval/ddr3core/src/rtl/top/ecp3 
    ../ddr_p_eval/ddr3core/src/rtl/templates/ecp3 
    ../ddr_p_eval/ddr3core/src/params 
 
Simulation files specific to ddr3core configuration
    ../ddr_p_eval/ddr3core/sim/modelsim 
    ../ddr_p_eval/ddr3core/sim/aldec 
 
