Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 12:21:07 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_469_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 Delay1No14_instance/Y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 1.071ns (33.658%)  route 2.111ns (66.342%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 6.206 - 4.000 ) 
    Source Clock Delay      (SCD):    2.823ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.872ns (routing 0.711ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.646ns, distribution 0.900ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AU14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=35157, routed)       1.872     2.823    Delay1No14_instance/clk_IBUF_BUFG
    SLICE_X151Y337       FDCE                                         r  Delay1No14_instance/Y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y337       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.902 r  Delay1No14_instance/Y_reg[3]/Q
                         net (fo=4, routed)           0.875     3.777    Delay1No14_instance/Q[3]
    SLICE_X141Y392       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     3.877 r  Delay1No14_instance/geqOp_carry_i_15__2/O
                         net (fo=1, routed)           0.016     3.893    Sum10_0_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X141Y392       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.083 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.109    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X141Y393       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.124 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.150    Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X141Y394       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     4.202 r  Sum10_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.183     4.385    Delay1No15_instance/CO[0]
    SLICE_X141Y395       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.137     4.522 r  Delay1No15_instance/shiftedFracY_d1[12]_i_4__2/O
                         net (fo=3, routed)           0.169     4.691    Delay1No14_instance/Y_reg[23]_0[0]
    SLICE_X141Y397       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.843 r  Delay1No14_instance/shiftedFracY_d1[32]_i_9__2/O
                         net (fo=3, routed)           0.054     4.897    Delay1No14_instance/shiftedFracY_d1[32]_i_9__2_n_0
    SLICE_X141Y397       LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     4.934 r  Delay1No14_instance/shiftedFracY_d1[12]_i_3__2/O
                         net (fo=33, routed)          0.290     5.224    Delay1No15_instance/shiftVal__5[0]
    SLICE_X139Y396       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     5.324 r  Delay1No15_instance/shiftedFracY_d1[40]_i_2__2/O
                         net (fo=4, routed)           0.158     5.482    Delay1No14_instance/level2[9]
    SLICE_X138Y397       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.158     5.640 r  Delay1No14_instance/shiftedFracY_d1[40]_i_1__2/O
                         net (fo=2, routed)           0.265     5.905    Delay1No14_instance/level4__0[6]
    SLICE_X138Y391       LUT3 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     5.956 r  Delay1No14_instance/shiftedFracY_d1[24]_i_1__2/O
                         net (fo=1, routed)           0.049     6.005    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY[13]
    SLICE_X138Y391       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AU14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AU14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AU14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=35157, routed)       1.546     6.206    Sum10_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X138Y391       FDRE                                         r  Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]/C
                         clock pessimism              0.360     6.566    
                         clock uncertainty           -0.035     6.531    
    SLICE_X138Y391       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     6.556    Sum10_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[24]
  -------------------------------------------------------------------
                         required time                          6.556    
                         arrival time                          -6.005    
  -------------------------------------------------------------------
                         slack                                  0.551    




