# variables 
CC = gcc
SRC = main.c holberton.c
OBJ = main.o holberton.o
NAME = holberton


# This is a Makefile
all: program

# execute the program

program: $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

main.o: main.c m.h

holberton.o: holberton.c m.h
