<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263x MCU+ SDK: sipc_notify_cfg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263x MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263x MCU+ SDK
   &#160;<span id="projectnumber">11.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sipc__notify__cfg_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">sipc_notify_cfg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sipc__notify__cfg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (C) 2022-23 Texas Instruments Incorporated</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  are met:</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *    Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    from this software without specific prior written permission.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef SIPC_NOTIFY_CFG_H_</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SIPC_NOTIFY_CFG_H_</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;{</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160; </div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;drivers/hw_include/am263x/cslr_soc.h&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="soc_8h.html">drivers/soc/am263x/soc.h</a>&gt;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="CpuIdP_8h.html">kernel/dpl/CpuIdP.h</a>&gt;</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#ac2fdfb0ed32bb14a82ca144071714220">   47</a></span>&#160;<span class="preprocessor">#define SIPC_MSG_SIZE              (13u)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/* Max number of interrupt configs possible for AM263x */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a000d46773f56673777d0845bd2efc054">   50</a></span>&#160;<span class="preprocessor">#define INTR_CFG_NUM_MAX           (1u)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/* If SIPC is compiled for R5 core then Max client ID = 32</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment"> * Else for HSM its 2 */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* HSM specific register addresses defined here to remove the dependency on CSL files */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#aab9dad1e5620f9fd3f8a520a7c55c435">   58</a></span>&#160;<span class="preprocessor">#define HSM_SOC_CTRL_U_BASE                                       (0x40000000U)</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a19cbf7dc6a918b940b9de3cb715bff86">   59</a></span>&#160;<span class="preprocessor">#define HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK                       (0x00000048U)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#ae317167b04aad21813722543083c02d8">   60</a></span>&#160;<span class="preprocessor">#define HSM_SOC_CTRL_HSM_MBOX_READ_DONE                           (0x0000004CU)</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160; </div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">/* R5 Register for sending and receiving IPC interrutps</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * As write DONE interrupt line is being used by regular IPC communication we will use READ_DONE_ACK</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * register to post the interrupt to receiving core and it will read READ_DONE register to process</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * that interrupt */</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a77d526811d5809a7c63769e73dafe886">   66</a></span>&#160;<span class="preprocessor">#define R5FSS0_0_MBOX_READ_DONE_ACK    (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE_ACK)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a6d351d4079a60f84a9dd09225b43df64">   67</a></span>&#160;<span class="preprocessor">#define R5FSS0_0_MBOX_READ_DONE        (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS0_CORE0_MBOX_READ_DONE)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a8e01c6d89046e87c636bdd5af026aff4">   68</a></span>&#160;<span class="preprocessor">#define R5FSS0_1_MBOX_READ_DONE_ACK    (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE_ACK)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a05cee2dbf5a76002e30470ec099b9912">   69</a></span>&#160;<span class="preprocessor">#define R5FSS0_1_MBOX_READ_DONE        (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS0_CORE1_MBOX_READ_DONE)</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a2f63682da2dba9f3dd7eabbbb3310416">   70</a></span>&#160;<span class="preprocessor">#define R5FSS1_0_MBOX_READ_DONE_ACK    (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE_ACK)</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a17e608ceb7e77dee7cc42bd25d2a89f9">   71</a></span>&#160;<span class="preprocessor">#define R5FSS1_0_MBOX_READ_DONE        (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS1_CORE0_MBOX_READ_DONE)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a90e9c997ca977f2aa0b3e3082a40479c">   72</a></span>&#160;<span class="preprocessor">#define R5FSS1_1_MBOX_READ_DONE_ACK    (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE_ACK)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#af924841f81ac4fdf9abf65262bea94c3">   73</a></span>&#160;<span class="preprocessor">#define R5FSS1_1_MBOX_READ_DONE        (CSL_MSS_CTRL_U_BASE + CSL_MSS_CTRL_R5SS1_CORE1_MBOX_READ_DONE)</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* HSM registers for sending and receiving IPC interrupts */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a1f66531943479620dc356fb4adc2fc12">   76</a></span>&#160;<span class="preprocessor">#define HSM0_0_MBOX_READ_DONE_ACK         (HSM_SOC_CTRL_U_BASE + HSM_SOC_CTRL_HSM_MBOX_READ_DONE_ACK)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a7cbcf36f1d759aedaaf0a7651d46a373">   77</a></span>&#160;<span class="preprocessor">#define HSM0_0_MBOX_READ_DONE             (HSM_SOC_CTRL_U_BASE + HSM_SOC_CTRL_HSM_MBOX_READ_DONE)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* CPU bit positions within the HSM mailbox registers for sending interrupt</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment"> * HSM will write the READ_DONE_ACK register to raise an interrupt to R5 core */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a57531417f66905670d8f05ce6ca96070">   81</a></span>&#160;<span class="preprocessor">#define R5FSS0_0_MBOX_WRITE_PROC_BIT_POS  ( 0U)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a9a6e0116de086044f27e2531ad2585ce">   82</a></span>&#160;<span class="preprocessor">#define R5FSS0_1_MBOX_WRITE_PROC_BIT_POS  ( 4U)</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#aea51e1cb2dfef14589955af9e875ab05">   83</a></span>&#160;<span class="preprocessor">#define R5FSS1_0_MBOX_WRITE_PROC_BIT_POS  ( 8U)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a919999750d53ff9eb8b11c295e2d4932">   84</a></span>&#160;<span class="preprocessor">#define R5FSS1_1_MBOX_WRITE_PROC_BIT_POS  ( 12U)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Bitshift to raise an interrupt from R5 core to HSM */</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#abd18603e55fc7c1ed5378b915ee84653">   87</a></span>&#160;<span class="preprocessor">#define HSM0_0_MBOX_WRITE_PROC_BIT_POS    ( 6U)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">/* CPU bit positions within the mailbox registers for receiving interrupts */</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a14957291e0030f9b8dde4b095cba72dd">   90</a></span>&#160;<span class="preprocessor">#define R5FSS0_0_MBOX_READ_PROC_BIT_POS  ( 0U)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a803f15a0108b259a8f0417be75c068f5">   91</a></span>&#160;<span class="preprocessor">#define R5FSS0_1_MBOX_READ_PROC_BIT_POS  ( 4U)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a1a2cafcbdf2f31f9806260c5e6f89a70">   92</a></span>&#160;<span class="preprocessor">#define R5FSS1_0_MBOX_READ_PROC_BIT_POS  ( 8U)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a0e9237a4ffccb9c76a7596f6204ffa1b">   93</a></span>&#160;<span class="preprocessor">#define R5FSS1_1_MBOX_READ_PROC_BIT_POS  (12U)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a4816d70c287ff6f63d81e259b9c15514">   94</a></span>&#160;<span class="preprocessor">#define HSM0_0_MBOX_READ_PROC_BIT_POS    (24U)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160; </div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/* Mailbox interrupts numbers */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a6ac8fe1b80ddfaacdfcfa07e879010b5">   97</a></span>&#160;<span class="preprocessor">#define R5FSS0_0_MBOX_READ_ACK_INTR      ( 137U)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#aea2c2a883001af23c47ede697695584e">   98</a></span>&#160;<span class="preprocessor">#define R5FSS0_1_MBOX_READ_ACK_INTR      ( 137U)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#ad31c02bdd40612a56f27df126f5db0d0">   99</a></span>&#160;<span class="preprocessor">#define R5FSS1_0_MBOX_READ_ACK_INTR      ( 137U)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a77a297e7e2357fb3bbea46f1e83e0d15">  100</a></span>&#160;<span class="preprocessor">#define R5FSS1_1_MBOX_READ_ACK_INTR      ( 137U)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a47157fab13fe0c489478802e199cda52">  101</a></span>&#160;<span class="preprocessor">#define HSM0_0_MBOX_READ_ACK_INTR        ( 56U )</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#gad5da1faa1249071c597b9dac202f2ae4">  108</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SIPC_CoreId_</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;{</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4aa782ed37b1959ba8b9bcc5a9a375802a">  110</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4aa782ed37b1959ba8b9bcc5a9a375802a">CORE_ID_R5FSS0_0</a> = 0,</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4a9eb93bd5b751c8bc5e646ae5b3bdc9e7">  111</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4a9eb93bd5b751c8bc5e646ae5b3bdc9e7">CORE_ID_R5FSS0_1</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4a058c19c559eaa6efbb81dd0441b788ef">  112</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4a058c19c559eaa6efbb81dd0441b788ef">CORE_ID_R5FSS1_0</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4aa6245bc0d5345932aca7c681b5024b78">  113</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4aa6245bc0d5345932aca7c681b5024b78">CORE_ID_R5FSS1_1</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4ab266e2d2bed62af155da1d738394afc5">  114</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4ab266e2d2bed62af155da1d738394afc5">CORE_ID_HSM0_0</a>  ,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4acb3ebf4376a5c7019d8970c5f972efdd">CORE_ID_MAX</a></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4acb3ebf4376a5c7019d8970c5f972efdd">  116</a></span>&#160;} <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#gad5da1faa1249071c597b9dac202f2ae4">SIPC_coreId</a>;</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#ga8602ce075b94d70bcde46634dd6ab8d2">  124</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> SIPC_SecCoreId_</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2aec8bd284ef7986d731a488732fbdf2a8">  126</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2aec8bd284ef7986d731a488732fbdf2a8">CORE_INDEX_SEC_MASTER_0</a> = 0,</div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2ae268e8479dd36ced622187e6118ac5e9">  127</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2ae268e8479dd36ced622187e6118ac5e9">CORE_INDEX_SEC_MASTER_1</a> ,</div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2a7d22d9c30e99359f1c7e59fea1e48ea5">  128</a></span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2a7d22d9c30e99359f1c7e59fea1e48ea5">CORE_INDEX_HSM</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2ab1f05fc6de9c3cbd433ce5375617e54b">MAX_SEC_CORES_WITH_HSM</a></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2ab1f05fc6de9c3cbd433ce5375617e54b">  130</a></span>&#160;}<a class="code" href="group__DRV__SIPC__NOTIFY__MODULE.html#ga8602ce075b94d70bcde46634dd6ab8d2">SIPC_SecCoreId</a>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#if defined(__ARM_ARCH_7R__)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* If building for R5 then read selfcore ID from the Core Cluster register */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="keyword">static</span> uint32_t SIPC_readSelfCoreID(<span class="keywordtype">void</span>)</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;{</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    uint32_t coreId ;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <a class="code" href="structCSL__ArmR5CPUInfo.html">CSL_ArmR5CPUInfo</a> cpuId = {0, 0};</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <a class="code" href="group__KERNEL__DPL__CPU.html#ga37f9706ca6c8fc4baef0985ad2c9e042">CSL_armR5GetCpuID</a>(&amp;cpuId);</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    <span class="comment">/* both cpuId and greId fields can be either 0 or 1</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">     * ex for R5FSS1-0 core grpId = 1 and cpu id = 0 */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    coreId = cpuId.<a class="code" href="structCSL__ArmR5CPUInfo.html#ab61fb01301da2a638345c5cb8be309ca">cpuID</a> | (cpuId.<a class="code" href="structCSL__ArmR5CPUInfo.html#aa1632ed76b18974e7d5bef84ea28031c">grpId</a>) &lt;&lt; 1 ;</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">return</span> coreId;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;}</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SELF_CORE_ID                  (SIPC_readSelfCoreID())</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SIPC_CLIENT_ID_MAX            (5U)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a1c37c2ce40ff99470b4a1b91487f0271">  156</a></span>&#160;<span class="preprocessor">#define SIPC_CLIENT_ID_MAX            (2U)</span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a4eb63020feb4115cab87140a3743fb45">  157</a></span>&#160;<span class="preprocessor">#define SELF_CORE_ID                  (CORE_ID_HSM0_0)</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  Client ID used by HSM server&#39;s boot notify message</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="sipc__notify__cfg_8h.html#a81cb0ff3313d0ad10e92228613d7eb9f">  163</a></span>&#160;<span class="preprocessor">#define SIPC_BOOT_NOTIFY_CLIENT_ID   (0U)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160; </div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ga8602ce075b94d70bcde46634dd6ab8d2"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ga8602ce075b94d70bcde46634dd6ab8d2">SIPC_SecCoreId</a></div><div class="ttdeci">SIPC_SecCoreId</div><div class="ttdoc">Secure host Id to identify different secure hosts. Max number of secure host on AM263x is 2.</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:125</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_gga8602ce075b94d70bcde46634dd6ab8d2ae268e8479dd36ced622187e6118ac5e9"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2ae268e8479dd36ced622187e6118ac5e9">CORE_INDEX_SEC_MASTER_1</a></div><div class="ttdeci">@ CORE_INDEX_SEC_MASTER_1</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:127</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ggad5da1faa1249071c597b9dac202f2ae4aa6245bc0d5345932aca7c681b5024b78"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4aa6245bc0d5345932aca7c681b5024b78">CORE_ID_R5FSS1_1</a></div><div class="ttdeci">@ CORE_ID_R5FSS1_1</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:113</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_gga8602ce075b94d70bcde46634dd6ab8d2a7d22d9c30e99359f1c7e59fea1e48ea5"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2a7d22d9c30e99359f1c7e59fea1e48ea5">CORE_INDEX_HSM</a></div><div class="ttdeci">@ CORE_INDEX_HSM</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:128</div></div>
<div class="ttc" id="astructCSL__ArmR5CPUInfo_html_aa1632ed76b18974e7d5bef84ea28031c"><div class="ttname"><a href="structCSL__ArmR5CPUInfo.html#aa1632ed76b18974e7d5bef84ea28031c">CSL_ArmR5CPUInfo::grpId</a></div><div class="ttdeci">uint32_t grpId</div><div class="ttdef"><b>Definition:</b> CpuIdP.h:62</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ggad5da1faa1249071c597b9dac202f2ae4acb3ebf4376a5c7019d8970c5f972efdd"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4acb3ebf4376a5c7019d8970c5f972efdd">CORE_ID_MAX</a></div><div class="ttdeci">@ CORE_ID_MAX</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:115</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ggad5da1faa1249071c597b9dac202f2ae4a058c19c559eaa6efbb81dd0441b788ef"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4a058c19c559eaa6efbb81dd0441b788ef">CORE_ID_R5FSS1_0</a></div><div class="ttdeci">@ CORE_ID_R5FSS1_0</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:112</div></div>
<div class="ttc" id="astructCSL__ArmR5CPUInfo_html"><div class="ttname"><a href="structCSL__ArmR5CPUInfo.html">CSL_ArmR5CPUInfo</a></div><div class="ttdoc">Structure containing the CPU Info such as CPU ID and Cluster Group ID.</div><div class="ttdef"><b>Definition:</b> CpuIdP.h:57</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ggad5da1faa1249071c597b9dac202f2ae4aa782ed37b1959ba8b9bcc5a9a375802a"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4aa782ed37b1959ba8b9bcc5a9a375802a">CORE_ID_R5FSS0_0</a></div><div class="ttdeci">@ CORE_ID_R5FSS0_0</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:110</div></div>
<div class="ttc" id="asoc_8h_html"><div class="ttname"><a href="soc_8h.html">soc.h</a></div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ggad5da1faa1249071c597b9dac202f2ae4ab266e2d2bed62af155da1d738394afc5"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4ab266e2d2bed62af155da1d738394afc5">CORE_ID_HSM0_0</a></div><div class="ttdeci">@ CORE_ID_HSM0_0</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:114</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_gad5da1faa1249071c597b9dac202f2ae4"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#gad5da1faa1249071c597b9dac202f2ae4">SIPC_coreId</a></div><div class="ttdeci">SIPC_coreId</div><div class="ttdoc">Core Ids to identify different cores.</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:109</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_gga8602ce075b94d70bcde46634dd6ab8d2ab1f05fc6de9c3cbd433ce5375617e54b"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2ab1f05fc6de9c3cbd433ce5375617e54b">MAX_SEC_CORES_WITH_HSM</a></div><div class="ttdeci">@ MAX_SEC_CORES_WITH_HSM</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:129</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_gga8602ce075b94d70bcde46634dd6ab8d2aec8bd284ef7986d731a488732fbdf2a8"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#gga8602ce075b94d70bcde46634dd6ab8d2aec8bd284ef7986d731a488732fbdf2a8">CORE_INDEX_SEC_MASTER_0</a></div><div class="ttdeci">@ CORE_INDEX_SEC_MASTER_0</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:126</div></div>
<div class="ttc" id="aCpuIdP_8h_html"><div class="ttname"><a href="CpuIdP_8h.html">CpuIdP.h</a></div></div>
<div class="ttc" id="astructCSL__ArmR5CPUInfo_html_ab61fb01301da2a638345c5cb8be309ca"><div class="ttname"><a href="structCSL__ArmR5CPUInfo.html#ab61fb01301da2a638345c5cb8be309ca">CSL_ArmR5CPUInfo::cpuID</a></div><div class="ttdeci">uint32_t cpuID</div><div class="ttdef"><b>Definition:</b> CpuIdP.h:58</div></div>
<div class="ttc" id="agroup__KERNEL__DPL__CPU_html_ga37f9706ca6c8fc4baef0985ad2c9e042"><div class="ttname"><a href="group__KERNEL__DPL__CPU.html#ga37f9706ca6c8fc4baef0985ad2c9e042">CSL_armR5GetCpuID</a></div><div class="ttdeci">void CSL_armR5GetCpuID(CSL_ArmR5CPUInfo *cpuInfo)</div><div class="ttdoc">Get the cluster group and CPU ID for current R5 Core.</div></div>
<div class="ttc" id="agroup__DRV__SIPC__NOTIFY__MODULE_html_ggad5da1faa1249071c597b9dac202f2ae4a9eb93bd5b751c8bc5e646ae5b3bdc9e7"><div class="ttname"><a href="group__DRV__SIPC__NOTIFY__MODULE.html#ggad5da1faa1249071c597b9dac202f2ae4a9eb93bd5b751c8bc5e646ae5b3bdc9e7">CORE_ID_R5FSS0_1</a></div><div class="ttdeci">@ CORE_ID_R5FSS0_1</div><div class="ttdef"><b>Definition:</b> sipc_notify_cfg.h:111</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_348d0eb78b28c7941326c0a6614c3b8e.html">security</a></li><li class="navelem"><a class="el" href="dir_75adb3bd8b24b4a2d7ba8d8562b49116.html">security_common</a></li><li class="navelem"><a class="el" href="dir_a91fc9016825d93567824c0bca9cd6ee.html">drivers</a></li><li class="navelem"><a class="el" href="dir_11e5957006b28b02e5782bdf71ddc5f9.html">secure_ipc_notify</a></li><li class="navelem"><a class="el" href="dir_bfbf98c513c97bf25912c6028e689c21.html">soc</a></li><li class="navelem"><a class="el" href="dir_868123a1c622719edda6e785ed40416f.html">am263x</a></li><li class="navelem"><a class="el" href="sipc__notify__cfg_8h.html">sipc_notify_cfg.h</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
