#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Feb 21 15:07:54 2022
# Process ID: 2800
# Current directory: D:/HBirdV2_print_core_RAM/e203_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1020 D:\HBirdV2_print_core_RAM\e203_project\e203_project.xpr
# Log file: D:/HBirdV2_print_core_RAM/e203_project/vivado.log
# Journal file: D:/HBirdV2_print_core_RAM/e203_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/HBirdV2_print_core_RAM/e203_project/e203_project.xpr
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name e203_ram -dir d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {e203_ram} CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips e203_ram]
generate_target {instantiation_template} [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci]
generate_target all [get_files  d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci]
catch { config_ip_cache -export [get_ips -all e203_ram] }
export_ip_user_files -of_objects [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci]
launch_runs -jobs 8 e203_ram_synth_1
export_simulation -of_objects [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci] -directory D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files/sim_scripts -ip_user_files_dir D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files -ipstatic_source_dir D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/modelsim} {questa=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/questa} {riviera=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/riviera} {activehdl=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci] -no_script -reset -force -quiet
remove_files  -fileset e203_ram d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram/e203_ram.xci
file delete -force d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/e203_ram
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files/sim_scripts -ip_user_files_dir D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files -ipstatic_source_dir D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/modelsim} {questa=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/questa} {riviera=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/riviera} {activehdl=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.AXI_Type {AXI4_Lite} CONFIG.Use_AXI_ID {false}] [get_ips blk_mem_gen_0]
generate_target all [get_files  d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/HBirdV2_print_core_RAM/e203_project/e203_project.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files/sim_scripts -ip_user_files_dir D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files -ipstatic_source_dir D:/HBirdV2_print_core_RAM/e203_project/e203_project.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/modelsim} {questa=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/questa} {riviera=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/riviera} {activehdl=D:/HBirdV2_print_core_RAM/e203_project/e203_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
