Protel Design System Design Rule Check
PCB File : E:\电路设计与仿真\电路设计仿真及制版（教材编写）\第7章 单片机实验板开发设计\本章案例\单片机实验开发板\单片机实验开发板.PcbDoc
Date     : 2023/6/27
Time     : 12:03:40

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (9.665mil < 10mil) Between Pad U5-1(4669.566mil,2722.126mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (9.894mil < 10mil) Between Pad U5-3(4669.566mil,2622.126mil) on Top Layer And Region (0 hole(s)) Top Layer 
   Violation between Clearance Constraint: (9.329mil < 10mil) Between Region (0 hole(s)) Bottom Layer And Track (5477mil,2744mil)(5500mil,2767mil) on Bottom Layer 
   Violation between Clearance Constraint: (9.329mil < 10mil) Between Region (0 hole(s)) Bottom Layer And Track (5500mil,2767mil)(5601mil,2767mil) on Bottom Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=10mil) (Max=20mil) (Preferred=15mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=30mil) (Preferred=25mil) (InNet('VCC'))
Rule Violations :0

Processing Rule : Width Constraint (Min=20mil) (Max=50mil) (Preferred=25mil) (InNet('GND'))
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
   Violation between Hole Size Constraint: (393.701mil > 100mil) Pad Free-1(6195mil,5225mil) on Multi-Layer Actual Hole Size = 393.701mil
   Violation between Hole Size Constraint: (393.701mil > 100mil) Pad Free-2(6205mil,30mil) on Multi-Layer Actual Hole Size = 393.701mil
   Violation between Hole Size Constraint: (393.701mil > 100mil) Pad Free-3(-5mil,25mil) on Multi-Layer Actual Hole Size = 393.701mil
   Violation between Hole Size Constraint: (393.701mil > 100mil) Pad Free-4(5mil,5225mil) on Multi-Layer Actual Hole Size = 393.701mil
   Violation between Hole Size Constraint: (120.079mil > 100mil) Pad J10-(6115.906mil,3423.07mil) on Multi-Layer Actual Hole Size = 120.079mil
   Violation between Hole Size Constraint: (120.079mil > 100mil) Pad J10-(6115.906mil,4406.93mil) on Multi-Layer Actual Hole Size = 120.079mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J9-1(5785.906mil,1855mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
   Violation between Hole Size Constraint: (118.11mil > 100mil) Pad J9-2(6030mil,1855mil) on Multi-Layer Actual Slot Hole Width = 118.11mil
   Violation between Hole Size Constraint: (157.48mil > 100mil) Pad U2-0(6240mil,1360mil) on Multi-Layer Actual Hole Size = 157.48mil
Rule Violations :9

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (7.34mil < 10mil) Between Pad C5-1(5429.566mil,3087.126mil) on Multi-Layer And Via (5350mil,3076mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.34mil] / [Bottom Solder] Mask Sliver [7.34mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J41-1(5433.306mil,4767.126mil) on Multi-Layer And Pad J41-3(5354.566mil,4767.126mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.748mil < 10mil) Between Pad J41-2(5531.732mil,4767.126mil) on Multi-Layer And Pad J41-4(5610.472mil,4767.126mil) on Multi-Layer [Top Solder] Mask Sliver [7.748mil] / [Bottom Solder] Mask Sliver [7.748mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2mil < 10mil) Between Pad S17-2(3310mil,1115mil) on Top Layer And Via (3322mil,1175mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U10-1(2740mil,910mil) on Top Layer And Via (2740mil,987mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U10-4(2890mil,910mil) on Top Layer And Via (2890mil,833mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4mil < 10mil) Between Pad U10-6(2990mil,910mil) on Top Layer And Via (2990mil,987mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.658mil < 10mil) Between Pad U11-17(355mil,2992.796mil) on Top Layer And Via (351mil,2914mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.658mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.665mil < 10mil) Between Pad U1-8(3240mil,4960mil) on Multi-Layer And Via (3197mil,5009mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.664mil] / [Bottom Solder] Mask Sliver [2.664mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.255mil < 10mil) Between Pad U3-14(4889.566mil,3812.126mil) on Top Layer And Via (4814mil,3804mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.255mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.229mil < 10mil) Between Pad U3-9(4889.566mil,3562.126mil) on Top Layer And Via (4957mil,3538mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.229mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U4-1(5339.566mil,4197.126mil) on Multi-Layer And Pad U4-2(5339.566mil,4247.126mil) on Multi-Layer [Top Solder] Mask Sliver [2.63mil] / [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U4-2(5339.566mil,4247.126mil) on Multi-Layer And Pad U4-3(5339.566mil,4297.126mil) on Multi-Layer [Top Solder] Mask Sliver [2.63mil] / [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.36mil < 10mil) Between Pad U5-1(4669.566mil,2722.126mil) on Top Layer And Via (4726mil,2760mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.36mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.695mil < 10mil) Between Pad U5-6(4889.566mil,2622.126mil) on Top Layer And Via (4966.126mil,2618.5mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.695mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.99mil < 10mil) Between Pad U6-4(4669.566mil,3147.126mil) on Top Layer And Via (4598mil,3127mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.99mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.825mil < 10mil) Between Pad U6-5(4669.566mil,3097.126mil) on Top Layer And Via (4598mil,3127mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.825mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.05mil < 10mil) Between Pad U6-6(4669.566mil,3047.126mil) on Top Layer And Via (4593mil,3054mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.05mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.214mil < 10mil) Between Pad U6-8(4669.566mil,2947.126mil) on Top Layer And Via (4601mil,2980mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.214mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U8-1(950mil,2585mil) on Multi-Layer And Pad U8-2(950mil,2635mil) on Multi-Layer [Top Solder] Mask Sliver [2.63mil] / [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.63mil < 10mil) Between Pad U8-2(950mil,2635mil) on Multi-Layer And Pad U8-3(950mil,2685mil) on Multi-Layer [Top Solder] Mask Sliver [2.63mil] / [Bottom Solder] Mask Sliver [2.63mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.708mil < 10mil) Between Via (1555mil,3975mil) from Top Layer to Bottom Layer And Via (1620mil,3990mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.708mil] / [Bottom Solder] Mask Sliver [8.708mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.811mil < 10mil) Between Via (3180mil,1250mil) from Top Layer to Bottom Layer And Via (3223mil,1207mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.811mil] / [Bottom Solder] Mask Sliver [2.811mil]
Rule Violations :23

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (8.333mil < 10mil) Between Arc (1540mil,1675mil) on Top Overlay And Pad LED12-A(1490mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (1540mil,1675mil) on Top Overlay And Pad LED12-K(1590mil,1675mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.975mil < 10mil) Between Arc (205.591mil,2650.276mil) on Top Overlay And Pad U11-1(205mil,2717.204mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (2285mil,1975mil) on Top Overlay And Pad LED2-A(2285mil,2025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (2285mil,1975mil) on Top Overlay And Pad LED2-K(2285mil,1925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (2530mil,1960mil) on Top Overlay And Pad LED3-A(2530mil,2010mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (2530mil,1960mil) on Top Overlay And Pad LED3-K(2530mil,1910mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.322mil < 10mil) Between Arc (2715mil,75mil) on Top Overlay And Pad B1-1(2565mil,75mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.321mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.959mil < 10mil) Between Arc (2715mil,75mil) on Top Overlay And Pad B1-2(2865mil,75mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.959mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (2785mil,1960mil) on Top Overlay And Pad LED4-A(2785mil,2010mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (2785mil,1960mil) on Top Overlay And Pad LED4-K(2785mil,1910mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (3025mil,1960mil) on Top Overlay And Pad LED5-A(3025mil,2010mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (3025mil,1960mil) on Top Overlay And Pad LED5-K(3025mil,1910mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (3285mil,1960mil) on Top Overlay And Pad LED6-A(3285mil,2010mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (3285mil,1960mil) on Top Overlay And Pad LED6-K(3285mil,1910mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (3555mil,1960mil) on Top Overlay And Pad LED7-A(3555mil,2010mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (3555mil,1960mil) on Top Overlay And Pad LED7-K(3555mil,1910mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (3800mil,1960mil) on Top Overlay And Pad LED8-A(3800mil,2010mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (3800mil,1960mil) on Top Overlay And Pad LED8-K(3800mil,1910mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.839mil < 10mil) Between Arc (3930mil,1060mil) on Top Overlay And Pad C11-1(3880mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.839mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.752mil < 10mil) Between Arc (3930mil,1060mil) on Top Overlay And Pad C11-2(3980mil,1060mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.752mil < 10mil) Between Arc (3935mil,1395mil) on Top Overlay And Pad C10-1(3985mil,1395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Arc (3935mil,1395mil) on Top Overlay And Pad C10-2(3885mil,1395mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (4055mil,1975mil) on Top Overlay And Pad LED9-A(4055mil,2025mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (4055mil,1975mil) on Top Overlay And Pad LED9-K(4055mil,1925mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.333mil < 10mil) Between Arc (4680mil,4450mil) on Top Overlay And Pad LED10-A(4630mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (4680mil,4450mil) on Top Overlay And Pad LED10-K(4730mil,4450mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (4740mil,1387.126mil) on Top Overlay And Pad LED1-A(4740mil,1437.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (4740mil,1387.126mil) on Top Overlay And Pad LED1-K(4740mil,1337.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.333mil < 10mil) Between Arc (4970mil,4445mil) on Top Overlay And Pad LED11-A(4920mil,4445mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.333mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (4970mil,4445mil) on Top Overlay And Pad LED11-K(5020mil,4445mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.433mil < 10mil) Between Arc (5040mil,1427.126mil) on Top Overlay And Pad C1-1(5040mil,1377.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [5.433mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.752mil < 10mil) Between Arc (5040mil,1427.126mil) on Top Overlay And Pad C1-2(5040mil,1477.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.752mil < 10mil) Between Arc (5170mil,2087.126mil) on Top Overlay And Pad C3-1(5220mil,2087.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.752mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.838mil < 10mil) Between Arc (5170mil,2087.126mil) on Top Overlay And Pad C3-2(5120mil,2087.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [8.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.246mil < 10mil) Between Arc (5509.566mil,3872.126mil) on Top Overlay And Pad IR1-A(5509.566mil,3922.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.246mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.927mil < 10mil) Between Arc (5509.566mil,3872.126mil) on Top Overlay And Pad IR1-K(5509.566mil,3822.126mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [4.927mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.874mil < 10mil) Between Arc (5736.85mil,527.205mil) on Top Overlay And Pad J5-1(5790mil,527.204mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Arc (975mil,323.543mil) on Top Overlay And Pad BT1-2(975mil,656.544mil) on Top Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.631mil < 10mil) Between Pad B1-1(2565mil,75mil) on Multi-Layer And Text "+" (2595mil,-35mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.631mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.072mil < 10mil) Between Pad C10-1(3985mil,1395mil) on Multi-Layer And Text "+" (3985mil,1355mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.77mil < 10mil) Between Pad C1-1(5040mil,1377.126mil) on Multi-Layer And Text "+" (5000mil,1377.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.77mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.847mil < 10mil) Between Pad C11-1(3880mil,1060mil) on Multi-Layer And Text "+" (3880mil,1100mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.847mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.021mil < 10mil) Between Pad C2-1(5295mil,1347.126mil) on Top Layer And Track (5263.504mil,1315.63mil)(5263.504mil,1364.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.021mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C2-1(5295mil,1347.126mil) on Top Layer And Track (5263.504mil,1315.63mil)(5326.496mil,1315.63mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C2-1(5295mil,1347.126mil) on Top Layer And Track (5326.496mil,1315.63mil)(5326.496mil,1364.842mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C2-2(5295mil,1425.866mil) on Top Layer And Track (5263.504mil,1408.15mil)(5263.504mil,1457.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C2-2(5295mil,1425.866mil) on Top Layer And Track (5263.504mil,1457.362mil)(5326.496mil,1457.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.858mil < 10mil) Between Pad C2-2(5295mil,1425.866mil) on Top Layer And Track (5326.496mil,1408.15mil)(5326.496mil,1457.362mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.072mil < 10mil) Between Pad C3-1(5220mil,2087.126mil) on Multi-Layer And Text "+" (5220mil,2047.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.072mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C4-1(5424.566mil,3227.126mil) on Multi-Layer And Track (5374.566mil,3177.126mil)(5374.566mil,3277.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C4-1(5424.566mil,3227.126mil) on Multi-Layer And Track (5374.566mil,3177.126mil)(5574.566mil,3177.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C4-1(5424.566mil,3227.126mil) on Multi-Layer And Track (5374.566mil,3277.126mil)(5574.566mil,3277.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C4-2(5524.566mil,3227.126mil) on Multi-Layer And Track (5374.566mil,3177.126mil)(5574.566mil,3177.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C4-2(5524.566mil,3227.126mil) on Multi-Layer And Track (5374.566mil,3277.126mil)(5574.566mil,3277.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C4-2(5524.566mil,3227.126mil) on Multi-Layer And Track (5574.566mil,3177.126mil)(5574.566mil,3277.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C5-1(5429.566mil,3087.126mil) on Multi-Layer And Track (5379.566mil,3037.126mil)(5379.566mil,3137.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C5-1(5429.566mil,3087.126mil) on Multi-Layer And Track (5379.566mil,3037.126mil)(5579.566mil,3037.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C5-1(5429.566mil,3087.126mil) on Multi-Layer And Track (5379.566mil,3137.126mil)(5579.566mil,3137.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C5-2(5529.566mil,3087.126mil) on Multi-Layer And Track (5379.566mil,3037.126mil)(5579.566mil,3037.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C5-2(5529.566mil,3087.126mil) on Multi-Layer And Track (5379.566mil,3137.126mil)(5579.566mil,3137.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C5-2(5529.566mil,3087.126mil) on Multi-Layer And Track (5579.566mil,3037.126mil)(5579.566mil,3137.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C6-1(5524.566mil,2957.126mil) on Multi-Layer And Track (5374.566mil,2907.126mil)(5574.566mil,2907.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C6-1(5524.566mil,2957.126mil) on Multi-Layer And Track (5374.566mil,3007.126mil)(5574.566mil,3007.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C6-1(5524.566mil,2957.126mil) on Multi-Layer And Track (5574.566mil,2907.126mil)(5574.566mil,3007.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C6-2(5424.566mil,2957.126mil) on Multi-Layer And Track (5374.566mil,2907.126mil)(5374.566mil,3007.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C6-2(5424.566mil,2957.126mil) on Multi-Layer And Track (5374.566mil,2907.126mil)(5574.566mil,2907.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C6-2(5424.566mil,2957.126mil) on Multi-Layer And Track (5374.566mil,3007.126mil)(5574.566mil,3007.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C7-1(5424.566mil,2827.126mil) on Multi-Layer And Track (5374.566mil,2777.126mil)(5374.566mil,2877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C7-1(5424.566mil,2827.126mil) on Multi-Layer And Track (5374.566mil,2777.126mil)(5574.566mil,2777.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C7-1(5424.566mil,2827.126mil) on Multi-Layer And Track (5374.566mil,2877.126mil)(5574.566mil,2877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C7-2(5524.566mil,2827.126mil) on Multi-Layer And Track (5374.566mil,2777.126mil)(5574.566mil,2777.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C7-2(5524.566mil,2827.126mil) on Multi-Layer And Track (5374.566mil,2877.126mil)(5574.566mil,2877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C7-2(5524.566mil,2827.126mil) on Multi-Layer And Track (5574.566mil,2777.126mil)(5574.566mil,2877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C8-1(4650mil,1827.126mil) on Multi-Layer And Track (4500mil,1777.126mil)(4700mil,1777.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C8-1(4650mil,1827.126mil) on Multi-Layer And Track (4500mil,1877.126mil)(4700mil,1877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C8-1(4650mil,1827.126mil) on Multi-Layer And Track (4700mil,1777.126mil)(4700mil,1877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C8-2(4550mil,1827.126mil) on Multi-Layer And Track (4500mil,1777.126mil)(4500mil,1877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C8-2(4550mil,1827.126mil) on Multi-Layer And Track (4500mil,1777.126mil)(4700mil,1777.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C8-2(4550mil,1827.126mil) on Multi-Layer And Track (4500mil,1877.126mil)(4700mil,1877.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C9-1(4255mil,1812.126mil) on Multi-Layer And Track (4205mil,1762.126mil)(4205mil,1862.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C9-1(4255mil,1812.126mil) on Multi-Layer And Track (4205mil,1762.126mil)(4405mil,1762.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C9-1(4255mil,1812.126mil) on Multi-Layer And Track (4205mil,1862.126mil)(4405mil,1862.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.774mil < 10mil) Between Pad C9-2(4355mil,1812.126mil) on Multi-Layer And Track (4205mil,1762.126mil)(4405mil,1762.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.774mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C9-2(4355mil,1812.126mil) on Multi-Layer And Track (4205mil,1862.126mil)(4405mil,1862.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad C9-2(4355mil,1812.126mil) on Multi-Layer And Track (4405mil,1762.126mil)(4405mil,1862.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.03mil < 10mil) Between Pad D1-A(5484.566mil,2242.126mil) on Multi-Layer And Track (5484.566mil,2172.126mil)(5484.566mil,2202.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.03mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.882mil < 10mil) Between Pad D1-K(5484.566mil,1842.126mil) on Multi-Layer And Track (5484.566mil,1882.126mil)(5484.566mil,1912.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.882mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad DIS1-1(375mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.938mil < 10mil) Between Pad DIS1-1(375mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.938mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-10(975mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-10(975mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-11(875mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-11(875mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-12(775mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-12(775mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-13(675mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-13(675mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-14(575mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-14(575mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-15(475mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-15(475mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-16(375mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-16(375mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-2(475mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-2(475mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-3(575mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-3(575mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-4(675mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-4(675mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-5(775mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-5(775mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-6(875mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-6(875mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-7(975mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-7(975mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.82mil < 10mil) Between Pad DIS1-8(1075mil,3975mil) on Multi-Layer And Track (1119.094mil,3931.692mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.82mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.045mil < 10mil) Between Pad DIS1-8(1075mil,3975mil) on Multi-Layer And Track (323.818mil,3931.692mil)(1119.094mil,3931.692mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.045mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.982mil < 10mil) Between Pad DIS1-8(1075mil,3975mil) on Multi-Layer And Track (323.818mil,4018.308mil)(1119.094mil,4018.308mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.982mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.438mil < 10mil) Between Pad DIS1-9(1075mil,5097.048mil) on Multi-Layer And Track (319.882mil,5049.804mil)(1123.032mil,5049.804mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.438mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.899mil < 10mil) Between Pad DIS1-9(1075mil,5097.048mil) on Multi-Layer And Track (319.882mil,5136.418mil)(1126.968mil,5136.418mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.899mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad IR1-A(5509.566mil,3922.126mil) on Multi-Layer And Text "+" (5549.566mil,3922.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad IR1-K(5509.566mil,3822.126mil) on Multi-Layer And Track (5559.566mil,3832.126mil)(5579.566mil,3832.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J1-1(2180mil,4845mil) on Multi-Layer And Track (2130mil,4695mil)(2130mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J1-1(2180mil,4845mil) on Multi-Layer And Track (2130mil,4795mil)(2230mil,4795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J1-1(2180mil,4845mil) on Multi-Layer And Track (2130mil,4895mil)(2230mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J1-1(2180mil,4845mil) on Multi-Layer And Track (2230mil,4695mil)(2230mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.274mil < 10mil) Between Pad J1-2(2180mil,4745mil) on Multi-Layer And Track (2130mil,4695mil)(2130mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad J1-2(2180mil,4745mil) on Multi-Layer And Track (2130mil,4695mil)(2230mil,4695mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.566mil < 10mil) Between Pad J1-2(2180mil,4745mil) on Multi-Layer And Track (2130mil,4795mil)(2230mil,4795mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.794mil < 10mil) Between Pad J1-2(2180mil,4745mil) on Multi-Layer And Track (2230mil,4695mil)(2230mil,4895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J16-1(4420mil,3615mil) on Multi-Layer And Track (4270mil,3565mil)(4470mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J16-1(4420mil,3615mil) on Multi-Layer And Track (4270mil,3665mil)(4470mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J16-1(4420mil,3615mil) on Multi-Layer And Track (4370mil,3565mil)(4370mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J16-1(4420mil,3615mil) on Multi-Layer And Track (4470mil,3565mil)(4470mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.274mil < 10mil) Between Pad J16-2(4320mil,3615mil) on Multi-Layer And Track (4270mil,3565mil)(4270mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad J16-2(4320mil,3615mil) on Multi-Layer And Track (4270mil,3565mil)(4470mil,3565mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.566mil < 10mil) Between Pad J16-2(4320mil,3615mil) on Multi-Layer And Track (4270mil,3665mil)(4470mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.794mil < 10mil) Between Pad J16-2(4320mil,3615mil) on Multi-Layer And Track (4370mil,3565mil)(4370mil,3665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J20-1(2975mil,1420mil) on Multi-Layer And Track (2925mil,1370mil)(2925mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J20-1(2975mil,1420mil) on Multi-Layer And Track (2925mil,1370mil)(3125mil,1370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J20-1(2975mil,1420mil) on Multi-Layer And Track (2925mil,1470mil)(3125mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J20-1(2975mil,1420mil) on Multi-Layer And Track (3025mil,1370mil)(3025mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad J20-2(3075mil,1420mil) on Multi-Layer And Track (2925mil,1370mil)(3125mil,1370mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.566mil < 10mil) Between Pad J20-2(3075mil,1420mil) on Multi-Layer And Track (2925mil,1470mil)(3125mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.274mil < 10mil) Between Pad J20-2(3075mil,1420mil) on Multi-Layer And Track (3025mil,1370mil)(3025mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.794mil < 10mil) Between Pad J20-2(3075mil,1420mil) on Multi-Layer And Track (3125mil,1370mil)(3125mil,1470mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J23-1(1035mil,1945mil) on Multi-Layer And Track (1085mil,1895mil)(1085mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J23-1(1035mil,1945mil) on Multi-Layer And Track (985mil,1895mil)(1185mil,1895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J23-1(1035mil,1945mil) on Multi-Layer And Track (985mil,1895mil)(985mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J23-1(1035mil,1945mil) on Multi-Layer And Track (985mil,1995mil)(1185mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.274mil < 10mil) Between Pad J23-2(1135mil,1945mil) on Multi-Layer And Track (1085mil,1895mil)(1085mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.794mil < 10mil) Between Pad J23-2(1135mil,1945mil) on Multi-Layer And Track (1185mil,1895mil)(1185mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad J23-2(1135mil,1945mil) on Multi-Layer And Track (985mil,1895mil)(1185mil,1895mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.566mil < 10mil) Between Pad J23-2(1135mil,1945mil) on Multi-Layer And Track (985mil,1995mil)(1185mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.643mil < 10mil) Between Pad J5-1(5790mil,527.204mil) on Multi-Layer And Track (5750.236mil,406.536mil)(5750.236mil,479.96mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.643mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.643mil < 10mil) Between Pad J5-1(5790mil,527.204mil) on Multi-Layer And Track (5750.236mil,574.448mil)(5750.236mil,599.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.643mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J5-2(5790mil,625.63mil) on Multi-Layer And Track (5750.236mil,574.448mil)(5750.236mil,599.646mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J5-2(5790mil,625.63mil) on Multi-Layer And Track (5750.236mil,651.614mil)(5750.236mil,678.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J5-3(5790mil,704.37mil) on Multi-Layer And Track (5750.236mil,651.614mil)(5750.236mil,678.386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J5-3(5790mil,704.37mil) on Multi-Layer And Track (5750.236mil,730.354mil)(5750.236mil,776.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J5-4(5790mil,802.796mil) on Multi-Layer And Track (5750.236mil,730.354mil)(5750.236mil,776.812mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.16mil < 10mil) Between Pad J5-4(5790mil,802.796mil) on Multi-Layer And Track (5750.236mil,828.78mil)(5750.236mil,923.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.16mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-4(5896.692mil,406.338mil) on Multi-Layer And Track (5750.236mil,406.536mil)(5806.142mil,406.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.478mil < 10mil) Between Pad J5-4(5896.692mil,406.338mil) on Multi-Layer And Track (5987.244mil,406.536mil)(6331.418mil,406.536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.478mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J5-4(5896.692mil,923.662mil) on Multi-Layer And Track (5750.236mil,923.464mil)(5806.142mil,923.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.466mil < 10mil) Between Pad J5-4(5896.692mil,923.662mil) on Multi-Layer And Track (5987.244mil,923.464mil)(6331.418mil,923.464mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.466mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J7-1(5044.566mil,3997.126mil) on Multi-Layer And Track (4994.566mil,3947.126mil)(4994.566mil,4147.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J7-1(5044.566mil,3997.126mil) on Multi-Layer And Track (4994.566mil,3947.126mil)(5094.566mil,3947.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J7-1(5044.566mil,3997.126mil) on Multi-Layer And Track (4994.566mil,4047.126mil)(5094.566mil,4047.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J7-1(5044.566mil,3997.126mil) on Multi-Layer And Track (5094.566mil,3947.126mil)(5094.566mil,4147.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.274mil < 10mil) Between Pad J7-2(5044.566mil,4097.126mil) on Multi-Layer And Track (4994.566mil,3947.126mil)(4994.566mil,4147.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad J7-2(5044.566mil,4097.126mil) on Multi-Layer And Track (4994.566mil,4047.126mil)(5094.566mil,4047.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.566mil < 10mil) Between Pad J7-2(5044.566mil,4097.126mil) on Multi-Layer And Track (4994.566mil,4147.126mil)(5094.566mil,4147.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.794mil < 10mil) Between Pad J7-2(5044.566mil,4097.126mil) on Multi-Layer And Track (5094.566mil,3947.126mil)(5094.566mil,4147.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J8-1(5879.566mil,2292.126mil) on Multi-Layer And Track (5729.566mil,2242.126mil)(5929.566mil,2242.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J8-1(5879.566mil,2292.126mil) on Multi-Layer And Track (5729.566mil,2342.126mil)(5929.566mil,2342.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J8-1(5879.566mil,2292.126mil) on Multi-Layer And Track (5829.566mil,2242.126mil)(5829.566mil,2342.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad J8-1(5879.566mil,2292.126mil) on Multi-Layer And Track (5929.566mil,2242.126mil)(5929.566mil,2342.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.274mil < 10mil) Between Pad J8-2(5779.566mil,2292.126mil) on Multi-Layer And Track (5729.566mil,2242.126mil)(5729.566mil,2342.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.274mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.507mil < 10mil) Between Pad J8-2(5779.566mil,2292.126mil) on Multi-Layer And Track (5729.566mil,2242.126mil)(5929.566mil,2242.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.507mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.566mil < 10mil) Between Pad J8-2(5779.566mil,2292.126mil) on Multi-Layer And Track (5729.566mil,2342.126mil)(5929.566mil,2342.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.794mil < 10mil) Between Pad J8-2(5779.566mil,2292.126mil) on Multi-Layer And Track (5829.566mil,2242.126mil)(5829.566mil,2342.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.794mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J9-3(5892.204mil,2040.04mil) on Multi-Layer And Track (5814.094mil,1677.836mil)(5814.094mil,2032.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.768mil < 10mil) Between Pad J9-3(5892.204mil,2040.04mil) on Multi-Layer And Track (5814.094mil,1995mil)(6226.85mil,1995mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.768mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad J9-3(5892.204mil,2040.04mil) on Multi-Layer And Track (5814.094mil,2032.166mil)(6325.276mil,2032.166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.29mil < 10mil) Between Pad LED10-A(4630mil,4450mil) on Multi-Layer And Text "+" (4630mil,4490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.29mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.447mil < 10mil) Between Pad LED10-K(4730mil,4450mil) on Multi-Layer And Track (4720mil,4500mil)(4720mil,4520mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.29mil < 10mil) Between Pad LED11-A(4920mil,4445mil) on Multi-Layer And Text "+" (4920mil,4485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.29mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.447mil < 10mil) Between Pad LED11-K(5020mil,4445mil) on Multi-Layer And Track (5010mil,4495mil)(5010mil,4515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.29mil < 10mil) Between Pad LED12-A(1490mil,1675mil) on Multi-Layer And Text "+" (1490mil,1715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.29mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.447mil < 10mil) Between Pad LED12-K(1590mil,1675mil) on Multi-Layer And Track (1580mil,1725mil)(1580mil,1745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.447mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED1-A(4740mil,1437.126mil) on Multi-Layer And Text "+" (4780mil,1437.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED1-K(4740mil,1337.126mil) on Multi-Layer And Track (4790mil,1347.126mil)(4810mil,1347.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED2-A(2285mil,2025mil) on Multi-Layer And Text "+" (2325mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED2-K(2285mil,1925mil) on Multi-Layer And Track (2335mil,1935mil)(2355mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED3-A(2530mil,2010mil) on Multi-Layer And Text "+" (2570mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED3-K(2530mil,1910mil) on Multi-Layer And Track (2580mil,1920mil)(2600mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED4-A(2785mil,2010mil) on Multi-Layer And Text "+" (2825mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED4-K(2785mil,1910mil) on Multi-Layer And Track (2835mil,1920mil)(2855mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED5-A(3025mil,2010mil) on Multi-Layer And Text "+" (3065mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED5-K(3025mil,1910mil) on Multi-Layer And Track (3075mil,1920mil)(3095mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED6-A(3285mil,2010mil) on Multi-Layer And Text "+" (3325mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED6-K(3285mil,1910mil) on Multi-Layer And Track (3335mil,1920mil)(3355mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED7-A(3555mil,2010mil) on Multi-Layer And Text "+" (3595mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED7-K(3555mil,1910mil) on Multi-Layer And Track (3605mil,1920mil)(3625mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED8-A(3800mil,2010mil) on Multi-Layer And Text "+" (3840mil,2010mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED8-K(3800mil,1910mil) on Multi-Layer And Track (3850mil,1920mil)(3870mil,1920mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.898mil < 10mil) Between Pad LED9-A(4055mil,2025mil) on Multi-Layer And Text "+" (4095mil,2025mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.898mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.294mil < 10mil) Between Pad LED9-K(4055mil,1925mil) on Multi-Layer And Track (4105mil,1935mil)(4125mil,1935mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.294mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.498mil < 10mil) Between Pad Q1-B(915mil,3315mil) on Multi-Layer And Track (870mil,3220mil)(870mil,3405mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.498mil < 10mil) Between Pad Q1-C(1035mil,3385mil) on Multi-Layer And Track (1080mil,3205mil)(1080mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.498mil < 10mil) Between Pad Q1-C(1035mil,3385mil) on Multi-Layer And Track (895mil,3430mil)(1080mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.498mil < 10mil) Between Pad Q1-E(1035mil,3245mil) on Multi-Layer And Track (1080mil,3205mil)(1080mil,3430mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.498mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.582mil < 10mil) Between Pad Q1-E(1035mil,3245mil) on Multi-Layer And Track (895mil,3195mil)(1080mil,3195mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.582mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R10-1(1949.566mil,1865mil) on Top Layer And Track (1985mil,1841.378mil)(1985mil,1888.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R10-2(2020.434mil,1865mil) on Top Layer And Track (1985mil,1841.378mil)(1985mil,1888.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R1-1(2000.868mil,2100mil) on Top Layer And Track (1965.434mil,2076.378mil)(1965.434mil,2123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R11-1(4694.566mil,2162.126mil) on Top Layer And Track (4670.944mil,2197.56mil)(4718.188mil,2197.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R11-2(4694.566mil,2232.994mil) on Top Layer And Track (4670.944mil,2197.56mil)(4718.188mil,2197.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R1-2(1930mil,2100mil) on Top Layer And Track (1965.434mil,2076.378mil)(1965.434mil,2123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R12-1(4804.566mil,2227.56mil) on Top Layer And Track (4780.944mil,2192.126mil)(4828.188mil,2192.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R12-2(4804.566mil,2156.692mil) on Top Layer And Track (4780.944mil,2192.126mil)(4828.188mil,2192.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R13-1(4904.566mil,2172.126mil) on Top Layer And Track (4880.944mil,2207.56mil)(4928.188mil,2207.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R13-2(4904.566mil,2242.994mil) on Top Layer And Track (4880.944mil,2207.56mil)(4928.188mil,2207.56mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R18-1(4465mil,1432.56mil) on Top Layer And Track (4441.378mil,1397.126mil)(4488.622mil,1397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R18-2(4465mil,1361.692mil) on Top Layer And Track (4441.378mil,1397.126mil)(4488.622mil,1397.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R19-1(5504.566mil,3342.126mil) on Top Layer And Track (5469.132mil,3318.504mil)(5469.132mil,3365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R19-2(5433.698mil,3342.126mil) on Top Layer And Track (5469.132mil,3318.504mil)(5469.132mil,3365.748mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R20-1(4210mil,1482.56mil) on Top Layer And Track (4186.378mil,1447.126mil)(4233.622mil,1447.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R20-2(4210mil,1411.692mil) on Top Layer And Track (4186.378mil,1447.126mil)(4233.622mil,1447.126mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R2-1(4725mil,4145mil) on Top Layer And Track (4760.434mil,4121.378mil)(4760.434mil,4168.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R21-1(4164.132mil,1090mil) on Top Layer And Track (4199.566mil,1066.378mil)(4199.566mil,1113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R21-2(4235mil,1090mil) on Top Layer And Track (4199.566mil,1066.378mil)(4199.566mil,1113.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R2-2(4795.868mil,4145mil) on Top Layer And Track (4760.434mil,4121.378mil)(4760.434mil,4168.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R22-1(4490mil,1100mil) on Top Layer And Track (4525.434mil,1076.378mil)(4525.434mil,1123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R22-2(4560.868mil,1100mil) on Top Layer And Track (4525.434mil,1076.378mil)(4525.434mil,1123.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R3-1(5189.132mil,3725mil) on Top Layer And Track (5224.566mil,3701.378mil)(5224.566mil,3748.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R3-2(5260mil,3725mil) on Top Layer And Track (5224.566mil,3701.378mil)(5224.566mil,3748.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R8-1(2015.868mil,1425mil) on Top Layer And Track (1980.434mil,1401.378mil)(1980.434mil,1448.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R8-2(1945mil,1425mil) on Top Layer And Track (1980.434mil,1401.378mil)(1980.434mil,1448.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.514mil < 10mil) Between Pad R9-1(2020.868mil,1635mil) on Top Layer And Track (1985.434mil,1611.378mil)(1985.434mil,1658.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.875mil < 10mil) Between Pad R9-2(1950mil,1635mil) on Top Layer And Track (1985.434mil,1611.378mil)(1985.434mil,1658.622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.875mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.816mil < 10mil) Between Pad RBL-1(1937.442mil,1070.316mil) on Multi-Layer And Track (1937.442mil,950.316mil)(1937.442mil,1010.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.816mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.489mil < 10mil) Between Pad RBL-1(1937.442mil,1070.316mil) on Multi-Layer And Track (2006.338mil,452.204mil)(2006.338mil,1204.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.247mil < 10mil) Between Pad RBL-2(1465mil,1070.316mil) on Multi-Layer And Track (1396.102mil,452.204mil)(1396.102mil,1204.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RBL-2(1465mil,1070.316mil) on Multi-Layer And Track (1457.442mil,950.316mil)(1457.442mil,1010.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.341mil < 10mil) Between Pad RBL-3(1701.22mil,1149.056mil) on Multi-Layer And Track (1396.102mil,1204.174mil)(2006.338mil,1204.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.341mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.47mil < 10mil) Between Pad RBL-3(1701.22mil,1149.056mil) on Multi-Layer And Track (1697.442mil,730.316mil)(1701.22mil,1149.056mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.47mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.247mil < 10mil) Between Pad RBL-4(1465mil,590mil) on Multi-Layer And Track (1396.102mil,452.204mil)(1396.102mil,1204.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.247mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad RBL-4(1465mil,590mil) on Multi-Layer And Track (1517.442mil,590.316mil)(1597.442mil,590.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.376mil < 10mil) Between Pad RBL-5(1937.442mil,590mil) on Multi-Layer And Track (1757.442mil,590.316mil)(1877.442mil,590.316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.376mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.489mil < 10mil) Between Pad RBL-5(1937.442mil,590mil) on Multi-Layer And Track (2006.338mil,452.204mil)(2006.338mil,1204.174mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.489mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S10-1(4485mil,430mil) on Top Layer And Track (4465mil,370mil)(4465mil,396mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S10-1(4485mil,430mil) on Top Layer And Track (4465mil,460mil)(4465mil,490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S10-2(4205mil,430mil) on Top Layer And Track (4225mil,382mil)(4225mil,400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S10-2(4205mil,430mil) on Top Layer And Track (4225mil,463mil)(4225mil,490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S1-1(3300mil,650mil) on Top Layer And Track (3320mil,590mil)(3320mil,620mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S1-1(3300mil,650mil) on Top Layer And Track (3320mil,684mil)(3320mil,710mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S11-1(4480mil,200mil) on Top Layer And Track (4460mil,140mil)(4460mil,166mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S11-1(4480mil,200mil) on Top Layer And Track (4460mil,230mil)(4460mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S11-2(4200mil,200mil) on Top Layer And Track (4220mil,152mil)(4220mil,170mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S11-2(4200mil,200mil) on Top Layer And Track (4220mil,233mil)(4220mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S1-2(3580mil,650mil) on Top Layer And Track (3560mil,590mil)(3560mil,617mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S1-2(3580mil,650mil) on Top Layer And Track (3560mil,680mil)(3560mil,698mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S12-1(4490mil,-35mil) on Top Layer And Track (4470mil,-5mil)(4470mil,25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S12-1(4490mil,-35mil) on Top Layer And Track (4470mil,-95mil)(4470mil,-69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S12-2(4210mil,-35mil) on Top Layer And Track (4230mil,-2mil)(4230mil,25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S12-2(4210mil,-35mil) on Top Layer And Track (4230mil,-83mil)(4230mil,-65mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S13-1(4925mil,685mil) on Top Layer And Track (4905mil,625mil)(4905mil,651mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S13-1(4925mil,685mil) on Top Layer And Track (4905mil,715mil)(4905mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S13-2(4645mil,685mil) on Top Layer And Track (4665mil,637mil)(4665mil,655mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S13-2(4645mil,685mil) on Top Layer And Track (4665mil,718mil)(4665mil,745mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S14-1(4925mil,440mil) on Top Layer And Track (4905mil,380mil)(4905mil,406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S14-1(4925mil,440mil) on Top Layer And Track (4905mil,470mil)(4905mil,500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S14-2(4645mil,440mil) on Top Layer And Track (4665mil,392mil)(4665mil,410mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S14-2(4645mil,440mil) on Top Layer And Track (4665mil,473mil)(4665mil,500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S15-1(4935mil,190mil) on Top Layer And Track (4915mil,130mil)(4915mil,156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S15-1(4935mil,190mil) on Top Layer And Track (4915mil,220mil)(4915mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S15-2(4655mil,190mil) on Top Layer And Track (4675mil,142mil)(4675mil,160mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S15-2(4655mil,190mil) on Top Layer And Track (4675mil,223mil)(4675mil,250mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S16-1(4935mil,-35mil) on Top Layer And Track (4915mil,-5mil)(4915mil,25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S16-1(4935mil,-35mil) on Top Layer And Track (4915mil,-95mil)(4915mil,-69mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S16-2(4655mil,-35mil) on Top Layer And Track (4675mil,-2mil)(4675mil,25mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S16-2(4655mil,-35mil) on Top Layer And Track (4675mil,-83mil)(4675mil,-65mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S17-1(3590mil,1115mil) on Top Layer And Track (3570mil,1055mil)(3570mil,1081mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S17-1(3590mil,1115mil) on Top Layer And Track (3570mil,1145mil)(3570mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S17-2(3310mil,1115mil) on Top Layer And Track (3330mil,1067mil)(3330mil,1085mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S17-2(3310mil,1115mil) on Top Layer And Track (3330mil,1148mil)(3330mil,1175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S18-1(3595mil,1365mil) on Top Layer And Track (3575mil,1305mil)(3575mil,1331mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S18-1(3595mil,1365mil) on Top Layer And Track (3575mil,1395mil)(3575mil,1425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S18-2(3315mil,1365mil) on Top Layer And Track (3335mil,1317mil)(3335mil,1335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S18-2(3315mil,1365mil) on Top Layer And Track (3335mil,1398mil)(3335mil,1425mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S2-1(3295mil,430mil) on Top Layer And Track (3315mil,370mil)(3315mil,400mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S2-1(3295mil,430mil) on Top Layer And Track (3315mil,464mil)(3315mil,490mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S2-2(3575mil,430mil) on Top Layer And Track (3555mil,370mil)(3555mil,397mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S2-2(3575mil,430mil) on Top Layer And Track (3555mil,460mil)(3555mil,478mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S3-1(3300mil,195mil) on Top Layer And Track (3320mil,135mil)(3320mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S3-1(3300mil,195mil) on Top Layer And Track (3320mil,229mil)(3320mil,255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S3-2(3580mil,195mil) on Top Layer And Track (3560mil,135mil)(3560mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S3-2(3580mil,195mil) on Top Layer And Track (3560mil,225mil)(3560mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S4-1(3290mil,-55mil) on Top Layer And Track (3310mil,-115mil)(3310mil,-85mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S4-1(3290mil,-55mil) on Top Layer And Track (3310mil,-21mil)(3310mil,5mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S4-2(3570mil,-55mil) on Top Layer And Track (3550mil,-115mil)(3550mil,-88mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S4-2(3570mil,-55mil) on Top Layer And Track (3550mil,-25mil)(3550mil,-7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S5-1(3785mil,655mil) on Top Layer And Track (3805mil,595mil)(3805mil,625mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S5-1(3785mil,655mil) on Top Layer And Track (3805mil,689mil)(3805mil,715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S5-2(4065mil,655mil) on Top Layer And Track (4045mil,595mil)(4045mil,622mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S5-2(4065mil,655mil) on Top Layer And Track (4045mil,685mil)(4045mil,703mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S6-1(3770mil,425mil) on Top Layer And Track (3790mil,365mil)(3790mil,395mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S6-1(3770mil,425mil) on Top Layer And Track (3790mil,459mil)(3790mil,485mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S6-2(4050mil,425mil) on Top Layer And Track (4030mil,365mil)(4030mil,392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S6-2(4050mil,425mil) on Top Layer And Track (4030mil,455mil)(4030mil,473mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S7-1(3755mil,195mil) on Top Layer And Track (3775mil,135mil)(3775mil,165mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S7-1(3755mil,195mil) on Top Layer And Track (3775mil,229mil)(3775mil,255mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S7-2(4035mil,195mil) on Top Layer And Track (4015mil,135mil)(4015mil,162mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S7-2(4035mil,195mil) on Top Layer And Track (4015mil,225mil)(4015mil,243mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S8-1(3755mil,-45mil) on Top Layer And Track (3775mil,-105mil)(3775mil,-75mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S8-1(3755mil,-45mil) on Top Layer And Track (3775mil,-11mil)(3775mil,15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S8-2(4035mil,-45mil) on Top Layer And Track (4015mil,-105mil)(4015mil,-78mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S8-2(4035mil,-45mil) on Top Layer And Track (4015mil,-15mil)(4015mil,3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad S9-1(4485mil,670mil) on Top Layer And Track (4465mil,610mil)(4465mil,636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S9-1(4485mil,670mil) on Top Layer And Track (4465mil,700mil)(4465mil,730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1mil < 10mil) Between Pad S9-2(4205mil,670mil) on Top Layer And Track (4225mil,622mil)(4225mil,640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4mil < 10mil) Between Pad S9-2(4205mil,670mil) on Top Layer And Track (4225mil,703mil)(4225mil,730mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-1(205mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-10(655mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-11(655mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-12(605mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-13(555mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-14(505mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-15(455mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-16(405mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-17(355mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-18(305mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-19(255mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-2(255mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-20(205mil,2992.796mil) on Top Layer And Track (176.456mil,2936.3mil)(683.544mil,2936.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-3(305mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-4(355mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-5(405mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-6(455mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-7(505mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-8(555mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.897mil < 10mil) Between Pad U11-9(605mil,2717.204mil) on Top Layer And Track (176.456mil,2773.7mil)(683.544mil,2773.7mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.897mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-1(995mil,1550mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-10(1215mil,1250mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-11(1215mil,1300mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-12(1215mil,1350mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-13(1215mil,1400mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-14(1215mil,1450mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-15(1215mil,1500mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-16(1215mil,1550mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-2(995mil,1500mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-3(995mil,1450mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-4(995mil,1400mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-5(995mil,1350mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-6(995mil,1300mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-7(995mil,1250mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.404mil < 10mil) Between Pad U12-8(995mil,1200mil) on Top Layer And Track (1045mil,1175mil)(1045mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.404mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.216mil < 10mil) Between Pad U12-9(1215mil,1200mil) on Top Layer And Track (1165mil,1175mil)(1165mil,1575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.216mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.222mil < 10mil) Between Pad U2-1(5620mil,1260mil) on Multi-Layer And Track (5647mil,1260mil)(5725mil,1260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.223mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.128mil < 10mil) Between Pad U2-2(5620mil,1360mil) on Multi-Layer And Track (5648mil,1360mil)(5725mil,1360mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.128mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.81mil < 10mil) Between Pad U2-3(5620mil,1460mil) on Multi-Layer And Track (5649mil,1460mil)(5725mil,1460mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.81mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad U9-1(2339.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-10(3239.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-11(3339.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-12(3439.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-13(3539.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-14(3639.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-15(3739.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-16(3839.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-17(3939.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-18(4039.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-19(4139.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-2(2439.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-20(4239.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-21(4239.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-22(4139.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-23(4039.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-24(3939.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-25(3839.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-26(3739.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-27(3639.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-28(3539.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-29(3439.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-3(2539.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-30(3339.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-31(3239.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-32(3139.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-33(3039.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-34(2939.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-35(2839.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-36(2739.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-37(2639.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-38(2539.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-39(2439.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-4(2639.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.729mil < 10mil) Between Pad U9-40(2339.842mil,3240.434mil) on Multi-Layer And Track (2289.842mil,3190.434mil)(4289.842mil,3190.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.729mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-5(2739.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-6(2839.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-7(2939.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-8(3039.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.973mil < 10mil) Between Pad U9-9(3139.842mil,2640.434mil) on Multi-Layer And Track (2289.842mil,2690.434mil)(4289.842mil,2690.434mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.973mil]
Rule Violations :404

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (6.618mil < 10mil) Between Arc (2285mil,1975mil) on Top Overlay And Text "LED2" (2170mil,2090mil) on Top Overlay Silk Text to Silk Clearance [6.618mil]
   Violation between Silk To Silk Clearance Constraint: (5.402mil < 10mil) Between Text "1" (590mil,1585mil) on Top Overlay And Track (560mil,1555mil)(760mil,1555mil) on Top Overlay Silk Text to Silk Clearance [5.402mil]
   Violation between Silk To Silk Clearance Constraint: (8.74mil < 10mil) Between Text "2" (690mil,1605mil) on Top Overlay And Track (560mil,1555mil)(760mil,1555mil) on Top Overlay Silk Text to Silk Clearance [8.74mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "7" (590mil,1145mil) on Top Overlay And Track (560mil,1155mil)(760mil,1155mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (2.063mil < 10mil) Between Text "8" (690mil,1145mil) on Top Overlay And Track (560mil,1155mil)(760mil,1155mil) on Top Overlay Silk Text to Silk Clearance [2.063mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "S11" (4166mil,294mil) on Top Overlay And Track (4225mil,370mil)(4465mil,370mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
   Violation between Silk To Silk Clearance Constraint: (2.019mil < 10mil) Between Text "S16" (4621mil,59mil) on Top Overlay And Track (4675mil,130mil)(4915mil,130mil) on Top Overlay Silk Text to Silk Clearance [2.019mil]
   Violation between Silk To Silk Clearance Constraint: (3.019mil < 10mil) Between Text "S2" (3261mil,524mil) on Top Overlay And Track (3320mil,590mil)(3320mil,620mil) on Top Overlay Silk Text to Silk Clearance [3.019mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "S2" (3261mil,524mil) on Top Overlay And Track (3320mil,590mil)(3560mil,590mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "S6" (3736mil,519mil) on Top Overlay And Track (3805mil,595mil)(4045mil,595mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "S7" (3721mil,289mil) on Top Overlay And Track (3790mil,365mil)(3790mil,395mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
   Violation between Silk To Silk Clearance Constraint: (7.019mil < 10mil) Between Text "S7" (3721mil,289mil) on Top Overlay And Track (3790mil,365mil)(4030mil,365mil) on Top Overlay Silk Text to Silk Clearance [7.019mil]
Rule Violations :12

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Room 单片机实验开发板 (Bounding Region = (2630mil, 390mil, 9275mil, 6050mil) (InComponentClass('单片机实验开发板'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 452
Waived Violations : 0
Time Elapsed        : 00:00:06