GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\ADC_receiver.v'
Analyzing Verilog file 'C:\Users\GuilhermeY\Github\GowinFPGA\GowinProjects\adc_card\src\gowin_rpll_27_to_84.v'
ERROR (EX0302) : No valid top module found
GowinSynthesis finish
