Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Jul 29 21:12:35 2021
| Host         : LAPTOP-0FSA8U4L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/EX_MEM/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[100]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[101]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[102]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[103]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[104]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[108]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[109]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[111]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[114]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[115]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[116]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[117]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[119]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[120]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[121]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[122]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[123]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[124]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[125]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[127]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[141]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[142]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[143]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[144]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[145]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[146]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[147]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[150]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[151]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[152]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[153]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[154]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[155]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[156]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[157]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[158]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[159]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[160]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[161]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[32]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[33]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[34]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[35]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[36]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[71]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[72]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[73]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[74]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[75]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[76]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[77]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[78]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[79]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[80]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[81]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[82]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[83]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[84]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[85]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[86]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[87]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[88]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[89]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[90]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[91]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[92]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[93]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[94]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[95]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[96]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[97]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[98]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/ID_EX/q_reg[99]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[32]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[33]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[34]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[35]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[36]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[37]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[38]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[39]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[40]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[41]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[42]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[43]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[44]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[45]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[46]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[47]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[48]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[49]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[50]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[51]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[52]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[53]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[54]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[55]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[56]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[57]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[58]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[59]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[60]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[61]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[62]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/IF_ID/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[103]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[104]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[105]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[106]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[107]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[108]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[109]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[110]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[111]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[112]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[113]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[114]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[115]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[116]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[117]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[118]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[119]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[120]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[121]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[122]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[123]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[124]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[125]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[126]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[127]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[128]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[129]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[130]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[131]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[132]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[133]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[134]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[136]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[137]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[138]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[171]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[37]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[38]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[39]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[40]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[41]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[42]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[43]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[44]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[45]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[46]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[47]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[48]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[49]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[50]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[51]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[52]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[53]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[54]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[55]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[56]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[57]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[58]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[59]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[60]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[61]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[62]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[63]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[64]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[65]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[66]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[67]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[68]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[69]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/MEM_WR/q_reg[70]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/base_control/dataout_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu/DataRoad/mem/ext_control/dataout_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 68 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.046        0.000                      0                10621        0.057        0.000                      0                10605        7.000        0.000                       0                  6183  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                                       ------------       ----------      --------------
clk_11M0592                                                                                 {0.000 45.211}     90.422          11.059          
clk_25/inst/clk_in1                                                                         {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                                        {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0                                                                        {0.000 10.000}     20.000          50.000          
clk_50M                                                                                     {0.000 10.000}     20.000          50.000          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}     33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25/inst/clk_in1                                                                                                                                                                                                                           7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                             21.185        0.000                      0                 9342        0.057        0.000                      0                 9342       18.870        0.000                       0                  5605  
  clkfbout_clk_wiz_0                                                                                                                                                                                                                         18.408        0.000                       0                     3  
clk_50M                                                                                          12.651        0.000                      0                  124        0.182        0.000                      0                  124        9.500        0.000                       0                    91  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.306        0.000                      0                  928        0.085        0.000                      0                  928       15.370        0.000                       0                   483  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50M                                                                                     clk_out1_clk_wiz_0                                                                                1.046        0.000                      0                 1628        1.316        0.000                      0                 1628  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  clk_out1_clk_wiz_0                                                                               32.084        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                          clk_50M                                                                                          12.158        0.000                      0                  141        0.089        0.000                      0                  141  
clk_out1_clk_wiz_0                                                                          dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       38.816        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_clk_wiz_0                                                                          clk_out1_clk_wiz_0                                                                               37.832        0.000                      0                   91        0.305        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.889        0.000                      0                  100        0.363        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25/inst/clk_in1
  To Clock:  clk_25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.185ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.556ns  (logic 2.939ns (15.838%)  route 15.617ns (84.162%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.025    17.253    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    17.358 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.587    17.945    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.108    18.053 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.730    18.783    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.296    19.079 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.853    19.932    u_ila_0/inst/ila_core_inst/probe7[13]
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/CLK
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.127    41.312    
    SLICE_X64Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195    41.117    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8
  -------------------------------------------------------------------
                         required time                         41.117    
                         arrival time                         -19.932    
  -------------------------------------------------------------------
                         slack                                 21.185    

Slack (MET) :             21.198ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.547ns  (logic 2.939ns (15.846%)  route 15.608ns (84.154%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.025    17.253    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    17.358 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.587    17.945    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.108    18.053 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.730    18.783    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.296    19.079 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.844    19.923    cpu/DataRoad/base_control/addr[13]
    SLICE_X62Y95         FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.433    41.435    cpu/DataRoad/base_control/clk
    SLICE_X62Y95         FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/C
                         clock pessimism              0.007    41.442    
                         clock uncertainty           -0.127    41.315    
    SLICE_X62Y95         FDCE (Setup_fdce_C_D)       -0.194    41.121    cpu/DataRoad/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         41.121    
                         arrival time                         -19.923    
  -------------------------------------------------------------------
                         slack                                 21.198    

Slack (MET) :             21.269ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.456ns  (logic 2.939ns (15.925%)  route 15.517ns (84.075%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.025    17.253    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    17.358 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.587    17.945    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.108    18.053 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.730    18.783    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.296    19.079 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.753    19.832    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[13]
    SLICE_X65Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.431    41.433    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X65Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.007    41.440    
                         clock uncertainty           -0.127    41.313    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)       -0.212    41.101    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         41.101    
                         arrival time                         -19.832    
  -------------------------------------------------------------------
                         slack                                 21.269    

Slack (MET) :             21.303ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.347ns  (logic 2.965ns (16.160%)  route 15.382ns (83.840%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.296 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.067ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.013    17.242    cpu/DataRoad/pc/en
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.105    17.347 r  cpu/DataRoad/pc/physical_pc[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.509    17.856    cpu/DataRoad/pc/new_pc_branch[9]
    SLICE_X76Y106        LUT3 (Prop_lut3_I2_O)        0.126    17.982 r  cpu/DataRoad/pc/physical_pc[7]_INST_0/O
                         net (fo=1, routed)           0.745    18.726    cpu/DataRoad/EX_MEM/physical_pc[7]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.304    19.030 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_13/O
                         net (fo=3, routed)           0.693    19.723    cpu/DataRoad/base_control/addr[7]
    SLICE_X65Y100        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.294    41.296    cpu/DataRoad/base_control/clk
    SLICE_X65Y100        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[7]/C
                         clock pessimism              0.067    41.363    
                         clock uncertainty           -0.127    41.235    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.209    41.026    cpu/DataRoad/base_control/base_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         41.026    
                         arrival time                         -19.723    
  -------------------------------------------------------------------
                         slack                                 21.303    

Slack (MET) :             21.328ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.579ns  (logic 2.965ns (15.959%)  route 15.614ns (84.041%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.013    17.242    cpu/DataRoad/pc/en
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.105    17.347 r  cpu/DataRoad/pc/physical_pc[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.509    17.856    cpu/DataRoad/pc/new_pc_branch[9]
    SLICE_X76Y106        LUT3 (Prop_lut3_I2_O)        0.126    17.982 r  cpu/DataRoad/pc/physical_pc[7]_INST_0/O
                         net (fo=1, routed)           0.745    18.726    cpu/DataRoad/EX_MEM/physical_pc[7]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.304    19.030 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_13/O
                         net (fo=3, routed)           0.924    19.955    u_ila_0/inst/ila_core_inst/probe7[7]
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/CLK
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.127    41.312    
    SLICE_X64Y91         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.029    41.283    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8
  -------------------------------------------------------------------
                         required time                         41.283    
                         arrival time                         -19.955    
  -------------------------------------------------------------------
                         slack                                 21.328    

Slack (MET) :             21.330ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.417ns  (logic 2.965ns (16.099%)  route 15.452ns (83.901%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.013    17.242    cpu/DataRoad/pc/en
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.105    17.347 r  cpu/DataRoad/pc/physical_pc[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.509    17.856    cpu/DataRoad/pc/new_pc_branch[9]
    SLICE_X76Y106        LUT3 (Prop_lut3_I2_O)        0.126    17.982 r  cpu/DataRoad/pc/physical_pc[7]_INST_0/O
                         net (fo=1, routed)           0.745    18.726    cpu/DataRoad/EX_MEM/physical_pc[7]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.304    19.030 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_13/O
                         net (fo=3, routed)           0.763    19.793    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[7]
    SLICE_X65Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.431    41.433    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X65Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.007    41.440    
                         clock uncertainty           -0.127    41.313    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.189    41.124    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         41.124    
                         arrival time                         -19.793    
  -------------------------------------------------------------------
                         slack                                 21.330    

Slack (MET) :             21.424ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.316ns  (logic 2.765ns (15.096%)  route 15.551ns (84.904%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.011    17.239    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    17.344 r  cpu/DataRoad/pc/physical_pc[12]_INST_0_i_1/O
                         net (fo=2, routed)           0.609    17.953    cpu/DataRoad/pc/new_pc_branch[14]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.105    18.058 r  cpu/DataRoad/pc/physical_pc[12]_INST_0/O
                         net (fo=1, routed)           0.525    18.582    cpu/DataRoad/EX_MEM/physical_pc[12]
    SLICE_X70Y107        LUT3 (Prop_lut3_I1_O)        0.125    18.707 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_8/O
                         net (fo=3, routed)           0.984    19.692    u_ila_0/inst/ila_core_inst/probe7[12]
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/CLK
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.127    41.312    
    SLICE_X64Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.196    41.116    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                         -19.692    
  -------------------------------------------------------------------
                         slack                                 21.424    

Slack (MET) :             21.482ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.399ns  (logic 2.948ns (16.022%)  route 15.451ns (83.978%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          1.994    17.223    cpu/DataRoad/pc/en
    SLICE_X77Y108        LUT5 (Prop_lut5_I3_O)        0.105    17.328 r  cpu/DataRoad/pc/physical_pc[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.769    18.097    cpu/DataRoad/pc/new_pc_branch[11]
    SLICE_X72Y106        LUT3 (Prop_lut3_I2_O)        0.127    18.224 r  cpu/DataRoad/pc/physical_pc[9]_INST_0/O
                         net (fo=1, routed)           0.363    18.587    cpu/DataRoad/EX_MEM/physical_pc[9]
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.286    18.873 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_11/O
                         net (fo=3, routed)           0.902    19.775    u_ila_0/inst/ila_core_inst/probe7[9]
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/CLK
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.127    41.312    
    SLICE_X64Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    41.258    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8
  -------------------------------------------------------------------
                         required time                         41.258    
                         arrival time                         -19.775    
  -------------------------------------------------------------------
                         slack                                 21.482    

Slack (MET) :             21.499ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.395ns  (logic 2.930ns (15.928%)  route 15.465ns (84.072%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          1.952    17.180    cpu/DataRoad/pc/en
    SLICE_X75Y103        LUT5 (Prop_lut5_I3_O)        0.105    17.285 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.629    17.915    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X74Y105        LUT3 (Prop_lut3_I2_O)        0.127    18.042 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.555    18.597    cpu/DataRoad/EX_MEM/physical_pc[3]
    SLICE_X72Y105        LUT3 (Prop_lut3_I1_O)        0.268    18.865 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.906    19.771    u_ila_0/inst/ila_core_inst/probe7[3]
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/CLK
                         clock pessimism              0.007    41.439    
                         clock uncertainty           -0.127    41.312    
    SLICE_X64Y91         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    41.270    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8
  -------------------------------------------------------------------
                         required time                         41.270    
                         arrival time                         -19.771    
  -------------------------------------------------------------------
                         slack                                 21.499    

Slack (MET) :             21.517ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.186ns  (logic 2.937ns (16.150%)  route 15.249ns (83.850%))
  Logic Levels:           18  (BUFG=1 LUT2=1 LUT3=5 LUT5=4 LUT6=7)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.984     5.700    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X70Y114        LUT6 (Prop_lut6_I3_O)        0.105     5.805 r  cpu/DataRoad/mem/ext_control/DataOut[12]_INST_0/O
                         net (fo=2, routed)           0.655     6.460    cpu/DataRoad/EX_MEM/DataOut[12]
    SLICE_X75Y117        LUT6 (Prop_lut6_I0_O)        0.105     6.565 r  cpu/DataRoad/EX_MEM/regs_i_68/O
                         net (fo=1, routed)           0.467     7.032    cpu/DataRoad/EX_MEM/p_0_in[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I2_O)        0.105     7.137 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.344     7.482    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.108     7.590 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.604     8.194    cpu/DataRoad/EX_MEM/last_before_last_alu_result[4]
    SLICE_X75Y121        LUT3 (Prop_lut3_I0_O)        0.267     8.461 r  cpu/DataRoad/EX_MEM/q[44]_i_9/O
                         net (fo=78, routed)          1.137     9.597    cpu/DataRoad/ID_EX/q_reg[44]_1
    SLICE_X78Y128        LUT6 (Prop_lut6_I2_O)        0.105     9.702 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    10.380    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    10.485 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    11.114    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    11.219 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    11.897    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    12.002 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    12.540    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    12.645 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    13.123    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    13.228 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    13.807    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    14.071 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    15.147    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    15.228 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.012    17.241    cpu/DataRoad/pc/en
    SLICE_X76Y108        LUT5 (Prop_lut5_I3_O)        0.105    17.346 r  cpu/DataRoad/pc/physical_pc[17]_INST_0_i_1/O
                         net (fo=2, routed)           0.481    17.827    cpu/DataRoad/pc/new_pc_branch[19]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.107    17.934 r  cpu/DataRoad/pc/physical_pc[17]_INST_0/O
                         net (fo=1, routed)           0.480    18.414    cpu/DataRoad/EX_MEM/physical_pc[17]
    SLICE_X70Y106        LUT3 (Prop_lut3_I1_O)        0.295    18.709 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_3/O
                         net (fo=3, routed)           0.853    19.562    u_ila_0/inst/ila_core_inst/probe7[17]
    SLICE_X64Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.429    41.431    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/CLK
                         clock pessimism              0.007    41.438    
                         clock uncertainty           -0.127    41.311    
    SLICE_X64Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    41.079    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8
  -------------------------------------------------------------------
                         required time                         41.079    
                         arrival time                         -19.562    
  -------------------------------------------------------------------
                         slack                                 21.517    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.581     0.583    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y105        FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDRE (Prop_fdre_C_Q)         0.164     0.747 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][136]/Q
                         net (fo=1, routed)           0.103     0.849    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[25]
    RAMB36_X3Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.890     0.892    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/out
    RAMB36_X3Y20         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.637    
    RAMB36_X3Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     0.792    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][208]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.639     0.641    u_ila_0/inst/ila_core_inst/out
    SLICE_X76Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y95         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][208]/Q
                         net (fo=1, routed)           0.103     0.908    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[25]
    RAMB36_X4Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.952     0.954    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X4Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.696    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155     0.851    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.153%)  route 0.192ns (50.848%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.686ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.684     0.686    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X37Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     0.827 f  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state_reg[0]/Q
                         net (fo=23, routed)          0.192     1.020    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/current_state[0]
    SLICE_X36Y100        LUT6 (Prop_lut6_I5_O)        0.045     1.065 r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[2]_i_1/O
                         net (fo=1, routed)           0.000     1.065    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[2]
    SLICE_X36Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.889     0.891    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/s_dclk_o
    SLICE_X36Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]/C
                         clock pessimism             -0.005     0.886    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.121     1.007    u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][203]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.954ns
    Source Clock Delay      (SCD):    0.641ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.639     0.641    u_ila_0/inst/ila_core_inst/out
    SLICE_X76Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][203]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_fdre_C_Q)         0.164     0.805 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][203]/Q
                         net (fo=1, routed)           0.104     0.910    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[21]
    RAMB36_X4Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.952     0.954    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/out
    RAMB36_X4Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.696    
    RAMB36_X4Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.155     0.851    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.910    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.116%)  route 0.104ns (38.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.955ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.640     0.642    u_ila_0/inst/ila_core_inst/out
    SLICE_X76Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y98         FDRE (Prop_fdre_C_Q)         0.164     0.806 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][43]/Q
                         net (fo=1, routed)           0.104     0.911    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X4Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.953     0.955    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/out
    RAMB36_X4Y19         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.258     0.697    
    RAMB36_X4Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     0.852    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.641%)  route 0.308ns (62.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.587     0.589    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X43Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.730 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[5]/Q
                         net (fo=1, routed)           0.308     1.038    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg_n_0_[5]
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.083 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[4]_i_1__14/O
                         net (fo=1, routed)           0.000     1.083    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[4]
    SLICE_X43Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.928     0.930    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X43Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism             -0.005     0.925    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.092     1.017    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.083    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.480%)  route 0.197ns (48.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.655ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.653     0.655    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X44Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y99         FDRE (Prop_fdre_C_Q)         0.164     0.819 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.197     1.016    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg_n_0_[9]
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.061 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[8]_i_1__14/O
                         net (fo=1, routed)           0.000     1.061    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow[8]
    SLICE_X44Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.858     0.860    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/s_dclk_o
    SLICE_X44Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism             -0.005     0.855    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.121     0.976    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.976    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.647     0.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     0.790 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.108     0.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.918     0.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.257     0.662    
    SLICE_X46Y82         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][244]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.513%)  route 0.123ns (45.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.960ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.644     0.646    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y89         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][244]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.148     0.794 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][244]/Q
                         net (fo=1, routed)           0.123     0.918    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[28]
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.958     0.960    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X3Y17         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.237     0.723    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[29])
                                                      0.102     0.825    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.825    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][79]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.148ns (54.471%)  route 0.124ns (45.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.962ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.646     0.648    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.148     0.796 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][79]/Q
                         net (fo=1, routed)           0.124     0.920    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X3Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.960     0.962    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/out
    RAMB36_X3Y18         RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.237     0.725    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.102     0.827    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y19     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X4Y18     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         40.000      37.528     RAMB36_X3Y20     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y82     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         20.000      18.870     SLICE_X46Y81     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         20.000      18.408     BUFGCTRL_X0Y3    clk_25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.651ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.182ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.651ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.343ns  (logic 1.232ns (16.777%)  route 6.111ns (83.223%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.849     7.460    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y122        LUT5 (Prop_lut5_I2_O)        0.105     7.565 r  cpu/DataRoad/EX_MEM/regs_i_40/O
                         net (fo=1, routed)           0.493     8.058    cpu/DataRoad/EX_MEM/real_DataOut__124[24]
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.105     8.163 r  cpu/DataRoad/EX_MEM/regs_i_8/O
                         net (fo=38, routed)          1.526     9.689    cpu/DataRoad/EX_MEM/last_before_last_alu_result[23]
    SLICE_X66Y125        LUT3 (Prop_lut3_I0_O)        0.264     9.953 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           1.974    11.927    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.115    12.042 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    12.042    cpu/DataRoad/mem/ext_control/real_DataIn[24]
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.229    24.660    
                         clock uncertainty           -0.035    24.624    
    SLICE_X63Y117        FDRE (Setup_fdre_C_D)        0.069    24.693    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.693    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                 12.651    

Slack (MET) :             12.717ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 1.426ns (19.495%)  route 5.889ns (80.505%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.715     7.327    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y125        LUT5 (Prop_lut5_I2_O)        0.105     7.432 r  cpu/DataRoad/EX_MEM/regs_i_39/O
                         net (fo=1, routed)           0.357     7.789    cpu/DataRoad/EX_MEM/real_DataOut__124[25]
    SLICE_X70Y125        LUT3 (Prop_lut3_I0_O)        0.105     7.894 r  cpu/DataRoad/EX_MEM/regs_i_7/O
                         net (fo=38, routed)          1.145     9.039    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X65Y126        LUT3 (Prop_lut3_I0_O)        0.285     9.324 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           2.402    11.725    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.288    12.013 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    12.013    cpu/DataRoad/mem/ext_control/real_DataIn[25]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.229    24.660    
                         clock uncertainty           -0.035    24.624    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.106    24.730    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                 12.717    

Slack (MET) :             12.754ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 1.407ns (19.422%)  route 5.837ns (80.578%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.660     7.271    cpu/DataRoad/ID_EX/Registers_reg[0][22][0]
    SLICE_X70Y123        LUT5 (Prop_lut5_I2_O)        0.105     7.376 r  cpu/DataRoad/ID_EX/regs_i_42/O
                         net (fo=1, routed)           0.314     7.690    cpu/DataRoad/ID_EX/real_DataOut__124[22]
    SLICE_X71Y123        LUT3 (Prop_lut3_I0_O)        0.108     7.798 r  cpu/DataRoad/ID_EX/regs_i_10/O
                         net (fo=38, routed)          1.646     9.444    cpu/DataRoad/EX_MEM/q_reg[93][0]
    SLICE_X64Y126        LUT3 (Prop_lut3_I0_O)        0.287     9.731 r  cpu/DataRoad/EX_MEM/mem_i_10/O
                         net (fo=2, routed)           1.948    11.679    cpu/DataRoad/mem/ext_control/DataIn[22]
    SLICE_X62Y120        LUT3 (Prop_lut3_I2_O)        0.264    11.943 r  cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000    11.943    cpu/DataRoad/mem/ext_control/real_DataIn[22]
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.229    24.657    
                         clock uncertainty           -0.035    24.621    
    SLICE_X62Y120        FDRE (Setup_fdre_C_D)        0.076    24.697    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         24.697    
                         arrival time                         -11.943    
  -------------------------------------------------------------------
                         slack                                 12.754    

Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 1.417ns (19.843%)  route 5.724ns (80.157%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 24.425 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.523     7.135    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X71Y119        LUT5 (Prop_lut5_I2_O)        0.105     7.240 r  cpu/DataRoad/EX_MEM/regs_i_57/O
                         net (fo=1, routed)           0.511     7.751    cpu/DataRoad/EX_MEM/real_DataOut__124[7]
    SLICE_X71Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.875 r  cpu/DataRoad/EX_MEM/regs_i_25/O
                         net (fo=38, routed)          1.121     8.996    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X72Y119        LUT3 (Prop_lut3_I0_O)        0.267     9.263 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=5, routed)           2.299    11.562    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X65Y120        LUT3 (Prop_lut3_I0_O)        0.278    11.840 r  cpu/DataRoad/mem/ext_control/ext_datain[15]_i_1/O
                         net (fo=1, routed)           0.000    11.840    cpu/DataRoad/mem/ext_control/real_DataIn[15]
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.286    24.425    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.229    24.655    
                         clock uncertainty           -0.035    24.619    
    SLICE_X65Y120        FDRE (Setup_fdre_C_D)        0.069    24.688    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         24.688    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.866ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.412ns (19.713%)  route 5.751ns (80.287%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.841     7.453    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.105     7.558 r  cpu/DataRoad/EX_MEM/regs_i_35/O
                         net (fo=1, routed)           0.357     7.915    cpu/DataRoad/EX_MEM/real_DataOut__124[29]
    SLICE_X72Y124        LUT3 (Prop_lut3_I0_O)        0.105     8.020 r  cpu/DataRoad/EX_MEM/regs_i_3/O
                         net (fo=38, routed)          1.274     9.293    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X64Y125        LUT3 (Prop_lut3_I0_O)        0.265     9.558 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           2.009    11.567    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X64Y118        LUT3 (Prop_lut3_I2_O)        0.294    11.861 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    11.861    cpu/DataRoad/mem/ext_control/real_DataIn[29]
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.229    24.657    
                         clock uncertainty           -0.035    24.621    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.106    24.727    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -11.861    
  -------------------------------------------------------------------
                         slack                                 12.866    

Slack (MET) :             12.942ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.055ns  (logic 1.222ns (17.320%)  route 5.833ns (82.680%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.845     7.457    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.105     7.562 r  cpu/DataRoad/EX_MEM/regs_i_47/O
                         net (fo=1, routed)           0.527     8.088    cpu/DataRoad/EX_MEM/real_DataOut__124[17]
    SLICE_X72Y124        LUT3 (Prop_lut3_I0_O)        0.105     8.193 r  cpu/DataRoad/EX_MEM/regs_i_15/O
                         net (fo=38, routed)          1.146     9.339    cpu/DataRoad/EX_MEM/last_before_last_alu_result[17]
    SLICE_X68Y124        LUT3 (Prop_lut3_I0_O)        0.105     9.444 r  cpu/DataRoad/EX_MEM/mem_i_15/O
                         net (fo=2, routed)           2.046    11.490    cpu/DataRoad/mem/ext_control/DataIn[17]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.264    11.754 r  cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1/O
                         net (fo=1, routed)           0.000    11.754    cpu/DataRoad/mem/ext_control/real_DataIn[17]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.229    24.660    
                         clock uncertainty           -0.035    24.624    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.072    24.696    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.696    
                         arrival time                         -11.754    
  -------------------------------------------------------------------
                         slack                                 12.942    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 1.241ns (17.655%)  route 5.788ns (82.345%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.622     7.233    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.105     7.338 r  cpu/DataRoad/EX_MEM/regs_i_36/O
                         net (fo=1, routed)           0.527     7.865    cpu/DataRoad/EX_MEM/real_DataOut__124[28]
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.105     7.970 r  cpu/DataRoad/EX_MEM/regs_i_4/O
                         net (fo=38, routed)          1.311     9.281    cpu/DataRoad/EX_MEM/last_before_last_alu_result[27]
    SLICE_X63Y125        LUT3 (Prop_lut3_I0_O)        0.108     9.389 r  cpu/DataRoad/EX_MEM/mem_i_4/O
                         net (fo=2, routed)           2.059    11.448    cpu/DataRoad/mem/ext_control/DataIn[28]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.280    11.728 r  cpu/DataRoad/mem/ext_control/ext_datain[28]_i_1/O
                         net (fo=1, routed)           0.000    11.728    cpu/DataRoad/mem/ext_control/real_DataIn[28]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/C
                         clock pessimism              0.229    24.660    
                         clock uncertainty           -0.035    24.624    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.106    24.730    cpu/DataRoad/mem/ext_control/ext_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         24.730    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.002ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.425ns (20.281%)  route 5.601ns (79.719%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.575     7.186    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X71Y120        LUT5 (Prop_lut5_I2_O)        0.105     7.291 r  cpu/DataRoad/EX_MEM/regs_i_53/O
                         net (fo=1, routed)           0.357     7.648    cpu/DataRoad/EX_MEM/real_DataOut__124[11]
    SLICE_X70Y120        LUT3 (Prop_lut3_I0_O)        0.105     7.753 r  cpu/DataRoad/EX_MEM/regs_i_21/O
                         net (fo=38, routed)          1.250     9.003    cpu/DataRoad/EX_MEM/last_before_last_alu_result[11]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.285     9.288 r  cpu/DataRoad/EX_MEM/mem_i_21/O
                         net (fo=2, routed)           2.149    11.438    cpu/DataRoad/mem/ext_control/DataIn[11]
    SLICE_X62Y120        LUT3 (Prop_lut3_I2_O)        0.287    11.725 r  cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1/O
                         net (fo=1, routed)           0.000    11.725    cpu/DataRoad/mem/ext_control/real_DataIn[11]
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/C
                         clock pessimism              0.229    24.657    
                         clock uncertainty           -0.035    24.621    
    SLICE_X62Y120        FDRE (Setup_fdre_C_D)        0.106    24.727    cpu/DataRoad/mem/ext_control/ext_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -11.725    
  -------------------------------------------------------------------
                         slack                                 13.002    

Slack (MET) :             13.034ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.228ns (17.624%)  route 5.740ns (82.376%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.741     7.352    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X69Y125        LUT5 (Prop_lut5_I2_O)        0.105     7.457 r  cpu/DataRoad/EX_MEM/regs_i_44/O
                         net (fo=1, routed)           0.454     7.912    cpu/DataRoad/EX_MEM/real_DataOut__124[20]
    SLICE_X69Y125        LUT3 (Prop_lut3_I0_O)        0.105     8.017 r  cpu/DataRoad/EX_MEM/regs_i_12/O
                         net (fo=38, routed)          1.188     9.205    cpu/DataRoad/EX_MEM/last_before_last_alu_result[20]
    SLICE_X65Y125        LUT3 (Prop_lut3_I0_O)        0.108     9.313 r  cpu/DataRoad/EX_MEM/mem_i_12/O
                         net (fo=2, routed)           2.086    11.399    cpu/DataRoad/mem/ext_control/DataIn[20]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.267    11.666 r  cpu/DataRoad/mem/ext_control/ext_datain[20]_i_1/O
                         net (fo=1, routed)           0.000    11.666    cpu/DataRoad/mem/ext_control/real_DataIn[20]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[20]/C
                         clock pessimism              0.229    24.660    
                         clock uncertainty           -0.035    24.624    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.076    24.700    cpu/DataRoad/mem/ext_control/ext_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         24.700    
                         arrival time                         -11.666    
  -------------------------------------------------------------------
                         slack                                 13.034    

Slack (MET) :             13.079ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        6.950ns  (logic 1.250ns (17.987%)  route 5.700ns (82.013%))
  Logic Levels:           6  (LUT3=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    4.699ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433     5.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422     5.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105     5.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848     6.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105     6.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569     7.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105     7.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560     7.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105     7.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          1.402     9.352    cpu/DataRoad/EX_MEM/last_before_last_alu_result[9]
    SLICE_X69Y118        LUT3 (Prop_lut3_I0_O)        0.108     9.460 r  cpu/DataRoad/EX_MEM/mem_i_23/O
                         net (fo=2, routed)           1.899    11.359    cpu/DataRoad/mem/ext_control/DataIn[9]
    SLICE_X64Y118        LUT3 (Prop_lut3_I2_O)        0.289    11.648 r  cpu/DataRoad/mem/ext_control/ext_datain[9]_i_1/O
                         net (fo=1, routed)           0.000    11.648    cpu/DataRoad/mem/ext_control/real_DataIn[9]
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.229    24.657    
                         clock uncertainty           -0.035    24.621    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.106    24.727    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         24.727    
                         arrival time                         -11.648    
  -------------------------------------------------------------------
                         slack                                 13.079    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (58.978%)  route 0.129ns (41.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.129     1.789    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X64Y121        LUT4 (Prop_lut4_I0_O)        0.045     1.834 r  cpu/DataRoad/mem/ext_control/ext_oe_i_2/O
                         net (fo=1, routed)           0.000     1.834    cpu/DataRoad/mem/ext_control/ext_oe_i_2_n_0
    SLICE_X64Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.841     2.038    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X64Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.506     1.532    
    SLICE_X64Y121        FDRE (Hold_fdre_C_D)         0.120     1.652    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.183ns (47.985%)  route 0.198ns (52.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.198     1.858    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT4 (Prop_lut4_I1_O)        0.042     1.900 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    cpu/DataRoad/mem/ext_control/FSM_sequential_state[1]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.841     2.038    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.519     1.519    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.107     1.626    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/data_z_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.184ns (47.871%)  route 0.200ns (52.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.200     1.860    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT5 (Prop_lut5_I3_O)        0.043     1.903 r  cpu/DataRoad/mem/ext_control/data_z_i_1/O
                         net (fo=1, routed)           0.000     1.903    cpu/DataRoad/mem/ext_control/data_z_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.841     2.038    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/data_z_reg/C
                         clock pessimism             -0.519     1.519    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.107     1.626    cpu/DataRoad/mem/ext_control/data_z_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.391%)  route 0.198ns (51.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.198     1.858    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT3 (Prop_lut3_I1_O)        0.045     1.903 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    cpu/DataRoad/mem/ext_control/FSM_sequential_state[0]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.841     2.038    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.519     1.519    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.091     1.610    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.140%)  route 0.200ns (51.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.200     1.860    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT4 (Prop_lut4_I1_O)        0.045     1.905 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.905    cpu/DataRoad/mem/ext_control/FSM_sequential_state[2]_i_1_n_0
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.841     2.038    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.519     1.519    
    SLICE_X65Y121        FDRE (Hold_fdre_C_D)         0.092     1.611    cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.583%)  route 0.253ns (66.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.128     1.647 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/Q
                         net (fo=11, routed)          0.253     1.900    cpu/DataRoad/mem/ext_control/state[1]
    SLICE_X63Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.842     2.039    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.484     1.555    
    SLICE_X63Y121        FDRE (Hold_fdre_C_D)         0.016     1.571    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_we_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.075%)  route 0.344ns (64.925%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.133     1.793    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X64Y121        LUT3 (Prop_lut3_I0_O)        0.045     1.838 r  cpu/DataRoad/mem/ext_control/ext_we_i_1/O
                         net (fo=1, routed)           0.211     2.049    cpu/DataRoad/mem/ext_control/ext_we_i_1_n_0
    SLICE_X63Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.842     2.039    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_we_reg/C
                         clock pessimism             -0.484     1.555    
    SLICE_X63Y121        FDRE (Hold_fdre_C_CE)       -0.039     1.516    cpu/DataRoad/mem/ext_control/ext_we_reg
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_oe_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.190ns (16.072%)  route 0.992ns (83.928%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.184     1.844    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.049     1.893 r  cpu/DataRoad/mem/ext_control/ext_oe_i_1/O
                         net (fo=1, routed)           0.808     2.701    cpu/DataRoad/mem/ext_control/ext_oe_i_1_n_0
    SLICE_X64Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.841     2.038    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X64Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_oe_reg/C
                         clock pessimism             -0.506     1.532    
    SLICE_X64Y121        FDRE (Hold_fdre_C_CE)       -0.083     1.449    cpu/DataRoad/mem/ext_control/ext_oe_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.385%)  route 1.107ns (85.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.184     1.844    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1/O
                         net (fo=20, routed)          0.923     2.812    cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1_n_0
    SLICE_X70Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.849     2.046    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[18]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X70Y107        FDRE (Hold_fdre_C_CE)       -0.016     1.546    cpu/DataRoad/mem/ext_control/ext_addr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.266ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_addr_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.186ns (14.385%)  route 1.107ns (85.615%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.572     1.519    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y121        FDRE                                         r  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDRE (Prop_fdre_C_Q)         0.141     1.660 f  cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/Q
                         net (fo=10, routed)          0.184     1.844    cpu/DataRoad/mem/ext_control/state[0]
    SLICE_X65Y121        LUT4 (Prop_lut4_I3_O)        0.045     1.889 r  cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1/O
                         net (fo=20, routed)          0.923     2.812    cpu/DataRoad/mem/ext_control/ext_addr[19]_i_1_n_0
    SLICE_X70Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.849     2.046    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y107        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_addr_reg[19]/C
                         clock pessimism             -0.484     1.562    
    SLICE_X70Y107        FDRE (Hold_fdre_C_CE)       -0.016     1.546    cpu/DataRoad/mem/ext_control/ext_addr_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           2.812    
  -------------------------------------------------------------------
                         slack                                  1.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y121   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y121   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y121   cpu/DataRoad/mem/ext_control/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y121   cpu/DataRoad/mem/ext_control/data_z_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X72Y117   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X71Y112   cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X74Y114   cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y117   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X71Y112   cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y115   cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y115   cpu/DataRoad/mem/ext_control/dataout_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y115   cpu/DataRoad/mem/ext_control/dataout_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X68Y117   cpu/DataRoad/mem/ext_control/dataout_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X69Y119   cpu/DataRoad/mem/ext_control/dataout_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X72Y117   cpu/DataRoad/mem/ext_control/dataout_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X71Y112   cpu/DataRoad/mem/ext_control/dataout_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y114   cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y115   cpu/DataRoad/mem/ext_control/dataout_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X70Y114   cpu/DataRoad/mem/ext_control/dataout_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y115   cpu/DataRoad/mem/ext_control/dataout_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X74Y115   cpu/DataRoad/mem/ext_control/dataout_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X68Y117   cpu/DataRoad/mem/ext_control/dataout_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 1.526ns (26.816%)  route 4.165ns (73.184%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 36.753 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.419     9.176    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.105     9.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.517     9.798    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.105     9.903 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.903    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.422    36.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.459    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.032    37.209    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.209    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                 27.306    

Slack (MET) :             27.457ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 1.526ns (27.556%)  route 4.012ns (72.444%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 36.753 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.459ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.415     9.172    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.277 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.368     9.645    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I0_O)        0.105     9.750 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.750    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.422    36.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.459    37.212    
                         clock uncertainty           -0.035    37.177    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.030    37.207    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.207    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                 27.457    

Slack (MET) :             27.544ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.469ns  (logic 1.691ns (30.922%)  route 3.778ns (69.078%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 36.753 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.752     9.414    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y73         LUT3 (Prop_lut3_I1_O)        0.267     9.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.681    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.422    36.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.435    37.188    
                         clock uncertainty           -0.035    37.153    
    SLICE_X60Y73         FDRE (Setup_fdre_C_D)        0.072    37.225    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.225    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                 27.544    

Slack (MET) :             27.557ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.460ns  (logic 1.691ns (30.973%)  route 3.769ns (69.027%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 36.753 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.743     9.405    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y73         LUT3 (Prop_lut3_I1_O)        0.267     9.672 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.672    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.422    36.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.435    37.188    
                         clock uncertainty           -0.035    37.153    
    SLICE_X60Y73         FDRE (Setup_fdre_C_D)        0.076    37.229    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         37.229    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                 27.557    

Slack (MET) :             27.561ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.691ns (31.267%)  route 3.717ns (68.733%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.692     9.354    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y74         LUT3 (Prop_lut3_I1_O)        0.267     9.621 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.621    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.435    37.187    
                         clock uncertainty           -0.035    37.152    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.030    37.182    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.182    
                         arrival time                          -9.621    
  -------------------------------------------------------------------
                         slack                                 27.561    

Slack (MET) :             27.604ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.691ns (31.269%)  route 3.717ns (68.731%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.692     9.353    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.267     9.620 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.620    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.435    37.187    
                         clock uncertainty           -0.035    37.152    
    SLICE_X60Y74         FDRE (Setup_fdre_C_D)        0.072    37.224    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.224    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                 27.604    

Slack (MET) :             27.650ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.691ns (31.774%)  route 3.631ns (68.226%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.606     9.267    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y74         LUT3 (Prop_lut3_I1_O)        0.267     9.534 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.534    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.435    37.187    
                         clock uncertainty           -0.035    37.152    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.032    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                 27.650    

Slack (MET) :             27.879ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.093ns  (logic 1.691ns (33.203%)  route 3.402ns (66.797%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.377     9.038    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X59Y74         LUT3 (Prop_lut3_I1_O)        0.267     9.305 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.435    37.187    
                         clock uncertainty           -0.035    37.152    
    SLICE_X59Y74         FDRE (Setup_fdre_C_D)        0.032    37.184    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         37.184    
                         arrival time                          -9.305    
  -------------------------------------------------------------------
                         slack                                 27.879    

Slack (MET) :             27.886ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.691ns (32.972%)  route 3.438ns (67.028%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.753ns = ( 36.753 - 33.000 ) 
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.536     4.212    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X59Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.348     4.560 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.571     6.131    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X67Y72         LUT4 (Prop_lut4_I3_O)        0.253     6.384 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.658     7.042    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X65Y73         LUT6 (Prop_lut6_I1_O)        0.275     7.317 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.317    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.757 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.797     8.554    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I1_O)        0.108     8.662 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.412     9.074    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X60Y73         LUT3 (Prop_lut3_I1_O)        0.267     9.341 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.341    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.422    36.753    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y73         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.435    37.188    
                         clock uncertainty           -0.035    37.153    
    SLICE_X60Y73         FDRE (Setup_fdre_C_D)        0.074    37.227    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         37.227    
                         arrival time                          -9.341    
  -------------------------------------------------------------------
                         slack                                 27.886    

Slack (MET) :             28.147ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 0.853ns (19.277%)  route 3.572ns (80.723%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.046     6.868    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y76         LUT5 (Prop_lut5_I3_O)        0.105     6.973 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.565     7.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X63Y76         LUT4 (Prop_lut4_I1_O)        0.105     7.642 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.313     7.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X63Y77         LUT5 (Prop_lut5_I4_O)        0.105     8.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.576     8.636    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X61Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X61Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.418    37.170    
                         clock uncertainty           -0.035    37.135    
    SLICE_X61Y75         FDRE (Setup_fdre_C_R)       -0.352    36.783    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         36.783    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                 28.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.608%)  route 0.127ns (47.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.673     2.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDCE (Prop_fdce_C_Q)         0.141     2.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.127     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X36Y79         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.948     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X36Y79         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.423     2.137    
    SLICE_X36Y79         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     2.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -2.283    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.674     2.101    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDCE (Prop_fdce_C_Q)         0.141     2.242 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.125     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.445     2.114    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     2.261    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.261    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.531ns
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.645     2.072    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X57Y67         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.141     2.213 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[27]/Q
                         net (fo=2, routed)           0.062     2.275    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[27]
    SLICE_X56Y67         LUT4 (Prop_lut4_I2_O)        0.045     2.320 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[26]_i_1/O
                         net (fo=1, routed)           0.000     2.320    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[26]
    SLICE_X56Y67         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.918     2.531    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X56Y67         FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]/C
                         clock pessimism             -0.445     2.085    
    SLICE_X56Y67         FDSE (Hold_fdse_C_D)         0.121     2.206    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.206    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.815%)  route 0.317ns (69.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.102ns
    Clock Pessimism Removal (CPR):    0.423ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.675     2.102    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X35Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y78         FDCE (Prop_fdce_C_Q)         0.141     2.243 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=26, routed)          0.317     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/ADDRD1
    SLICE_X36Y78         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.947     2.560    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X36Y78         RAMS32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.423     2.136    
    SLICE_X36Y78         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.445    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.115    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y1  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X64Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[5]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X65Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[6]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y76   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_din_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X62Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X61Y77   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y80   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X36Y78   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.206ns  (logic 2.442ns (16.060%)  route 12.764ns (83.940%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.025    37.225    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    37.330 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.587    37.917    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.108    38.025 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.730    38.755    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.296    39.051 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.853    39.904    u_ila_0/inst/ila_core_inst/probe7[13]
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8/CLK
                         clock pessimism              0.000    41.432    
                         clock uncertainty           -0.287    41.145    
    SLICE_X64Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.195    40.950    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][237]_srl8
  -------------------------------------------------------------------
                         required time                         40.950    
                         arrival time                         -39.904    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.059ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.197ns  (logic 2.442ns (16.069%)  route 12.755ns (83.931%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 41.435 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.025    37.225    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    37.330 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.587    37.917    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.108    38.025 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.730    38.755    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.296    39.051 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.844    39.895    cpu/DataRoad/base_control/addr[13]
    SLICE_X62Y95         FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.433    41.435    cpu/DataRoad/base_control/clk
    SLICE_X62Y95         FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[13]/C
                         clock pessimism              0.000    41.435    
                         clock uncertainty           -0.287    41.148    
    SLICE_X62Y95         FDCE (Setup_fdce_C_D)       -0.194    40.954    cpu/DataRoad/base_control/base_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         40.954    
                         arrival time                         -39.895    
  -------------------------------------------------------------------
                         slack                                  1.059    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/base_control/base_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.997ns  (logic 2.468ns (16.457%)  route 12.529ns (83.543%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 41.296 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.013    37.214    cpu/DataRoad/pc/en
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.105    37.319 r  cpu/DataRoad/pc/physical_pc[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.509    37.828    cpu/DataRoad/pc/new_pc_branch[9]
    SLICE_X76Y106        LUT3 (Prop_lut3_I2_O)        0.126    37.954 r  cpu/DataRoad/pc/physical_pc[7]_INST_0/O
                         net (fo=1, routed)           0.745    38.699    cpu/DataRoad/EX_MEM/physical_pc[7]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.304    39.003 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_13/O
                         net (fo=3, routed)           0.693    39.695    cpu/DataRoad/base_control/addr[7]
    SLICE_X65Y100        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.294    41.296    cpu/DataRoad/base_control/clk
    SLICE_X65Y100        FDCE                                         r  cpu/DataRoad/base_control/base_addr_reg[7]/C
                         clock pessimism              0.000    41.296    
                         clock uncertainty           -0.287    41.009    
    SLICE_X65Y100        FDCE (Setup_fdce_C_D)       -0.209    40.800    cpu/DataRoad/base_control/base_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         40.800    
                         arrival time                         -39.695    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.106ns  (logic 2.442ns (16.166%)  route 12.664ns (83.834%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.025    37.225    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    37.330 r  cpu/DataRoad/pc/physical_pc[13]_INST_0_i_1/O
                         net (fo=2, routed)           0.587    37.917    cpu/DataRoad/pc/new_pc_branch[15]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.108    38.025 r  cpu/DataRoad/pc/physical_pc[13]_INST_0/O
                         net (fo=1, routed)           0.730    38.755    cpu/DataRoad/EX_MEM/physical_pc[13]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.296    39.051 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_7/O
                         net (fo=3, routed)           0.753    39.804    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[13]
    SLICE_X65Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.431    41.433    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X65Y97         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.287    41.146    
    SLICE_X65Y97         FDRE (Setup_fdre_C_D)       -0.212    40.934    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                         -39.804    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.189ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.228ns  (logic 2.468ns (16.207%)  route 12.760ns (83.793%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.013    37.214    cpu/DataRoad/pc/en
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.105    37.319 r  cpu/DataRoad/pc/physical_pc[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.509    37.828    cpu/DataRoad/pc/new_pc_branch[9]
    SLICE_X76Y106        LUT3 (Prop_lut3_I2_O)        0.126    37.954 r  cpu/DataRoad/pc/physical_pc[7]_INST_0/O
                         net (fo=1, routed)           0.745    38.699    cpu/DataRoad/EX_MEM/physical_pc[7]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.304    39.003 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_13/O
                         net (fo=3, routed)           0.924    39.927    u_ila_0/inst/ila_core_inst/probe7[7]
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8/CLK
                         clock pessimism              0.000    41.432    
                         clock uncertainty           -0.287    41.145    
    SLICE_X64Y91         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.029    41.116    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][231]_srl8
  -------------------------------------------------------------------
                         required time                         41.116    
                         arrival time                         -39.927    
  -------------------------------------------------------------------
                         slack                                  1.189    

Slack (MET) :             1.192ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.067ns  (logic 2.468ns (16.380%)  route 12.599ns (83.620%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.013    37.214    cpu/DataRoad/pc/en
    SLICE_X76Y106        LUT5 (Prop_lut5_I3_O)        0.105    37.319 r  cpu/DataRoad/pc/physical_pc[7]_INST_0_i_1/O
                         net (fo=2, routed)           0.509    37.828    cpu/DataRoad/pc/new_pc_branch[9]
    SLICE_X76Y106        LUT3 (Prop_lut3_I2_O)        0.126    37.954 r  cpu/DataRoad/pc/physical_pc[7]_INST_0/O
                         net (fo=1, routed)           0.745    38.699    cpu/DataRoad/EX_MEM/physical_pc[7]
    SLICE_X69Y106        LUT3 (Prop_lut3_I1_O)        0.304    39.003 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_13/O
                         net (fo=3, routed)           0.763    39.766    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe7[7]
    SLICE_X65Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.431    41.433    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg_0
    SLICE_X65Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.287    41.146    
    SLICE_X65Y96         FDRE (Setup_fdre_C_D)       -0.189    40.957    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                         40.957    
                         arrival time                         -39.766    
  -------------------------------------------------------------------
                         slack                                  1.192    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.965ns  (logic 2.268ns (15.155%)  route 12.697ns (84.845%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.011    37.211    cpu/DataRoad/pc/en
    SLICE_X76Y107        LUT5 (Prop_lut5_I3_O)        0.105    37.316 r  cpu/DataRoad/pc/physical_pc[12]_INST_0_i_1/O
                         net (fo=2, routed)           0.609    37.925    cpu/DataRoad/pc/new_pc_branch[14]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.105    38.030 r  cpu/DataRoad/pc/physical_pc[12]_INST_0/O
                         net (fo=1, routed)           0.525    38.555    cpu/DataRoad/EX_MEM/physical_pc[12]
    SLICE_X70Y107        LUT3 (Prop_lut3_I1_O)        0.125    38.680 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_8/O
                         net (fo=3, routed)           0.984    39.664    u_ila_0/inst/ila_core_inst/probe7[12]
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8/CLK
                         clock pessimism              0.000    41.432    
                         clock uncertainty           -0.287    41.145    
    SLICE_X64Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.196    40.949    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][236]_srl8
  -------------------------------------------------------------------
                         required time                         40.949    
                         arrival time                         -39.664    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.344ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.049ns  (logic 2.451ns (16.287%)  route 12.598ns (83.713%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          1.994    37.195    cpu/DataRoad/pc/en
    SLICE_X77Y108        LUT5 (Prop_lut5_I3_O)        0.105    37.300 r  cpu/DataRoad/pc/physical_pc[9]_INST_0_i_1/O
                         net (fo=2, routed)           0.769    38.069    cpu/DataRoad/pc/new_pc_branch[11]
    SLICE_X72Y106        LUT3 (Prop_lut3_I2_O)        0.127    38.196 r  cpu/DataRoad/pc/physical_pc[9]_INST_0/O
                         net (fo=1, routed)           0.363    38.559    cpu/DataRoad/EX_MEM/physical_pc[9]
    SLICE_X72Y106        LUT3 (Prop_lut3_I1_O)        0.286    38.845 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_11/O
                         net (fo=3, routed)           0.902    39.748    u_ila_0/inst/ila_core_inst/probe7[9]
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y90         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8/CLK
                         clock pessimism              0.000    41.432    
                         clock uncertainty           -0.287    41.145    
    SLICE_X64Y90         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    41.091    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][233]_srl8
  -------------------------------------------------------------------
                         required time                         41.091    
                         arrival time                         -39.748    
  -------------------------------------------------------------------
                         slack                                  1.344    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        15.044ns  (logic 2.433ns (16.172%)  route 12.611ns (83.828%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          1.952    37.153    cpu/DataRoad/pc/en
    SLICE_X75Y103        LUT5 (Prop_lut5_I3_O)        0.105    37.258 r  cpu/DataRoad/pc/physical_pc[3]_INST_0_i_1/O
                         net (fo=2, routed)           0.629    37.887    cpu/DataRoad/pc/new_pc_branch[5]
    SLICE_X74Y105        LUT3 (Prop_lut3_I2_O)        0.127    38.014 r  cpu/DataRoad/pc/physical_pc[3]_INST_0/O
                         net (fo=1, routed)           0.555    38.569    cpu/DataRoad/EX_MEM/physical_pc[3]
    SLICE_X72Y105        LUT3 (Prop_lut3_I1_O)        0.268    38.837 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_17/O
                         net (fo=3, routed)           0.906    39.743    u_ila_0/inst/ila_core_inst/probe7[3]
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.430    41.432    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y91         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8/CLK
                         clock pessimism              0.000    41.432    
                         clock uncertainty           -0.287    41.145    
    SLICE_X64Y91         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    41.103    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][227]_srl8
  -------------------------------------------------------------------
                         required time                         41.103    
                         arrival time                         -39.743    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_50M rise@20.000ns)
  Data Path Delay:        14.836ns  (logic 2.440ns (16.447%)  route 12.396ns (83.553%))
  Logic Levels:           16  (BUFG=1 LUT2=1 LUT3=3 LUT5=4 LUT6=7)
  Clock Path Skew:        -3.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 41.431 - 40.000 ) 
    Source Clock Delay      (SCD):    4.699ns = ( 24.699 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394    21.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827    23.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    23.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397    24.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X70Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y114        FDRE (Prop_fdre_C_Q)         0.433    25.132 r  cpu/DataRoad/mem/ext_control/dataout_reg[31]/Q
                         net (fo=1, routed)           0.422    25.554    cpu/DataRoad/mem/ext_control/dataout[31]
    SLICE_X70Y114        LUT6 (Prop_lut6_I0_O)        0.105    25.659 r  cpu/DataRoad/mem/ext_control/DataOut[31]_INST_0/O
                         net (fo=2, routed)           0.848    26.507    cpu/DataRoad/EX_MEM/DataOut[31]
    SLICE_X70Y119        LUT6 (Prop_lut6_I2_O)        0.105    26.612 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.569    27.180    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y122        LUT5 (Prop_lut5_I2_O)        0.105    27.285 r  cpu/DataRoad/EX_MEM/regs_i_55/O
                         net (fo=1, routed)           0.560    27.845    cpu/DataRoad/EX_MEM/real_DataOut__124[9]
    SLICE_X70Y122        LUT3 (Prop_lut3_I0_O)        0.105    27.950 r  cpu/DataRoad/EX_MEM/regs_i_23/O
                         net (fo=38, routed)          0.348    28.298    cpu/DataRoad/ID_EX/last_before_last_alu_result[9]
    SLICE_X71Y120        LUT6 (Prop_lut6_I5_O)        0.105    28.403 r  cpu/DataRoad/ID_EX/q[62]_i_4/O
                         net (fo=7, routed)           1.167    29.570    cpu/DataRoad/ID_EX/q_reg[46]_0
    SLICE_X78Y128        LUT6 (Prop_lut6_I5_O)        0.105    29.675 r  cpu/DataRoad/ID_EX/q[68]_i_41/O
                         net (fo=4, routed)           0.678    30.352    cpu/DataRoad/ID_EX/q[68]_i_41_n_0
    SLICE_X78Y129        LUT6 (Prop_lut6_I5_O)        0.105    30.457 r  cpu/DataRoad/ID_EX/q[62]_i_9/O
                         net (fo=4, routed)           0.629    31.086    cpu/DataRoad/ID_EX/q[62]_i_9_n_0
    SLICE_X80Y126        LUT6 (Prop_lut6_I5_O)        0.105    31.191 r  cpu/DataRoad/ID_EX/q[59]_i_5/O
                         net (fo=2, routed)           0.678    31.869    cpu/DataRoad/ID_EX/alu/LogicalRightShift[9]
    SLICE_X78Y123        LUT6 (Prop_lut6_I2_O)        0.105    31.974 r  cpu/DataRoad/ID_EX/q[59]_i_2/O
                         net (fo=1, routed)           0.538    32.513    cpu/DataRoad/ID_EX/Shift_Lui_result[22]
    SLICE_X76Y123        LUT5 (Prop_lut5_I0_O)        0.105    32.618 r  cpu/DataRoad/ID_EX/q[59]_i_1/O
                         net (fo=3, routed)           0.477    33.095    cpu/DataRoad/ID_EX/alu_result[22]
    SLICE_X76Y123        LUT2 (Prop_lut2_I1_O)        0.105    33.200 f  cpu/DataRoad/ID_EX/q[76]_i_1/O
                         net (fo=163, routed)         0.579    33.779    cpu/DataRoad/ID_EX/read_base
    SLICE_X76Y126        LUT5 (Prop_lut5_I1_O)        0.264    34.043 r  cpu/DataRoad/ID_EX/pc_i_2/O
                         net (fo=1, routed)           1.077    35.120    cpu/DataRoad/ID_EX/q_reg[76]_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    35.201 r  cpu/DataRoad/ID_EX/q_reg[76]_0_BUFG_inst/O
                         net (fo=90, routed)          2.012    37.213    cpu/DataRoad/pc/en
    SLICE_X76Y108        LUT5 (Prop_lut5_I3_O)        0.105    37.318 r  cpu/DataRoad/pc/physical_pc[17]_INST_0_i_1/O
                         net (fo=2, routed)           0.481    37.799    cpu/DataRoad/pc/new_pc_branch[19]
    SLICE_X73Y107        LUT3 (Prop_lut3_I2_O)        0.107    37.906 r  cpu/DataRoad/pc/physical_pc[17]_INST_0/O
                         net (fo=1, routed)           0.480    38.386    cpu/DataRoad/EX_MEM/physical_pc[17]
    SLICE_X70Y106        LUT3 (Prop_lut3_I1_O)        0.295    38.681 r  cpu/DataRoad/EX_MEM/real_base_addr_inferred_i_3/O
                         net (fo=3, routed)           0.853    39.534    u_ila_0/inst/ila_core_inst/probe7[17]
    SLICE_X64Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.429    41.431    u_ila_0/inst/ila_core_inst/out
    SLICE_X64Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8/CLK
                         clock pessimism              0.000    41.431    
                         clock uncertainty           -0.287    41.144    
    SLICE_X64Y89         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.232    40.912    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][241]_srl8
  -------------------------------------------------------------------
                         required time                         40.912    
                         arrival time                         -39.534    
  -------------------------------------------------------------------
                         slack                                  1.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.316ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[30][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.299ns (29.875%)  route 0.702ns (70.125%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.677ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.194     2.520    cpu/DataRoad/regs/busW[8]
    SLICE_X67Y117        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[30][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.841     0.843    cpu/DataRoad/regs/clk
    SLICE_X67Y117        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[30][8]/C
                         clock pessimism              0.000     0.843    
                         clock uncertainty            0.287     1.129    
    SLICE_X67Y117        FDCE (Hold_fdce_C_D)         0.075     1.204    cpu/DataRoad/regs/Registers_reg[30][8]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  1.316    

Slack (MET) :             1.363ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[21][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.047ns  (logic 0.299ns (28.549%)  route 0.748ns (71.451%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.241     2.567    cpu/DataRoad/regs/busW[8]
    SLICE_X67Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[21][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.844     0.846    cpu/DataRoad/regs/clk
    SLICE_X67Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[21][8]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.287     1.132    
    SLICE_X67Y113        FDCE (Hold_fdce_C_D)         0.072     1.204    cpu/DataRoad/regs/Registers_reg[21][8]
  -------------------------------------------------------------------
                         required time                         -1.204    
                         arrival time                           2.567    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.428ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[25][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.299ns (26.972%)  route 0.810ns (73.028%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[13]/Q
                         net (fo=1, routed)           0.142     1.825    cpu/DataRoad/mem/ext_control/dataout[13]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.870 r  cpu/DataRoad/mem/ext_control/DataOut[13]_INST_0/O
                         net (fo=2, routed)           0.311     2.181    cpu/DataRoad/EX_MEM/DataOut[13]
    SLICE_X70Y121        LUT5 (Prop_lut5_I4_O)        0.045     2.226 r  cpu/DataRoad/EX_MEM/regs_i_51/O
                         net (fo=1, routed)           0.141     2.367    cpu/DataRoad/EX_MEM/real_DataOut__124[13]
    SLICE_X70Y121        LUT3 (Prop_lut3_I0_O)        0.045     2.412 r  cpu/DataRoad/EX_MEM/regs_i_19/O
                         net (fo=38, routed)          0.216     2.628    cpu/DataRoad/regs/busW[13]
    SLICE_X69Y116        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[25][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.842     0.844    cpu/DataRoad/regs/clk
    SLICE_X69Y116        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[25][13]/C
                         clock pessimism              0.000     0.844    
                         clock uncertainty            0.287     1.130    
    SLICE_X69Y116        FDCE (Hold_fdce_C_D)         0.070     1.200    cpu/DataRoad/regs/Registers_reg[25][13]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  1.428    

Slack (MET) :             1.441ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[23][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.299ns (26.670%)  route 0.822ns (73.330%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.315     2.641    cpu/DataRoad/regs/busW[8]
    SLICE_X69Y112        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.845     0.847    cpu/DataRoad/regs/clk
    SLICE_X69Y112        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[23][8]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.287     1.133    
    SLICE_X69Y112        FDCE (Hold_fdce_C_D)         0.066     1.199    cpu/DataRoad/regs/Registers_reg[23][8]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.441    

Slack (MET) :             1.443ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[22][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.299ns (26.957%)  route 0.810ns (73.043%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.303     2.629    cpu/DataRoad/regs/busW[8]
    SLICE_X66Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[22][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.844     0.846    cpu/DataRoad/regs/clk
    SLICE_X66Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[22][8]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.287     1.132    
    SLICE_X66Y113        FDCE (Hold_fdce_C_D)         0.053     1.185    cpu/DataRoad/regs/Registers_reg[22][8]
  -------------------------------------------------------------------
                         required time                         -1.185    
                         arrival time                           2.629    
  -------------------------------------------------------------------
                         slack                                  1.443    

Slack (MET) :             1.446ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[31][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.299ns (26.674%)  route 0.822ns (73.326%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.315     2.641    cpu/DataRoad/regs/busW[8]
    SLICE_X70Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[31][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.843     0.845    cpu/DataRoad/regs/clk
    SLICE_X70Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[31][8]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.287     1.131    
    SLICE_X70Y113        FDCE (Hold_fdce_C_D)         0.063     1.194    cpu/DataRoad/regs/Registers_reg[31][8]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  1.446    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[25][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.302ns (27.869%)  route 0.782ns (72.131%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y115        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.104     1.787    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X75Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  cpu/DataRoad/mem/ext_control/DataOut[4]_INST_0/O
                         net (fo=2, routed)           0.169     2.001    cpu/DataRoad/EX_MEM/DataOut[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.046 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.139     2.185    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.048     2.233 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.370     2.603    cpu/DataRoad/regs/busW[4]
    SLICE_X69Y111        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[25][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.847     0.849    cpu/DataRoad/regs/clk
    SLICE_X69Y111        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[25][4]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.287     1.135    
    SLICE_X69Y111        FDCE (Hold_fdce_C_D)         0.010     1.145    cpu/DataRoad/regs/Registers_reg[25][4]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[23][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.084ns  (logic 0.302ns (27.869%)  route 0.782ns (72.131%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y115        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y115        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[4]/Q
                         net (fo=1, routed)           0.104     1.787    cpu/DataRoad/mem/ext_control/dataout[4]
    SLICE_X75Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  cpu/DataRoad/mem/ext_control/DataOut[4]_INST_0/O
                         net (fo=2, routed)           0.169     2.001    cpu/DataRoad/EX_MEM/DataOut[4]
    SLICE_X75Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.046 r  cpu/DataRoad/EX_MEM/regs_i_60/O
                         net (fo=1, routed)           0.139     2.185    cpu/DataRoad/EX_MEM/real_DataOut__124[4]
    SLICE_X75Y118        LUT3 (Prop_lut3_I0_O)        0.048     2.233 r  cpu/DataRoad/EX_MEM/regs_i_28/O
                         net (fo=38, routed)          0.370     2.603    cpu/DataRoad/regs/busW[4]
    SLICE_X69Y112        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[23][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.845     0.847    cpu/DataRoad/regs/clk
    SLICE_X69Y112        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[23][4]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.287     1.133    
    SLICE_X69Y112        FDCE (Hold_fdce_C_D)         0.008     1.141    cpu/DataRoad/regs/Registers_reg[23][4]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.603    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.463ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[27][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.299ns (26.511%)  route 0.829ns (73.489%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.321     2.647    cpu/DataRoad/regs/busW[8]
    SLICE_X70Y112        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[27][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.844     0.846    cpu/DataRoad/regs/clk
    SLICE_X70Y112        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[27][8]/C
                         clock pessimism              0.000     0.846    
                         clock uncertainty            0.287     1.132    
    SLICE_X70Y112        FDCE (Hold_fdce_C_D)         0.052     1.184    cpu/DataRoad/regs/Registers_reg[27][8]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.647    
  -------------------------------------------------------------------
                         slack                                  1.463    

Slack (MET) :             1.504ns  (arrival time - required time)
  Source:                 cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/DataRoad/regs/Registers_reg[20][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.299ns (25.302%)  route 0.883ns (74.698%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.573     1.520    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X74Y114        FDRE                                         r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  cpu/DataRoad/mem/ext_control/dataout_reg[8]/Q
                         net (fo=1, routed)           0.107     1.790    cpu/DataRoad/mem/ext_control/dataout[8]
    SLICE_X74Y115        LUT6 (Prop_lut6_I0_O)        0.045     1.835 r  cpu/DataRoad/mem/ext_control/DataOut[8]_INST_0/O
                         net (fo=2, routed)           0.257     2.092    cpu/DataRoad/EX_MEM/DataOut[8]
    SLICE_X72Y118        LUT5 (Prop_lut5_I4_O)        0.045     2.137 r  cpu/DataRoad/EX_MEM/regs_i_56/O
                         net (fo=1, routed)           0.144     2.281    cpu/DataRoad/EX_MEM/real_DataOut__124[8]
    SLICE_X72Y118        LUT3 (Prop_lut3_I0_O)        0.045     2.326 r  cpu/DataRoad/EX_MEM/regs_i_24/O
                         net (fo=38, routed)          0.375     2.701    cpu/DataRoad/regs/busW[8]
    SLICE_X71Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[20][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.843     0.845    cpu/DataRoad/regs/clk
    SLICE_X71Y113        FDCE                                         r  cpu/DataRoad/regs/Registers_reg[20][8]/C
                         clock pessimism              0.000     0.845    
                         clock uncertainty            0.287     1.131    
    SLICE_X71Y113        FDCE (Hold_fdce_C_D)         0.066     1.197    cpu/DataRoad/regs/Registers_reg[20][8]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  1.504    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.084ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.084ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.704ns  (logic 0.348ns (49.433%)  route 0.356ns (50.567%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X50Y80         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.356     0.704    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X50Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X50Y79         FDCE (Setup_fdce_C_D)       -0.212    32.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.788    
                         arrival time                          -0.704    
  -------------------------------------------------------------------
                         slack                                 32.084    

Slack (MET) :             32.096ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.739ns  (logic 0.348ns (47.122%)  route 0.391ns (52.878%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.391     0.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.165    32.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.835    
                         arrival time                          -0.739    
  -------------------------------------------------------------------
                         slack                                 32.096    

Slack (MET) :             32.103ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.729ns  (logic 0.348ns (47.722%)  route 0.381ns (52.278%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.381     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X48Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X48Y80         FDCE (Setup_fdce_C_D)       -0.168    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.832    
                         arrival time                          -0.729    
  -------------------------------------------------------------------
                         slack                                 32.103    

Slack (MET) :             32.107ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.725ns  (logic 0.348ns (48.022%)  route 0.377ns (51.978%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.377     0.725    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X36Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y76         FDCE (Setup_fdce_C_D)       -0.168    32.832    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.832    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                 32.107    

Slack (MET) :             32.166ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.806%)  route 0.382ns (50.194%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.382     0.761    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X49Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y79         FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.761    
  -------------------------------------------------------------------
                         slack                                 32.166    

Slack (MET) :             32.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.222%)  route 0.347ns (47.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.347     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X49Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X49Y79         FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                 32.199    

Slack (MET) :             32.224ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.743ns  (logic 0.379ns (51.021%)  route 0.364ns (48.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.364     0.743    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.743    
  -------------------------------------------------------------------
                         slack                                 32.224    

Slack (MET) :             32.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.327%)  route 0.359ns (48.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.359     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X36Y77         FDCE (Setup_fdce_C_D)       -0.029    32.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.971    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.233    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       12.158ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.158ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.679ns  (logic 1.564ns (14.646%)  route 9.115ns (85.354%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.849     7.473    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y122        LUT5 (Prop_lut5_I2_O)        0.105     7.578 r  cpu/DataRoad/EX_MEM/regs_i_40/O
                         net (fo=1, routed)           0.493     8.071    cpu/DataRoad/EX_MEM/real_DataOut__124[24]
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.105     8.176 r  cpu/DataRoad/EX_MEM/regs_i_8/O
                         net (fo=38, routed)          1.526     9.702    cpu/DataRoad/EX_MEM/last_before_last_alu_result[23]
    SLICE_X66Y125        LUT3 (Prop_lut3_I0_O)        0.264     9.966 r  cpu/DataRoad/EX_MEM/mem_i_8/O
                         net (fo=2, routed)           1.974    11.939    cpu/DataRoad/mem/ext_control/DataIn[24]
    SLICE_X63Y117        LUT3 (Prop_lut3_I2_O)        0.115    12.054 r  cpu/DataRoad/mem/ext_control/ext_datain[24]_i_1/O
                         net (fo=1, routed)           0.000    12.054    cpu/DataRoad/mem/ext_control/real_DataIn[24]
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[24]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X63Y117        FDRE (Setup_fdre_C_D)        0.069    24.212    cpu/DataRoad/mem/ext_control/ext_datain_reg[24]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -12.054    
  -------------------------------------------------------------------
                         slack                                 12.158    

Slack (MET) :             12.224ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.650ns  (logic 1.758ns (16.507%)  route 8.892ns (83.493%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.715     7.339    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X70Y125        LUT5 (Prop_lut5_I2_O)        0.105     7.444 r  cpu/DataRoad/EX_MEM/regs_i_39/O
                         net (fo=1, routed)           0.357     7.801    cpu/DataRoad/EX_MEM/real_DataOut__124[25]
    SLICE_X70Y125        LUT3 (Prop_lut3_I0_O)        0.105     7.906 r  cpu/DataRoad/EX_MEM/regs_i_7/O
                         net (fo=38, routed)          1.145     9.051    cpu/DataRoad/EX_MEM/last_before_last_alu_result[24]
    SLICE_X65Y126        LUT3 (Prop_lut3_I0_O)        0.285     9.336 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           2.402    11.738    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.288    12.026 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000    12.026    cpu/DataRoad/mem/ext_control/real_DataIn[25]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.106    24.249    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         24.249    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 12.224    

Slack (MET) :             12.261ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.580ns  (logic 1.739ns (16.437%)  route 8.841ns (83.563%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.660     7.284    cpu/DataRoad/ID_EX/Registers_reg[0][22][0]
    SLICE_X70Y123        LUT5 (Prop_lut5_I2_O)        0.105     7.389 r  cpu/DataRoad/ID_EX/regs_i_42/O
                         net (fo=1, routed)           0.314     7.702    cpu/DataRoad/ID_EX/real_DataOut__124[22]
    SLICE_X71Y123        LUT3 (Prop_lut3_I0_O)        0.108     7.810 r  cpu/DataRoad/ID_EX/regs_i_10/O
                         net (fo=38, routed)          1.646     9.456    cpu/DataRoad/EX_MEM/q_reg[93][0]
    SLICE_X64Y126        LUT3 (Prop_lut3_I0_O)        0.287     9.743 r  cpu/DataRoad/EX_MEM/mem_i_10/O
                         net (fo=2, routed)           1.948    11.691    cpu/DataRoad/mem/ext_control/DataIn[22]
    SLICE_X62Y120        LUT3 (Prop_lut3_I2_O)        0.264    11.955 r  cpu/DataRoad/mem/ext_control/ext_datain[22]_i_1/O
                         net (fo=1, routed)           0.000    11.955    cpu/DataRoad/mem/ext_control/real_DataIn[22]
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[22]/C
                         clock pessimism              0.000    24.427    
                         clock uncertainty           -0.287    24.140    
    SLICE_X62Y120        FDRE (Setup_fdre_C_D)        0.076    24.216    cpu/DataRoad/mem/ext_control/ext_datain_reg[22]
  -------------------------------------------------------------------
                         required time                         24.216    
                         arrival time                         -11.955    
  -------------------------------------------------------------------
                         slack                                 12.261    

Slack (MET) :             12.355ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 1.749ns (16.695%)  route 8.727ns (83.305%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 24.425 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.523     7.148    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X71Y119        LUT5 (Prop_lut5_I2_O)        0.105     7.253 r  cpu/DataRoad/EX_MEM/regs_i_57/O
                         net (fo=1, routed)           0.511     7.763    cpu/DataRoad/EX_MEM/real_DataOut__124[7]
    SLICE_X71Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.887 r  cpu/DataRoad/EX_MEM/regs_i_25/O
                         net (fo=38, routed)          1.121     9.008    cpu/DataRoad/EX_MEM/last_before_last_alu_result[7]
    SLICE_X72Y119        LUT3 (Prop_lut3_I0_O)        0.267     9.275 r  cpu/DataRoad/EX_MEM/mem_i_25/O
                         net (fo=5, routed)           2.299    11.574    cpu/DataRoad/mem/ext_control/DataIn[7]
    SLICE_X65Y120        LUT3 (Prop_lut3_I0_O)        0.278    11.852 r  cpu/DataRoad/mem/ext_control/ext_datain[15]_i_1/O
                         net (fo=1, routed)           0.000    11.852    cpu/DataRoad/mem/ext_control/real_DataIn[15]
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.286    24.425    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.000    24.425    
                         clock uncertainty           -0.287    24.138    
    SLICE_X65Y120        FDRE (Setup_fdre_C_D)        0.069    24.207    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         24.207    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                 12.355    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.498ns  (logic 1.744ns (16.612%)  route 8.754ns (83.388%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.841     7.465    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.105     7.570 r  cpu/DataRoad/EX_MEM/regs_i_35/O
                         net (fo=1, routed)           0.357     7.927    cpu/DataRoad/EX_MEM/real_DataOut__124[29]
    SLICE_X72Y124        LUT3 (Prop_lut3_I0_O)        0.105     8.032 r  cpu/DataRoad/EX_MEM/regs_i_3/O
                         net (fo=38, routed)          1.274     9.306    cpu/DataRoad/EX_MEM/last_before_last_alu_result[28]
    SLICE_X64Y125        LUT3 (Prop_lut3_I0_O)        0.265     9.571 r  cpu/DataRoad/EX_MEM/mem_i_3/O
                         net (fo=2, routed)           2.009    11.580    cpu/DataRoad/mem/ext_control/DataIn[29]
    SLICE_X64Y118        LUT3 (Prop_lut3_I2_O)        0.294    11.874 r  cpu/DataRoad/mem/ext_control/ext_datain[29]_i_1/O
                         net (fo=1, routed)           0.000    11.874    cpu/DataRoad/mem/ext_control/real_DataIn[29]
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[29]/C
                         clock pessimism              0.000    24.427    
                         clock uncertainty           -0.287    24.140    
    SLICE_X64Y118        FDRE (Setup_fdre_C_D)        0.106    24.246    cpu/DataRoad/mem/ext_control/ext_datain_reg[29]
  -------------------------------------------------------------------
                         required time                         24.246    
                         arrival time                         -11.874    
  -------------------------------------------------------------------
                         slack                                 12.372    

Slack (MET) :             12.401ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.398ns  (logic 1.741ns (16.743%)  route 8.657ns (83.257%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.970     5.686    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105     5.791 r  cpu/DataRoad/mem/ext_control/DataOut[10]_INST_0/O
                         net (fo=2, routed)           0.957     6.748    cpu/DataRoad/EX_MEM/DataOut[10]
    SLICE_X74Y120        LUT6 (Prop_lut6_I0_O)        0.105     6.853 r  cpu/DataRoad/EX_MEM/regs_i_70/O
                         net (fo=1, routed)           0.130     6.983    cpu/DataRoad/EX_MEM/p_0_in[2]
    SLICE_X74Y120        LUT5 (Prop_lut5_I2_O)        0.105     7.088 r  cpu/DataRoad/EX_MEM/regs_i_62/O
                         net (fo=1, routed)           0.531     7.619    cpu/DataRoad/EX_MEM/real_DataOut__124[2]
    SLICE_X73Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.743 r  cpu/DataRoad/EX_MEM/regs_i_30/O
                         net (fo=38, routed)          1.340     9.082    cpu/DataRoad/EX_MEM/last_before_last_alu_result[2]
    SLICE_X75Y120        LUT3 (Prop_lut3_I0_O)        0.270     9.352 r  cpu/DataRoad/EX_MEM/mem_i_30/O
                         net (fo=5, routed)           2.155    11.507    cpu/DataRoad/mem/ext_control/DataIn[2]
    SLICE_X63Y117        LUT3 (Prop_lut3_I0_O)        0.267    11.774 r  cpu/DataRoad/mem/ext_control/ext_datain[18]_i_1/O
                         net (fo=1, routed)           0.000    11.774    cpu/DataRoad/mem/ext_control/real_DataIn[18]
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[18]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X63Y117        FDRE (Setup_fdre_C_D)        0.032    24.175    cpu/DataRoad/mem/ext_control/ext_datain_reg[18]
  -------------------------------------------------------------------
                         required time                         24.175    
                         arrival time                         -11.774    
  -------------------------------------------------------------------
                         slack                                 12.401    

Slack (MET) :             12.417ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.419ns  (logic 1.762ns (16.911%)  route 8.657ns (83.089%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 r  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 f  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.970     5.686    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X71Y112        LUT6 (Prop_lut6_I3_O)        0.105     5.791 r  cpu/DataRoad/mem/ext_control/DataOut[10]_INST_0/O
                         net (fo=2, routed)           0.957     6.748    cpu/DataRoad/EX_MEM/DataOut[10]
    SLICE_X74Y120        LUT6 (Prop_lut6_I0_O)        0.105     6.853 r  cpu/DataRoad/EX_MEM/regs_i_70/O
                         net (fo=1, routed)           0.130     6.983    cpu/DataRoad/EX_MEM/p_0_in[2]
    SLICE_X74Y120        LUT5 (Prop_lut5_I2_O)        0.105     7.088 r  cpu/DataRoad/EX_MEM/regs_i_62/O
                         net (fo=1, routed)           0.531     7.619    cpu/DataRoad/EX_MEM/real_DataOut__124[2]
    SLICE_X73Y121        LUT3 (Prop_lut3_I0_O)        0.124     7.743 r  cpu/DataRoad/EX_MEM/regs_i_30/O
                         net (fo=38, routed)          1.340     9.082    cpu/DataRoad/EX_MEM/last_before_last_alu_result[2]
    SLICE_X75Y120        LUT3 (Prop_lut3_I0_O)        0.270     9.352 r  cpu/DataRoad/EX_MEM/mem_i_30/O
                         net (fo=5, routed)           2.155    11.507    cpu/DataRoad/mem/ext_control/DataIn[2]
    SLICE_X63Y117        LUT3 (Prop_lut3_I0_O)        0.288    11.795 r  cpu/DataRoad/mem/ext_control/ext_datain[26]_i_1/O
                         net (fo=1, routed)           0.000    11.795    cpu/DataRoad/mem/ext_control/real_DataIn[26]
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X63Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[26]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X63Y117        FDRE (Setup_fdre_C_D)        0.069    24.212    cpu/DataRoad/mem/ext_control/ext_datain_reg[26]
  -------------------------------------------------------------------
                         required time                         24.212    
                         arrival time                         -11.795    
  -------------------------------------------------------------------
                         slack                                 12.417    

Slack (MET) :             12.449ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.391ns  (logic 1.554ns (14.956%)  route 8.837ns (85.044%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.845     7.469    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y124        LUT5 (Prop_lut5_I2_O)        0.105     7.574 r  cpu/DataRoad/EX_MEM/regs_i_47/O
                         net (fo=1, routed)           0.527     8.101    cpu/DataRoad/EX_MEM/real_DataOut__124[17]
    SLICE_X72Y124        LUT3 (Prop_lut3_I0_O)        0.105     8.206 r  cpu/DataRoad/EX_MEM/regs_i_15/O
                         net (fo=38, routed)          1.146     9.351    cpu/DataRoad/EX_MEM/last_before_last_alu_result[17]
    SLICE_X68Y124        LUT3 (Prop_lut3_I0_O)        0.105     9.456 r  cpu/DataRoad/EX_MEM/mem_i_15/O
                         net (fo=2, routed)           2.046    11.503    cpu/DataRoad/mem/ext_control/DataIn[17]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.264    11.767 r  cpu/DataRoad/mem/ext_control/ext_datain[17]_i_1/O
                         net (fo=1, routed)           0.000    11.767    cpu/DataRoad/mem/ext_control/real_DataIn[17]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[17]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.072    24.215    cpu/DataRoad/mem/ext_control/ext_datain_reg[17]
  -------------------------------------------------------------------
                         required time                         24.215    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                 12.449    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.365ns  (logic 1.573ns (15.177%)  route 8.792ns (84.823%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.430ns = ( 24.430 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.622     7.246    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X72Y125        LUT5 (Prop_lut5_I2_O)        0.105     7.351 r  cpu/DataRoad/EX_MEM/regs_i_36/O
                         net (fo=1, routed)           0.527     7.877    cpu/DataRoad/EX_MEM/real_DataOut__124[28]
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.105     7.982 r  cpu/DataRoad/EX_MEM/regs_i_4/O
                         net (fo=38, routed)          1.311     9.294    cpu/DataRoad/EX_MEM/last_before_last_alu_result[27]
    SLICE_X63Y125        LUT3 (Prop_lut3_I0_O)        0.108     9.402 r  cpu/DataRoad/EX_MEM/mem_i_4/O
                         net (fo=2, routed)           2.059    11.460    cpu/DataRoad/mem/ext_control/DataIn[28]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.280    11.740 r  cpu/DataRoad/mem/ext_control/ext_datain[28]_i_1/O
                         net (fo=1, routed)           0.000    11.740    cpu/DataRoad/mem/ext_control/real_DataIn[28]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.291    24.430    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[28]/C
                         clock pessimism              0.000    24.430    
                         clock uncertainty           -0.287    24.143    
    SLICE_X62Y117        FDRE (Setup_fdre_C_D)        0.106    24.249    cpu/DataRoad/mem/ext_control/ext_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         24.249    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                 12.509    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.362ns  (logic 1.757ns (16.957%)  route 8.605ns (83.043%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        3.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.427ns = ( 24.427 - 20.000 ) 
    Source Clock Delay      (SCD):    1.376ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.373     1.376    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X78Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y120        FDCE (Prop_fdce_C_Q)         0.379     1.755 f  cpu/DataRoad/EX_MEM/q_reg[39]/Q
                         net (fo=9, routed)           1.551     3.306    cpu/DataRoad/mem/Addr[2]
    SLICE_X78Y120        LUT3 (Prop_lut3_I2_O)        0.119     3.425 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_8/O
                         net (fo=1, routed)           1.024     4.449    cpu/DataRoad/mem/DataOut[31]_INST_0_i_8_n_0
    SLICE_X73Y119        LUT6 (Prop_lut6_I2_O)        0.267     4.716 r  cpu/DataRoad/mem/DataOut[31]_INST_0_i_2/O
                         net (fo=32, routed)          1.080     5.796    cpu/DataRoad/mem/ext_control/regs_i_71
    SLICE_X68Y117        LUT6 (Prop_lut6_I4_O)        0.105     5.901 r  cpu/DataRoad/mem/ext_control/DataOut[7]_INST_0/O
                         net (fo=2, routed)           0.618     6.519    cpu/DataRoad/EX_MEM/DataOut[7]
    SLICE_X70Y119        LUT6 (Prop_lut6_I1_O)        0.105     6.624 r  cpu/DataRoad/EX_MEM/regs_i_65/O
                         net (fo=25, routed)          0.575     7.199    cpu/DataRoad/EX_MEM/q_reg[37]_0[0]
    SLICE_X71Y120        LUT5 (Prop_lut5_I2_O)        0.105     7.304 r  cpu/DataRoad/EX_MEM/regs_i_53/O
                         net (fo=1, routed)           0.357     7.661    cpu/DataRoad/EX_MEM/real_DataOut__124[11]
    SLICE_X70Y120        LUT3 (Prop_lut3_I0_O)        0.105     7.766 r  cpu/DataRoad/EX_MEM/regs_i_21/O
                         net (fo=38, routed)          1.250     9.016    cpu/DataRoad/EX_MEM/last_before_last_alu_result[11]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.285     9.301 r  cpu/DataRoad/EX_MEM/mem_i_21/O
                         net (fo=2, routed)           2.149    11.450    cpu/DataRoad/mem/ext_control/DataIn[11]
    SLICE_X62Y120        LUT3 (Prop_lut3_I2_O)        0.287    11.737 r  cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1/O
                         net (fo=1, routed)           0.000    11.737    cpu/DataRoad/mem/ext_control/real_DataIn[11]
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.288    24.427    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/C
                         clock pessimism              0.000    24.427    
                         clock uncertainty           -0.287    24.140    
    SLICE_X62Y120        FDRE (Setup_fdre_C_D)        0.106    24.246    cpu/DataRoad/mem/ext_control/ext_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         24.246    
                         arrival time                         -11.737    
  -------------------------------------------------------------------
                         slack                                 12.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.078ns  (logic 0.627ns (15.374%)  route 3.451ns (84.626%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.280     1.282    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X65Y126        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y126        FDCE (Prop_fdce_C_Q)         0.304     1.586 r  cpu/DataRoad/EX_MEM/q_reg[30]/Q
                         net (fo=2, routed)           1.407     2.993    cpu/DataRoad/EX_MEM/MEM_Out[30]
    SLICE_X65Y126        LUT3 (Prop_lut3_I2_O)        0.093     3.086 r  cpu/DataRoad/EX_MEM/mem_i_7/O
                         net (fo=2, routed)           2.045     5.130    cpu/DataRoad/mem/ext_control/DataIn[25]
    SLICE_X62Y117        LUT3 (Prop_lut3_I2_O)        0.230     5.360 r  cpu/DataRoad/mem/ext_control/ext_datain[25]_i_1/O
                         net (fo=1, routed)           0.000     5.360    cpu/DataRoad/mem/ext_control/real_DataIn[25]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.399     4.701    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[25]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty            0.287     4.987    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.284     5.271    cpu/DataRoad/mem/ext_control/ext_datain_reg[25]
  -------------------------------------------------------------------
                         required time                         -5.271    
                         arrival time                           5.360    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.391ns (9.668%)  route 3.653ns (90.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.280     1.282    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X75Y117        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.304     1.586 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.653     5.239    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.087     5.326 r  cpu/DataRoad/mem/ext_control/ext_datain[15]_i_1/O
                         net (fo=1, routed)           0.000     5.326    cpu/DataRoad/mem/ext_control/real_DataIn[15]
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.395     4.697    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[15]/C
                         clock pessimism              0.000     4.697    
                         clock uncertainty            0.287     4.983    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.237     5.220    cpu/DataRoad/mem/ext_control/ext_datain_reg[15]
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.326    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.446ns (11.533%)  route 3.421ns (88.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.282     1.284    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X72Y118        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDCE (Prop_fdce_C_Q)         0.347     1.631 r  cpu/DataRoad/EX_MEM/q_reg[74]/Q
                         net (fo=64, routed)          1.754     3.384    cpu/DataRoad/EX_MEM/MEM_Out[74]
    SLICE_X75Y120        LUT3 (Prop_lut3_I1_O)        0.099     3.483 r  cpu/DataRoad/EX_MEM/mem_i_30/O
                         net (fo=5, routed)           1.668     5.151    cpu/DataRoad/mem/ext_control/DataIn[2]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.399     4.701    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[2]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty            0.287     4.987    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.058     5.045    cpu/DataRoad/mem/ext_control/ext_datain_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           5.151    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 0.388ns (9.601%)  route 3.653ns (90.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.280     1.282    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X75Y117        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.304     1.586 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.653     5.239    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.084     5.323 r  cpu/DataRoad/mem/ext_control/ext_datain[14]_i_1/O
                         net (fo=1, routed)           0.000     5.323    cpu/DataRoad/mem/ext_control/real_DataIn[14]
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.395     4.697    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[14]/C
                         clock pessimism              0.000     4.697    
                         clock uncertainty            0.287     4.983    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.222     5.205    cpu/DataRoad/mem/ext_control/ext_datain_reg[14]
  -------------------------------------------------------------------
                         required time                         -5.205    
                         arrival time                           5.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.106ns  (logic 0.630ns (15.345%)  route 3.476ns (84.655%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.282     1.284    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X67Y120        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y120        FDCE (Prop_fdce_C_Q)         0.304     1.588 r  cpu/DataRoad/EX_MEM/q_reg[16]/Q
                         net (fo=2, routed)           1.675     3.263    cpu/DataRoad/EX_MEM/MEM_Out[16]
    SLICE_X67Y120        LUT3 (Prop_lut3_I2_O)        0.095     3.358 r  cpu/DataRoad/EX_MEM/mem_i_21/O
                         net (fo=2, routed)           1.800     5.158    cpu/DataRoad/mem/ext_control/DataIn[11]
    SLICE_X62Y120        LUT3 (Prop_lut3_I2_O)        0.231     5.389 r  cpu/DataRoad/mem/ext_control/ext_datain[11]_i_1/O
                         net (fo=1, routed)           0.000     5.389    cpu/DataRoad/mem/ext_control/real_DataIn[11]
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.396     4.698    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[11]/C
                         clock pessimism              0.000     4.698    
                         clock uncertainty            0.287     4.984    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.284     5.268    cpu/DataRoad/mem/ext_control/ext_datain_reg[11]
  -------------------------------------------------------------------
                         required time                         -5.268    
                         arrival time                           5.389    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.398ns (9.688%)  route 3.710ns (90.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.280     1.282    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X75Y117        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.304     1.586 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.710     5.296    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.094     5.390 r  cpu/DataRoad/mem/ext_control/ext_datain[27]_i_1/O
                         net (fo=1, routed)           0.000     5.390    cpu/DataRoad/mem/ext_control/real_DataIn[27]
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.395     4.697    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[27]/C
                         clock pessimism              0.000     4.697    
                         clock uncertainty            0.287     4.983    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.237     5.220    cpu/DataRoad/mem/ext_control/ext_datain_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.220    
                         arrival time                           5.390    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.388ns (9.468%)  route 3.710ns (90.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.697ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.280     1.282    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X75Y117        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y117        FDCE (Prop_fdce_C_Q)         0.304     1.586 r  cpu/DataRoad/EX_MEM/q_reg[73]/Q
                         net (fo=28, routed)          3.710     5.296    cpu/DataRoad/mem/ext_control/ByteStore
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.084     5.380 r  cpu/DataRoad/mem/ext_control/ext_datain[19]_i_1/O
                         net (fo=1, routed)           0.000     5.380    cpu/DataRoad/mem/ext_control/real_DataIn[19]
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.395     4.697    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X65Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[19]/C
                         clock pessimism              0.000     4.697    
                         clock uncertainty            0.287     4.983    
    SLICE_X65Y120        FDRE (Hold_fdre_C_D)         0.222     5.205    cpu/DataRoad/mem/ext_control/ext_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         -5.205    
                         arrival time                           5.380    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 0.661ns (15.914%)  route 3.493ns (84.086%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.282     1.284    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X72Y118        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDCE (Prop_fdce_C_Q)         0.347     1.631 r  cpu/DataRoad/EX_MEM/q_reg[74]/Q
                         net (fo=64, routed)          1.754     3.384    cpu/DataRoad/EX_MEM/MEM_Out[74]
    SLICE_X75Y120        LUT3 (Prop_lut3_I1_O)        0.099     3.483 r  cpu/DataRoad/EX_MEM/mem_i_30/O
                         net (fo=5, routed)           1.739     5.222    cpu/DataRoad/mem/ext_control/DataIn[2]
    SLICE_X62Y120        LUT3 (Prop_lut3_I0_O)        0.215     5.437 r  cpu/DataRoad/mem/ext_control/ext_datain[10]_i_1/O
                         net (fo=1, routed)           0.000     5.437    cpu/DataRoad/mem/ext_control/real_DataIn[10]
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.396     4.698    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y120        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[10]/C
                         clock pessimism              0.000     4.698    
                         clock uncertainty            0.287     4.984    
    SLICE_X62Y120        FDRE (Hold_fdre_C_D)         0.271     5.255    cpu/DataRoad/mem/ext_control/ext_datain_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.255    
                         arrival time                           5.437    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 0.441ns (11.057%)  route 3.547ns (88.943%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.701ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.282     1.284    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X72Y118        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDCE (Prop_fdce_C_Q)         0.347     1.631 r  cpu/DataRoad/EX_MEM/q_reg[74]/Q
                         net (fo=64, routed)          1.887     3.517    cpu/DataRoad/EX_MEM/MEM_Out[74]
    SLICE_X74Y119        LUT3 (Prop_lut3_I1_O)        0.094     3.611 r  cpu/DataRoad/EX_MEM/mem_i_31/O
                         net (fo=5, routed)           1.661     5.272    cpu/DataRoad/mem/ext_control/DataIn[1]
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.399     4.701    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X62Y117        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[1]/C
                         clock pessimism              0.000     4.701    
                         clock uncertainty            0.287     4.987    
    SLICE_X62Y117        FDRE (Hold_fdre_C_D)         0.061     5.048    cpu/DataRoad/mem/ext_control/ext_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.048    
                         arrival time                           5.272    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 cpu/DataRoad/EX_MEM/q_reg[74]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.672ns (15.795%)  route 3.583ns (84.205%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        3.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.699ns
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.287ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689     1.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    -2.255 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    -0.075    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.282     1.284    cpu/DataRoad/EX_MEM/clk_out1
    SLICE_X72Y118        FDCE                                         r  cpu/DataRoad/EX_MEM/q_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y118        FDCE (Prop_fdce_C_Q)         0.347     1.631 r  cpu/DataRoad/EX_MEM/q_reg[74]/Q
                         net (fo=64, routed)          1.887     3.517    cpu/DataRoad/EX_MEM/MEM_Out[74]
    SLICE_X74Y119        LUT3 (Prop_lut3_I1_O)        0.094     3.611 r  cpu/DataRoad/EX_MEM/mem_i_31/O
                         net (fo=5, routed)           1.696     5.307    cpu/DataRoad/mem/ext_control/DataIn[1]
    SLICE_X64Y118        LUT3 (Prop_lut3_I0_O)        0.231     5.538 r  cpu/DataRoad/mem/ext_control/ext_datain[9]_i_1/O
                         net (fo=1, routed)           0.000     5.538    cpu/DataRoad/mem/ext_control/real_DataIn[9]
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.397     4.699    cpu/DataRoad/mem/ext_control/clk_50M
    SLICE_X64Y118        FDRE                                         r  cpu/DataRoad/mem/ext_control/ext_datain_reg[9]/C
                         clock pessimism              0.000     4.699    
                         clock uncertainty            0.287     4.985    
    SLICE_X64Y118        FDRE (Hold_fdre_C_D)         0.284     5.269    cpu/DataRoad/mem/ext_control/ext_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.269    
                         arrival time                           5.538    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       38.816ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.816ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        1.110ns  (logic 0.433ns (39.002%)  route 0.677ns (60.998%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.677     1.110    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y80         FDCE (Setup_fdce_C_D)       -0.074    39.926    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.926    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                 38.816    

Slack (MET) :             38.901ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.897ns  (logic 0.398ns (44.392%)  route 0.499ns (55.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.499     0.897    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X49Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X49Y80         FDCE (Setup_fdce_C_D)       -0.202    39.798    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.798    
                         arrival time                          -0.897    
  -------------------------------------------------------------------
                         slack                                 38.901    

Slack (MET) :             38.941ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.856ns  (logic 0.398ns (46.497%)  route 0.458ns (53.503%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.458     0.856    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X49Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X49Y80         FDCE (Setup_fdce_C_D)       -0.203    39.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.797    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 38.941    

Slack (MET) :             39.024ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.771ns  (logic 0.398ns (51.607%)  route 0.373ns (48.393%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.398     0.398 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.373     0.771    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X34Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y77         FDCE (Setup_fdce_C_D)       -0.205    39.795    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         39.795    
                         arrival time                          -0.771    
  -------------------------------------------------------------------
                         slack                                 39.024    

Slack (MET) :             39.061ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.727ns  (logic 0.348ns (47.881%)  route 0.379ns (52.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.379     0.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X35Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X35Y77         FDCE (Setup_fdce_C_D)       -0.212    39.788    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         39.788    
                         arrival time                          -0.727    
  -------------------------------------------------------------------
                         slack                                 39.061    

Slack (MET) :             39.125ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.802ns  (logic 0.433ns (53.956%)  route 0.369ns (46.044%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y76                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X36Y76         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.369     0.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X34Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X34Y77         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.802    
  -------------------------------------------------------------------
                         slack                                 39.125    

Slack (MET) :             39.130ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.797ns  (logic 0.433ns (54.322%)  route 0.364ns (45.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X48Y80         FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.364     0.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X51Y80         FDCE (Setup_fdce_C_D)       -0.073    39.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.927    
                         arrival time                          -0.797    
  -------------------------------------------------------------------
                         slack                                 39.130    

Slack (MET) :             39.189ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.463%)  route 0.357ns (48.537%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y77                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X37Y77         FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.357     0.736    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X33Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X33Y77         FDCE (Setup_fdce_C_D)       -0.075    39.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         39.925    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                 39.189    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.832ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.630ns (35.346%)  route 1.152ns (64.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.398     1.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.232     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.462     3.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X38Y77         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X38Y77         FDPE (Recov_fdpe_C_PRE)     -0.292    41.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 37.832    

Slack (MET) :             37.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.630ns (35.346%)  route 1.152ns (64.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.398     1.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.232     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.462     3.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X38Y77         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X38Y77         FDPE (Recov_fdpe_C_PRE)     -0.292    41.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 37.832    

Slack (MET) :             37.832ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.630ns (35.346%)  route 1.152ns (64.654%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/rd_clk
    SLICE_X42Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDRE (Prop_fdre_C_Q)         0.398     1.941 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.691     2.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/Q_reg
    SLICE_X42Y77         LUT2 (Prop_lut2_I1_O)        0.232     2.864 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.462     3.325    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
    SLICE_X38Y77         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.501    41.503    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.074    41.577    
                         clock uncertainty           -0.127    41.450    
    SLICE_X38Y77         FDPE (Recov_fdpe_C_PRE)     -0.292    41.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -3.325    
  -------------------------------------------------------------------
                         slack                                 37.832    

Slack (MET) :             37.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.433ns (28.423%)  route 1.090ns (71.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.538     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.433     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.090     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]/C
                         clock pessimism              0.090    41.517    
                         clock uncertainty           -0.127    41.390    
    SLICE_X49Y76         FDCE (Recov_fdce_C_CLR)     -0.331    41.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         41.059    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 37.994    

Slack (MET) :             37.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.433ns (28.423%)  route 1.090ns (71.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.538     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.433     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.090     3.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X49Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.090    41.517    
                         clock uncertainty           -0.127    41.390    
    SLICE_X49Y76         FDCE (Recov_fdce_C_CLR)     -0.331    41.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         41.059    
                         arrival time                          -3.064    
  -------------------------------------------------------------------
                         slack                                 37.994    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.433ns (31.121%)  route 0.958ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.538     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.433     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.958     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X53Y76         FDCE (Recov_fdce_C_CLR)     -0.331    41.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.433ns (31.121%)  route 0.958ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.538     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.433     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.958     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X53Y76         FDCE (Recov_fdce_C_CLR)     -0.331    41.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.110ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 0.433ns (31.121%)  route 0.958ns (68.879%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 41.427 - 40.000 ) 
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.074ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.538     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X48Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.433     1.974 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         0.958     2.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X53Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.425    41.427    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism              0.074    41.501    
                         clock uncertainty           -0.127    41.374    
    SLICE_X53Y76         FDCE (Recov_fdce_C_CLR)     -0.331    41.043    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         41.043    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                 38.110    

Slack (MET) :             38.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.484ns (36.573%)  route 0.839ns (63.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDPE (Prop_fdpe_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.575     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.105     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.264     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X50Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.427    41.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.090    41.519    
                         clock uncertainty           -0.127    41.392    
    SLICE_X50Y78         FDPE (Recov_fdpe_C_PRE)     -0.292    41.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 38.233    

Slack (MET) :             38.233ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.484ns (36.573%)  route 0.839ns (63.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.429ns = ( 41.429 - 40.000 ) 
    Source Clock Delay      (SCD):    1.543ns
    Clock Pessimism Removal (CPR):    0.090ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.245ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.807     1.807    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.175    -2.368 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.290    -0.078    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     0.003 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.540     1.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X51Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDPE (Prop_fdpe_C_Q)         0.379     1.922 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.575     2.497    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/in0[0]
    SLICE_X50Y77         LUT2 (Prop_lut2_I0_O)        0.105     2.602 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.264     2.866    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X50Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.689    41.689    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.944    37.745 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.180    39.925    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    40.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        1.427    41.429    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.090    41.519    
                         clock uncertainty           -0.127    41.392    
    SLICE_X50Y78         FDPE (Recov_fdpe_C_PRE)     -0.292    41.100    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         41.100    
                         arrival time                          -2.866    
  -------------------------------------------------------------------
                         slack                                 38.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.842%)  route 0.131ns (48.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.642     0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.914     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.237     0.678    
    SLICE_X48Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.842%)  route 0.131ns (48.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.642     0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y78         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.914     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y78         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.237     0.678    
    SLICE_X48Y78         FDCE (Remov_fdce_C_CLR)     -0.067     0.611    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.842%)  route 0.131ns (48.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.642     0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.914     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.237     0.678    
    SLICE_X48Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.842%)  route 0.131ns (48.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.642     0.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X50Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y78         FDPE (Prop_fdpe_C_Q)         0.141     0.785 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.131     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X48Y78         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.914     0.916    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y78         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.237     0.678    
    SLICE_X48Y78         FDPE (Remov_fdpe_C_PRE)     -0.071     0.607    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.237     0.710    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.237     0.710    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.237     0.710    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.237     0.710    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.237     0.710    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.948ns
    Source Clock Delay      (SCD):    0.674ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.747     0.747    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.936 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.024    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.672     0.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X38Y77         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDPE (Prop_fdpe_C_Q)         0.141     0.815 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.139     0.954    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X36Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.024     1.024    clk_25/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.016 r  clk_25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.027    clk_25/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_25/inst/clkout1_buf/O
                         net (fo=5603, routed)        0.946     0.948    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X36Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.237     0.710    
    SLICE_X36Y77         FDCE (Remov_fdce_C_CLR)     -0.067     0.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.311    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.927ns (19.717%)  route 3.774ns (80.283%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.680     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.418    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X63Y76         FDCE (Recov_fdce_C_CLR)     -0.331    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.927ns (19.717%)  route 3.774ns (80.283%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.680     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.418    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X63Y76         FDCE (Recov_fdce_C_CLR)     -0.331    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.927ns (19.717%)  route 3.774ns (80.283%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.680     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.418    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X63Y76         FDCE (Recov_fdce_C_CLR)     -0.331    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.927ns (19.717%)  route 3.774ns (80.283%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.680     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.418    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X63Y76         FDCE (Recov_fdce_C_CLR)     -0.331    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             27.889ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 0.927ns (19.717%)  route 3.774ns (80.283%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.750ns = ( 36.750 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.680     8.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.419    36.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.418    37.168    
                         clock uncertainty           -0.035    37.133    
    SLICE_X63Y76         FDCE (Recov_fdce_C_CLR)     -0.331    36.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.802    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                 27.889    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.927ns (20.953%)  route 3.497ns (79.047%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.402     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.418    37.170    
                         clock uncertainty           -0.035    37.135    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.331    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.927ns (20.953%)  route 3.497ns (79.047%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.402     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.418    37.170    
                         clock uncertainty           -0.035    37.135    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.331    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.927ns (20.953%)  route 3.497ns (79.047%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.402     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.418    37.170    
                         clock uncertainty           -0.035    37.135    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.331    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.927ns (20.953%)  route 3.497ns (79.047%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.402     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.418    37.170    
                         clock uncertainty           -0.035    37.135    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.331    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 28.169    

Slack (MET) :             28.169ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.424ns  (logic 0.927ns (20.953%)  route 3.497ns (79.047%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.752ns = ( 36.752 - 33.000 ) 
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.595     2.595    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081     2.676 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.535     4.211    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.433     4.644 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           1.073     5.717    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X60Y74         LUT6 (Prop_lut6_I5_O)        0.105     5.822 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           1.177     6.999    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X63Y72         LUT4 (Prop_lut4_I3_O)        0.121     7.120 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.845     7.965    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X62Y76         LUT1 (Prop_lut1_I0_O)        0.268     8.233 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.402     8.635    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X63Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.254    35.254    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    35.331 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.421    36.752    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X63Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.418    37.170    
                         clock uncertainty           -0.035    37.135    
    SLICE_X63Y77         FDCE (Recov_fdce_C_CLR)     -0.331    36.804    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.804    
                         arrival time                          -8.635    
  -------------------------------------------------------------------
                         slack                                 28.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X51Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X51Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X51Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X51Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X51Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X51Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.544%)  route 0.121ns (42.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.121     2.356    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X51Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X51Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X51Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.356    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.800%)  route 0.125ns (43.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X50Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.800%)  route 0.125ns (43.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X50Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.800%)  route 0.125ns (43.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.529ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.125     2.360    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X50Y80         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.916     2.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X50Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]/C
                         clock pessimism             -0.443     2.085    
    SLICE_X50Y80         FDCE (Remov_fdce_C_CLR)     -0.092     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.461%)  route 0.132ns (44.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.401     1.401    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.427 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.644     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X52Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y80         FDPE (Prop_fdpe_C_Q)         0.164     2.235 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.132     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X53Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.584     1.584    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.613 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.917     2.530    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X53Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.443     2.086    
    SLICE_X53Y81         FDCE (Remov_fdce_C_CLR)     -0.092     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.373    





