`celldefine
module module_0 (
    id_1,
    input logic [id_1[1 'b0] : id_1  |  id_1] id_2,
    id_3,
    input [id_2 : 1] id_4,
    id_5,
    id_6,
    output logic id_7,
    id_8,
    id_9,
    output logic id_10
);
endmodule
