# Design and Implementation of RISC-V-Based Core For AI Applications

![Status](https://img.shields.io/badge/Status-Completed-success)
![Hardware](https://img.shields.io/badge/Target-Nexys%20Video%20(Artix--7)-blue)
![ISA](https://img.shields.io/badge/ISA-RV32IMF-orange)
![Toolchain](https://img.shields.io/badge/Vivado-2025.1-red)


**A lightweight, RV32IMF RISC-V soft-core ("Hornet") implemented on FPGA for edge-based network intrusion detection using a custom C-based MLP inference engine.**

---

## ðŸ“– Table of Contents
- [Design and Implementation of RISC-V-Based Core For AI Applications](#design-and-implementation-of-risc-v-based-core-for-ai-applications)
  - [ðŸ“– Table of Contents](#-table-of-contents)
  - [ðŸš€ About the Project](#-about-the-project)
  - [ðŸ“‚ Repository Structure](#-repository-structure)
  - [ðŸ›  Prerequisites \& Toolchain](#-prerequisites--toolchain)
    - [Hardware Requirements:](#hardware-requirements)
    - [Python Dependencies](#python-dependencies)
  - [ðŸ‘¥ Team \& Acknowledgments](#-team--acknowledgments)
    - [Authors](#authors)
    - [Acknowledgments](#acknowledgments)
  - [ðŸ“¬ Contact](#-contact)

---

## ðŸš€ About the Project
This project presents the design and implementation of a lightweight, **RISC-V-based Edge AI processor** capable of executing deep learning inference for network security applications. The primary objective is to validate the feasibility of running a complex, floating-point-heavy Multi-Layer Perceptron (MLP) on a soft-core processor within an FPGA environment.

**Key Features:**
* **Core:** "Hornet" Processor (RV32IMF) â€“ A custom 32-bit RISC-V core with Single-Precision Floating-Point support.
* **Hardware:** Implemented on Xilinx Nexys Video (Artix-7 XC7A200T).
* **Software:** Custom C inference engine (no heavy frameworks like TFLite) built from scratch.
* **Algorithm:** Custom Focal Loss MLP trained on the NSL-KDD dataset for 5-class network traffic classification.
* **Performance:** Achieved **78.87% accuracy** on hardware, matching the software model.

---

## ðŸ“‚ Repository Structure

This repository is organized by version and functionality.

```text
.
â”œâ”€â”€ v_1.0_stable/            # PRIMARY STABLE RELEASE
â”‚   â”œâ”€â”€ no_batch/            # Sequential inference implementation (No-Batch processing)
â”‚   â”‚   â”œâ”€â”€ MLP_No_Batch     # Main Vivado Project & RTL Source
â”‚   â”‚   â”œâ”€â”€ Python_Codes     # Training scripts, dataset pre-processing, and model weights
â”‚   â”‚   â””â”€â”€ test/            # Simulation and Hardware verification testbenches
â”‚   â”‚
â”‚   â””â”€â”€ source/              # Core source files (RTL, linkers, bootloaders)
â”‚
â”œâ”€â”€ accelerator_v/           # [Upcoming] Hardware Accelerator implementation
â”‚
â””â”€â”€ README.md                # Top-level documentation
```

*For detailed implementation details, please refer to the README files inside the specific sub-directories.*

## ðŸ›  Prerequisites & Toolchain

This project relies on specific tool versions to ensure synthesis reproducibility and accurate behavioral simulation.

### Hardware Requirements:
 * **Development Board:** Digilent Nexys Video (Artix-7 FPGA)
 * **Chip Compatibility:** Validated on XC7A200T (Artix-7) and XC7A100T (Artix-7).

| Tool | Version | Purpose |
| :--- | :--- | :--- |
| **Vivado** | 2025.1 | Synthesis, Implementation, and XSim |
| **RISC-V GCC** | 15.1.0 | Firmware compilation (rv32imf-unknown-elf) |
| **GCC (Host)** | 11.4.0 | Host-side test utilities |
| **Python** | 3.10.12 | ML Training & UART Interface |

### Python Dependencies
Required for training the model and running the UART test suite:
```txt
tensorflow==2.20.0
numpy==2.2.6
pandas==2.3.3
scikit-learn==1.7.2
pyserial==3.5
matplotlib==3.10.7
```

## ðŸ‘¥ Team & Acknowledgments

This project was developed at **Istanbul Technical University (ITU)**.

### Authors
* **Yusuf Tekin** ([tekiny20@itu.edu.tr](mailto:tekiny20@itu.edu.tr))
    * *Role:* Software Design, Hardware/RTL Design, System Verification.
* **Ahmet Tolga Ã–zkan** ([ozkanah19@itu.edu.tr](mailto:ozkanah19@itu.edu.tr))
    * *Role:* RTL Design for Hardware Accelerator.

### Acknowledgments
We would like to express our deepest gratitude to our advisor, **Prof. Dr. SÄ±ddÄ±ka Berna Ã–rs YalÃ§Ä±n**, for their invaluable guidance, technical insights, and mentorship throughout the development with the "Hornet" core and this thesis.

---

## ðŸ“¬ Contact

For inquiries regarding the hardware architecture or the software inference engine, please contact the authors via email or open an issue in this repository.

* **Yusuf Tekin:** tekiny20@itu.edu.tr
* **Ahmet Tolga Ã–zkan:** ozkanah19@itu.edu.tr
