{
  "module_name": "vcn_1_0_offset.h",
  "hash_id": "f94c207d45cbf5b62245462fd099d983d99049c24fa86635467d5bc11c3e9a26",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/asic_reg/vcn/vcn_1_0_offset.h",
  "human_readable_source": " \n#ifndef _vcn_1_0_OFFSET_HEADER\n#define _vcn_1_0_OFFSET_HEADER\n\n\n\n\n\n#define mmUVD_PGFSM_CONFIG                                                                             0x00c0\n#define mmUVD_PGFSM_CONFIG_BASE_IDX                                                                    1\n#define mmUVD_PGFSM_STATUS                                                                             0x00c1\n#define mmUVD_PGFSM_STATUS_BASE_IDX                                                                    1\n#define mmUVD_POWER_STATUS                                                                             0x00c4\n#define mmUVD_POWER_STATUS_BASE_IDX                                                                    1\n#define mmCC_UVD_HARVESTING                                                                            0x00c7\n#define mmCC_UVD_HARVESTING_BASE_IDX                                                                   1\n#define mmUVD_DPG_LMA_CTL                                                                              0x00d1\n#define mmUVD_DPG_LMA_CTL_BASE_IDX                                                                     1\n#define mmUVD_DPG_LMA_DATA                                                                             0x00d2\n#define mmUVD_DPG_LMA_DATA_BASE_IDX                                                                    1\n#define mmUVD_DPG_LMA_MASK                                                                             0x00d3\n#define mmUVD_DPG_LMA_MASK_BASE_IDX                                                                    1\n#define mmUVD_DPG_PAUSE                                                                                0x00d4\n#define mmUVD_DPG_PAUSE_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH1                                                                                 0x00d5\n#define mmUVD_SCRATCH1_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH2                                                                                 0x00d6\n#define mmUVD_SCRATCH2_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH3                                                                                 0x00d7\n#define mmUVD_SCRATCH3_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH4                                                                                 0x00d8\n#define mmUVD_SCRATCH4_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH5                                                                                 0x00d9\n#define mmUVD_SCRATCH5_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH6                                                                                 0x00da\n#define mmUVD_SCRATCH6_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH7                                                                                 0x00db\n#define mmUVD_SCRATCH7_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH8                                                                                 0x00dc\n#define mmUVD_SCRATCH8_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH9                                                                                 0x00dd\n#define mmUVD_SCRATCH9_BASE_IDX                                                                        1\n#define mmUVD_SCRATCH10                                                                                0x00de\n#define mmUVD_SCRATCH10_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH11                                                                                0x00df\n#define mmUVD_SCRATCH11_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH12                                                                                0x00e0\n#define mmUVD_SCRATCH12_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH13                                                                                0x00e1\n#define mmUVD_SCRATCH13_BASE_IDX                                                                       1\n#define mmUVD_SCRATCH14                                                                                0x00e2\n#define mmUVD_SCRATCH14_BASE_IDX                                                                       1\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                         0x00e5\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                1\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                        0x00e6\n#define mmUVD_DPG_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define mmUVD_DPG_VCPU_CACHE_OFFSET0                                                                   0x00e7\n#define mmUVD_DPG_VCPU_CACHE_OFFSET0_BASE_IDX                                                          1\n\n\n\n\n#define mmUVD_LCM_CGC_CNTRL                                                                            0x0123\n#define mmUVD_LCM_CGC_CNTRL_BASE_IDX                                                                   1\n\n#define mmUVD_MIF_CURR_UV_ADDR_CONFIG                                                                  0x0184\n#define mmUVD_MIF_CURR_UV_ADDR_CONFIG_BASE_IDX                                                         1\n#define mmUVD_MIF_REF_UV_ADDR_CONFIG                                                                   0x0185\n#define mmUVD_MIF_REF_UV_ADDR_CONFIG_BASE_IDX                                                          1\n#define mmUVD_MIF_RECON1_UV_ADDR_CONFIG                                                                0x0186\n#define mmUVD_MIF_RECON1_UV_ADDR_CONFIG_BASE_IDX                                                       1\n#define mmUVD_MIF_CURR_ADDR_CONFIG                                                                     0x0192\n#define mmUVD_MIF_CURR_ADDR_CONFIG_BASE_IDX                                                            1\n#define mmUVD_MIF_REF_ADDR_CONFIG                                                                      0x0193\n#define mmUVD_MIF_REF_ADDR_CONFIG_BASE_IDX                                                             1\n#define mmUVD_MIF_RECON1_ADDR_CONFIG                                                                   0x01c5\n#define mmUVD_MIF_RECON1_ADDR_CONFIG_BASE_IDX                                                          1\n\n\n\n#define mmUVD_JPEG_CNTL                                                                                0x0200\n#define mmUVD_JPEG_CNTL_BASE_IDX                                                                       1\n#define mmUVD_JPEG_RB_BASE                                                                             0x0201\n#define mmUVD_JPEG_RB_BASE_BASE_IDX                                                                    1\n#define mmUVD_JPEG_RB_WPTR                                                                             0x0202\n#define mmUVD_JPEG_RB_WPTR_BASE_IDX                                                                    1\n#define mmUVD_JPEG_RB_RPTR                                                                             0x0203\n#define mmUVD_JPEG_RB_RPTR_BASE_IDX                                                                    1\n#define mmUVD_JPEG_RB_SIZE                                                                             0x0204\n#define mmUVD_JPEG_RB_SIZE_BASE_IDX                                                                    1\n#define mmUVD_JPEG_ADDR_CONFIG                                                                         0x021f\n#define mmUVD_JPEG_ADDR_CONFIG_BASE_IDX                                                                1\n#define mmUVD_JPEG_PITCH                                                                               0x0222\n#define mmUVD_JPEG_PITCH_BASE_IDX                                                                      1\n#define mmUVD_JPEG_GPCOM_CMD                                                                           0x022c\n#define mmUVD_JPEG_GPCOM_CMD_BASE_IDX                                                                  1\n#define mmUVD_JPEG_GPCOM_DATA0                                                                         0x022d\n#define mmUVD_JPEG_GPCOM_DATA0_BASE_IDX                                                                1\n#define mmUVD_JPEG_GPCOM_DATA1                                                                         0x022e\n#define mmUVD_JPEG_GPCOM_DATA1_BASE_IDX                                                                1\n#define mmUVD_JPEG_JRB_BASE_LO                                                                         0x022f\n#define mmUVD_JPEG_JRB_BASE_LO_BASE_IDX                                                                1\n#define mmUVD_JPEG_JRB_BASE_HI                                                                         0x0230\n#define mmUVD_JPEG_JRB_BASE_HI_BASE_IDX                                                                1\n#define mmUVD_JPEG_JRB_SIZE                                                                            0x0232\n#define mmUVD_JPEG_JRB_SIZE_BASE_IDX                                                                   1\n#define mmUVD_JPEG_JRB_RPTR                                                                            0x0233\n#define mmUVD_JPEG_JRB_RPTR_BASE_IDX                                                                   1\n#define mmUVD_JPEG_JRB_WPTR                                                                            0x0234\n#define mmUVD_JPEG_JRB_WPTR_BASE_IDX                                                                   1\n#define mmUVD_JPEG_UV_ADDR_CONFIG                                                                      0x0238\n#define mmUVD_JPEG_UV_ADDR_CONFIG_BASE_IDX                                                             1\n#define mmUVD_SEMA_ADDR_LOW                                                                            0x03c0\n#define mmUVD_SEMA_ADDR_LOW_BASE_IDX                                                                   1\n#define mmUVD_SEMA_ADDR_HIGH                                                                           0x03c1\n#define mmUVD_SEMA_ADDR_HIGH_BASE_IDX                                                                  1\n#define mmUVD_SEMA_CMD                                                                                 0x03c2\n#define mmUVD_SEMA_CMD_BASE_IDX                                                                        1\n#define mmUVD_GPCOM_VCPU_CMD                                                                           0x03c3\n#define mmUVD_GPCOM_VCPU_CMD_BASE_IDX                                                                  1\n#define mmUVD_GPCOM_VCPU_DATA0                                                                         0x03c4\n#define mmUVD_GPCOM_VCPU_DATA0_BASE_IDX                                                                1\n#define mmUVD_GPCOM_VCPU_DATA1                                                                         0x03c5\n#define mmUVD_GPCOM_VCPU_DATA1_BASE_IDX                                                                1\n#define mmUVD_ENGINE_CNTL                                                                              0x03c6\n#define mmUVD_ENGINE_CNTL_BASE_IDX                                                                     1\n#define mmUVD_UDEC_DBW_UV_ADDR_CONFIG                                                                  0x03d2\n#define mmUVD_UDEC_DBW_UV_ADDR_CONFIG_BASE_IDX                                                         1\n#define mmUVD_UDEC_ADDR_CONFIG                                                                         0x03d3\n#define mmUVD_UDEC_ADDR_CONFIG_BASE_IDX                                                                1\n#define mmUVD_UDEC_DB_ADDR_CONFIG                                                                      0x03d4\n#define mmUVD_UDEC_DB_ADDR_CONFIG_BASE_IDX                                                             1\n#define mmUVD_UDEC_DBW_ADDR_CONFIG                                                                     0x03d5\n#define mmUVD_UDEC_DBW_ADDR_CONFIG_BASE_IDX                                                            1\n#define mmUVD_SUVD_CGC_GATE                                                                            0x03e4\n#define mmUVD_SUVD_CGC_GATE_BASE_IDX                                                                   1\n#define mmUVD_SUVD_CGC_STATUS                                                                          0x03e5\n#define mmUVD_SUVD_CGC_STATUS_BASE_IDX                                                                 1\n#define mmUVD_SUVD_CGC_CTRL                                                                            0x03e6\n#define mmUVD_SUVD_CGC_CTRL_BASE_IDX                                                                   1\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW                                                            0x03ec\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH                                                           0x03ed\n#define mmUVD_LMI_VCPU_CACHE1_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW                                                            0x03f0\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_LOW_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH                                                           0x03f1\n#define mmUVD_LMI_VCPU_CACHE2_64BIT_BAR_HIGH_BASE_IDX                                                  1\n#define mmUVD_NO_OP                                                                                    0x03ff\n#define mmUVD_NO_OP_BASE_IDX                                                                           1\n#define mmUVD_JPEG_CNTL2                                                                               0x0404\n#define mmUVD_JPEG_CNTL2_BASE_IDX                                                                      1\n#define mmUVD_VERSION                                                                                  0x0409\n#define mmUVD_VERSION_BASE_IDX                                                                         1\n#define mmUVD_GP_SCRATCH8                                                                              0x040a\n#define mmUVD_GP_SCRATCH8_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH9                                                                              0x040b\n#define mmUVD_GP_SCRATCH9_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH10                                                                             0x040c\n#define mmUVD_GP_SCRATCH10_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH11                                                                             0x040d\n#define mmUVD_GP_SCRATCH11_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH12                                                                             0x040e\n#define mmUVD_GP_SCRATCH12_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH13                                                                             0x040f\n#define mmUVD_GP_SCRATCH13_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH14                                                                             0x0410\n#define mmUVD_GP_SCRATCH14_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH15                                                                             0x0411\n#define mmUVD_GP_SCRATCH15_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH16                                                                             0x0412\n#define mmUVD_GP_SCRATCH16_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH17                                                                             0x0413\n#define mmUVD_GP_SCRATCH17_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH18                                                                             0x0414\n#define mmUVD_GP_SCRATCH18_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH19                                                                             0x0415\n#define mmUVD_GP_SCRATCH19_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH20                                                                             0x0416\n#define mmUVD_GP_SCRATCH20_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH21                                                                             0x0417\n#define mmUVD_GP_SCRATCH21_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH22                                                                             0x0418\n#define mmUVD_GP_SCRATCH22_BASE_IDX                                                                    1\n#define mmUVD_GP_SCRATCH23                                                                             0x0419\n#define mmUVD_GP_SCRATCH23_BASE_IDX                                                                    1\n#define mmUVD_RB_BASE_LO2                                                                              0x0421\n#define mmUVD_RB_BASE_LO2_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI2                                                                              0x0422\n#define mmUVD_RB_BASE_HI2_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE2                                                                                 0x0423\n#define mmUVD_RB_SIZE2_BASE_IDX                                                                        1\n#define mmUVD_RB_RPTR2                                                                                 0x0424\n#define mmUVD_RB_RPTR2_BASE_IDX                                                                        1\n#define mmUVD_RB_WPTR2                                                                                 0x0425\n#define mmUVD_RB_WPTR2_BASE_IDX                                                                        1\n#define mmUVD_RB_BASE_LO                                                                               0x0426\n#define mmUVD_RB_BASE_LO_BASE_IDX                                                                      1\n#define mmUVD_RB_BASE_HI                                                                               0x0427\n#define mmUVD_RB_BASE_HI_BASE_IDX                                                                      1\n#define mmUVD_RB_SIZE                                                                                  0x0428\n#define mmUVD_RB_SIZE_BASE_IDX                                                                         1\n#define mmUVD_RB_RPTR                                                                                  0x0429\n#define mmUVD_RB_RPTR_BASE_IDX                                                                         1\n#define mmUVD_RB_WPTR                                                                                  0x042a\n#define mmUVD_RB_WPTR_BASE_IDX                                                                         1\n#define mmUVD_RB_WPTR4                                                                                 0x0456\n#define mmUVD_RB_WPTR4_BASE_IDX                                                                        1\n#define mmUVD_JRBC_RB_RPTR                                                                             0x0457\n#define mmUVD_JRBC_RB_RPTR_BASE_IDX                                                                    1\n#define mmUVD_LMI_JPEG_VMID                                                                            0x045d\n#define mmUVD_LMI_JPEG_VMID_BASE_IDX                                                                   1\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH                                                            0x045e\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH_BASE_IDX                                                   1\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW                                                             0x045f\n#define mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW_BASE_IDX                                                    1\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH                                                                0x0466\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW                                                                 0x0467\n#define mmUVD_LMI_RBC_IB_64BIT_BAR_LOW_BASE_IDX                                                        1\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH                                                                0x0468\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                       1\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW                                                                 0x0469\n#define mmUVD_LMI_RBC_RB_64BIT_BAR_LOW_BASE_IDX                                                        1\n\n\n\n\n#define mmUVD_SEMA_CNTL                                                                                0x0500\n#define mmUVD_SEMA_CNTL_BASE_IDX                                                                       1\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW                                                                0x0503\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH                                                               0x0504\n#define mmUVD_LMI_JRBC_RB_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW                                                                0x0505\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_LOW_BASE_IDX                                                       1\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH                                                               0x0506\n#define mmUVD_LMI_JRBC_IB_64BIT_BAR_HIGH_BASE_IDX                                                      1\n#define mmUVD_LMI_JRBC_IB_VMID                                                                         0x0507\n#define mmUVD_LMI_JRBC_IB_VMID_BASE_IDX                                                                1\n#define mmUVD_LMI_JRBC_RB_VMID                                                                         0x0508\n#define mmUVD_LMI_JRBC_RB_VMID_BASE_IDX                                                                1\n#define mmUVD_JRBC_RB_WPTR                                                                             0x0509\n#define mmUVD_JRBC_RB_WPTR_BASE_IDX                                                                    1\n#define mmUVD_JRBC_RB_CNTL                                                                             0x050a\n#define mmUVD_JRBC_RB_CNTL_BASE_IDX                                                                    1\n#define mmUVD_JRBC_IB_SIZE                                                                             0x050b\n#define mmUVD_JRBC_IB_SIZE_BASE_IDX                                                                    1\n#define mmUVD_JRBC_LMI_SWAP_CNTL                                                                       0x050d\n#define mmUVD_JRBC_LMI_SWAP_CNTL_BASE_IDX                                                              1\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW                                                         0x050e\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_LOW_BASE_IDX                                                1\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH                                                        0x050f\n#define mmUVD_LMI_JRBC_RB_MEM_WR_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW                                                         0x0510\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_LOW_BASE_IDX                                                1\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH                                                        0x0511\n#define mmUVD_LMI_JRBC_RB_MEM_RD_64BIT_BAR_HIGH_BASE_IDX                                               1\n#define mmUVD_JRBC_RB_REF_DATA                                                                         0x0512\n#define mmUVD_JRBC_RB_REF_DATA_BASE_IDX                                                                1\n#define mmUVD_JRBC_RB_COND_RD_TIMER                                                                    0x0513\n#define mmUVD_JRBC_RB_COND_RD_TIMER_BASE_IDX                                                           1\n#define mmUVD_JRBC_EXTERNAL_REG_BASE                                                                   0x0517\n#define mmUVD_JRBC_EXTERNAL_REG_BASE_BASE_IDX                                                          1\n#define mmUVD_JRBC_SOFT_RESET                                                                          0x0519\n#define mmUVD_JRBC_SOFT_RESET_BASE_IDX                                                                 1\n#define mmUVD_JRBC_STATUS                                                                              0x051a\n#define mmUVD_JRBC_STATUS_BASE_IDX                                                                     1\n#define mmUVD_RB_RPTR3                                                                                 0x051b\n#define mmUVD_RB_RPTR3_BASE_IDX                                                                        1\n#define mmUVD_RB_WPTR3                                                                                 0x051c\n#define mmUVD_RB_WPTR3_BASE_IDX                                                                        1\n#define mmUVD_RB_BASE_LO3                                                                              0x051d\n#define mmUVD_RB_BASE_LO3_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI3                                                                              0x051e\n#define mmUVD_RB_BASE_HI3_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE3                                                                                 0x051f\n#define mmUVD_RB_SIZE3_BASE_IDX                                                                        1\n#define mmJPEG_CGC_GATE                                                                                0x0526\n#define mmJPEG_CGC_GATE_BASE_IDX                                                                       1\n#define mmUVD_CTX_INDEX                                                                                0x0528\n#define mmUVD_CTX_INDEX_BASE_IDX                                                                       1\n#define mmUVD_CTX_DATA                                                                                 0x0529\n#define mmUVD_CTX_DATA_BASE_IDX                                                                        1\n#define mmUVD_CGC_GATE                                                                                 0x052a\n#define mmUVD_CGC_GATE_BASE_IDX                                                                        1\n#define mmUVD_CGC_STATUS                                                                               0x052b\n#define mmUVD_CGC_STATUS_BASE_IDX                                                                      1\n#define mmUVD_CGC_CTRL                                                                                 0x052c\n#define mmUVD_CGC_CTRL_BASE_IDX                                                                        1\n#define mmUVD_GP_SCRATCH0                                                                              0x0534\n#define mmUVD_GP_SCRATCH0_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH1                                                                              0x0535\n#define mmUVD_GP_SCRATCH1_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH2                                                                              0x0536\n#define mmUVD_GP_SCRATCH2_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH3                                                                              0x0537\n#define mmUVD_GP_SCRATCH3_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH4                                                                              0x0538\n#define mmUVD_GP_SCRATCH4_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH5                                                                              0x0539\n#define mmUVD_GP_SCRATCH5_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH6                                                                              0x053a\n#define mmUVD_GP_SCRATCH6_BASE_IDX                                                                     1\n#define mmUVD_GP_SCRATCH7                                                                              0x053b\n#define mmUVD_GP_SCRATCH7_BASE_IDX                                                                     1\n#define mmUVD_LMI_VCPU_CACHE_VMID                                                                      0x053c\n#define mmUVD_LMI_VCPU_CACHE_VMID_BASE_IDX                                                             1\n#define mmUVD_LMI_CTRL2                                                                                0x053d\n#define mmUVD_LMI_CTRL2_BASE_IDX                                                                       1\n#define mmUVD_MASTINT_EN                                                                               0x0540\n#define mmUVD_MASTINT_EN_BASE_IDX                                                                      1\n#define mmUVD_SYS_INT_EN                                                                               0x0541\n#define mmUVD_SYS_INT_EN_BASE_IDX                                                                      1\n#define mmJPEG_CGC_CTRL                                                                                0x0565\n#define mmJPEG_CGC_CTRL_BASE_IDX                                                                       1\n#define mmUVD_LMI_CTRL                                                                                 0x0566\n#define mmUVD_LMI_CTRL_BASE_IDX                                                                        1\n#define mmUVD_LMI_STATUS                                                                               0x0567\n#define mmUVD_LMI_STATUS_BASE_IDX                                                                      1\n#define mmUVD_LMI_VM_CTRL                                                                              0x0568\n#define mmUVD_LMI_VM_CTRL_BASE_IDX                                                                     1\n#define mmUVD_LMI_SWAP_CNTL                                                                            0x056d\n#define mmUVD_LMI_SWAP_CNTL_BASE_IDX                                                                   1\n#define mmUVD_MPC_CNTL                                                                                 0x0577\n#define mmUVD_MPC_CNTL_BASE_IDX                                                                        1\n#define mmUVD_MPC_SET_MUXA0                                                                            0x0579\n#define mmUVD_MPC_SET_MUXA0_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXA1                                                                            0x057a\n#define mmUVD_MPC_SET_MUXA1_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXB0                                                                            0x057b\n#define mmUVD_MPC_SET_MUXB0_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUXB1                                                                            0x057c\n#define mmUVD_MPC_SET_MUXB1_BASE_IDX                                                                   1\n#define mmUVD_MPC_SET_MUX                                                                              0x057d\n#define mmUVD_MPC_SET_MUX_BASE_IDX                                                                     1\n#define mmUVD_MPC_SET_ALU                                                                              0x057e\n#define mmUVD_MPC_SET_ALU_BASE_IDX                                                                     1\n#define mmUVD_GPCOM_SYS_CMD                                                                            0x057f\n#define mmUVD_GPCOM_SYS_CMD_BASE_IDX                                                                   1\n#define mmUVD_GPCOM_SYS_DATA0                                                                          0x0580\n#define mmUVD_GPCOM_SYS_DATA0_BASE_IDX                                                                 1\n#define mmUVD_GPCOM_SYS_DATA1                                                                          0x0581\n#define mmUVD_GPCOM_SYS_DATA1_BASE_IDX                                                                 1\n#define mmUVD_VCPU_CACHE_OFFSET0                                                                       0x0582\n#define mmUVD_VCPU_CACHE_OFFSET0_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE0                                                                         0x0583\n#define mmUVD_VCPU_CACHE_SIZE0_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET1                                                                       0x0584\n#define mmUVD_VCPU_CACHE_OFFSET1_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE1                                                                         0x0585\n#define mmUVD_VCPU_CACHE_SIZE1_BASE_IDX                                                                1\n#define mmUVD_VCPU_CACHE_OFFSET2                                                                       0x0586\n#define mmUVD_VCPU_CACHE_OFFSET2_BASE_IDX                                                              1\n#define mmUVD_VCPU_CACHE_SIZE2                                                                         0x0587\n#define mmUVD_VCPU_CACHE_SIZE2_BASE_IDX                                                                1\n#define mmUVD_VCPU_CNTL                                                                                0x0598\n#define mmUVD_VCPU_CNTL_BASE_IDX                                                                       1\n#define mmUVD_SOFT_RESET                                                                               0x05a0\n#define mmUVD_SOFT_RESET_BASE_IDX                                                                      1\n#define mmUVD_LMI_RBC_IB_VMID                                                                          0x05a1\n#define mmUVD_LMI_RBC_IB_VMID_BASE_IDX                                                                 1\n#define mmUVD_RBC_IB_SIZE                                                                              0x05a2\n#define mmUVD_RBC_IB_SIZE_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_RPTR                                                                              0x05a4\n#define mmUVD_RBC_RB_RPTR_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_WPTR                                                                              0x05a5\n#define mmUVD_RBC_RB_WPTR_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_WPTR_CNTL                                                                         0x05a6\n#define mmUVD_RBC_RB_WPTR_CNTL_BASE_IDX                                                                1\n#define mmUVD_RBC_RB_CNTL                                                                              0x05a9\n#define mmUVD_RBC_RB_CNTL_BASE_IDX                                                                     1\n#define mmUVD_RBC_RB_RPTR_ADDR                                                                         0x05aa\n#define mmUVD_RBC_RB_RPTR_ADDR_BASE_IDX                                                                1\n#define mmUVD_STATUS                                                                                   0x05af\n#define mmUVD_STATUS_BASE_IDX                                                                          1\n#define mmUVD_SEMA_TIMEOUT_STATUS                                                                      0x05b0\n#define mmUVD_SEMA_TIMEOUT_STATUS_BASE_IDX                                                             1\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL                                                        0x05b1\n#define mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                               1\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL                                                             0x05b2\n#define mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL_BASE_IDX                                                    1\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL                                                      0x05b3\n#define mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL_BASE_IDX                                             1\n#define mmUVD_CONTEXT_ID                                                                               0x05bd\n#define mmUVD_CONTEXT_ID_BASE_IDX                                                                      1\n#define mmUVD_CONTEXT_ID2                                                                              0x05bf\n#define mmUVD_CONTEXT_ID2_BASE_IDX                                                                     1\n#define mmUVD_RBC_WPTR_POLL_CNTL                                                                       0x05d8\n#define mmUVD_RBC_WPTR_POLL_CNTL_BASE_IDX                                                              1\n#define mmUVD_RBC_WPTR_POLL_ADDR                                                                       0x05d9\n#define mmUVD_RBC_WPTR_POLL_ADDR_BASE_IDX                                                              1\n#define mmUVD_RB_BASE_LO4                                                                              0x05df\n#define mmUVD_RB_BASE_LO4_BASE_IDX                                                                     1\n#define mmUVD_RB_BASE_HI4                                                                              0x05e0\n#define mmUVD_RB_BASE_HI4_BASE_IDX                                                                     1\n#define mmUVD_RB_SIZE4                                                                                 0x05e1\n#define mmUVD_RB_SIZE4_BASE_IDX                                                                        1\n#define mmUVD_RB_RPTR4                                                                                 0x05e2\n#define mmUVD_RB_RPTR4_BASE_IDX                                                                        1\n\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}