Even in the earliest MIPS CPUs, the result registers are interlocked: If you try to read the result before it is ready, <FONT class=clozed>the CPU will stall until the data arrives.</FONT>