$date
	Wed Jan 11 15:48:45 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SynchronousDownCounterTestBench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 4 # qBar [3:0] $end
$var wire 4 $ out [3:0] $end
$var wire 4 % nVal [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
x"
0!
$end
#10
1!
#20
b1111 %
b1111 #
b0 $
0!
0"
#30
b1110 %
b0 #
b1111 $
1!
1"
#40
0!
#50
b1101 %
b1 #
b1110 $
1!
#60
0!
#70
b1100 %
b10 #
b1101 $
1!
#80
0!
#90
b1011 %
b11 #
b1100 $
1!
#100
0!
#110
b1010 %
b100 #
b1011 $
1!
#120
0!
#130
b1001 %
b101 #
b1010 $
1!
#140
0!
#150
b1000 %
b110 #
b1001 $
1!
#160
0!
#170
b111 %
b111 #
b1000 $
1!
#180
0!
#190
b110 %
b1000 #
b111 $
1!
#200
0!
#210
b101 %
b1001 #
b110 $
1!
#220
0!
#230
b100 %
b1010 #
b101 $
1!
#240
0!
#250
b11 %
b1011 #
b100 $
1!
#260
0!
#270
b10 %
b1100 #
b11 $
1!
#280
0!
#290
b1 %
b1101 #
b10 $
1!
#300
0!
#310
b0 %
b1110 #
b1 $
1!
#320
0!
#330
b1111 %
b1111 #
b0 $
1!
#340
0!
#350
b1110 %
b0 #
b1111 $
1!
#360
0!
#370
b1101 %
b1 #
b1110 $
1!
#380
0!
#390
b1100 %
b10 #
b1101 $
1!
#400
b1111 %
b1111 #
b0 $
0!
0"
#410
1!
#420
0!
