<!DOCTYPE html>
<html class="client-nojs" lang="en" dir="ltr">

<!-- Mirrored from processors.wiki.ti.com/index.php/NDK_RAM_Sizing:_Concerto_Example by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:08:31 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>NDK RAM Sizing: Concerto Example - Texas Instruments Wiki</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"NDK_RAM_Sizing:_Concerto_Example","wgTitle":"NDK RAM Sizing: Concerto Example","wgCurRevisionId":182540,"wgRevisionId":182540,"wgArticleId":20756,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["TI-RTOS","NDK","SYSBIOS","28x + ARM® Cortex™ M3 Concerto™ Series","C2000 Concerto F28M35x"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"NDK_RAM_Sizing:_Concerto_Example","wgRelevantArticleId":20756,"wgRequestId":"165bb098be08996489eca033","wgIsProbablyEditable":false,"wgRelevantPageIsProbablyEditable":false,"wgRestrictionEdit":[],"wgRestrictionMove":[]});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user":"ready","user.options":"ready","user.tokens":"loading","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready","mediawiki.skinning.interface":"ready","skins.vector.styles":"ready"});mw.loader.implement("user.tokens@19o3a1s",function($,jQuery,require,module){/*@nomin*/mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});
});mw.loader.load(["site","mediawiki.page.startup","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.toc","mediawiki.searchSuggest","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://processors.wiki.ti.com/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=vector"/>
<meta name="generator" content="MediaWiki 1.31.6"/>
<link rel="shortcut icon" href="https://processors.wiki.ti.com/favicon.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://processors.wiki.ti.com/opensearch_desc.php" title="Texas Instruments Wiki (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://processors.wiki.ti.com/api.php?action=rsd"/>
<link rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="alternate" type="application/atom+xml" title="Texas Instruments Wiki Atom feed" href="https://processors.wiki.ti.com/index.php?title=Special:RecentChanges&amp;feed=atom"/>
<!--[if lt IE 9]><script src="/load.php?debug=false&amp;lang=en&amp;modules=html5shiv&amp;only=scripts&amp;skin=Vector&amp;sync=1"></script><![endif]-->

                    <script>var w=window;if(w.performance||w.mozPerformance||w.msPerformance||w.webkitPerformance){var d=document;AKSB=w.AKSB||{},AKSB.q=AKSB.q||[],AKSB.mark=AKSB.mark||function(e,_){AKSB.q.push(["mark",e,_||(new Date).getTime()])},AKSB.measure=AKSB.measure||function(e,_,t){AKSB.q.push(["measure",e,_,t||(new Date).getTime()])},AKSB.done=AKSB.done||function(e){AKSB.q.push(["done",e])},AKSB.mark("firstbyte",(new Date).getTime()),AKSB.prof={custid:"295384",ustr:"",originlat:"0",clientrtt:"181",ghostip:"23.11.215.94",ipv6:false,pct:"10",clientip:"163.125.46.158",requestid:"171ed4f1",region:"26813",protocol:"",blver:14,akM:"g",akN:"ae",akTT:"O",akTX:"1",akTI:"171ed4f1",ai:"181835",ra:"false",pmgn:"",pmgi:"",pmp:"",qc:""},function(e){var _=d.createElement("script");_.async="async",_.src=e;var t=d.getElementsByTagName("script"),t=t[t.length-1];t.parentNode.insertBefore(_,t)}(("https:"===d.location.protocol?"https:":"http:")+"//ds-aksb-a.akamaihd.net/aksb.min.js")}</script>
                    </head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-NDK_RAM_Sizing_Concerto_Example rootpage-NDK_RAM_Sizing_Concerto_Example skin-vector action-view">		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>
			<div id="siteNotice" class="mw-body-content"><div id="localNotice" lang="en" dir="ltr"><div class="mw-parser-output"><p><br />
<span style="color:#ff0000"><b>NOTICE: The Processors Wiki will End-of-Life on January 15, 2021. It is recommended to download any files or other content you may need that are hosted on processors.wiki.ti.com. The site is now set to read only.</b></span>
</p></div></div></div><div class="mw-indicators mw-body-content">
</div>
<h1 id="firstHeading" class="firstHeading" lang="en">NDK RAM Sizing: Concerto Example</h1>			<div id="bodyContent" class="mw-body-content">
				<div id="siteSub" class="noprint">From Texas Instruments Wiki</div>				<div id="contentSub"></div>
								<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="mw-parser-output"><div id="toc" class="toc"><div class="toctitle" lang="en" dir="ltr"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Example_overview"><span class="tocnumber">1</span> <span class="toctext">Example overview</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Default_RAM_usage"><span class="tocnumber">2</span> <span class="toctext">Default RAM usage</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#RAM_usage_after_modifications"><span class="tocnumber">3</span> <span class="toctext">RAM usage after modifications</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#Network_buffers"><span class="tocnumber">3.1</span> <span class="toctext">Network buffers</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Memory_manager"><span class="tocnumber">3.2</span> <span class="toctext">Memory manager</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Heap_reductions"><span class="tocnumber">3.3</span> <span class="toctext">Heap reductions</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Additional_SYS.2FBIOS_changes"><span class="tocnumber">3.4</span> <span class="toctext">Additional SYS/BIOS changes</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Results"><span class="tocnumber">3.5</span> <span class="toctext">Results</span></a></li>
</ul>
</li>
</ul>
</div>

<p>The TI-RTOS product installation includes a tcpEcho example. You can <b><a rel="nofollow" class="external text" href="http://software-dl.ti.com/dsps/dsps_public_sw/sdo_sb/targetcontent/tirtos/index.html">download the TI-RTOS installer</a></b>. The example runs on the TMDXDOCKH52C1 (Concerto) board. RAM is limited on this board, so steps were taken to reduce the RAM requirements by the application. The following is a discussion of the actions taken.
</p>
<h2><span class="mw-headline" id="Example_overview">Example overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=1" title="Edit section: Example overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The tcpSendReceive host tool in TI-RTOS sends a TCP packet to the specified IP address on a specified port (for example, port 1000). The tcpEcho example echoes that TCP packet back to a host application. This send and echo sequence is repeated until the host application is stopped. Up to 3 host tools can run at the same time. When the host tools attempts to establish the connection, the tcpHandler task in the tcpEcho application creates a new task (tcpWorker), which does the actual echoing. Once the socket is terminated by the host, the tcpWorker terminates also. The size of the TCP payload was 1024 bytes.
</p>
<h2><span class="mw-headline" id="Default_RAM_usage">Default RAM usage</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=2" title="Edit section: Default RAM usage">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following table shows RAM usage based on the number of TCP connections. All sizes are in bytes. The application uses the default SYS/BIOS heap size of 20480.
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<tbody><tr>
<th># Connections
</th>
<th>Memory Manager
</th>
<th>Network Packets
</th>
<th>Used Heap
</th>
<th>Total
</th></tr>
<tr>
<td>0
</td>
<td>24800
</td>
<td>25792
</td>
<td>5544
</td>
<td>56136
</td></tr>
<tr>
<td>1
</td>
<td>24800
</td>
<td>25792
</td>
<td>11872
</td>
<td>62464
</td></tr>
<tr>
<td>2
</td>
<td>24800
</td>
<td>25792
</td>
<td>18200
</td>
<td>68792
</td></tr>
<tr>
<td>3
</td>
<td>24800
</td>
<td>25792
</td>
<td>OOM
</td>
<td>N/A
</td></tr></tbody></table>
<ul><li><b># Connections</b>: Number of tcpSendReceive sessions running.</li>
<li><b>Memory Manager</b>: Statically defined character arrays See <a href="https://e2e.ti.com/support/processors/f/791/t/947313" title="NDK Static Internal Memory Manager">NDK Static Internal Memory Manager</a>.</li>
<li><b>Network Packets</b>: Statically defined character arrays. See <a href="https://e2e.ti.com/support/processors/f/791/t/947313" title="NDK Static Network Buffers">NDK Static Network Buffers</a>.</li>
<li><b>Used Heap</b>: Amount of memory that was used in the SYS/BIOS default heap. This includes allocation by non-networking components also. See <a href="https://e2e.ti.com/support/processors/f/791/t/947313" title="NDK Dynamic Memory Manager">NDK Dynamic Memory Manager</a>.</li></ul>
<p><b>Note:</b> The third connection failed because the target was out of memory (OOM).
</p><p>The amount of heap usage increases by 6328 bytes for each additional connection. Here is where this number comes from:
</p>
<pre>   1024 bytes for new task
   2048 bytes for socket Tx Buffer
   2048 bytes for socket Rx Buffer
   1024 bytes tcpHandler task allocates
+   184 bytes miscellaneous (Task Object, etc.)
--------------------------------------
   6328 bytes total
</pre>
<h2><span class="mw-headline" id="RAM_usage_after_modifications">RAM usage after modifications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=3" title="Edit section: RAM usage after modifications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The following changes were made within the .cfg file to reduce the RAM requirements.
</p>
<h3><span class="mw-headline" id="Network_buffers">Network buffers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=4" title="Edit section: Network buffers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>By default for M3, M4, and M4F, there are 16 network buffers. Each buffer is 1536 bytes (by default). Since this is a fairly simple application, the number of network packets was reduced to 6.
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
Global.pktNumFrameBufs = 6;
&lt;/syntaxhighlight&gt;
</p><p>The risk of reducing the number of packets is greater when a burst (receive or transmit) occurs. In such cases, the packets could all be used, resulting in dropping packets. Since this application uses TCP, the TCP protocol handles the retransmission of dropped packets.
</p>
<h3><span class="mw-headline" id="Memory_manager">Memory manager</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=5" title="Edit section: Memory manager">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>By default for M3, M4, and M4F, there are 8 buckets with the Memory Manager. Each bucket is 3072 bytes (by default). After running the application and looking at _mmCheck results, it was determined that not all the buckets were being used. So the count was reduced to 6.
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
Global.memRawPageCount = 6;
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="Heap_reductions">Heap reductions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=6" title="Edit section: Heap reductions">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>After running the application, the "Detailed" view of the Task Module in ROV was examined. The stack sizes for the NDK tasks were too large. The following properties were changed to reduce the stack sizes:
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
Global.ndkThreadStackSize = 1536;
Global.lowTaskStackSize   = 1024;
Global.normTaskStackSize  = 1024;
Global.highTaskStackSize  = 1024;
&lt;/syntaxhighlight&gt;
</p><p>Additionally, since the application was only sending TCP packets of size 1024, the following properties were changed to further reduce the amount of heap size that was used.
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
Tcp.transmitBufSize = 1024;
Tcp.receiveBufSize  = 1024;
&lt;/syntaxhighlight&gt;
</p>
<h3><span id="Additional_SYS/BIOS_changes"></span><span class="mw-headline" id="Additional_SYS.2FBIOS_changes">Additional SYS/BIOS changes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=7" title="Edit section: Additional SYS/BIOS changes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The "Detailed" view of the Task Module in ROV also showed that the Idle task stack size was too large. The Hwi module in ROV showed that the system stack was also too large. These were reduced by changing the following properties:
</p><p>&lt;syntaxhighlight lang='javascript'&gt;
Task.idleTaskStackSize = 768;
Program.stack = 2048;
&lt;/syntaxhighlight&gt;
</p>
<h3><span class="mw-headline" id="Results">Results</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;section=8" title="Edit section: Results">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>After making the above changes, the application was rebuilt and run again. Here are the new numbers:
</p>
<table border="1" cellspacing="0" cellpadding="4" rules="all" style="margin:1em 1em 1em 0; border:solid 1px #aaa; border-collapse:collapse;empty-cells:show;">

<tbody><tr>
<th># connections
</th>
<th>Memory Manager
</th>
<th>Network Packets
</th>
<th>Used Heap
</th>
<th>Total RAM
</th>
<th>RAM Saved from default
</th></tr>
<tr>
<td>0
</td>
<td>18600
</td>
<td>9824
</td>
<td>4520
</td>
<td>32944
</td>
<td>23192
</td></tr>
<tr>
<td>1
</td>
<td>18600
</td>
<td>9824
</td>
<td>8800
</td>
<td>37224
</td>
<td>25240
</td></tr>
<tr>
<td>2
</td>
<td>18600
</td>
<td>9824
</td>
<td>13080
</td>
<td>41504
</td>
<td>27288
</td></tr>
<tr>
<td>3
</td>
<td>18600
</td>
<td>9824
</td>
<td>17360
</td>
<td>45784
</td>
<td>N/A
</td></tr></tbody></table>
<p>The amount of heap usage increased by 4280 bytes for each additional connection. Here is where this number comes from:
</p>
<pre>   1024 bytes for new task
   1024 bytes for socket Tx Buffer
   1024 bytes for socket Rx Buffer
   1024 bytes tcpHandler task allocates
+   184 bytes miscellaneous (Task Object, etc.)
-------------------------------------
   4280 bytes total
</pre>
<p>We might have reduced the <code>Global.memRawPageSize</code> property to 1536. This would save an additional 9216 bytes, but we wanted to keep the application somewhat flexible in case additional functionality was needed (for example, to add an HTTP server).
</p>
<!-- 
NewPP limit report
Cached time: 20201130162937
Cache expiry: 86400
Dynamic content: false
CPU time usage: 0.029 seconds
Real time usage: 0.030 seconds
Preprocessor visited node count: 49/1000000
Preprocessor generated node count: 105/1000000
Post‐expand include size: 302/2097152 bytes
Template argument size: 0/2097152 bytes
Highest expansion depth: 2/40
Expensive parser function count: 0/100
Unstrip recursion depth: 0/20
Unstrip post‐expand size: 511/5000000 bytes
-->
<!--
Transclusion expansion time report (%,ms,calls,template)
100.00%    2.578      1 -total
 57.68%    1.487      2 Template:Prettytable
-->
</div>
<!-- Saved in parser cache with key procwiki:pcache:idhash:20756-0!canonical and timestamp 20201130162937 and revision id 182540
 -->
<div class='hf-nsfooter' id='hf-nsfooter-'><table style="text-align:center; background:white; width:100%; text-align:left; height: 65px border-top: 1px solid; border-bottom: 1px solid; border-left: 1px solid; border-right: 1px solid; border-width: 1px; border-style: solid;">
<tr>
<td width="305px"><a href="File_E2e.html" class="image"><img alt="E2e.jpg" src="https://processors.wiki.ti.com/images/8/82/E2e.jpg" width="305" height="63" /></a>
</td>
<td>{{
<ol><li>switchcategory:MultiCore=</li></ol>
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>NDK RAM Sizing: Concerto Example</b> here.<i></i>
</p>
</td>
<td>Keystone=
<ul><li>For technical support on MultiCore devices, please post your questions in the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/default.aspx">C6000 MultiCore Forum</a></li>
<li>For questions related to the BIOS MultiCore SDK (MCSDK), please use the <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/embedded/f/355.aspx">BIOS Forum</a></li></ul>
<p>Please post only comments related to the article <b>NDK RAM Sizing: Concerto Example</b> here.<i></i>
</p>
</td>
<td>C2000=<i>For technical support on the C2000 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/tms320c2000_32-bit_real-time_mcus/f/171.aspx">The C2000 Forum</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
</td>
<td>DaVinci=<i>For technical support on DaVincoplease post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/davinci_digital_media_processors/default.aspx">The DaVinci Forum</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
</td>
<td>MSP430=<i>For technical support on MSP430 please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/microcontrollers/msp43016-bit_ultra-low_power_mcus/default.aspx">The MSP430 Forum</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
</td>
<td>OMAP35x=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
</td>
<td>OMAPL1=<i>For technical support on OMAP please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/dsp/omap_applications_processors/default.aspx">The OMAP Forum</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
</td>
<td>MAVRK=<i>For technical support on MAVRK please post your questions on <a rel="nofollow" class="external text" href="http://e2e.ti.com/support/development_tools/mavrk/default.aspx">The MAVRK Toolbox Forum</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
</td>
<td><i>For technical support please post your questions at <a rel="nofollow" class="external text" href="http://e2e.ti.com/">http://e2e.ti.com</a>. Please post only comments about the article <b>NDK RAM Sizing: Concerto Example</b> here.</i>
<p>}}
</p>
</td></tr></table>
<table style="border-style:solid; border-width:1px; text-align:center; width:100%;">

<tr style="font-size:150%;">
<td rowspan="2"><a href="File_Hyperlink_blue.html" class="image"><img alt="Hyperlink blue.png" src="https://processors.wiki.ti.com/images/9/9f/Hyperlink_blue.png" width="96" height="96" /></a>
</td>
<td><b>Links</b>
</td></tr>
<tr>
<td>
<table style="text-align: left;">
<tr>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/amplifier_and_linear.page">Amplifiers &amp; Linear</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/audio/audio_overview.page">Audio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/rfif.page">Broadband RF/IF &amp; Digital Radio</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/clocksandtimers/clocks_and_timers.page">Clocks &amp; Timers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/dataconverters/data_converter.page">Data Converters</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/mems/mems.page">DLP &amp; MEMS</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/high_reliability.page">High-Reliability</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/interface/interface.page">Interface</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/logic/home_overview.page">Logic</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/powermanagement/power_portal.page">Power Management</a>
</p>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/embedded_processor.page">Processors</a>
</p>
<ul><li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/arm.page">ARM Processors</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/dsp/home.page">Digital Signal Processors (DSP)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/microcontroller/home.page">Microcontrollers (MCU)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/omap-applications-processors/the-omap-experience.page">OMAP Applications Processors</a></li></ul>
</td>
<td style="padding-right: 10px; vertical-align: top;">
<p><a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/switches_and_multiplexers.page">Switches &amp; Multiplexers</a><br/>
<a rel="nofollow" class="external text" href="http://www.ti.com/lsds/ti/analog/temperature_sensor.page">Temperature Sensors &amp; Control ICs</a><br/>
<a rel="nofollow" class="external text" href="http://focus.ti.com/wireless/docs/wirelessoverview.tsp?familyId=2003&amp;sectionId=646&amp;tabId=2735">Wireless Connectivity</a>
</p>
</td></tr></table>
</td></tr></table>
<div id="tiPrivacy"></div>
</div></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;oldid=182540">https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;oldid=182540</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="Special_Categories.html" title="Special:Categories">Categories</a>: <ul><li><a href="https://www.ti.com/tool/TI-RTOS-MCU" title="Category:TI-RTOS">TI-RTOS</a></li><li><a href="Category_NDK.html" title="Category:NDK">NDK</a></li><li><a href="Category_SYSBIOS.html" title="Category:SYSBIOS">SYSBIOS</a></li><li><a href="https://processors.wiki.ti.com/index.php?title=Category:28x_%2B_ARM%C2%AE_Cortex%E2%84%A2_M3_Concerto%E2%84%A2_Series&amp;action=edit&amp;redlink=1" class="new" title="Category:28x + ARM® Cortex™ M3 Concerto™ Series (page does not exist)">28x + ARM® Cortex™ M3 Concerto™ Series</a></li><li><a href="Category_C2000_Concerto_F28M35x.html" title="Category:C2000 Concerto F28M35x">C2000 Concerto F28M35x</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>
			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-login"><a href="https://processors.wiki.ti.com/index.php?title=Special:UserLogin&amp;returnto=NDK+RAM+Sizing%3A+Concerto+Example" title="You are encouraged to log in; however, it is not mandatory [o]" accesskey="o">Log in</a></li><li id="pt-createaccount"><a href="Special_RequestAccount.html" title="You are encouraged to create an account and log in; however, it is not mandatory">Request account</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
							<li id="ca-nstab-main" class="selected"><span><a href="NDK_RAM_Sizing__Concerto_Example.html" title="View the content page [c]" accesskey="c">Page</a></span></li><li id="ca-talk" class="new"><span><a href="https://processors.wiki.ti.com/index.php?title=Talk:NDK_RAM_Sizing:_Concerto_Example&amp;action=edit&amp;redlink=1" rel="discussion" title="Discussion about the content page (page does not exist) [t]" accesskey="t">Discussion</a></span></li>						</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-variants-label" />
						<h3 id="p-variants-label">
							<span>Variants</span>
						</h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
							<li id="ca-view" class="collapsible selected"><span><a href="NDK_RAM_Sizing__Concerto_Example.html">Read</a></span></li><li id="ca-viewsource" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=edit" title="This page is protected.&#10;You can view its source [e]" accesskey="e">View source</a></span></li><li id="ca-history" class="collapsible"><span><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=history" title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>						</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<input type="checkbox" class="vectorMenuCheckbox" aria-labelledby="p-cactions-label" />
						<h3 id="p-cactions-label"><span>More</span></h3>
						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>
						<form action="https://processors.wiki.ti.com/index.php" id="searchform">
							<div id="simpleSearch">
								<input type="search" name="search" placeholder="Search Texas Instruments Wiki" title="Search Texas Instruments Wiki [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search the pages for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="Main_Page.html"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id="p-navigation" aria-labelledby="p-navigation-label">
			<h3 id="p-navigation-label">Navigation</h3>
			<div class="body">
								<ul>
					<li id="n-mainpage"><a href="Main_Page.html" title="Visit the main page [z]" accesskey="z">Main Page</a></li><li id="n-All-pages"><a href="Special_AllPages.html">All pages</a></li><li id="n-All-categories"><a href="Special_Categories.html">All categories</a></li><li id="n-recentchanges"><a href="Special_RecentChanges.html" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-randompage"><a href="Package_Reflow_Profiles.html" title="Load a random page [x]" accesskey="x">Random page</a></li><li id="n-help"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/Help:Contents" title="The place to find out">Help</a></li>				</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id="p-tb" aria-labelledby="p-tb-label">
			<h3 id="p-tb-label">Toolbox</h3>
			<div class="body">
								<ul>
					<li id="t-whatlinkshere"><a href="Special_WhatLinksHere/NDK_RAM_Sizing__Concerto_Example.html" title="A list of all wiki pages that link here [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="Special_RecentChangesLinked/NDK_RAM_Sizing__Concerto_Example.html" rel="nofollow" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-specialpages"><a href="Special_SpecialPages.html" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-print"><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;printable=yes" rel="alternate" title="Printable version of this page [p]" accesskey="p">Printable version</a></li><li id="t-permalink"><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;oldid=182540" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://processors.wiki.ti.com/index.php?title=NDK_RAM_Sizing:_Concerto_Example&amp;action=info" title="More information about this page">Page information</a></li>				</ul>
							</div>
		</div>
				</div>
		</div>
				<div id="footer" role="contentinfo">
						<ul id="footer-info">
								<li id="footer-info-lastmod"> This page was last edited on 28 July 2014, at 05:42.</li>
								<li id="footer-info-copyright">Content is available under <a class="external" rel="nofollow" href="http://creativecommons.org/licenses/by-sa/3.0/">Creative Commons Attribution-ShareAlike</a> unless otherwise noted.</li>
							</ul>
						<ul id="footer-places">
								<li id="footer-places-privacy"><a href="Project_Privacy_policy.html" title="Project:Privacy policy">Privacy policy</a></li>
								<li id="footer-places-about"><a href="Project_About.html" title="Project:About">About Texas Instruments Wiki</a></li>
								<li id="footer-places-disclaimer"><a href="Project_General_disclaimer.html" title="Project:General disclaimer">Disclaimers</a></li>
								<li id="footer-places-termsofservice"><a href="Project_Terms_of_Service.html" title="Project:Terms of Service">Terms of Use</a></li>
							</ul>
										<ul id="footer-icons" class="noprint">
										<li id="footer-copyrightico">
						<a href="http://creativecommons.org/licenses/by-sa/3.0/"><img src="https://processors.wiki.ti.com/resources/assets/licenses/cc-by-sa.png" alt="Creative Commons Attribution-ShareAlike" width="88" height="31"/></a>					</li>
										<li id="footer-poweredbyico">
						<a href="http://www.mediawiki.org/"><img src="https://processors.wiki.ti.com/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>					</li>
									</ul>
						<div style="clear: both;"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgPageParseReport":{"limitreport":{"cputime":"0.029","walltime":"0.030","ppvisitednodes":{"value":49,"limit":1000000},"ppgeneratednodes":{"value":105,"limit":1000000},"postexpandincludesize":{"value":302,"limit":2097152},"templateargumentsize":{"value":0,"limit":2097152},"expansiondepth":{"value":2,"limit":40},"expensivefunctioncount":{"value":0,"limit":100},"unstrip-depth":{"value":0,"limit":20},"unstrip-size":{"value":511,"limit":5000000},"timingprofile":["100.00%    2.578      1 -total"," 57.68%    1.487      2 Template:Prettytable"]},"cachereport":{"timestamp":"20201130162937","ttl":86400,"transientcontent":false}}});});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":230});});</script>
	</body>

<!-- Mirrored from processors.wiki.ti.com/index.php/NDK_RAM_Sizing:_Concerto_Example by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 01 Dec 2020 04:08:37 GMT -->
</html>
