$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module  $end
  $var wire 8 # dataa [7:0] $end
  $var wire 8 $ datab [7:0] $end
  $var wire 1 % add_sub $end
  $var wire 1 & clk $end
  $var wire 9 ' result [8:0] $end
  $scope module addsub $end
   $var wire 8 ( dataa [7:0] $end
   $var wire 8 ) datab [7:0] $end
   $var wire 1 * add_sub $end
   $var wire 1 + clk $end
   $var wire 9 , result [8:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
b00000000 $
0%
1&
b000000000 '
b00000000 (
b00000000 )
0*
1+
b000000000 ,
#1000
b11110111 #
b00101110 $
1%
0&
b11110111 (
b00101110 )
1*
0+
#2000
1&
b100100101 '
1+
b100100101 ,
#3000
b10001010 #
b10001000 $
0%
0&
b10001010 (
b10001000 )
0*
0+
#4000
1&
b000000010 '
1+
b000000010 ,
#5000
b11111111 #
b01000000 $
1%
0&
b11111111 (
b01000000 )
1*
0+
#6000
1&
b100111111 '
1+
b100111111 ,
#7000
b01101011 #
b10100101 $
0%
0&
b01101011 (
b10100101 )
0*
0+
#8000
1&
b111000110 '
1+
b111000110 ,
#9000
b01011111 #
b11001011 $
0&
b01011111 (
b11001011 )
0+
#10000
1&
b110010100 '
1+
b110010100 ,
#11000
b00001110 #
b00010101 $
1%
0&
b00001110 (
b00010101 )
1*
0+
#12000
1&
b000100011 '
1+
b000100011 ,
#13000
b00110010 #
b10111101 $
0%
0&
b00110010 (
b10111101 )
0*
0+
#14000
1&
b101110101 '
1+
b101110101 ,
#15000
b11110110 #
b00110110 $
1%
0&
b11110110 (
b00110110 )
1*
0+
#16000
1&
b100101100 '
1+
b100101100 ,
#17000
b00000001 #
b10101001 $
0%
0&
b00000001 (
b10101001 )
0*
0+
#18000
1&
b101011000 '
1+
b101011000 ,
#19000
b01011010 #
b01010100 $
0&
b01011010 (
b01010100 )
0+
#20000
#20001
