// Seed: 3418441043
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input wire id_2,
    output tri id_3,
    output tri id_4
);
  wire id_6;
  ;
  initial @(posedge 1);
endmodule
module module_1 #(
    parameter id_4 = 32'd23
) (
    input  tri   id_0,
    output logic id_1#(.id_10(1), .id_11(1)),
    output logic id_2,
    output logic id_3,
    input  wor   _id_4,
    output logic id_5,
    output uwire id_6,
    input  tri0  id_7,
    input  tri   id_8
);
  always #id_12
    if ((1)) begin : LABEL_0
      begin : LABEL_1
        #1 id_3 <= id_11;
        id_5 = -1;
        #1 id_1 = id_12;
        id_3 = (1);
        disable id_13;
      end
    end else id_2 <= 1;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_0,
      id_6,
      id_6
  );
  wire id_14;
  ;
  assign id_10[id_4] = id_12 - id_8;
endmodule
