WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1250367 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1250367 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3488729 heartbeat IPC: 2.866 cumulative IPC: 2.234 (Simulation time: 00 hr 01 min 28 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 11155530 heartbeat IPC: 1.304 cumulative IPC: 1.514 (Simulation time: 00 hr 04 min 18 sec)
Simulation finished CPU 0 instructions: 20000001 cycles: 13201680 cumulative IPC: 1.515 (Simulation time: 00 hr 05 min 49 sec)
Simulation complete CPU 0 instructions: 20000001 cycles: 13201680 cumulative IPC: 1.515 (Simulation time: 00 hr 05 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/654.roms_s-293B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.515 instructions: 20000001 cycles: 13201680
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.0223 Average ROB Occupancy at Mispredict: 344.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0223
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     288183 HIT:     156840 MISS:     131343
LLC LOAD         ACCESS:      90114 HIT:      34611 MISS:      55503
LLC RFO          ACCESS:      96256 HIT:      22939 MISS:      73317
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      99192 HIT:      99189 MISS:          3
LLC TRANSLATION  ACCESS:       2621 HIT:        101 MISS:       2520
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 454.4 cycles
cpu0_DTLB TOTAL        ACCESS:    4258199 HIT:    4242138 MISS:      16061
cpu0_DTLB LOAD         ACCESS:    4258199 HIT:    4242138 MISS:      16061
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 83.52 cycles
cpu0_ITLB TOTAL        ACCESS:        209 HIT:        209 MISS:          0
cpu0_ITLB LOAD         ACCESS:        209 HIT:        209 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    5528328 HIT:    4815533 MISS:     712795
cpu0_L1D LOAD         ACCESS:    3659386 HIT:    3350037 MISS:     309349
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1866195 HIT:    1465425 MISS:     400770
cpu0_L1D TRANSLATION  ACCESS:       2747 HIT:         71 MISS:       2676
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 61.65 cycles
cpu0_L1I TOTAL        ACCESS:        280 HIT:        272 MISS:          8
cpu0_L1I LOAD         ACCESS:        280 HIT:        272 MISS:          8
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 472.5 cycles
cpu0_L2C TOTAL        ACCESS:     319043 HIT:     130002 MISS:     189041
cpu0_L2C LOAD         ACCESS:     122665 HIT:      32548 MISS:      90117
cpu0_L2C RFO          ACCESS:      96523 HIT:        267 MISS:      96256
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      97195 HIT:      97148 MISS:         47
cpu0_L2C TRANSLATION  ACCESS:       2660 HIT:         39 MISS:       2621
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 336.4 cycles
cpu0_STLB TOTAL        ACCESS:       4850 HIT:       3022 MISS:       1828
cpu0_STLB LOAD         ACCESS:       4850 HIT:       3022 MISS:       1828
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1023 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25951
  ROW_BUFFER_MISS:     105293
 AVG DBUS CONGESTED CYCLE: 3.97
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       2804
  FULL:      79589
