
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000
Simulation Instructions: 1000
Number of CPUs: 4
LLC sets: 8192
LLC ways: 16
Off-chip DRAM Size: 8192 MB Channels: 2 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/ubuntu/workspace/ChampSim-inclusive/traces/bzip2_183B.trace.gz
CPU 1 runs /home/ubuntu/workspace/ChampSim-inclusive/traces/gamess_196B.trace.gz
CPU 2 runs /home/ubuntu/workspace/ChampSim-inclusive/traces/bzip2_183B.trace.gz
CPU 3 runs /home/ubuntu/workspace/ChampSim-inclusive/traces/gamess_196B.trace.gz
CPU 0 Bimodal branch predictor
CPU 1 Bimodal branch predictor
CPU 2 Bimodal branch predictor
CPU 3 Bimodal branch predictor
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7

Warmup complete CPU 0 instructions: 1252 cycles: 669 (Simulation time: 0 hr 0 min 0 sec) 
Warmup complete CPU 1 instructions: 1016 cycles: 669 (Simulation time: 0 hr 0 min 0 sec) 
Warmup complete CPU 2 instructions: 1216 cycles: 669 (Simulation time: 0 hr 0 min 0 sec) 
Warmup complete CPU 3 instructions: 1004 cycles: 669 (Simulation time: 0 hr 0 min 0 sec) 

Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Finished CPU 1 instructions: 1000 cycles: 1761 cumulative IPC: 0.567859 (Simulation time: 0 hr 0 min 0 sec) 
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Finished CPU 3 instructions: 1000 cycles: 1820 cumulative IPC: 0.549451 (Simulation time: 0 hr 0 min 0 sec) 
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Finished CPU 0 instructions: 1000 cycles: 9980 cumulative IPC: 0.1002 (Simulation time: 0 hr 0 min 0 sec) 
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 0    Evicted block's CPU: 0 LRU : 3
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Requesting CPU: 2    Evicted block's CPU: 2 LRU : 7
Finished CPU 2 instructions: 1000 cycles: 10371 cumulative IPC: 0.0964227 (Simulation time: 0 hr 0 min 0 sec) 

CPU 0 Branch Prediction Accuracy: 100% MPKI: 0

CPU 1 Branch Prediction Accuracy: 97.0395% MPKI: 4.20233

CPU 2 Branch Prediction Accuracy: 100% MPKI: 0

CPU 3 Branch Prediction Accuracy: 97.0395% MPKI: 4.20233

ChampSim completed all CPUs

Total Simulation Statistics (not including warmup)

CPU 0 cumulative IPC: 0.101437 instructions: 1052 cycles: 10371
L1D TOTAL     ACCESS:        263  HIT:        132  MISS:        131
L1D LOAD      ACCESS:        131  HIT:          0  MISS:        131
L1D RFO       ACCESS:        132  HIT:        132  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I TOTAL     ACCESS:        381  HIT:        381  MISS:          0
L1I LOAD      ACCESS:        381  HIT:        381  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C TOTAL     ACCESS:        262  HIT:        131  MISS:        131
L2C LOAD      ACCESS:        131  HIT:          0  MISS:        131
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:        131  HIT:        131  MISS:          0
LLC TOTAL     ACCESS:        131  HIT:          0  MISS:        131
LLC LOAD      ACCESS:        131  HIT:          0  MISS:        131
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 1 cumulative IPC: 0.617973 instructions: 6409 cycles: 10371
L1D TOTAL     ACCESS:       2195  HIT:       2165  MISS:         30
L1D LOAD      ACCESS:       1516  HIT:       1486  MISS:         30
L1D RFO       ACCESS:        679  HIT:        679  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I TOTAL     ACCESS:       1615  HIT:       1611  MISS:          4
L1I LOAD      ACCESS:       1615  HIT:       1611  MISS:          4
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C TOTAL     ACCESS:         34  HIT:          0  MISS:         34
L2C LOAD      ACCESS:         34  HIT:          0  MISS:         34
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:         34  HIT:          0  MISS:         34
LLC LOAD      ACCESS:         34  HIT:          0  MISS:         34
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 2 cumulative IPC: 0.0964227 instructions: 1000 cycles: 10371
L1D TOTAL     ACCESS:        248  HIT:        123  MISS:        125
L1D LOAD      ACCESS:        125  HIT:          0  MISS:        125
L1D RFO       ACCESS:        123  HIT:        123  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I TOTAL     ACCESS:        369  HIT:        369  MISS:          0
L1I LOAD      ACCESS:        369  HIT:        369  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C TOTAL     ACCESS:        246  HIT:        122  MISS:        124
L2C LOAD      ACCESS:        124  HIT:          0  MISS:        124
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:        122  HIT:        122  MISS:          0
LLC TOTAL     ACCESS:        124  HIT:          0  MISS:        124
LLC LOAD      ACCESS:        124  HIT:          0  MISS:        124
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

CPU 3 cumulative IPC: 0.61913 instructions: 6421 cycles: 10371
L1D TOTAL     ACCESS:       2198  HIT:       2168  MISS:         30
L1D LOAD      ACCESS:       1517  HIT:       1487  MISS:         30
L1D RFO       ACCESS:        681  HIT:        681  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I TOTAL     ACCESS:       1623  HIT:       1619  MISS:          4
L1I LOAD      ACCESS:       1623  HIT:       1619  MISS:          4
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C TOTAL     ACCESS:         34  HIT:          0  MISS:         34
L2C LOAD      ACCESS:         34  HIT:          0  MISS:         34
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC TOTAL     ACCESS:         34  HIT:          0  MISS:         34
LLC LOAD      ACCESS:         34  HIT:          0  MISS:         34
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0

Region of Interest Statistics

CPU 0 cumulative IPC: 0.1002 instructions: 1000 cycles: 9980
L1D TOTAL     ACCESS:        253  HIT:        124  MISS:        129
L1D LOAD      ACCESS:        129  HIT:          0  MISS:        129
L1D RFO       ACCESS:        124  HIT:        124  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D BACK HITS: 0
L1D TOTAL REPL: 0
L1I TOTAL     ACCESS:        362  HIT:        362  MISS:          0
L1I LOAD      ACCESS:        362  HIT:        362  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I BACK HITS: 0
L1I TOTAL REPL: 0
L2C TOTAL     ACCESS:        258  HIT:        129  MISS:        129
L2C LOAD      ACCESS:        129  HIT:          0  MISS:        129
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:        129  HIT:        129  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C BACK HITS: 0
L2C TOTAL REPL: 0
LLC TOTAL     ACCESS:        129  HIT:          0  MISS:        129
LLC LOAD      ACCESS:        129  HIT:          0  MISS:        129
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC BACK HITS: 0
LLC TOTAL REPL: 0
Major fault: 0 Minor fault: 90

CPU 1 cumulative IPC: 0.567859 instructions: 1000 cycles: 1761
L1D TOTAL     ACCESS:        340  HIT:        331  MISS:          9
L1D LOAD      ACCESS:        236  HIT:        227  MISS:          9
L1D RFO       ACCESS:        104  HIT:        104  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D BACK HITS: 0
L1D TOTAL REPL: 0
L1I TOTAL     ACCESS:        270  HIT:        270  MISS:          0
L1I LOAD      ACCESS:        270  HIT:        270  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I BACK HITS: 0
L1I TOTAL REPL: 0
L2C TOTAL     ACCESS:          9  HIT:          0  MISS:          9
L2C LOAD      ACCESS:          9  HIT:          0  MISS:          9
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C BACK HITS: 0
L2C TOTAL REPL: 0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC BACK HITS: 0
LLC TOTAL REPL: 0
Major fault: 0 Minor fault: 21

CPU 2 cumulative IPC: 0.0964227 instructions: 1000 cycles: 10371
L1D TOTAL     ACCESS:        248  HIT:        123  MISS:        125
L1D LOAD      ACCESS:        125  HIT:          0  MISS:        125
L1D RFO       ACCESS:        123  HIT:        123  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D BACK HITS: 0
L1D TOTAL REPL: 0
L1I TOTAL     ACCESS:        369  HIT:        369  MISS:          0
L1I LOAD      ACCESS:        369  HIT:        369  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I BACK HITS: 0
L1I TOTAL REPL: 0
L2C TOTAL     ACCESS:        246  HIT:        122  MISS:        124
L2C LOAD      ACCESS:        124  HIT:          0  MISS:        124
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:        122  HIT:        122  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C BACK HITS: 0
L2C TOTAL REPL: 0
LLC TOTAL     ACCESS:        124  HIT:          0  MISS:        124
LLC LOAD      ACCESS:        124  HIT:          0  MISS:        124
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC BACK HITS: 0
LLC TOTAL REPL: 0
Major fault: 0 Minor fault: 86

CPU 3 cumulative IPC: 0.549451 instructions: 1000 cycles: 1820
L1D TOTAL     ACCESS:        342  HIT:        333  MISS:          9
L1D LOAD      ACCESS:        237  HIT:        228  MISS:          9
L1D RFO       ACCESS:        105  HIT:        105  MISS:          0
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D BACK HITS: 0
L1D TOTAL REPL: 0
L1I TOTAL     ACCESS:        273  HIT:        273  MISS:          0
L1I LOAD      ACCESS:        273  HIT:        273  MISS:          0
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I BACK HITS: 0
L1I TOTAL REPL: 0
L2C TOTAL     ACCESS:          9  HIT:          0  MISS:          9
L2C LOAD      ACCESS:          9  HIT:          0  MISS:          9
L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L2C WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C BACK HITS: 0
L2C TOTAL REPL: 0
LLC TOTAL     ACCESS:          9  HIT:          0  MISS:          9
LLC LOAD      ACCESS:          9  HIT:          0  MISS:          9
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC BACK HITS: 0
LLC TOTAL REPL: 0
Major fault: 0 Minor fault: 22

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:        259  ROW_BUFFER_MISS:         30
 DBUS_CONGESTED:         38
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 CHANNEL 1
 RQ ROW_BUFFER_HIT:         11  ROW_BUFFER_MISS:         23
 DBUS_CONGESTED:         38
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0

 AVG_CONGESTED_CYCLE: 12
