
BTmode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  0800a000  0800a000  0000a000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000034fc  0800a188  0800a188  0000a188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800d684  0800d684  0000d684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d6dc  0800d6dc  0001000c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d6dc  0800d6dc  0000d6dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d6e4  0800d6e4  0001000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d6e4  0800d6e4  0000d6e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d6e8  0800d6e8  0000d6e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  0800d6ec  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  2000000c  0800d6f8  0001000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  0800d6f8  00010114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b5ec  00000000  00000000  0001003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018ec  00000000  00000000  0001b628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a80  00000000  00000000  0001cf18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009e8  00000000  00000000  0001d998  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025500  00000000  00000000  0001e380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b213  00000000  00000000  00043880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7314  00000000  00000000  0004ea93  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00135da7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ac8  00000000  00000000  00135dfc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800a188 <__do_global_dtors_aux>:
 800a188:	b510      	push	{r4, lr}
 800a18a:	4c05      	ldr	r4, [pc, #20]	; (800a1a0 <__do_global_dtors_aux+0x18>)
 800a18c:	7823      	ldrb	r3, [r4, #0]
 800a18e:	b933      	cbnz	r3, 800a19e <__do_global_dtors_aux+0x16>
 800a190:	4b04      	ldr	r3, [pc, #16]	; (800a1a4 <__do_global_dtors_aux+0x1c>)
 800a192:	b113      	cbz	r3, 800a19a <__do_global_dtors_aux+0x12>
 800a194:	4804      	ldr	r0, [pc, #16]	; (800a1a8 <__do_global_dtors_aux+0x20>)
 800a196:	f3af 8000 	nop.w
 800a19a:	2301      	movs	r3, #1
 800a19c:	7023      	strb	r3, [r4, #0]
 800a19e:	bd10      	pop	{r4, pc}
 800a1a0:	2000000c 	.word	0x2000000c
 800a1a4:	00000000 	.word	0x00000000
 800a1a8:	0800d66c 	.word	0x0800d66c

0800a1ac <frame_dummy>:
 800a1ac:	b508      	push	{r3, lr}
 800a1ae:	4b03      	ldr	r3, [pc, #12]	; (800a1bc <frame_dummy+0x10>)
 800a1b0:	b11b      	cbz	r3, 800a1ba <frame_dummy+0xe>
 800a1b2:	4903      	ldr	r1, [pc, #12]	; (800a1c0 <frame_dummy+0x14>)
 800a1b4:	4803      	ldr	r0, [pc, #12]	; (800a1c4 <frame_dummy+0x18>)
 800a1b6:	f3af 8000 	nop.w
 800a1ba:	bd08      	pop	{r3, pc}
 800a1bc:	00000000 	.word	0x00000000
 800a1c0:	20000010 	.word	0x20000010
 800a1c4:	0800d66c 	.word	0x0800d66c

0800a1c8 <__aeabi_uldivmod>:
 800a1c8:	b953      	cbnz	r3, 800a1e0 <__aeabi_uldivmod+0x18>
 800a1ca:	b94a      	cbnz	r2, 800a1e0 <__aeabi_uldivmod+0x18>
 800a1cc:	2900      	cmp	r1, #0
 800a1ce:	bf08      	it	eq
 800a1d0:	2800      	cmpeq	r0, #0
 800a1d2:	bf1c      	itt	ne
 800a1d4:	f04f 31ff 	movne.w	r1, #4294967295
 800a1d8:	f04f 30ff 	movne.w	r0, #4294967295
 800a1dc:	f000 b96e 	b.w	800a4bc <__aeabi_idiv0>
 800a1e0:	f1ad 0c08 	sub.w	ip, sp, #8
 800a1e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800a1e8:	f000 f806 	bl	800a1f8 <__udivmoddi4>
 800a1ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 800a1f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a1f4:	b004      	add	sp, #16
 800a1f6:	4770      	bx	lr

0800a1f8 <__udivmoddi4>:
 800a1f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1fc:	9d08      	ldr	r5, [sp, #32]
 800a1fe:	4604      	mov	r4, r0
 800a200:	468c      	mov	ip, r1
 800a202:	2b00      	cmp	r3, #0
 800a204:	f040 8083 	bne.w	800a30e <__udivmoddi4+0x116>
 800a208:	428a      	cmp	r2, r1
 800a20a:	4617      	mov	r7, r2
 800a20c:	d947      	bls.n	800a29e <__udivmoddi4+0xa6>
 800a20e:	fab2 f282 	clz	r2, r2
 800a212:	b142      	cbz	r2, 800a226 <__udivmoddi4+0x2e>
 800a214:	f1c2 0020 	rsb	r0, r2, #32
 800a218:	fa24 f000 	lsr.w	r0, r4, r0
 800a21c:	4091      	lsls	r1, r2
 800a21e:	4097      	lsls	r7, r2
 800a220:	ea40 0c01 	orr.w	ip, r0, r1
 800a224:	4094      	lsls	r4, r2
 800a226:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800a22a:	0c23      	lsrs	r3, r4, #16
 800a22c:	fbbc f6f8 	udiv	r6, ip, r8
 800a230:	fa1f fe87 	uxth.w	lr, r7
 800a234:	fb08 c116 	mls	r1, r8, r6, ip
 800a238:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800a23c:	fb06 f10e 	mul.w	r1, r6, lr
 800a240:	4299      	cmp	r1, r3
 800a242:	d909      	bls.n	800a258 <__udivmoddi4+0x60>
 800a244:	18fb      	adds	r3, r7, r3
 800a246:	f106 30ff 	add.w	r0, r6, #4294967295
 800a24a:	f080 8119 	bcs.w	800a480 <__udivmoddi4+0x288>
 800a24e:	4299      	cmp	r1, r3
 800a250:	f240 8116 	bls.w	800a480 <__udivmoddi4+0x288>
 800a254:	3e02      	subs	r6, #2
 800a256:	443b      	add	r3, r7
 800a258:	1a5b      	subs	r3, r3, r1
 800a25a:	b2a4      	uxth	r4, r4
 800a25c:	fbb3 f0f8 	udiv	r0, r3, r8
 800a260:	fb08 3310 	mls	r3, r8, r0, r3
 800a264:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800a268:	fb00 fe0e 	mul.w	lr, r0, lr
 800a26c:	45a6      	cmp	lr, r4
 800a26e:	d909      	bls.n	800a284 <__udivmoddi4+0x8c>
 800a270:	193c      	adds	r4, r7, r4
 800a272:	f100 33ff 	add.w	r3, r0, #4294967295
 800a276:	f080 8105 	bcs.w	800a484 <__udivmoddi4+0x28c>
 800a27a:	45a6      	cmp	lr, r4
 800a27c:	f240 8102 	bls.w	800a484 <__udivmoddi4+0x28c>
 800a280:	3802      	subs	r0, #2
 800a282:	443c      	add	r4, r7
 800a284:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800a288:	eba4 040e 	sub.w	r4, r4, lr
 800a28c:	2600      	movs	r6, #0
 800a28e:	b11d      	cbz	r5, 800a298 <__udivmoddi4+0xa0>
 800a290:	40d4      	lsrs	r4, r2
 800a292:	2300      	movs	r3, #0
 800a294:	e9c5 4300 	strd	r4, r3, [r5]
 800a298:	4631      	mov	r1, r6
 800a29a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a29e:	b902      	cbnz	r2, 800a2a2 <__udivmoddi4+0xaa>
 800a2a0:	deff      	udf	#255	; 0xff
 800a2a2:	fab2 f282 	clz	r2, r2
 800a2a6:	2a00      	cmp	r2, #0
 800a2a8:	d150      	bne.n	800a34c <__udivmoddi4+0x154>
 800a2aa:	1bcb      	subs	r3, r1, r7
 800a2ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800a2b0:	fa1f f887 	uxth.w	r8, r7
 800a2b4:	2601      	movs	r6, #1
 800a2b6:	fbb3 fcfe 	udiv	ip, r3, lr
 800a2ba:	0c21      	lsrs	r1, r4, #16
 800a2bc:	fb0e 331c 	mls	r3, lr, ip, r3
 800a2c0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a2c4:	fb08 f30c 	mul.w	r3, r8, ip
 800a2c8:	428b      	cmp	r3, r1
 800a2ca:	d907      	bls.n	800a2dc <__udivmoddi4+0xe4>
 800a2cc:	1879      	adds	r1, r7, r1
 800a2ce:	f10c 30ff 	add.w	r0, ip, #4294967295
 800a2d2:	d202      	bcs.n	800a2da <__udivmoddi4+0xe2>
 800a2d4:	428b      	cmp	r3, r1
 800a2d6:	f200 80e9 	bhi.w	800a4ac <__udivmoddi4+0x2b4>
 800a2da:	4684      	mov	ip, r0
 800a2dc:	1ac9      	subs	r1, r1, r3
 800a2de:	b2a3      	uxth	r3, r4
 800a2e0:	fbb1 f0fe 	udiv	r0, r1, lr
 800a2e4:	fb0e 1110 	mls	r1, lr, r0, r1
 800a2e8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 800a2ec:	fb08 f800 	mul.w	r8, r8, r0
 800a2f0:	45a0      	cmp	r8, r4
 800a2f2:	d907      	bls.n	800a304 <__udivmoddi4+0x10c>
 800a2f4:	193c      	adds	r4, r7, r4
 800a2f6:	f100 33ff 	add.w	r3, r0, #4294967295
 800a2fa:	d202      	bcs.n	800a302 <__udivmoddi4+0x10a>
 800a2fc:	45a0      	cmp	r8, r4
 800a2fe:	f200 80d9 	bhi.w	800a4b4 <__udivmoddi4+0x2bc>
 800a302:	4618      	mov	r0, r3
 800a304:	eba4 0408 	sub.w	r4, r4, r8
 800a308:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800a30c:	e7bf      	b.n	800a28e <__udivmoddi4+0x96>
 800a30e:	428b      	cmp	r3, r1
 800a310:	d909      	bls.n	800a326 <__udivmoddi4+0x12e>
 800a312:	2d00      	cmp	r5, #0
 800a314:	f000 80b1 	beq.w	800a47a <__udivmoddi4+0x282>
 800a318:	2600      	movs	r6, #0
 800a31a:	e9c5 0100 	strd	r0, r1, [r5]
 800a31e:	4630      	mov	r0, r6
 800a320:	4631      	mov	r1, r6
 800a322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a326:	fab3 f683 	clz	r6, r3
 800a32a:	2e00      	cmp	r6, #0
 800a32c:	d14a      	bne.n	800a3c4 <__udivmoddi4+0x1cc>
 800a32e:	428b      	cmp	r3, r1
 800a330:	d302      	bcc.n	800a338 <__udivmoddi4+0x140>
 800a332:	4282      	cmp	r2, r0
 800a334:	f200 80b8 	bhi.w	800a4a8 <__udivmoddi4+0x2b0>
 800a338:	1a84      	subs	r4, r0, r2
 800a33a:	eb61 0103 	sbc.w	r1, r1, r3
 800a33e:	2001      	movs	r0, #1
 800a340:	468c      	mov	ip, r1
 800a342:	2d00      	cmp	r5, #0
 800a344:	d0a8      	beq.n	800a298 <__udivmoddi4+0xa0>
 800a346:	e9c5 4c00 	strd	r4, ip, [r5]
 800a34a:	e7a5      	b.n	800a298 <__udivmoddi4+0xa0>
 800a34c:	f1c2 0320 	rsb	r3, r2, #32
 800a350:	fa20 f603 	lsr.w	r6, r0, r3
 800a354:	4097      	lsls	r7, r2
 800a356:	fa01 f002 	lsl.w	r0, r1, r2
 800a35a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800a35e:	40d9      	lsrs	r1, r3
 800a360:	4330      	orrs	r0, r6
 800a362:	0c03      	lsrs	r3, r0, #16
 800a364:	fbb1 f6fe 	udiv	r6, r1, lr
 800a368:	fa1f f887 	uxth.w	r8, r7
 800a36c:	fb0e 1116 	mls	r1, lr, r6, r1
 800a370:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800a374:	fb06 f108 	mul.w	r1, r6, r8
 800a378:	4299      	cmp	r1, r3
 800a37a:	fa04 f402 	lsl.w	r4, r4, r2
 800a37e:	d909      	bls.n	800a394 <__udivmoddi4+0x19c>
 800a380:	18fb      	adds	r3, r7, r3
 800a382:	f106 3cff 	add.w	ip, r6, #4294967295
 800a386:	f080 808d 	bcs.w	800a4a4 <__udivmoddi4+0x2ac>
 800a38a:	4299      	cmp	r1, r3
 800a38c:	f240 808a 	bls.w	800a4a4 <__udivmoddi4+0x2ac>
 800a390:	3e02      	subs	r6, #2
 800a392:	443b      	add	r3, r7
 800a394:	1a5b      	subs	r3, r3, r1
 800a396:	b281      	uxth	r1, r0
 800a398:	fbb3 f0fe 	udiv	r0, r3, lr
 800a39c:	fb0e 3310 	mls	r3, lr, r0, r3
 800a3a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a3a4:	fb00 f308 	mul.w	r3, r0, r8
 800a3a8:	428b      	cmp	r3, r1
 800a3aa:	d907      	bls.n	800a3bc <__udivmoddi4+0x1c4>
 800a3ac:	1879      	adds	r1, r7, r1
 800a3ae:	f100 3cff 	add.w	ip, r0, #4294967295
 800a3b2:	d273      	bcs.n	800a49c <__udivmoddi4+0x2a4>
 800a3b4:	428b      	cmp	r3, r1
 800a3b6:	d971      	bls.n	800a49c <__udivmoddi4+0x2a4>
 800a3b8:	3802      	subs	r0, #2
 800a3ba:	4439      	add	r1, r7
 800a3bc:	1acb      	subs	r3, r1, r3
 800a3be:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800a3c2:	e778      	b.n	800a2b6 <__udivmoddi4+0xbe>
 800a3c4:	f1c6 0c20 	rsb	ip, r6, #32
 800a3c8:	fa03 f406 	lsl.w	r4, r3, r6
 800a3cc:	fa22 f30c 	lsr.w	r3, r2, ip
 800a3d0:	431c      	orrs	r4, r3
 800a3d2:	fa20 f70c 	lsr.w	r7, r0, ip
 800a3d6:	fa01 f306 	lsl.w	r3, r1, r6
 800a3da:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800a3de:	fa21 f10c 	lsr.w	r1, r1, ip
 800a3e2:	431f      	orrs	r7, r3
 800a3e4:	0c3b      	lsrs	r3, r7, #16
 800a3e6:	fbb1 f9fe 	udiv	r9, r1, lr
 800a3ea:	fa1f f884 	uxth.w	r8, r4
 800a3ee:	fb0e 1119 	mls	r1, lr, r9, r1
 800a3f2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800a3f6:	fb09 fa08 	mul.w	sl, r9, r8
 800a3fa:	458a      	cmp	sl, r1
 800a3fc:	fa02 f206 	lsl.w	r2, r2, r6
 800a400:	fa00 f306 	lsl.w	r3, r0, r6
 800a404:	d908      	bls.n	800a418 <__udivmoddi4+0x220>
 800a406:	1861      	adds	r1, r4, r1
 800a408:	f109 30ff 	add.w	r0, r9, #4294967295
 800a40c:	d248      	bcs.n	800a4a0 <__udivmoddi4+0x2a8>
 800a40e:	458a      	cmp	sl, r1
 800a410:	d946      	bls.n	800a4a0 <__udivmoddi4+0x2a8>
 800a412:	f1a9 0902 	sub.w	r9, r9, #2
 800a416:	4421      	add	r1, r4
 800a418:	eba1 010a 	sub.w	r1, r1, sl
 800a41c:	b2bf      	uxth	r7, r7
 800a41e:	fbb1 f0fe 	udiv	r0, r1, lr
 800a422:	fb0e 1110 	mls	r1, lr, r0, r1
 800a426:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800a42a:	fb00 f808 	mul.w	r8, r0, r8
 800a42e:	45b8      	cmp	r8, r7
 800a430:	d907      	bls.n	800a442 <__udivmoddi4+0x24a>
 800a432:	19e7      	adds	r7, r4, r7
 800a434:	f100 31ff 	add.w	r1, r0, #4294967295
 800a438:	d22e      	bcs.n	800a498 <__udivmoddi4+0x2a0>
 800a43a:	45b8      	cmp	r8, r7
 800a43c:	d92c      	bls.n	800a498 <__udivmoddi4+0x2a0>
 800a43e:	3802      	subs	r0, #2
 800a440:	4427      	add	r7, r4
 800a442:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800a446:	eba7 0708 	sub.w	r7, r7, r8
 800a44a:	fba0 8902 	umull	r8, r9, r0, r2
 800a44e:	454f      	cmp	r7, r9
 800a450:	46c6      	mov	lr, r8
 800a452:	4649      	mov	r1, r9
 800a454:	d31a      	bcc.n	800a48c <__udivmoddi4+0x294>
 800a456:	d017      	beq.n	800a488 <__udivmoddi4+0x290>
 800a458:	b15d      	cbz	r5, 800a472 <__udivmoddi4+0x27a>
 800a45a:	ebb3 020e 	subs.w	r2, r3, lr
 800a45e:	eb67 0701 	sbc.w	r7, r7, r1
 800a462:	fa07 fc0c 	lsl.w	ip, r7, ip
 800a466:	40f2      	lsrs	r2, r6
 800a468:	ea4c 0202 	orr.w	r2, ip, r2
 800a46c:	40f7      	lsrs	r7, r6
 800a46e:	e9c5 2700 	strd	r2, r7, [r5]
 800a472:	2600      	movs	r6, #0
 800a474:	4631      	mov	r1, r6
 800a476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a47a:	462e      	mov	r6, r5
 800a47c:	4628      	mov	r0, r5
 800a47e:	e70b      	b.n	800a298 <__udivmoddi4+0xa0>
 800a480:	4606      	mov	r6, r0
 800a482:	e6e9      	b.n	800a258 <__udivmoddi4+0x60>
 800a484:	4618      	mov	r0, r3
 800a486:	e6fd      	b.n	800a284 <__udivmoddi4+0x8c>
 800a488:	4543      	cmp	r3, r8
 800a48a:	d2e5      	bcs.n	800a458 <__udivmoddi4+0x260>
 800a48c:	ebb8 0e02 	subs.w	lr, r8, r2
 800a490:	eb69 0104 	sbc.w	r1, r9, r4
 800a494:	3801      	subs	r0, #1
 800a496:	e7df      	b.n	800a458 <__udivmoddi4+0x260>
 800a498:	4608      	mov	r0, r1
 800a49a:	e7d2      	b.n	800a442 <__udivmoddi4+0x24a>
 800a49c:	4660      	mov	r0, ip
 800a49e:	e78d      	b.n	800a3bc <__udivmoddi4+0x1c4>
 800a4a0:	4681      	mov	r9, r0
 800a4a2:	e7b9      	b.n	800a418 <__udivmoddi4+0x220>
 800a4a4:	4666      	mov	r6, ip
 800a4a6:	e775      	b.n	800a394 <__udivmoddi4+0x19c>
 800a4a8:	4630      	mov	r0, r6
 800a4aa:	e74a      	b.n	800a342 <__udivmoddi4+0x14a>
 800a4ac:	f1ac 0c02 	sub.w	ip, ip, #2
 800a4b0:	4439      	add	r1, r7
 800a4b2:	e713      	b.n	800a2dc <__udivmoddi4+0xe4>
 800a4b4:	3802      	subs	r0, #2
 800a4b6:	443c      	add	r4, r7
 800a4b8:	e724      	b.n	800a304 <__udivmoddi4+0x10c>
 800a4ba:	bf00      	nop

0800a4bc <__aeabi_idiv0>:
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop

0800a4c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800a4c0:	b580      	push	{r7, lr}
 800a4c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800a4c4:	f000 fc77 	bl	800adb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800a4c8:	f000 f81c 	bl	800a504 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800a4cc:	f000 f8da 	bl	800a684 <MX_GPIO_Init>
  MX_SPI3_Init();
 800a4d0:	f000 f86a 	bl	800a5a8 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 800a4d4:	f000 f8a6 	bl	800a624 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Transmit(&huart1, "BTmode boot\n", 12, 10);
 800a4d8:	230a      	movs	r3, #10
 800a4da:	220c      	movs	r2, #12
 800a4dc:	4906      	ldr	r1, [pc, #24]	; (800a4f8 <main+0x38>)
 800a4de:	4807      	ldr	r0, [pc, #28]	; (800a4fc <main+0x3c>)
 800a4e0:	f002 fc11 	bl	800cd06 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800a4e4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800a4e8:	4805      	ldr	r0, [pc, #20]	; (800a500 <main+0x40>)
 800a4ea:	f000 ffd1 	bl	800b490 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 800a4ee:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a4f2:	f000 fcd5 	bl	800aea0 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 800a4f6:	e7f5      	b.n	800a4e4 <main+0x24>
 800a4f8:	0800d684 	.word	0x0800d684
 800a4fc:	2000008c 	.word	0x2000008c
 800a500:	48000400 	.word	0x48000400

0800a504 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b096      	sub	sp, #88	; 0x58
 800a508:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a50a:	f107 0314 	add.w	r3, r7, #20
 800a50e:	2244      	movs	r2, #68	; 0x44
 800a510:	2100      	movs	r1, #0
 800a512:	4618      	mov	r0, r3
 800a514:	f003 f8a2 	bl	800d65c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a518:	463b      	mov	r3, r7
 800a51a:	2200      	movs	r2, #0
 800a51c:	601a      	str	r2, [r3, #0]
 800a51e:	605a      	str	r2, [r3, #4]
 800a520:	609a      	str	r2, [r3, #8]
 800a522:	60da      	str	r2, [r3, #12]
 800a524:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800a526:	f44f 7000 	mov.w	r0, #512	; 0x200
 800a52a:	f000 fffd 	bl	800b528 <HAL_PWREx_ControlVoltageScaling>
 800a52e:	4603      	mov	r3, r0
 800a530:	2b00      	cmp	r3, #0
 800a532:	d001      	beq.n	800a538 <SystemClock_Config+0x34>
  {
    Error_Handler();
 800a534:	f000 fac0 	bl	800aab8 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800a538:	2310      	movs	r3, #16
 800a53a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800a53c:	2301      	movs	r3, #1
 800a53e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800a540:	2300      	movs	r3, #0
 800a542:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800a544:	2360      	movs	r3, #96	; 0x60
 800a546:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a548:	2302      	movs	r3, #2
 800a54a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800a54c:	2301      	movs	r3, #1
 800a54e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800a550:	2301      	movs	r3, #1
 800a552:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 800a554:	2328      	movs	r3, #40	; 0x28
 800a556:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800a558:	2307      	movs	r3, #7
 800a55a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800a55c:	2302      	movs	r3, #2
 800a55e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800a560:	2302      	movs	r3, #2
 800a562:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a564:	f107 0314 	add.w	r3, r7, #20
 800a568:	4618      	mov	r0, r3
 800a56a:	f001 f833 	bl	800b5d4 <HAL_RCC_OscConfig>
 800a56e:	4603      	mov	r3, r0
 800a570:	2b00      	cmp	r3, #0
 800a572:	d001      	beq.n	800a578 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800a574:	f000 faa0 	bl	800aab8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a578:	230f      	movs	r3, #15
 800a57a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a57c:	2303      	movs	r3, #3
 800a57e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a580:	2300      	movs	r3, #0
 800a582:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800a584:	2300      	movs	r3, #0
 800a586:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a588:	2300      	movs	r3, #0
 800a58a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800a58c:	463b      	mov	r3, r7
 800a58e:	2104      	movs	r1, #4
 800a590:	4618      	mov	r0, r3
 800a592:	f001 fc05 	bl	800bda0 <HAL_RCC_ClockConfig>
 800a596:	4603      	mov	r3, r0
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d001      	beq.n	800a5a0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800a59c:	f000 fa8c 	bl	800aab8 <Error_Handler>
  }
}
 800a5a0:	bf00      	nop
 800a5a2:	3758      	adds	r7, #88	; 0x58
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800a5ac:	4b1b      	ldr	r3, [pc, #108]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5ae:	4a1c      	ldr	r2, [pc, #112]	; (800a620 <MX_SPI3_Init+0x78>)
 800a5b0:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a5b2:	4b1a      	ldr	r3, [pc, #104]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5b4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a5b8:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a5ba:	4b18      	ldr	r3, [pc, #96]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5bc:	2200      	movs	r2, #0
 800a5be:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800a5c0:	4b16      	ldr	r3, [pc, #88]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5c2:	f44f 7240 	mov.w	r2, #768	; 0x300
 800a5c6:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a5c8:	4b14      	ldr	r3, [pc, #80]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5ca:	2200      	movs	r2, #0
 800a5cc:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a5ce:	4b13      	ldr	r3, [pc, #76]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a5d4:	4b11      	ldr	r3, [pc, #68]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5d6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a5da:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a5dc:	4b0f      	ldr	r3, [pc, #60]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5de:	2200      	movs	r2, #0
 800a5e0:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a5e2:	4b0e      	ldr	r3, [pc, #56]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800a5e8:	4b0c      	ldr	r3, [pc, #48]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a5ee:	4b0b      	ldr	r3, [pc, #44]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800a5f4:	4b09      	ldr	r3, [pc, #36]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5f6:	2207      	movs	r2, #7
 800a5f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800a5fa:	4b08      	ldr	r3, [pc, #32]	; (800a61c <MX_SPI3_Init+0x74>)
 800a5fc:	2200      	movs	r2, #0
 800a5fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800a600:	4b06      	ldr	r3, [pc, #24]	; (800a61c <MX_SPI3_Init+0x74>)
 800a602:	2208      	movs	r2, #8
 800a604:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800a606:	4805      	ldr	r0, [pc, #20]	; (800a61c <MX_SPI3_Init+0x74>)
 800a608:	f002 fa8c 	bl	800cb24 <HAL_SPI_Init>
 800a60c:	4603      	mov	r3, r0
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d001      	beq.n	800a616 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800a612:	f000 fa51 	bl	800aab8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800a616:	bf00      	nop
 800a618:	bd80      	pop	{r7, pc}
 800a61a:	bf00      	nop
 800a61c:	20000028 	.word	0x20000028
 800a620:	40003c00 	.word	0x40003c00

0800a624 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800a624:	b580      	push	{r7, lr}
 800a626:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800a628:	4b14      	ldr	r3, [pc, #80]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a62a:	4a15      	ldr	r2, [pc, #84]	; (800a680 <MX_USART1_UART_Init+0x5c>)
 800a62c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800a62e:	4b13      	ldr	r3, [pc, #76]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a630:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a634:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a636:	4b11      	ldr	r3, [pc, #68]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a638:	2200      	movs	r2, #0
 800a63a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800a63c:	4b0f      	ldr	r3, [pc, #60]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a63e:	2200      	movs	r2, #0
 800a640:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800a642:	4b0e      	ldr	r3, [pc, #56]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a644:	2200      	movs	r2, #0
 800a646:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800a648:	4b0c      	ldr	r3, [pc, #48]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a64a:	220c      	movs	r2, #12
 800a64c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a64e:	4b0b      	ldr	r3, [pc, #44]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a650:	2200      	movs	r2, #0
 800a652:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800a654:	4b09      	ldr	r3, [pc, #36]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a656:	2200      	movs	r2, #0
 800a658:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a65a:	4b08      	ldr	r3, [pc, #32]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a65c:	2200      	movs	r2, #0
 800a65e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a660:	4b06      	ldr	r3, [pc, #24]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a662:	2200      	movs	r2, #0
 800a664:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800a666:	4805      	ldr	r0, [pc, #20]	; (800a67c <MX_USART1_UART_Init+0x58>)
 800a668:	f002 faff 	bl	800cc6a <HAL_UART_Init>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d001      	beq.n	800a676 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800a672:	f000 fa21 	bl	800aab8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800a676:	bf00      	nop
 800a678:	bd80      	pop	{r7, pc}
 800a67a:	bf00      	nop
 800a67c:	2000008c 	.word	0x2000008c
 800a680:	40013800 	.word	0x40013800

0800a684 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b08a      	sub	sp, #40	; 0x28
 800a688:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a68a:	f107 0314 	add.w	r3, r7, #20
 800a68e:	2200      	movs	r2, #0
 800a690:	601a      	str	r2, [r3, #0]
 800a692:	605a      	str	r2, [r3, #4]
 800a694:	609a      	str	r2, [r3, #8]
 800a696:	60da      	str	r2, [r3, #12]
 800a698:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a69a:	4bba      	ldr	r3, [pc, #744]	; (800a984 <MX_GPIO_Init+0x300>)
 800a69c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a69e:	4ab9      	ldr	r2, [pc, #740]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6a0:	f043 0310 	orr.w	r3, r3, #16
 800a6a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a6a6:	4bb7      	ldr	r3, [pc, #732]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6aa:	f003 0310 	and.w	r3, r3, #16
 800a6ae:	613b      	str	r3, [r7, #16]
 800a6b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a6b2:	4bb4      	ldr	r3, [pc, #720]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6b6:	4ab3      	ldr	r2, [pc, #716]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6b8:	f043 0304 	orr.w	r3, r3, #4
 800a6bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a6be:	4bb1      	ldr	r3, [pc, #708]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6c2:	f003 0304 	and.w	r3, r3, #4
 800a6c6:	60fb      	str	r3, [r7, #12]
 800a6c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a6ca:	4bae      	ldr	r3, [pc, #696]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6ce:	4aad      	ldr	r2, [pc, #692]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6d0:	f043 0301 	orr.w	r3, r3, #1
 800a6d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a6d6:	4bab      	ldr	r3, [pc, #684]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6da:	f003 0301 	and.w	r3, r3, #1
 800a6de:	60bb      	str	r3, [r7, #8]
 800a6e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a6e2:	4ba8      	ldr	r3, [pc, #672]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6e6:	4aa7      	ldr	r2, [pc, #668]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6e8:	f043 0302 	orr.w	r3, r3, #2
 800a6ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a6ee:	4ba5      	ldr	r3, [pc, #660]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6f2:	f003 0302 	and.w	r3, r3, #2
 800a6f6:	607b      	str	r3, [r7, #4]
 800a6f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a6fa:	4ba2      	ldr	r3, [pc, #648]	; (800a984 <MX_GPIO_Init+0x300>)
 800a6fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6fe:	4aa1      	ldr	r2, [pc, #644]	; (800a984 <MX_GPIO_Init+0x300>)
 800a700:	f043 0308 	orr.w	r3, r3, #8
 800a704:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a706:	4b9f      	ldr	r3, [pc, #636]	; (800a984 <MX_GPIO_Init+0x300>)
 800a708:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a70a:	f003 0308 	and.w	r3, r3, #8
 800a70e:	603b      	str	r3, [r7, #0]
 800a710:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 800a712:	2200      	movs	r2, #0
 800a714:	f44f 718a 	mov.w	r1, #276	; 0x114
 800a718:	489b      	ldr	r0, [pc, #620]	; (800a988 <MX_GPIO_Init+0x304>)
 800a71a:	f000 fea1 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 800a71e:	2200      	movs	r2, #0
 800a720:	f248 1104 	movw	r1, #33028	; 0x8104
 800a724:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a728:	f000 fe9a 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800a72c:	2200      	movs	r2, #0
 800a72e:	f24f 0114 	movw	r1, #61460	; 0xf014
 800a732:	4896      	ldr	r0, [pc, #600]	; (800a98c <MX_GPIO_Init+0x308>)
 800a734:	f000 fe94 	bl	800b460 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 800a738:	2200      	movs	r2, #0
 800a73a:	f241 0181 	movw	r1, #4225	; 0x1081
 800a73e:	4894      	ldr	r0, [pc, #592]	; (800a990 <MX_GPIO_Init+0x30c>)
 800a740:	f000 fe8e 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 800a744:	2201      	movs	r2, #1
 800a746:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a74a:	4891      	ldr	r0, [pc, #580]	; (800a990 <MX_GPIO_Init+0x30c>)
 800a74c:	f000 fe88 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin, GPIO_PIN_RESET);
 800a750:	2200      	movs	r2, #0
 800a752:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a756:	488f      	ldr	r0, [pc, #572]	; (800a994 <MX_GPIO_Init+0x310>)
 800a758:	f000 fe82 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 800a75c:	2201      	movs	r2, #1
 800a75e:	2120      	movs	r1, #32
 800a760:	488a      	ldr	r0, [pc, #552]	; (800a98c <MX_GPIO_Init+0x308>)
 800a762:	f000 fe7d 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 800a766:	2201      	movs	r2, #1
 800a768:	2101      	movs	r1, #1
 800a76a:	4887      	ldr	r0, [pc, #540]	; (800a988 <MX_GPIO_Init+0x304>)
 800a76c:	f000 fe78 	bl	800b460 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 800a770:	f240 1315 	movw	r3, #277	; 0x115
 800a774:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a776:	2301      	movs	r3, #1
 800a778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a77a:	2300      	movs	r3, #0
 800a77c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a77e:	2300      	movs	r3, #0
 800a780:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a782:	f107 0314 	add.w	r3, r7, #20
 800a786:	4619      	mov	r1, r3
 800a788:	487f      	ldr	r0, [pc, #508]	; (800a988 <MX_GPIO_Init+0x304>)
 800a78a:	f000 fcbf 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 800a78e:	236a      	movs	r3, #106	; 0x6a
 800a790:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a792:	4b81      	ldr	r3, [pc, #516]	; (800a998 <MX_GPIO_Init+0x314>)
 800a794:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a796:	2300      	movs	r3, #0
 800a798:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a79a:	f107 0314 	add.w	r3, r7, #20
 800a79e:	4619      	mov	r1, r3
 800a7a0:	4879      	ldr	r0, [pc, #484]	; (800a988 <MX_GPIO_Init+0x304>)
 800a7a2:	f000 fcb3 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 800a7a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a7aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800a7ac:	4b7b      	ldr	r3, [pc, #492]	; (800a99c <MX_GPIO_Init+0x318>)
 800a7ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7b0:	2300      	movs	r3, #0
 800a7b2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 800a7b4:	f107 0314 	add.w	r3, r7, #20
 800a7b8:	4619      	mov	r1, r3
 800a7ba:	4876      	ldr	r0, [pc, #472]	; (800a994 <MX_GPIO_Init+0x310>)
 800a7bc:	f000 fca6 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800a7c0:	233f      	movs	r3, #63	; 0x3f
 800a7c2:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800a7c4:	230b      	movs	r3, #11
 800a7c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a7cc:	f107 0314 	add.w	r3, r7, #20
 800a7d0:	4619      	mov	r1, r3
 800a7d2:	4870      	ldr	r0, [pc, #448]	; (800a994 <MX_GPIO_Init+0x310>)
 800a7d4:	f000 fc9a 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 800a7d8:	2303      	movs	r3, #3
 800a7da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a7dc:	2302      	movs	r3, #2
 800a7de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a7e0:	2300      	movs	r3, #0
 800a7e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a7e4:	2303      	movs	r3, #3
 800a7e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800a7e8:	2308      	movs	r3, #8
 800a7ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a7ec:	f107 0314 	add.w	r3, r7, #20
 800a7f0:	4619      	mov	r1, r3
 800a7f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a7f6:	f000 fc89 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 800a7fa:	f248 1304 	movw	r3, #33028	; 0x8104
 800a7fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a800:	2301      	movs	r3, #1
 800a802:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a804:	2300      	movs	r3, #0
 800a806:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a808:	2300      	movs	r3, #0
 800a80a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a80c:	f107 0314 	add.w	r3, r7, #20
 800a810:	4619      	mov	r1, r3
 800a812:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a816:	f000 fc79 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D4_Pin */
  GPIO_InitStruct.Pin = ARD_D4_Pin;
 800a81a:	2308      	movs	r3, #8
 800a81c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a81e:	2302      	movs	r3, #2
 800a820:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a822:	2300      	movs	r3, #0
 800a824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a826:	2300      	movs	r3, #0
 800a828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800a82a:	2301      	movs	r3, #1
 800a82c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 800a82e:	f107 0314 	add.w	r3, r7, #20
 800a832:	4619      	mov	r1, r3
 800a834:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a838:	f000 fc68 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 800a83c:	2310      	movs	r3, #16
 800a83e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800a840:	230b      	movs	r3, #11
 800a842:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a844:	2300      	movs	r3, #0
 800a846:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 800a848:	f107 0314 	add.w	r3, r7, #20
 800a84c:	4619      	mov	r1, r3
 800a84e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a852:	f000 fc5b 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800a856:	23e0      	movs	r3, #224	; 0xe0
 800a858:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a85a:	2302      	movs	r3, #2
 800a85c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a85e:	2300      	movs	r3, #0
 800a860:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a862:	2303      	movs	r3, #3
 800a864:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800a866:	2305      	movs	r3, #5
 800a868:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a86a:	f107 0314 	add.w	r3, r7, #20
 800a86e:	4619      	mov	r1, r3
 800a870:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a874:	f000 fc4a 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D3_Pin */
  GPIO_InitStruct.Pin = ARD_D3_Pin;
 800a878:	2301      	movs	r3, #1
 800a87a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a87c:	4b46      	ldr	r3, [pc, #280]	; (800a998 <MX_GPIO_Init+0x314>)
 800a87e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a880:	2300      	movs	r3, #0
 800a882:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D3_GPIO_Port, &GPIO_InitStruct);
 800a884:	f107 0314 	add.w	r3, r7, #20
 800a888:	4619      	mov	r1, r3
 800a88a:	4840      	ldr	r0, [pc, #256]	; (800a98c <MX_GPIO_Init+0x308>)
 800a88c:	f000 fc3e 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 800a890:	2302      	movs	r3, #2
 800a892:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800a894:	230b      	movs	r3, #11
 800a896:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a898:	2300      	movs	r3, #0
 800a89a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 800a89c:	f107 0314 	add.w	r3, r7, #20
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	483a      	ldr	r0, [pc, #232]	; (800a98c <MX_GPIO_Init+0x308>)
 800a8a4:	f000 fc32 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 800a8a8:	f24f 0334 	movw	r3, #61492	; 0xf034
 800a8ac:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8b2:	2300      	movs	r3, #0
 800a8b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8b6:	2300      	movs	r3, #0
 800a8b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a8ba:	f107 0314 	add.w	r3, r7, #20
 800a8be:	4619      	mov	r1, r3
 800a8c0:	4832      	ldr	r0, [pc, #200]	; (800a98c <MX_GPIO_Init+0x308>)
 800a8c2:	f000 fc23 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 800a8c6:	f44f 7320 	mov.w	r3, #640	; 0x280
 800a8ca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8cc:	2302      	movs	r3, #2
 800a8ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 800a8d8:	2306      	movs	r3, #6
 800a8da:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a8dc:	f107 0314 	add.w	r3, r7, #20
 800a8e0:	4619      	mov	r1, r3
 800a8e2:	4829      	ldr	r0, [pc, #164]	; (800a988 <MX_GPIO_Init+0x304>)
 800a8e4:	f000 fc12 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 800a8e8:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800a8ec:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a8ee:	2302      	movs	r3, #2
 800a8f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a8f2:	2300      	movs	r3, #0
 800a8f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a8f6:	2303      	movs	r3, #3
 800a8f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800a8fa:	230a      	movs	r3, #10
 800a8fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a8fe:	f107 0314 	add.w	r3, r7, #20
 800a902:	4619      	mov	r1, r3
 800a904:	4820      	ldr	r0, [pc, #128]	; (800a988 <MX_GPIO_Init+0x304>)
 800a906:	f000 fc01 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_I2C2_SCL_Pin INTERNAL_I2C2_SDA_Pin */
  GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800a90a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a90e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a910:	2312      	movs	r3, #18
 800a912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a914:	2300      	movs	r3, #0
 800a916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a918:	2303      	movs	r3, #3
 800a91a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800a91c:	2304      	movs	r3, #4
 800a91e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a920:	f107 0314 	add.w	r3, r7, #20
 800a924:	4619      	mov	r1, r3
 800a926:	4819      	ldr	r0, [pc, #100]	; (800a98c <MX_GPIO_Init+0x308>)
 800a928:	f000 fbf0 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800a92c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800a930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a932:	2302      	movs	r3, #2
 800a934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a936:	2300      	movs	r3, #0
 800a938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a93a:	2303      	movs	r3, #3
 800a93c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800a93e:	2307      	movs	r3, #7
 800a940:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a942:	f107 0314 	add.w	r3, r7, #20
 800a946:	4619      	mov	r1, r3
 800a948:	4811      	ldr	r0, [pc, #68]	; (800a990 <MX_GPIO_Init+0x30c>)
 800a94a:	f000 fbdf 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 800a94e:	f64c 4304 	movw	r3, #52228	; 0xcc04
 800a952:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a954:	4b10      	ldr	r3, [pc, #64]	; (800a998 <MX_GPIO_Init+0x314>)
 800a956:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a958:	2300      	movs	r3, #0
 800a95a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a95c:	f107 0314 	add.w	r3, r7, #20
 800a960:	4619      	mov	r1, r3
 800a962:	480b      	ldr	r0, [pc, #44]	; (800a990 <MX_GPIO_Init+0x30c>)
 800a964:	f000 fbd2 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 800a968:	f243 0381 	movw	r3, #12417	; 0x3081
 800a96c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a96e:	2301      	movs	r3, #1
 800a970:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a972:	2300      	movs	r3, #0
 800a974:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a976:	2300      	movs	r3, #0
 800a978:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800a97a:	f107 0314 	add.w	r3, r7, #20
 800a97e:	4619      	mov	r1, r3
 800a980:	e00e      	b.n	800a9a0 <MX_GPIO_Init+0x31c>
 800a982:	bf00      	nop
 800a984:	40021000 	.word	0x40021000
 800a988:	48001000 	.word	0x48001000
 800a98c:	48000400 	.word	0x48000400
 800a990:	48000c00 	.word	0x48000c00
 800a994:	48000800 	.word	0x48000800
 800a998:	10110000 	.word	0x10110000
 800a99c:	10210000 	.word	0x10210000
 800a9a0:	4841      	ldr	r0, [pc, #260]	; (800aaa8 <MX_GPIO_Init+0x424>)
 800a9a2:	f000 fbb3 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_XSHUT_Pin LED3_WIFI__LED4_BLE_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin|LED3_WIFI__LED4_BLE_Pin;
 800a9a6:	f44f 7310 	mov.w	r3, #576	; 0x240
 800a9aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a9b4:	2300      	movs	r3, #0
 800a9b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a9b8:	f107 0314 	add.w	r3, r7, #20
 800a9bc:	4619      	mov	r1, r3
 800a9be:	483b      	ldr	r0, [pc, #236]	; (800aaac <MX_GPIO_Init+0x428>)
 800a9c0:	f000 fba4 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 800a9c4:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800a9c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800a9ca:	4b39      	ldr	r3, [pc, #228]	; (800aab0 <MX_GPIO_Init+0x42c>)
 800a9cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a9d2:	f107 0314 	add.w	r3, r7, #20
 800a9d6:	4619      	mov	r1, r3
 800a9d8:	4834      	ldr	r0, [pc, #208]	; (800aaac <MX_GPIO_Init+0x428>)
 800a9da:	f000 fb97 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 800a9de:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a9e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800a9e4:	2300      	movs	r3, #0
 800a9e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a9e8:	2300      	movs	r3, #0
 800a9ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 800a9ec:	f107 0314 	add.w	r3, r7, #20
 800a9f0:	4619      	mov	r1, r3
 800a9f2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800a9f6:	f000 fb89 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 800a9fa:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800a9fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa00:	2302      	movs	r3, #2
 800aa02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa04:	2300      	movs	r3, #0
 800aa06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa08:	2303      	movs	r3, #3
 800aa0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800aa0c:	230a      	movs	r3, #10
 800aa0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800aa10:	f107 0314 	add.w	r3, r7, #20
 800aa14:	4619      	mov	r1, r3
 800aa16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800aa1a:	f000 fb77 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 800aa1e:	2302      	movs	r3, #2
 800aa20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa22:	2302      	movs	r3, #2
 800aa24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa26:	2300      	movs	r3, #0
 800aa28:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa2a:	2303      	movs	r3, #3
 800aa2c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800aa2e:	2305      	movs	r3, #5
 800aa30:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 800aa32:	f107 0314 	add.w	r3, r7, #20
 800aa36:	4619      	mov	r1, r3
 800aa38:	481b      	ldr	r0, [pc, #108]	; (800aaa8 <MX_GPIO_Init+0x424>)
 800aa3a:	f000 fb67 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 800aa3e:	2378      	movs	r3, #120	; 0x78
 800aa40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800aa42:	2302      	movs	r3, #2
 800aa44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa46:	2300      	movs	r3, #0
 800aa48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa4a:	2303      	movs	r3, #3
 800aa4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800aa4e:	2307      	movs	r3, #7
 800aa50:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800aa52:	f107 0314 	add.w	r3, r7, #20
 800aa56:	4619      	mov	r1, r3
 800aa58:	4813      	ldr	r0, [pc, #76]	; (800aaa8 <MX_GPIO_Init+0x424>)
 800aa5a:	f000 fb57 	bl	800b10c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 800aa5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800aa62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800aa64:	2312      	movs	r3, #18
 800aa66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800aa68:	2300      	movs	r3, #0
 800aa6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800aa6c:	2303      	movs	r3, #3
 800aa6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800aa70:	2304      	movs	r3, #4
 800aa72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800aa74:	f107 0314 	add.w	r3, r7, #20
 800aa78:	4619      	mov	r1, r3
 800aa7a:	480e      	ldr	r0, [pc, #56]	; (800aab4 <MX_GPIO_Init+0x430>)
 800aa7c:	f000 fb46 	bl	800b10c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800aa80:	2200      	movs	r2, #0
 800aa82:	2100      	movs	r1, #0
 800aa84:	2017      	movs	r0, #23
 800aa86:	f000 fb0a 	bl	800b09e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800aa8a:	2017      	movs	r0, #23
 800aa8c:	f000 fb23 	bl	800b0d6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800aa90:	2200      	movs	r2, #0
 800aa92:	2100      	movs	r1, #0
 800aa94:	2028      	movs	r0, #40	; 0x28
 800aa96:	f000 fb02 	bl	800b09e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800aa9a:	2028      	movs	r0, #40	; 0x28
 800aa9c:	f000 fb1b 	bl	800b0d6 <HAL_NVIC_EnableIRQ>

}
 800aaa0:	bf00      	nop
 800aaa2:	3728      	adds	r7, #40	; 0x28
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	bd80      	pop	{r7, pc}
 800aaa8:	48000c00 	.word	0x48000c00
 800aaac:	48000800 	.word	0x48000800
 800aab0:	10110000 	.word	0x10110000
 800aab4:	48000400 	.word	0x48000400

0800aab8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800aab8:	b480      	push	{r7}
 800aaba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800aabc:	b672      	cpsid	i
}
 800aabe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800aac0:	e7fe      	b.n	800aac0 <Error_Handler+0x8>
	...

0800aac4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800aac4:	b480      	push	{r7}
 800aac6:	b083      	sub	sp, #12
 800aac8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800aaca:	4b0f      	ldr	r3, [pc, #60]	; (800ab08 <HAL_MspInit+0x44>)
 800aacc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aace:	4a0e      	ldr	r2, [pc, #56]	; (800ab08 <HAL_MspInit+0x44>)
 800aad0:	f043 0301 	orr.w	r3, r3, #1
 800aad4:	6613      	str	r3, [r2, #96]	; 0x60
 800aad6:	4b0c      	ldr	r3, [pc, #48]	; (800ab08 <HAL_MspInit+0x44>)
 800aad8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aada:	f003 0301 	and.w	r3, r3, #1
 800aade:	607b      	str	r3, [r7, #4]
 800aae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800aae2:	4b09      	ldr	r3, [pc, #36]	; (800ab08 <HAL_MspInit+0x44>)
 800aae4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aae6:	4a08      	ldr	r2, [pc, #32]	; (800ab08 <HAL_MspInit+0x44>)
 800aae8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aaec:	6593      	str	r3, [r2, #88]	; 0x58
 800aaee:	4b06      	ldr	r3, [pc, #24]	; (800ab08 <HAL_MspInit+0x44>)
 800aaf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aaf2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aaf6:	603b      	str	r3, [r7, #0]
 800aaf8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800aafa:	bf00      	nop
 800aafc:	370c      	adds	r7, #12
 800aafe:	46bd      	mov	sp, r7
 800ab00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab04:	4770      	bx	lr
 800ab06:	bf00      	nop
 800ab08:	40021000 	.word	0x40021000

0800ab0c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b08a      	sub	sp, #40	; 0x28
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab14:	f107 0314 	add.w	r3, r7, #20
 800ab18:	2200      	movs	r2, #0
 800ab1a:	601a      	str	r2, [r3, #0]
 800ab1c:	605a      	str	r2, [r3, #4]
 800ab1e:	609a      	str	r2, [r3, #8]
 800ab20:	60da      	str	r2, [r3, #12]
 800ab22:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	4a17      	ldr	r2, [pc, #92]	; (800ab88 <HAL_SPI_MspInit+0x7c>)
 800ab2a:	4293      	cmp	r3, r2
 800ab2c:	d128      	bne.n	800ab80 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800ab2e:	4b17      	ldr	r3, [pc, #92]	; (800ab8c <HAL_SPI_MspInit+0x80>)
 800ab30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab32:	4a16      	ldr	r2, [pc, #88]	; (800ab8c <HAL_SPI_MspInit+0x80>)
 800ab34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab38:	6593      	str	r3, [r2, #88]	; 0x58
 800ab3a:	4b14      	ldr	r3, [pc, #80]	; (800ab8c <HAL_SPI_MspInit+0x80>)
 800ab3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ab42:	613b      	str	r3, [r7, #16]
 800ab44:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab46:	4b11      	ldr	r3, [pc, #68]	; (800ab8c <HAL_SPI_MspInit+0x80>)
 800ab48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab4a:	4a10      	ldr	r2, [pc, #64]	; (800ab8c <HAL_SPI_MspInit+0x80>)
 800ab4c:	f043 0304 	orr.w	r3, r3, #4
 800ab50:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ab52:	4b0e      	ldr	r3, [pc, #56]	; (800ab8c <HAL_SPI_MspInit+0x80>)
 800ab54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ab56:	f003 0304 	and.w	r3, r3, #4
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = INTERNAL_SPI3_SCK_Pin|INTERNAL_SPI3_MISO_Pin|INTERNAL_SPI3_MOSI_Pin;
 800ab5e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ab62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ab64:	2302      	movs	r3, #2
 800ab66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ab6c:	2303      	movs	r3, #3
 800ab6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800ab70:	2306      	movs	r3, #6
 800ab72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ab74:	f107 0314 	add.w	r3, r7, #20
 800ab78:	4619      	mov	r1, r3
 800ab7a:	4805      	ldr	r0, [pc, #20]	; (800ab90 <HAL_SPI_MspInit+0x84>)
 800ab7c:	f000 fac6 	bl	800b10c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800ab80:	bf00      	nop
 800ab82:	3728      	adds	r7, #40	; 0x28
 800ab84:	46bd      	mov	sp, r7
 800ab86:	bd80      	pop	{r7, pc}
 800ab88:	40003c00 	.word	0x40003c00
 800ab8c:	40021000 	.word	0x40021000
 800ab90:	48000800 	.word	0x48000800

0800ab94 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b0ac      	sub	sp, #176	; 0xb0
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab9c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800aba0:	2200      	movs	r2, #0
 800aba2:	601a      	str	r2, [r3, #0]
 800aba4:	605a      	str	r2, [r3, #4]
 800aba6:	609a      	str	r2, [r3, #8]
 800aba8:	60da      	str	r2, [r3, #12]
 800abaa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800abac:	f107 0314 	add.w	r3, r7, #20
 800abb0:	2288      	movs	r2, #136	; 0x88
 800abb2:	2100      	movs	r1, #0
 800abb4:	4618      	mov	r0, r3
 800abb6:	f002 fd51 	bl	800d65c <memset>
  if(huart->Instance==USART1)
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a21      	ldr	r2, [pc, #132]	; (800ac44 <HAL_UART_MspInit+0xb0>)
 800abc0:	4293      	cmp	r3, r2
 800abc2:	d13a      	bne.n	800ac3a <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800abc4:	2301      	movs	r3, #1
 800abc6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800abc8:	2300      	movs	r3, #0
 800abca:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800abcc:	f107 0314 	add.w	r3, r7, #20
 800abd0:	4618      	mov	r0, r3
 800abd2:	f001 faeb 	bl	800c1ac <HAL_RCCEx_PeriphCLKConfig>
 800abd6:	4603      	mov	r3, r0
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d001      	beq.n	800abe0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800abdc:	f7ff ff6c 	bl	800aab8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800abe0:	4b19      	ldr	r3, [pc, #100]	; (800ac48 <HAL_UART_MspInit+0xb4>)
 800abe2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abe4:	4a18      	ldr	r2, [pc, #96]	; (800ac48 <HAL_UART_MspInit+0xb4>)
 800abe6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800abea:	6613      	str	r3, [r2, #96]	; 0x60
 800abec:	4b16      	ldr	r3, [pc, #88]	; (800ac48 <HAL_UART_MspInit+0xb4>)
 800abee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800abf0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800abf4:	613b      	str	r3, [r7, #16]
 800abf6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800abf8:	4b13      	ldr	r3, [pc, #76]	; (800ac48 <HAL_UART_MspInit+0xb4>)
 800abfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800abfc:	4a12      	ldr	r2, [pc, #72]	; (800ac48 <HAL_UART_MspInit+0xb4>)
 800abfe:	f043 0302 	orr.w	r3, r3, #2
 800ac02:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ac04:	4b10      	ldr	r3, [pc, #64]	; (800ac48 <HAL_UART_MspInit+0xb4>)
 800ac06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac08:	f003 0302 	and.w	r3, r3, #2
 800ac0c:	60fb      	str	r3, [r7, #12]
 800ac0e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800ac10:	23c0      	movs	r3, #192	; 0xc0
 800ac12:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ac16:	2302      	movs	r3, #2
 800ac18:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ac1c:	2300      	movs	r3, #0
 800ac1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ac22:	2303      	movs	r3, #3
 800ac24:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800ac28:	2307      	movs	r3, #7
 800ac2a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800ac2e:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800ac32:	4619      	mov	r1, r3
 800ac34:	4805      	ldr	r0, [pc, #20]	; (800ac4c <HAL_UART_MspInit+0xb8>)
 800ac36:	f000 fa69 	bl	800b10c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800ac3a:	bf00      	nop
 800ac3c:	37b0      	adds	r7, #176	; 0xb0
 800ac3e:	46bd      	mov	sp, r7
 800ac40:	bd80      	pop	{r7, pc}
 800ac42:	bf00      	nop
 800ac44:	40013800 	.word	0x40013800
 800ac48:	40021000 	.word	0x40021000
 800ac4c:	48000400 	.word	0x48000400

0800ac50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800ac50:	b480      	push	{r7}
 800ac52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800ac54:	e7fe      	b.n	800ac54 <NMI_Handler+0x4>

0800ac56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800ac56:	b480      	push	{r7}
 800ac58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800ac5a:	e7fe      	b.n	800ac5a <HardFault_Handler+0x4>

0800ac5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800ac5c:	b480      	push	{r7}
 800ac5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800ac60:	e7fe      	b.n	800ac60 <MemManage_Handler+0x4>

0800ac62 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800ac62:	b480      	push	{r7}
 800ac64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800ac66:	e7fe      	b.n	800ac66 <BusFault_Handler+0x4>

0800ac68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800ac68:	b480      	push	{r7}
 800ac6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800ac6c:	e7fe      	b.n	800ac6c <UsageFault_Handler+0x4>

0800ac6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800ac6e:	b480      	push	{r7}
 800ac70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800ac72:	bf00      	nop
 800ac74:	46bd      	mov	sp, r7
 800ac76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7a:	4770      	bx	lr

0800ac7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800ac7c:	b480      	push	{r7}
 800ac7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800ac80:	bf00      	nop
 800ac82:	46bd      	mov	sp, r7
 800ac84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac88:	4770      	bx	lr

0800ac8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800ac8a:	b480      	push	{r7}
 800ac8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800ac8e:	bf00      	nop
 800ac90:	46bd      	mov	sp, r7
 800ac92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac96:	4770      	bx	lr

0800ac98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800ac98:	b580      	push	{r7, lr}
 800ac9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800ac9c:	f000 f8e0 	bl	800ae60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800aca0:	bf00      	nop
 800aca2:	bd80      	pop	{r7, pc}

0800aca4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800aca4:	b580      	push	{r7, lr}
 800aca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 800aca8:	2020      	movs	r0, #32
 800acaa:	f000 fc0b 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 800acae:	2040      	movs	r0, #64	; 0x40
 800acb0:	f000 fc08 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800acb4:	2080      	movs	r0, #128	; 0x80
 800acb6:	f000 fc05 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800acba:	f44f 7080 	mov.w	r0, #256	; 0x100
 800acbe:	f000 fc01 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800acc2:	bf00      	nop
 800acc4:	bd80      	pop	{r7, pc}

0800acc6 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800acc6:	b580      	push	{r7, lr}
 800acc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800acca:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800acce:	f000 fbf9 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 800acd2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800acd6:	f000 fbf5 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800acda:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800acde:	f000 fbf1 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800ace2:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800ace6:	f000 fbed 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800acea:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800acee:	f000 fbe9 	bl	800b4c4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800acf2:	bf00      	nop
 800acf4:	bd80      	pop	{r7, pc}
	...

0800acf8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800acf8:	b480      	push	{r7}
 800acfa:	af00      	add	r7, sp, #0
#if defined(USER_VECT_TAB_ADDRESS)
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
 800acfc:	4b16      	ldr	r3, [pc, #88]	; (800ad58 <SystemInit+0x60>)
 800acfe:	4a17      	ldr	r2, [pc, #92]	; (800ad5c <SystemInit+0x64>)
 800ad00:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800ad02:	4b15      	ldr	r3, [pc, #84]	; (800ad58 <SystemInit+0x60>)
 800ad04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad08:	4a13      	ldr	r2, [pc, #76]	; (800ad58 <SystemInit+0x60>)
 800ad0a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ad0e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800ad12:	4b13      	ldr	r3, [pc, #76]	; (800ad60 <SystemInit+0x68>)
 800ad14:	681b      	ldr	r3, [r3, #0]
 800ad16:	4a12      	ldr	r2, [pc, #72]	; (800ad60 <SystemInit+0x68>)
 800ad18:	f043 0301 	orr.w	r3, r3, #1
 800ad1c:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800ad1e:	4b10      	ldr	r3, [pc, #64]	; (800ad60 <SystemInit+0x68>)
 800ad20:	2200      	movs	r2, #0
 800ad22:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800ad24:	4b0e      	ldr	r3, [pc, #56]	; (800ad60 <SystemInit+0x68>)
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	4a0d      	ldr	r2, [pc, #52]	; (800ad60 <SystemInit+0x68>)
 800ad2a:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800ad2e:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800ad32:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800ad34:	4b0a      	ldr	r3, [pc, #40]	; (800ad60 <SystemInit+0x68>)
 800ad36:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ad3a:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800ad3c:	4b08      	ldr	r3, [pc, #32]	; (800ad60 <SystemInit+0x68>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a07      	ldr	r2, [pc, #28]	; (800ad60 <SystemInit+0x68>)
 800ad42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ad46:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800ad48:	4b05      	ldr	r3, [pc, #20]	; (800ad60 <SystemInit+0x68>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	619a      	str	r2, [r3, #24]
}
 800ad4e:	bf00      	nop
 800ad50:	46bd      	mov	sp, r7
 800ad52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad56:	4770      	bx	lr
 800ad58:	e000ed00 	.word	0xe000ed00
 800ad5c:	0800a000 	.word	0x0800a000
 800ad60:	40021000 	.word	0x40021000

0800ad64 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800ad64:	f8df d034 	ldr.w	sp, [pc, #52]	; 800ad9c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800ad68:	f7ff ffc6 	bl	800acf8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800ad6c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800ad6e:	e003      	b.n	800ad78 <LoopCopyDataInit>

0800ad70 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800ad70:	4b0b      	ldr	r3, [pc, #44]	; (800ada0 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800ad72:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800ad74:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800ad76:	3104      	adds	r1, #4

0800ad78 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800ad78:	480a      	ldr	r0, [pc, #40]	; (800ada4 <LoopForever+0xa>)
	ldr	r3, =_edata
 800ad7a:	4b0b      	ldr	r3, [pc, #44]	; (800ada8 <LoopForever+0xe>)
	adds	r2, r0, r1
 800ad7c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800ad7e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800ad80:	d3f6      	bcc.n	800ad70 <CopyDataInit>
	ldr	r2, =_sbss
 800ad82:	4a0a      	ldr	r2, [pc, #40]	; (800adac <LoopForever+0x12>)
	b	LoopFillZerobss
 800ad84:	e002      	b.n	800ad8c <LoopFillZerobss>

0800ad86 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800ad86:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800ad88:	f842 3b04 	str.w	r3, [r2], #4

0800ad8c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800ad8c:	4b08      	ldr	r3, [pc, #32]	; (800adb0 <LoopForever+0x16>)
	cmp	r2, r3
 800ad8e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800ad90:	d3f9      	bcc.n	800ad86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800ad92:	f002 fc3f 	bl	800d614 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800ad96:	f7ff fb93 	bl	800a4c0 <main>

0800ad9a <LoopForever>:

LoopForever:
    b LoopForever
 800ad9a:	e7fe      	b.n	800ad9a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800ad9c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800ada0:	0800d6ec 	.word	0x0800d6ec
	ldr	r0, =_sdata
 800ada4:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800ada8:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800adac:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 800adb0:	20000114 	.word	0x20000114

0800adb4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800adb4:	e7fe      	b.n	800adb4 <ADC1_2_IRQHandler>

0800adb6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800adb6:	b580      	push	{r7, lr}
 800adb8:	b082      	sub	sp, #8
 800adba:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800adbc:	2300      	movs	r3, #0
 800adbe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800adc0:	2003      	movs	r0, #3
 800adc2:	f000 f961 	bl	800b088 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800adc6:	2000      	movs	r0, #0
 800adc8:	f000 f80e 	bl	800ade8 <HAL_InitTick>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b00      	cmp	r3, #0
 800add0:	d002      	beq.n	800add8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800add2:	2301      	movs	r3, #1
 800add4:	71fb      	strb	r3, [r7, #7]
 800add6:	e001      	b.n	800addc <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800add8:	f7ff fe74 	bl	800aac4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800addc:	79fb      	ldrb	r3, [r7, #7]
}
 800adde:	4618      	mov	r0, r3
 800ade0:	3708      	adds	r7, #8
 800ade2:	46bd      	mov	sp, r7
 800ade4:	bd80      	pop	{r7, pc}
	...

0800ade8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b084      	sub	sp, #16
 800adec:	af00      	add	r7, sp, #0
 800adee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800adf0:	2300      	movs	r3, #0
 800adf2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800adf4:	4b17      	ldr	r3, [pc, #92]	; (800ae54 <HAL_InitTick+0x6c>)
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d023      	beq.n	800ae44 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800adfc:	4b16      	ldr	r3, [pc, #88]	; (800ae58 <HAL_InitTick+0x70>)
 800adfe:	681a      	ldr	r2, [r3, #0]
 800ae00:	4b14      	ldr	r3, [pc, #80]	; (800ae54 <HAL_InitTick+0x6c>)
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	4619      	mov	r1, r3
 800ae06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800ae0a:	fbb3 f3f1 	udiv	r3, r3, r1
 800ae0e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae12:	4618      	mov	r0, r3
 800ae14:	f000 f96d 	bl	800b0f2 <HAL_SYSTICK_Config>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d10f      	bne.n	800ae3e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2b0f      	cmp	r3, #15
 800ae22:	d809      	bhi.n	800ae38 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800ae24:	2200      	movs	r2, #0
 800ae26:	6879      	ldr	r1, [r7, #4]
 800ae28:	f04f 30ff 	mov.w	r0, #4294967295
 800ae2c:	f000 f937 	bl	800b09e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800ae30:	4a0a      	ldr	r2, [pc, #40]	; (800ae5c <HAL_InitTick+0x74>)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6013      	str	r3, [r2, #0]
 800ae36:	e007      	b.n	800ae48 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	73fb      	strb	r3, [r7, #15]
 800ae3c:	e004      	b.n	800ae48 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800ae3e:	2301      	movs	r3, #1
 800ae40:	73fb      	strb	r3, [r7, #15]
 800ae42:	e001      	b.n	800ae48 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800ae44:	2301      	movs	r3, #1
 800ae46:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800ae48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ae4a:	4618      	mov	r0, r3
 800ae4c:	3710      	adds	r7, #16
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	bd80      	pop	{r7, pc}
 800ae52:	bf00      	nop
 800ae54:	20000008 	.word	0x20000008
 800ae58:	20000000 	.word	0x20000000
 800ae5c:	20000004 	.word	0x20000004

0800ae60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ae60:	b480      	push	{r7}
 800ae62:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800ae64:	4b06      	ldr	r3, [pc, #24]	; (800ae80 <HAL_IncTick+0x20>)
 800ae66:	781b      	ldrb	r3, [r3, #0]
 800ae68:	461a      	mov	r2, r3
 800ae6a:	4b06      	ldr	r3, [pc, #24]	; (800ae84 <HAL_IncTick+0x24>)
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	4413      	add	r3, r2
 800ae70:	4a04      	ldr	r2, [pc, #16]	; (800ae84 <HAL_IncTick+0x24>)
 800ae72:	6013      	str	r3, [r2, #0]
}
 800ae74:	bf00      	nop
 800ae76:	46bd      	mov	sp, r7
 800ae78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae7c:	4770      	bx	lr
 800ae7e:	bf00      	nop
 800ae80:	20000008 	.word	0x20000008
 800ae84:	20000110 	.word	0x20000110

0800ae88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800ae88:	b480      	push	{r7}
 800ae8a:	af00      	add	r7, sp, #0
  return uwTick;
 800ae8c:	4b03      	ldr	r3, [pc, #12]	; (800ae9c <HAL_GetTick+0x14>)
 800ae8e:	681b      	ldr	r3, [r3, #0]
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	46bd      	mov	sp, r7
 800ae94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae98:	4770      	bx	lr
 800ae9a:	bf00      	nop
 800ae9c:	20000110 	.word	0x20000110

0800aea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800aea0:	b580      	push	{r7, lr}
 800aea2:	b084      	sub	sp, #16
 800aea4:	af00      	add	r7, sp, #0
 800aea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800aea8:	f7ff ffee 	bl	800ae88 <HAL_GetTick>
 800aeac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aeb8:	d005      	beq.n	800aec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800aeba:	4b0a      	ldr	r3, [pc, #40]	; (800aee4 <HAL_Delay+0x44>)
 800aebc:	781b      	ldrb	r3, [r3, #0]
 800aebe:	461a      	mov	r2, r3
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	4413      	add	r3, r2
 800aec4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800aec6:	bf00      	nop
 800aec8:	f7ff ffde 	bl	800ae88 <HAL_GetTick>
 800aecc:	4602      	mov	r2, r0
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	1ad3      	subs	r3, r2, r3
 800aed2:	68fa      	ldr	r2, [r7, #12]
 800aed4:	429a      	cmp	r2, r3
 800aed6:	d8f7      	bhi.n	800aec8 <HAL_Delay+0x28>
  {
  }
}
 800aed8:	bf00      	nop
 800aeda:	bf00      	nop
 800aedc:	3710      	adds	r7, #16
 800aede:	46bd      	mov	sp, r7
 800aee0:	bd80      	pop	{r7, pc}
 800aee2:	bf00      	nop
 800aee4:	20000008 	.word	0x20000008

0800aee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800aee8:	b480      	push	{r7}
 800aeea:	b085      	sub	sp, #20
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f003 0307 	and.w	r3, r3, #7
 800aef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800aef8:	4b0c      	ldr	r3, [pc, #48]	; (800af2c <__NVIC_SetPriorityGrouping+0x44>)
 800aefa:	68db      	ldr	r3, [r3, #12]
 800aefc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800aefe:	68ba      	ldr	r2, [r7, #8]
 800af00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800af04:	4013      	ands	r3, r2
 800af06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800af10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800af14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800af18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800af1a:	4a04      	ldr	r2, [pc, #16]	; (800af2c <__NVIC_SetPriorityGrouping+0x44>)
 800af1c:	68bb      	ldr	r3, [r7, #8]
 800af1e:	60d3      	str	r3, [r2, #12]
}
 800af20:	bf00      	nop
 800af22:	3714      	adds	r7, #20
 800af24:	46bd      	mov	sp, r7
 800af26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af2a:	4770      	bx	lr
 800af2c:	e000ed00 	.word	0xe000ed00

0800af30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800af30:	b480      	push	{r7}
 800af32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800af34:	4b04      	ldr	r3, [pc, #16]	; (800af48 <__NVIC_GetPriorityGrouping+0x18>)
 800af36:	68db      	ldr	r3, [r3, #12]
 800af38:	0a1b      	lsrs	r3, r3, #8
 800af3a:	f003 0307 	and.w	r3, r3, #7
}
 800af3e:	4618      	mov	r0, r3
 800af40:	46bd      	mov	sp, r7
 800af42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af46:	4770      	bx	lr
 800af48:	e000ed00 	.word	0xe000ed00

0800af4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800af4c:	b480      	push	{r7}
 800af4e:	b083      	sub	sp, #12
 800af50:	af00      	add	r7, sp, #0
 800af52:	4603      	mov	r3, r0
 800af54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	db0b      	blt.n	800af76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800af5e:	79fb      	ldrb	r3, [r7, #7]
 800af60:	f003 021f 	and.w	r2, r3, #31
 800af64:	4907      	ldr	r1, [pc, #28]	; (800af84 <__NVIC_EnableIRQ+0x38>)
 800af66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af6a:	095b      	lsrs	r3, r3, #5
 800af6c:	2001      	movs	r0, #1
 800af6e:	fa00 f202 	lsl.w	r2, r0, r2
 800af72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800af76:	bf00      	nop
 800af78:	370c      	adds	r7, #12
 800af7a:	46bd      	mov	sp, r7
 800af7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af80:	4770      	bx	lr
 800af82:	bf00      	nop
 800af84:	e000e100 	.word	0xe000e100

0800af88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800af88:	b480      	push	{r7}
 800af8a:	b083      	sub	sp, #12
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	4603      	mov	r3, r0
 800af90:	6039      	str	r1, [r7, #0]
 800af92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800af94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af98:	2b00      	cmp	r3, #0
 800af9a:	db0a      	blt.n	800afb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	b2da      	uxtb	r2, r3
 800afa0:	490c      	ldr	r1, [pc, #48]	; (800afd4 <__NVIC_SetPriority+0x4c>)
 800afa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800afa6:	0112      	lsls	r2, r2, #4
 800afa8:	b2d2      	uxtb	r2, r2
 800afaa:	440b      	add	r3, r1
 800afac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800afb0:	e00a      	b.n	800afc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	b2da      	uxtb	r2, r3
 800afb6:	4908      	ldr	r1, [pc, #32]	; (800afd8 <__NVIC_SetPriority+0x50>)
 800afb8:	79fb      	ldrb	r3, [r7, #7]
 800afba:	f003 030f 	and.w	r3, r3, #15
 800afbe:	3b04      	subs	r3, #4
 800afc0:	0112      	lsls	r2, r2, #4
 800afc2:	b2d2      	uxtb	r2, r2
 800afc4:	440b      	add	r3, r1
 800afc6:	761a      	strb	r2, [r3, #24]
}
 800afc8:	bf00      	nop
 800afca:	370c      	adds	r7, #12
 800afcc:	46bd      	mov	sp, r7
 800afce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afd2:	4770      	bx	lr
 800afd4:	e000e100 	.word	0xe000e100
 800afd8:	e000ed00 	.word	0xe000ed00

0800afdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800afdc:	b480      	push	{r7}
 800afde:	b089      	sub	sp, #36	; 0x24
 800afe0:	af00      	add	r7, sp, #0
 800afe2:	60f8      	str	r0, [r7, #12]
 800afe4:	60b9      	str	r1, [r7, #8]
 800afe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	f003 0307 	and.w	r3, r3, #7
 800afee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800aff0:	69fb      	ldr	r3, [r7, #28]
 800aff2:	f1c3 0307 	rsb	r3, r3, #7
 800aff6:	2b04      	cmp	r3, #4
 800aff8:	bf28      	it	cs
 800affa:	2304      	movcs	r3, #4
 800affc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800affe:	69fb      	ldr	r3, [r7, #28]
 800b000:	3304      	adds	r3, #4
 800b002:	2b06      	cmp	r3, #6
 800b004:	d902      	bls.n	800b00c <NVIC_EncodePriority+0x30>
 800b006:	69fb      	ldr	r3, [r7, #28]
 800b008:	3b03      	subs	r3, #3
 800b00a:	e000      	b.n	800b00e <NVIC_EncodePriority+0x32>
 800b00c:	2300      	movs	r3, #0
 800b00e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b010:	f04f 32ff 	mov.w	r2, #4294967295
 800b014:	69bb      	ldr	r3, [r7, #24]
 800b016:	fa02 f303 	lsl.w	r3, r2, r3
 800b01a:	43da      	mvns	r2, r3
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	401a      	ands	r2, r3
 800b020:	697b      	ldr	r3, [r7, #20]
 800b022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b024:	f04f 31ff 	mov.w	r1, #4294967295
 800b028:	697b      	ldr	r3, [r7, #20]
 800b02a:	fa01 f303 	lsl.w	r3, r1, r3
 800b02e:	43d9      	mvns	r1, r3
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b034:	4313      	orrs	r3, r2
         );
}
 800b036:	4618      	mov	r0, r3
 800b038:	3724      	adds	r7, #36	; 0x24
 800b03a:	46bd      	mov	sp, r7
 800b03c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b040:	4770      	bx	lr
	...

0800b044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b082      	sub	sp, #8
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	3b01      	subs	r3, #1
 800b050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b054:	d301      	bcc.n	800b05a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800b056:	2301      	movs	r3, #1
 800b058:	e00f      	b.n	800b07a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800b05a:	4a0a      	ldr	r2, [pc, #40]	; (800b084 <SysTick_Config+0x40>)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	3b01      	subs	r3, #1
 800b060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800b062:	210f      	movs	r1, #15
 800b064:	f04f 30ff 	mov.w	r0, #4294967295
 800b068:	f7ff ff8e 	bl	800af88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800b06c:	4b05      	ldr	r3, [pc, #20]	; (800b084 <SysTick_Config+0x40>)
 800b06e:	2200      	movs	r2, #0
 800b070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800b072:	4b04      	ldr	r3, [pc, #16]	; (800b084 <SysTick_Config+0x40>)
 800b074:	2207      	movs	r2, #7
 800b076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800b078:	2300      	movs	r3, #0
}
 800b07a:	4618      	mov	r0, r3
 800b07c:	3708      	adds	r7, #8
 800b07e:	46bd      	mov	sp, r7
 800b080:	bd80      	pop	{r7, pc}
 800b082:	bf00      	nop
 800b084:	e000e010 	.word	0xe000e010

0800b088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b088:	b580      	push	{r7, lr}
 800b08a:	b082      	sub	sp, #8
 800b08c:	af00      	add	r7, sp, #0
 800b08e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b090:	6878      	ldr	r0, [r7, #4]
 800b092:	f7ff ff29 	bl	800aee8 <__NVIC_SetPriorityGrouping>
}
 800b096:	bf00      	nop
 800b098:	3708      	adds	r7, #8
 800b09a:	46bd      	mov	sp, r7
 800b09c:	bd80      	pop	{r7, pc}

0800b09e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b09e:	b580      	push	{r7, lr}
 800b0a0:	b086      	sub	sp, #24
 800b0a2:	af00      	add	r7, sp, #0
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	60b9      	str	r1, [r7, #8]
 800b0a8:	607a      	str	r2, [r7, #4]
 800b0aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800b0ac:	2300      	movs	r3, #0
 800b0ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800b0b0:	f7ff ff3e 	bl	800af30 <__NVIC_GetPriorityGrouping>
 800b0b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b0b6:	687a      	ldr	r2, [r7, #4]
 800b0b8:	68b9      	ldr	r1, [r7, #8]
 800b0ba:	6978      	ldr	r0, [r7, #20]
 800b0bc:	f7ff ff8e 	bl	800afdc <NVIC_EncodePriority>
 800b0c0:	4602      	mov	r2, r0
 800b0c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b0c6:	4611      	mov	r1, r2
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	f7ff ff5d 	bl	800af88 <__NVIC_SetPriority>
}
 800b0ce:	bf00      	nop
 800b0d0:	3718      	adds	r7, #24
 800b0d2:	46bd      	mov	sp, r7
 800b0d4:	bd80      	pop	{r7, pc}

0800b0d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b0d6:	b580      	push	{r7, lr}
 800b0d8:	b082      	sub	sp, #8
 800b0da:	af00      	add	r7, sp, #0
 800b0dc:	4603      	mov	r3, r0
 800b0de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b0e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f7ff ff31 	bl	800af4c <__NVIC_EnableIRQ>
}
 800b0ea:	bf00      	nop
 800b0ec:	3708      	adds	r7, #8
 800b0ee:	46bd      	mov	sp, r7
 800b0f0:	bd80      	pop	{r7, pc}

0800b0f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800b0f2:	b580      	push	{r7, lr}
 800b0f4:	b082      	sub	sp, #8
 800b0f6:	af00      	add	r7, sp, #0
 800b0f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800b0fa:	6878      	ldr	r0, [r7, #4]
 800b0fc:	f7ff ffa2 	bl	800b044 <SysTick_Config>
 800b100:	4603      	mov	r3, r0
}
 800b102:	4618      	mov	r0, r3
 800b104:	3708      	adds	r7, #8
 800b106:	46bd      	mov	sp, r7
 800b108:	bd80      	pop	{r7, pc}
	...

0800b10c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b10c:	b480      	push	{r7}
 800b10e:	b087      	sub	sp, #28
 800b110:	af00      	add	r7, sp, #0
 800b112:	6078      	str	r0, [r7, #4]
 800b114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800b116:	2300      	movs	r3, #0
 800b118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b11a:	e17f      	b.n	800b41c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	681a      	ldr	r2, [r3, #0]
 800b120:	2101      	movs	r1, #1
 800b122:	697b      	ldr	r3, [r7, #20]
 800b124:	fa01 f303 	lsl.w	r3, r1, r3
 800b128:	4013      	ands	r3, r2
 800b12a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	2b00      	cmp	r3, #0
 800b130:	f000 8171 	beq.w	800b416 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b134:	683b      	ldr	r3, [r7, #0]
 800b136:	685b      	ldr	r3, [r3, #4]
 800b138:	2b01      	cmp	r3, #1
 800b13a:	d00b      	beq.n	800b154 <HAL_GPIO_Init+0x48>
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	685b      	ldr	r3, [r3, #4]
 800b140:	2b02      	cmp	r3, #2
 800b142:	d007      	beq.n	800b154 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b144:	683b      	ldr	r3, [r7, #0]
 800b146:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b148:	2b11      	cmp	r3, #17
 800b14a:	d003      	beq.n	800b154 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b14c:	683b      	ldr	r3, [r7, #0]
 800b14e:	685b      	ldr	r3, [r3, #4]
 800b150:	2b12      	cmp	r3, #18
 800b152:	d130      	bne.n	800b1b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	689b      	ldr	r3, [r3, #8]
 800b158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b15a:	697b      	ldr	r3, [r7, #20]
 800b15c:	005b      	lsls	r3, r3, #1
 800b15e:	2203      	movs	r2, #3
 800b160:	fa02 f303 	lsl.w	r3, r2, r3
 800b164:	43db      	mvns	r3, r3
 800b166:	693a      	ldr	r2, [r7, #16]
 800b168:	4013      	ands	r3, r2
 800b16a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	68da      	ldr	r2, [r3, #12]
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	005b      	lsls	r3, r3, #1
 800b174:	fa02 f303 	lsl.w	r3, r2, r3
 800b178:	693a      	ldr	r2, [r7, #16]
 800b17a:	4313      	orrs	r3, r2
 800b17c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	693a      	ldr	r2, [r7, #16]
 800b182:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b18a:	2201      	movs	r2, #1
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	fa02 f303 	lsl.w	r3, r2, r3
 800b192:	43db      	mvns	r3, r3
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	4013      	ands	r3, r2
 800b198:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	091b      	lsrs	r3, r3, #4
 800b1a0:	f003 0201 	and.w	r2, r3, #1
 800b1a4:	697b      	ldr	r3, [r7, #20]
 800b1a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b1aa:	693a      	ldr	r2, [r7, #16]
 800b1ac:	4313      	orrs	r3, r2
 800b1ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	693a      	ldr	r2, [r7, #16]
 800b1b4:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	685b      	ldr	r3, [r3, #4]
 800b1ba:	f003 0303 	and.w	r3, r3, #3
 800b1be:	2b03      	cmp	r3, #3
 800b1c0:	d118      	bne.n	800b1f4 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b1c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800b1c8:	2201      	movs	r2, #1
 800b1ca:	697b      	ldr	r3, [r7, #20]
 800b1cc:	fa02 f303 	lsl.w	r3, r2, r3
 800b1d0:	43db      	mvns	r3, r3
 800b1d2:	693a      	ldr	r2, [r7, #16]
 800b1d4:	4013      	ands	r3, r2
 800b1d6:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	685b      	ldr	r3, [r3, #4]
 800b1dc:	08db      	lsrs	r3, r3, #3
 800b1de:	f003 0201 	and.w	r2, r3, #1
 800b1e2:	697b      	ldr	r3, [r7, #20]
 800b1e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b1e8:	693a      	ldr	r2, [r7, #16]
 800b1ea:	4313      	orrs	r3, r2
 800b1ec:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	693a      	ldr	r2, [r7, #16]
 800b1f2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	68db      	ldr	r3, [r3, #12]
 800b1f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b1fa:	697b      	ldr	r3, [r7, #20]
 800b1fc:	005b      	lsls	r3, r3, #1
 800b1fe:	2203      	movs	r2, #3
 800b200:	fa02 f303 	lsl.w	r3, r2, r3
 800b204:	43db      	mvns	r3, r3
 800b206:	693a      	ldr	r2, [r7, #16]
 800b208:	4013      	ands	r3, r2
 800b20a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800b20c:	683b      	ldr	r3, [r7, #0]
 800b20e:	689a      	ldr	r2, [r3, #8]
 800b210:	697b      	ldr	r3, [r7, #20]
 800b212:	005b      	lsls	r3, r3, #1
 800b214:	fa02 f303 	lsl.w	r3, r2, r3
 800b218:	693a      	ldr	r2, [r7, #16]
 800b21a:	4313      	orrs	r3, r2
 800b21c:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	693a      	ldr	r2, [r7, #16]
 800b222:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b224:	683b      	ldr	r3, [r7, #0]
 800b226:	685b      	ldr	r3, [r3, #4]
 800b228:	2b02      	cmp	r3, #2
 800b22a:	d003      	beq.n	800b234 <HAL_GPIO_Init+0x128>
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	685b      	ldr	r3, [r3, #4]
 800b230:	2b12      	cmp	r3, #18
 800b232:	d123      	bne.n	800b27c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800b234:	697b      	ldr	r3, [r7, #20]
 800b236:	08da      	lsrs	r2, r3, #3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	3208      	adds	r2, #8
 800b23c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b240:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800b242:	697b      	ldr	r3, [r7, #20]
 800b244:	f003 0307 	and.w	r3, r3, #7
 800b248:	009b      	lsls	r3, r3, #2
 800b24a:	220f      	movs	r2, #15
 800b24c:	fa02 f303 	lsl.w	r3, r2, r3
 800b250:	43db      	mvns	r3, r3
 800b252:	693a      	ldr	r2, [r7, #16]
 800b254:	4013      	ands	r3, r2
 800b256:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	691a      	ldr	r2, [r3, #16]
 800b25c:	697b      	ldr	r3, [r7, #20]
 800b25e:	f003 0307 	and.w	r3, r3, #7
 800b262:	009b      	lsls	r3, r3, #2
 800b264:	fa02 f303 	lsl.w	r3, r2, r3
 800b268:	693a      	ldr	r2, [r7, #16]
 800b26a:	4313      	orrs	r3, r2
 800b26c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	08da      	lsrs	r2, r3, #3
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	3208      	adds	r2, #8
 800b276:	6939      	ldr	r1, [r7, #16]
 800b278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800b282:	697b      	ldr	r3, [r7, #20]
 800b284:	005b      	lsls	r3, r3, #1
 800b286:	2203      	movs	r2, #3
 800b288:	fa02 f303 	lsl.w	r3, r2, r3
 800b28c:	43db      	mvns	r3, r3
 800b28e:	693a      	ldr	r2, [r7, #16]
 800b290:	4013      	ands	r3, r2
 800b292:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	685b      	ldr	r3, [r3, #4]
 800b298:	f003 0203 	and.w	r2, r3, #3
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	005b      	lsls	r3, r3, #1
 800b2a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b2a4:	693a      	ldr	r2, [r7, #16]
 800b2a6:	4313      	orrs	r3, r2
 800b2a8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	693a      	ldr	r2, [r7, #16]
 800b2ae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	685b      	ldr	r3, [r3, #4]
 800b2b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	f000 80ac 	beq.w	800b416 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b2be:	4b5f      	ldr	r3, [pc, #380]	; (800b43c <HAL_GPIO_Init+0x330>)
 800b2c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2c2:	4a5e      	ldr	r2, [pc, #376]	; (800b43c <HAL_GPIO_Init+0x330>)
 800b2c4:	f043 0301 	orr.w	r3, r3, #1
 800b2c8:	6613      	str	r3, [r2, #96]	; 0x60
 800b2ca:	4b5c      	ldr	r3, [pc, #368]	; (800b43c <HAL_GPIO_Init+0x330>)
 800b2cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2ce:	f003 0301 	and.w	r3, r3, #1
 800b2d2:	60bb      	str	r3, [r7, #8]
 800b2d4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800b2d6:	4a5a      	ldr	r2, [pc, #360]	; (800b440 <HAL_GPIO_Init+0x334>)
 800b2d8:	697b      	ldr	r3, [r7, #20]
 800b2da:	089b      	lsrs	r3, r3, #2
 800b2dc:	3302      	adds	r3, #2
 800b2de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800b2e4:	697b      	ldr	r3, [r7, #20]
 800b2e6:	f003 0303 	and.w	r3, r3, #3
 800b2ea:	009b      	lsls	r3, r3, #2
 800b2ec:	220f      	movs	r2, #15
 800b2ee:	fa02 f303 	lsl.w	r3, r2, r3
 800b2f2:	43db      	mvns	r3, r3
 800b2f4:	693a      	ldr	r2, [r7, #16]
 800b2f6:	4013      	ands	r3, r2
 800b2f8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800b300:	d025      	beq.n	800b34e <HAL_GPIO_Init+0x242>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	4a4f      	ldr	r2, [pc, #316]	; (800b444 <HAL_GPIO_Init+0x338>)
 800b306:	4293      	cmp	r3, r2
 800b308:	d01f      	beq.n	800b34a <HAL_GPIO_Init+0x23e>
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	4a4e      	ldr	r2, [pc, #312]	; (800b448 <HAL_GPIO_Init+0x33c>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	d019      	beq.n	800b346 <HAL_GPIO_Init+0x23a>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	4a4d      	ldr	r2, [pc, #308]	; (800b44c <HAL_GPIO_Init+0x340>)
 800b316:	4293      	cmp	r3, r2
 800b318:	d013      	beq.n	800b342 <HAL_GPIO_Init+0x236>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	4a4c      	ldr	r2, [pc, #304]	; (800b450 <HAL_GPIO_Init+0x344>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	d00d      	beq.n	800b33e <HAL_GPIO_Init+0x232>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	4a4b      	ldr	r2, [pc, #300]	; (800b454 <HAL_GPIO_Init+0x348>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d007      	beq.n	800b33a <HAL_GPIO_Init+0x22e>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4a4a      	ldr	r2, [pc, #296]	; (800b458 <HAL_GPIO_Init+0x34c>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	d101      	bne.n	800b336 <HAL_GPIO_Init+0x22a>
 800b332:	2306      	movs	r3, #6
 800b334:	e00c      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b336:	2307      	movs	r3, #7
 800b338:	e00a      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b33a:	2305      	movs	r3, #5
 800b33c:	e008      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b33e:	2304      	movs	r3, #4
 800b340:	e006      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b342:	2303      	movs	r3, #3
 800b344:	e004      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b346:	2302      	movs	r3, #2
 800b348:	e002      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b34a:	2301      	movs	r3, #1
 800b34c:	e000      	b.n	800b350 <HAL_GPIO_Init+0x244>
 800b34e:	2300      	movs	r3, #0
 800b350:	697a      	ldr	r2, [r7, #20]
 800b352:	f002 0203 	and.w	r2, r2, #3
 800b356:	0092      	lsls	r2, r2, #2
 800b358:	4093      	lsls	r3, r2
 800b35a:	693a      	ldr	r2, [r7, #16]
 800b35c:	4313      	orrs	r3, r2
 800b35e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800b360:	4937      	ldr	r1, [pc, #220]	; (800b440 <HAL_GPIO_Init+0x334>)
 800b362:	697b      	ldr	r3, [r7, #20]
 800b364:	089b      	lsrs	r3, r3, #2
 800b366:	3302      	adds	r3, #2
 800b368:	693a      	ldr	r2, [r7, #16]
 800b36a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800b36e:	4b3b      	ldr	r3, [pc, #236]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	43db      	mvns	r3, r3
 800b378:	693a      	ldr	r2, [r7, #16]
 800b37a:	4013      	ands	r3, r2
 800b37c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	685b      	ldr	r3, [r3, #4]
 800b382:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b386:	2b00      	cmp	r3, #0
 800b388:	d003      	beq.n	800b392 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800b38a:	693a      	ldr	r2, [r7, #16]
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	4313      	orrs	r3, r2
 800b390:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800b392:	4a32      	ldr	r2, [pc, #200]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b394:	693b      	ldr	r3, [r7, #16]
 800b396:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800b398:	4b30      	ldr	r3, [pc, #192]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b39a:	685b      	ldr	r3, [r3, #4]
 800b39c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	43db      	mvns	r3, r3
 800b3a2:	693a      	ldr	r2, [r7, #16]
 800b3a4:	4013      	ands	r3, r2
 800b3a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b3a8:	683b      	ldr	r3, [r7, #0]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d003      	beq.n	800b3bc <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800b3b4:	693a      	ldr	r2, [r7, #16]
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	4313      	orrs	r3, r2
 800b3ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800b3bc:	4a27      	ldr	r2, [pc, #156]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b3be:	693b      	ldr	r3, [r7, #16]
 800b3c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b3c2:	4b26      	ldr	r3, [pc, #152]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b3c4:	689b      	ldr	r3, [r3, #8]
 800b3c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	43db      	mvns	r3, r3
 800b3cc:	693a      	ldr	r2, [r7, #16]
 800b3ce:	4013      	ands	r3, r2
 800b3d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b3d2:	683b      	ldr	r3, [r7, #0]
 800b3d4:	685b      	ldr	r3, [r3, #4]
 800b3d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d003      	beq.n	800b3e6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800b3de:	693a      	ldr	r2, [r7, #16]
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	4313      	orrs	r3, r2
 800b3e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800b3e6:	4a1d      	ldr	r2, [pc, #116]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b3e8:	693b      	ldr	r3, [r7, #16]
 800b3ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800b3ec:	4b1b      	ldr	r3, [pc, #108]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b3ee:	68db      	ldr	r3, [r3, #12]
 800b3f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	43db      	mvns	r3, r3
 800b3f6:	693a      	ldr	r2, [r7, #16]
 800b3f8:	4013      	ands	r3, r2
 800b3fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	685b      	ldr	r3, [r3, #4]
 800b400:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b404:	2b00      	cmp	r3, #0
 800b406:	d003      	beq.n	800b410 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 800b408:	693a      	ldr	r2, [r7, #16]
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	4313      	orrs	r3, r2
 800b40e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800b410:	4a12      	ldr	r2, [pc, #72]	; (800b45c <HAL_GPIO_Init+0x350>)
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800b416:	697b      	ldr	r3, [r7, #20]
 800b418:	3301      	adds	r3, #1
 800b41a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800b41c:	683b      	ldr	r3, [r7, #0]
 800b41e:	681a      	ldr	r2, [r3, #0]
 800b420:	697b      	ldr	r3, [r7, #20]
 800b422:	fa22 f303 	lsr.w	r3, r2, r3
 800b426:	2b00      	cmp	r3, #0
 800b428:	f47f ae78 	bne.w	800b11c <HAL_GPIO_Init+0x10>
  }
}
 800b42c:	bf00      	nop
 800b42e:	bf00      	nop
 800b430:	371c      	adds	r7, #28
 800b432:	46bd      	mov	sp, r7
 800b434:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b438:	4770      	bx	lr
 800b43a:	bf00      	nop
 800b43c:	40021000 	.word	0x40021000
 800b440:	40010000 	.word	0x40010000
 800b444:	48000400 	.word	0x48000400
 800b448:	48000800 	.word	0x48000800
 800b44c:	48000c00 	.word	0x48000c00
 800b450:	48001000 	.word	0x48001000
 800b454:	48001400 	.word	0x48001400
 800b458:	48001800 	.word	0x48001800
 800b45c:	40010400 	.word	0x40010400

0800b460 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
 800b468:	460b      	mov	r3, r1
 800b46a:	807b      	strh	r3, [r7, #2]
 800b46c:	4613      	mov	r3, r2
 800b46e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b470:	787b      	ldrb	r3, [r7, #1]
 800b472:	2b00      	cmp	r3, #0
 800b474:	d003      	beq.n	800b47e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b476:	887a      	ldrh	r2, [r7, #2]
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b47c:	e002      	b.n	800b484 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b47e:	887a      	ldrh	r2, [r7, #2]
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b484:	bf00      	nop
 800b486:	370c      	adds	r7, #12
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b490:	b480      	push	{r7}
 800b492:	b085      	sub	sp, #20
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
 800b498:	460b      	mov	r3, r1
 800b49a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	695b      	ldr	r3, [r3, #20]
 800b4a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b4a2:	887a      	ldrh	r2, [r7, #2]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	4013      	ands	r3, r2
 800b4a8:	041a      	lsls	r2, r3, #16
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	43d9      	mvns	r1, r3
 800b4ae:	887b      	ldrh	r3, [r7, #2]
 800b4b0:	400b      	ands	r3, r1
 800b4b2:	431a      	orrs	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	619a      	str	r2, [r3, #24]
}
 800b4b8:	bf00      	nop
 800b4ba:	3714      	adds	r7, #20
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c2:	4770      	bx	lr

0800b4c4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b082      	sub	sp, #8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	4603      	mov	r3, r0
 800b4cc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b4ce:	4b08      	ldr	r3, [pc, #32]	; (800b4f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b4d0:	695a      	ldr	r2, [r3, #20]
 800b4d2:	88fb      	ldrh	r3, [r7, #6]
 800b4d4:	4013      	ands	r3, r2
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d006      	beq.n	800b4e8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b4da:	4a05      	ldr	r2, [pc, #20]	; (800b4f0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b4dc:	88fb      	ldrh	r3, [r7, #6]
 800b4de:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b4e0:	88fb      	ldrh	r3, [r7, #6]
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	f000 f806 	bl	800b4f4 <HAL_GPIO_EXTI_Callback>
  }
}
 800b4e8:	bf00      	nop
 800b4ea:	3708      	adds	r7, #8
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}
 800b4f0:	40010400 	.word	0x40010400

0800b4f4 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800b4f4:	b480      	push	{r7}
 800b4f6:	b083      	sub	sp, #12
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	4603      	mov	r3, r0
 800b4fc:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800b4fe:	bf00      	nop
 800b500:	370c      	adds	r7, #12
 800b502:	46bd      	mov	sp, r7
 800b504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b508:	4770      	bx	lr
	...

0800b50c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b50c:	b480      	push	{r7}
 800b50e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800b510:	4b04      	ldr	r3, [pc, #16]	; (800b524 <HAL_PWREx_GetVoltageRange+0x18>)
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 800b518:	4618      	mov	r0, r3
 800b51a:	46bd      	mov	sp, r7
 800b51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b520:	4770      	bx	lr
 800b522:	bf00      	nop
 800b524:	40007000 	.word	0x40007000

0800b528 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800b528:	b480      	push	{r7}
 800b52a:	b085      	sub	sp, #20
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b536:	d130      	bne.n	800b59a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800b538:	4b23      	ldr	r3, [pc, #140]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b544:	d038      	beq.n	800b5b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800b546:	4b20      	ldr	r3, [pc, #128]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b54e:	4a1e      	ldr	r2, [pc, #120]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b550:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b554:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800b556:	4b1d      	ldr	r3, [pc, #116]	; (800b5cc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800b558:	681b      	ldr	r3, [r3, #0]
 800b55a:	2232      	movs	r2, #50	; 0x32
 800b55c:	fb02 f303 	mul.w	r3, r2, r3
 800b560:	4a1b      	ldr	r2, [pc, #108]	; (800b5d0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800b562:	fba2 2303 	umull	r2, r3, r2, r3
 800b566:	0c9b      	lsrs	r3, r3, #18
 800b568:	3301      	adds	r3, #1
 800b56a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b56c:	e002      	b.n	800b574 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	3b01      	subs	r3, #1
 800b572:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800b574:	4b14      	ldr	r3, [pc, #80]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b576:	695b      	ldr	r3, [r3, #20]
 800b578:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b57c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b580:	d102      	bne.n	800b588 <HAL_PWREx_ControlVoltageScaling+0x60>
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d1f2      	bne.n	800b56e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800b588:	4b0f      	ldr	r3, [pc, #60]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b58a:	695b      	ldr	r3, [r3, #20]
 800b58c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b590:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b594:	d110      	bne.n	800b5b8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800b596:	2303      	movs	r3, #3
 800b598:	e00f      	b.n	800b5ba <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800b59a:	4b0b      	ldr	r3, [pc, #44]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800b5a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5a6:	d007      	beq.n	800b5b8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800b5a8:	4b07      	ldr	r3, [pc, #28]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800b5b0:	4a05      	ldr	r2, [pc, #20]	; (800b5c8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800b5b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b5b6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800b5b8:	2300      	movs	r3, #0
}
 800b5ba:	4618      	mov	r0, r3
 800b5bc:	3714      	adds	r7, #20
 800b5be:	46bd      	mov	sp, r7
 800b5c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c4:	4770      	bx	lr
 800b5c6:	bf00      	nop
 800b5c8:	40007000 	.word	0x40007000
 800b5cc:	20000000 	.word	0x20000000
 800b5d0:	431bde83 	.word	0x431bde83

0800b5d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b088      	sub	sp, #32
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d101      	bne.n	800b5e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e3d4      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800b5e6:	4ba1      	ldr	r3, [pc, #644]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	f003 030c 	and.w	r3, r3, #12
 800b5ee:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800b5f0:	4b9e      	ldr	r3, [pc, #632]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	f003 0303 	and.w	r3, r3, #3
 800b5f8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	f003 0310 	and.w	r3, r3, #16
 800b602:	2b00      	cmp	r3, #0
 800b604:	f000 80e4 	beq.w	800b7d0 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800b608:	69bb      	ldr	r3, [r7, #24]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d007      	beq.n	800b61e <HAL_RCC_OscConfig+0x4a>
 800b60e:	69bb      	ldr	r3, [r7, #24]
 800b610:	2b0c      	cmp	r3, #12
 800b612:	f040 808b 	bne.w	800b72c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800b616:	697b      	ldr	r3, [r7, #20]
 800b618:	2b01      	cmp	r3, #1
 800b61a:	f040 8087 	bne.w	800b72c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b61e:	4b93      	ldr	r3, [pc, #588]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	f003 0302 	and.w	r3, r3, #2
 800b626:	2b00      	cmp	r3, #0
 800b628:	d005      	beq.n	800b636 <HAL_RCC_OscConfig+0x62>
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	699b      	ldr	r3, [r3, #24]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d101      	bne.n	800b636 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800b632:	2301      	movs	r3, #1
 800b634:	e3ac      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6a1a      	ldr	r2, [r3, #32]
 800b63a:	4b8c      	ldr	r3, [pc, #560]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f003 0308 	and.w	r3, r3, #8
 800b642:	2b00      	cmp	r3, #0
 800b644:	d004      	beq.n	800b650 <HAL_RCC_OscConfig+0x7c>
 800b646:	4b89      	ldr	r3, [pc, #548]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b64e:	e005      	b.n	800b65c <HAL_RCC_OscConfig+0x88>
 800b650:	4b86      	ldr	r3, [pc, #536]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b656:	091b      	lsrs	r3, r3, #4
 800b658:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d223      	bcs.n	800b6a8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	6a1b      	ldr	r3, [r3, #32]
 800b664:	4618      	mov	r0, r3
 800b666:	f000 fd41 	bl	800c0ec <RCC_SetFlashLatencyFromMSIRange>
 800b66a:	4603      	mov	r3, r0
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d001      	beq.n	800b674 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800b670:	2301      	movs	r3, #1
 800b672:	e38d      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b674:	4b7d      	ldr	r3, [pc, #500]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b676:	681b      	ldr	r3, [r3, #0]
 800b678:	4a7c      	ldr	r2, [pc, #496]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b67a:	f043 0308 	orr.w	r3, r3, #8
 800b67e:	6013      	str	r3, [r2, #0]
 800b680:	4b7a      	ldr	r3, [pc, #488]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6a1b      	ldr	r3, [r3, #32]
 800b68c:	4977      	ldr	r1, [pc, #476]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b68e:	4313      	orrs	r3, r2
 800b690:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b692:	4b76      	ldr	r3, [pc, #472]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b694:	685b      	ldr	r3, [r3, #4]
 800b696:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	69db      	ldr	r3, [r3, #28]
 800b69e:	021b      	lsls	r3, r3, #8
 800b6a0:	4972      	ldr	r1, [pc, #456]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	604b      	str	r3, [r1, #4]
 800b6a6:	e025      	b.n	800b6f4 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b6a8:	4b70      	ldr	r3, [pc, #448]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	4a6f      	ldr	r2, [pc, #444]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6ae:	f043 0308 	orr.w	r3, r3, #8
 800b6b2:	6013      	str	r3, [r2, #0]
 800b6b4:	4b6d      	ldr	r3, [pc, #436]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6b6:	681b      	ldr	r3, [r3, #0]
 800b6b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	6a1b      	ldr	r3, [r3, #32]
 800b6c0:	496a      	ldr	r1, [pc, #424]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b6c6:	4b69      	ldr	r3, [pc, #420]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6c8:	685b      	ldr	r3, [r3, #4]
 800b6ca:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	69db      	ldr	r3, [r3, #28]
 800b6d2:	021b      	lsls	r3, r3, #8
 800b6d4:	4965      	ldr	r1, [pc, #404]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6d6:	4313      	orrs	r3, r2
 800b6d8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800b6da:	69bb      	ldr	r3, [r7, #24]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d109      	bne.n	800b6f4 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6a1b      	ldr	r3, [r3, #32]
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f000 fd01 	bl	800c0ec <RCC_SetFlashLatencyFromMSIRange>
 800b6ea:	4603      	mov	r3, r0
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d001      	beq.n	800b6f4 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800b6f0:	2301      	movs	r3, #1
 800b6f2:	e34d      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b6f4:	f000 fc36 	bl	800bf64 <HAL_RCC_GetSysClockFreq>
 800b6f8:	4602      	mov	r2, r0
 800b6fa:	4b5c      	ldr	r3, [pc, #368]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b6fc:	689b      	ldr	r3, [r3, #8]
 800b6fe:	091b      	lsrs	r3, r3, #4
 800b700:	f003 030f 	and.w	r3, r3, #15
 800b704:	495a      	ldr	r1, [pc, #360]	; (800b870 <HAL_RCC_OscConfig+0x29c>)
 800b706:	5ccb      	ldrb	r3, [r1, r3]
 800b708:	f003 031f 	and.w	r3, r3, #31
 800b70c:	fa22 f303 	lsr.w	r3, r2, r3
 800b710:	4a58      	ldr	r2, [pc, #352]	; (800b874 <HAL_RCC_OscConfig+0x2a0>)
 800b712:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800b714:	4b58      	ldr	r3, [pc, #352]	; (800b878 <HAL_RCC_OscConfig+0x2a4>)
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	4618      	mov	r0, r3
 800b71a:	f7ff fb65 	bl	800ade8 <HAL_InitTick>
 800b71e:	4603      	mov	r3, r0
 800b720:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800b722:	7bfb      	ldrb	r3, [r7, #15]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d052      	beq.n	800b7ce <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800b728:	7bfb      	ldrb	r3, [r7, #15]
 800b72a:	e331      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	699b      	ldr	r3, [r3, #24]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d032      	beq.n	800b79a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800b734:	4b4d      	ldr	r3, [pc, #308]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	4a4c      	ldr	r2, [pc, #304]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b73a:	f043 0301 	orr.w	r3, r3, #1
 800b73e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b740:	f7ff fba2 	bl	800ae88 <HAL_GetTick>
 800b744:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b746:	e008      	b.n	800b75a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b748:	f7ff fb9e 	bl	800ae88 <HAL_GetTick>
 800b74c:	4602      	mov	r2, r0
 800b74e:	693b      	ldr	r3, [r7, #16]
 800b750:	1ad3      	subs	r3, r2, r3
 800b752:	2b02      	cmp	r3, #2
 800b754:	d901      	bls.n	800b75a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800b756:	2303      	movs	r3, #3
 800b758:	e31a      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800b75a:	4b44      	ldr	r3, [pc, #272]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b75c:	681b      	ldr	r3, [r3, #0]
 800b75e:	f003 0302 	and.w	r3, r3, #2
 800b762:	2b00      	cmp	r3, #0
 800b764:	d0f0      	beq.n	800b748 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800b766:	4b41      	ldr	r3, [pc, #260]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4a40      	ldr	r2, [pc, #256]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b76c:	f043 0308 	orr.w	r3, r3, #8
 800b770:	6013      	str	r3, [r2, #0]
 800b772:	4b3e      	ldr	r3, [pc, #248]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b774:	681b      	ldr	r3, [r3, #0]
 800b776:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	6a1b      	ldr	r3, [r3, #32]
 800b77e:	493b      	ldr	r1, [pc, #236]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b780:	4313      	orrs	r3, r2
 800b782:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800b784:	4b39      	ldr	r3, [pc, #228]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b786:	685b      	ldr	r3, [r3, #4]
 800b788:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	69db      	ldr	r3, [r3, #28]
 800b790:	021b      	lsls	r3, r3, #8
 800b792:	4936      	ldr	r1, [pc, #216]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b794:	4313      	orrs	r3, r2
 800b796:	604b      	str	r3, [r1, #4]
 800b798:	e01a      	b.n	800b7d0 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800b79a:	4b34      	ldr	r3, [pc, #208]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b79c:	681b      	ldr	r3, [r3, #0]
 800b79e:	4a33      	ldr	r2, [pc, #204]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b7a0:	f023 0301 	bic.w	r3, r3, #1
 800b7a4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800b7a6:	f7ff fb6f 	bl	800ae88 <HAL_GetTick>
 800b7aa:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b7ac:	e008      	b.n	800b7c0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800b7ae:	f7ff fb6b 	bl	800ae88 <HAL_GetTick>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	1ad3      	subs	r3, r2, r3
 800b7b8:	2b02      	cmp	r3, #2
 800b7ba:	d901      	bls.n	800b7c0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 800b7bc:	2303      	movs	r3, #3
 800b7be:	e2e7      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800b7c0:	4b2a      	ldr	r3, [pc, #168]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f003 0302 	and.w	r3, r3, #2
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d1f0      	bne.n	800b7ae <HAL_RCC_OscConfig+0x1da>
 800b7cc:	e000      	b.n	800b7d0 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800b7ce:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	681b      	ldr	r3, [r3, #0]
 800b7d4:	f003 0301 	and.w	r3, r3, #1
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d074      	beq.n	800b8c6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800b7dc:	69bb      	ldr	r3, [r7, #24]
 800b7de:	2b08      	cmp	r3, #8
 800b7e0:	d005      	beq.n	800b7ee <HAL_RCC_OscConfig+0x21a>
 800b7e2:	69bb      	ldr	r3, [r7, #24]
 800b7e4:	2b0c      	cmp	r3, #12
 800b7e6:	d10e      	bne.n	800b806 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800b7e8:	697b      	ldr	r3, [r7, #20]
 800b7ea:	2b03      	cmp	r3, #3
 800b7ec:	d10b      	bne.n	800b806 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b7ee:	4b1f      	ldr	r3, [pc, #124]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7f6:	2b00      	cmp	r3, #0
 800b7f8:	d064      	beq.n	800b8c4 <HAL_RCC_OscConfig+0x2f0>
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	685b      	ldr	r3, [r3, #4]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d160      	bne.n	800b8c4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800b802:	2301      	movs	r3, #1
 800b804:	e2c4      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	685b      	ldr	r3, [r3, #4]
 800b80a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b80e:	d106      	bne.n	800b81e <HAL_RCC_OscConfig+0x24a>
 800b810:	4b16      	ldr	r3, [pc, #88]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4a15      	ldr	r2, [pc, #84]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b816:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b81a:	6013      	str	r3, [r2, #0]
 800b81c:	e01d      	b.n	800b85a <HAL_RCC_OscConfig+0x286>
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	685b      	ldr	r3, [r3, #4]
 800b822:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b826:	d10c      	bne.n	800b842 <HAL_RCC_OscConfig+0x26e>
 800b828:	4b10      	ldr	r3, [pc, #64]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	4a0f      	ldr	r2, [pc, #60]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b82e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b832:	6013      	str	r3, [r2, #0]
 800b834:	4b0d      	ldr	r3, [pc, #52]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	4a0c      	ldr	r2, [pc, #48]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b83a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b83e:	6013      	str	r3, [r2, #0]
 800b840:	e00b      	b.n	800b85a <HAL_RCC_OscConfig+0x286>
 800b842:	4b0a      	ldr	r3, [pc, #40]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	4a09      	ldr	r2, [pc, #36]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b84c:	6013      	str	r3, [r2, #0]
 800b84e:	4b07      	ldr	r3, [pc, #28]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4a06      	ldr	r2, [pc, #24]	; (800b86c <HAL_RCC_OscConfig+0x298>)
 800b854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b858:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d01c      	beq.n	800b89c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b862:	f7ff fb11 	bl	800ae88 <HAL_GetTick>
 800b866:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b868:	e011      	b.n	800b88e <HAL_RCC_OscConfig+0x2ba>
 800b86a:	bf00      	nop
 800b86c:	40021000 	.word	0x40021000
 800b870:	0800d694 	.word	0x0800d694
 800b874:	20000000 	.word	0x20000000
 800b878:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b87c:	f7ff fb04 	bl	800ae88 <HAL_GetTick>
 800b880:	4602      	mov	r2, r0
 800b882:	693b      	ldr	r3, [r7, #16]
 800b884:	1ad3      	subs	r3, r2, r3
 800b886:	2b64      	cmp	r3, #100	; 0x64
 800b888:	d901      	bls.n	800b88e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800b88a:	2303      	movs	r3, #3
 800b88c:	e280      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b88e:	4baf      	ldr	r3, [pc, #700]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b896:	2b00      	cmp	r3, #0
 800b898:	d0f0      	beq.n	800b87c <HAL_RCC_OscConfig+0x2a8>
 800b89a:	e014      	b.n	800b8c6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b89c:	f7ff faf4 	bl	800ae88 <HAL_GetTick>
 800b8a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b8a2:	e008      	b.n	800b8b6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b8a4:	f7ff faf0 	bl	800ae88 <HAL_GetTick>
 800b8a8:	4602      	mov	r2, r0
 800b8aa:	693b      	ldr	r3, [r7, #16]
 800b8ac:	1ad3      	subs	r3, r2, r3
 800b8ae:	2b64      	cmp	r3, #100	; 0x64
 800b8b0:	d901      	bls.n	800b8b6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800b8b2:	2303      	movs	r3, #3
 800b8b4:	e26c      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800b8b6:	4ba5      	ldr	r3, [pc, #660]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d1f0      	bne.n	800b8a4 <HAL_RCC_OscConfig+0x2d0>
 800b8c2:	e000      	b.n	800b8c6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b8c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f003 0302 	and.w	r3, r3, #2
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d060      	beq.n	800b994 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800b8d2:	69bb      	ldr	r3, [r7, #24]
 800b8d4:	2b04      	cmp	r3, #4
 800b8d6:	d005      	beq.n	800b8e4 <HAL_RCC_OscConfig+0x310>
 800b8d8:	69bb      	ldr	r3, [r7, #24]
 800b8da:	2b0c      	cmp	r3, #12
 800b8dc:	d119      	bne.n	800b912 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800b8de:	697b      	ldr	r3, [r7, #20]
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d116      	bne.n	800b912 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b8e4:	4b99      	ldr	r3, [pc, #612]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b8ec:	2b00      	cmp	r3, #0
 800b8ee:	d005      	beq.n	800b8fc <HAL_RCC_OscConfig+0x328>
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	68db      	ldr	r3, [r3, #12]
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d101      	bne.n	800b8fc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	e249      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b8fc:	4b93      	ldr	r3, [pc, #588]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b8fe:	685b      	ldr	r3, [r3, #4]
 800b900:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	691b      	ldr	r3, [r3, #16]
 800b908:	061b      	lsls	r3, r3, #24
 800b90a:	4990      	ldr	r1, [pc, #576]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b90c:	4313      	orrs	r3, r2
 800b90e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b910:	e040      	b.n	800b994 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	68db      	ldr	r3, [r3, #12]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d023      	beq.n	800b962 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b91a:	4b8c      	ldr	r3, [pc, #560]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	4a8b      	ldr	r2, [pc, #556]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b924:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b926:	f7ff faaf 	bl	800ae88 <HAL_GetTick>
 800b92a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b92c:	e008      	b.n	800b940 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b92e:	f7ff faab 	bl	800ae88 <HAL_GetTick>
 800b932:	4602      	mov	r2, r0
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	1ad3      	subs	r3, r2, r3
 800b938:	2b02      	cmp	r3, #2
 800b93a:	d901      	bls.n	800b940 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800b93c:	2303      	movs	r3, #3
 800b93e:	e227      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b940:	4b82      	ldr	r3, [pc, #520]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d0f0      	beq.n	800b92e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b94c:	4b7f      	ldr	r3, [pc, #508]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b94e:	685b      	ldr	r3, [r3, #4]
 800b950:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	691b      	ldr	r3, [r3, #16]
 800b958:	061b      	lsls	r3, r3, #24
 800b95a:	497c      	ldr	r1, [pc, #496]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b95c:	4313      	orrs	r3, r2
 800b95e:	604b      	str	r3, [r1, #4]
 800b960:	e018      	b.n	800b994 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b962:	4b7a      	ldr	r3, [pc, #488]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	4a79      	ldr	r2, [pc, #484]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b968:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b96c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b96e:	f7ff fa8b 	bl	800ae88 <HAL_GetTick>
 800b972:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b974:	e008      	b.n	800b988 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b976:	f7ff fa87 	bl	800ae88 <HAL_GetTick>
 800b97a:	4602      	mov	r2, r0
 800b97c:	693b      	ldr	r3, [r7, #16]
 800b97e:	1ad3      	subs	r3, r2, r3
 800b980:	2b02      	cmp	r3, #2
 800b982:	d901      	bls.n	800b988 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800b984:	2303      	movs	r3, #3
 800b986:	e203      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b988:	4b70      	ldr	r3, [pc, #448]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b990:	2b00      	cmp	r3, #0
 800b992:	d1f0      	bne.n	800b976 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f003 0308 	and.w	r3, r3, #8
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d03c      	beq.n	800ba1a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	695b      	ldr	r3, [r3, #20]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d01c      	beq.n	800b9e2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b9a8:	4b68      	ldr	r3, [pc, #416]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b9aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9ae:	4a67      	ldr	r2, [pc, #412]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b9b0:	f043 0301 	orr.w	r3, r3, #1
 800b9b4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9b8:	f7ff fa66 	bl	800ae88 <HAL_GetTick>
 800b9bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b9be:	e008      	b.n	800b9d2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9c0:	f7ff fa62 	bl	800ae88 <HAL_GetTick>
 800b9c4:	4602      	mov	r2, r0
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	1ad3      	subs	r3, r2, r3
 800b9ca:	2b02      	cmp	r3, #2
 800b9cc:	d901      	bls.n	800b9d2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800b9ce:	2303      	movs	r3, #3
 800b9d0:	e1de      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b9d2:	4b5e      	ldr	r3, [pc, #376]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b9d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9d8:	f003 0302 	and.w	r3, r3, #2
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d0ef      	beq.n	800b9c0 <HAL_RCC_OscConfig+0x3ec>
 800b9e0:	e01b      	b.n	800ba1a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b9e2:	4b5a      	ldr	r3, [pc, #360]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b9e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b9e8:	4a58      	ldr	r2, [pc, #352]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800b9ea:	f023 0301 	bic.w	r3, r3, #1
 800b9ee:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b9f2:	f7ff fa49 	bl	800ae88 <HAL_GetTick>
 800b9f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b9f8:	e008      	b.n	800ba0c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b9fa:	f7ff fa45 	bl	800ae88 <HAL_GetTick>
 800b9fe:	4602      	mov	r2, r0
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	1ad3      	subs	r3, r2, r3
 800ba04:	2b02      	cmp	r3, #2
 800ba06:	d901      	bls.n	800ba0c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800ba08:	2303      	movs	r3, #3
 800ba0a:	e1c1      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800ba0c:	4b4f      	ldr	r3, [pc, #316]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800ba0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ba12:	f003 0302 	and.w	r3, r3, #2
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d1ef      	bne.n	800b9fa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	f003 0304 	and.w	r3, r3, #4
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	f000 80a6 	beq.w	800bb74 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800ba2c:	4b47      	ldr	r3, [pc, #284]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800ba2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d10d      	bne.n	800ba54 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ba38:	4b44      	ldr	r3, [pc, #272]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800ba3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba3c:	4a43      	ldr	r2, [pc, #268]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800ba3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ba42:	6593      	str	r3, [r2, #88]	; 0x58
 800ba44:	4b41      	ldr	r3, [pc, #260]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800ba46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba4c:	60bb      	str	r3, [r7, #8]
 800ba4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800ba50:	2301      	movs	r3, #1
 800ba52:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ba54:	4b3e      	ldr	r3, [pc, #248]	; (800bb50 <HAL_RCC_OscConfig+0x57c>)
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d118      	bne.n	800ba92 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ba60:	4b3b      	ldr	r3, [pc, #236]	; (800bb50 <HAL_RCC_OscConfig+0x57c>)
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a3a      	ldr	r2, [pc, #232]	; (800bb50 <HAL_RCC_OscConfig+0x57c>)
 800ba66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ba6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800ba6c:	f7ff fa0c 	bl	800ae88 <HAL_GetTick>
 800ba70:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ba72:	e008      	b.n	800ba86 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba74:	f7ff fa08 	bl	800ae88 <HAL_GetTick>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	693b      	ldr	r3, [r7, #16]
 800ba7c:	1ad3      	subs	r3, r2, r3
 800ba7e:	2b02      	cmp	r3, #2
 800ba80:	d901      	bls.n	800ba86 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800ba82:	2303      	movs	r3, #3
 800ba84:	e184      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800ba86:	4b32      	ldr	r3, [pc, #200]	; (800bb50 <HAL_RCC_OscConfig+0x57c>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d0f0      	beq.n	800ba74 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	689b      	ldr	r3, [r3, #8]
 800ba96:	2b01      	cmp	r3, #1
 800ba98:	d108      	bne.n	800baac <HAL_RCC_OscConfig+0x4d8>
 800ba9a:	4b2c      	ldr	r3, [pc, #176]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800ba9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baa0:	4a2a      	ldr	r2, [pc, #168]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800baa2:	f043 0301 	orr.w	r3, r3, #1
 800baa6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800baaa:	e024      	b.n	800baf6 <HAL_RCC_OscConfig+0x522>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	689b      	ldr	r3, [r3, #8]
 800bab0:	2b05      	cmp	r3, #5
 800bab2:	d110      	bne.n	800bad6 <HAL_RCC_OscConfig+0x502>
 800bab4:	4b25      	ldr	r3, [pc, #148]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bab6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baba:	4a24      	ldr	r2, [pc, #144]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800babc:	f043 0304 	orr.w	r3, r3, #4
 800bac0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bac4:	4b21      	ldr	r3, [pc, #132]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bac6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baca:	4a20      	ldr	r2, [pc, #128]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bacc:	f043 0301 	orr.w	r3, r3, #1
 800bad0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bad4:	e00f      	b.n	800baf6 <HAL_RCC_OscConfig+0x522>
 800bad6:	4b1d      	ldr	r3, [pc, #116]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800badc:	4a1b      	ldr	r2, [pc, #108]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bade:	f023 0301 	bic.w	r3, r3, #1
 800bae2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800bae6:	4b19      	ldr	r3, [pc, #100]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800baec:	4a17      	ldr	r2, [pc, #92]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800baee:	f023 0304 	bic.w	r3, r3, #4
 800baf2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	689b      	ldr	r3, [r3, #8]
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d016      	beq.n	800bb2c <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bafe:	f7ff f9c3 	bl	800ae88 <HAL_GetTick>
 800bb02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb04:	e00a      	b.n	800bb1c <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb06:	f7ff f9bf 	bl	800ae88 <HAL_GetTick>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	693b      	ldr	r3, [r7, #16]
 800bb0e:	1ad3      	subs	r3, r2, r3
 800bb10:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d901      	bls.n	800bb1c <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 800bb18:	2303      	movs	r3, #3
 800bb1a:	e139      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800bb1c:	4b0b      	ldr	r3, [pc, #44]	; (800bb4c <HAL_RCC_OscConfig+0x578>)
 800bb1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb22:	f003 0302 	and.w	r3, r3, #2
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d0ed      	beq.n	800bb06 <HAL_RCC_OscConfig+0x532>
 800bb2a:	e01a      	b.n	800bb62 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb2c:	f7ff f9ac 	bl	800ae88 <HAL_GetTick>
 800bb30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bb32:	e00f      	b.n	800bb54 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bb34:	f7ff f9a8 	bl	800ae88 <HAL_GetTick>
 800bb38:	4602      	mov	r2, r0
 800bb3a:	693b      	ldr	r3, [r7, #16]
 800bb3c:	1ad3      	subs	r3, r2, r3
 800bb3e:	f241 3288 	movw	r2, #5000	; 0x1388
 800bb42:	4293      	cmp	r3, r2
 800bb44:	d906      	bls.n	800bb54 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800bb46:	2303      	movs	r3, #3
 800bb48:	e122      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
 800bb4a:	bf00      	nop
 800bb4c:	40021000 	.word	0x40021000
 800bb50:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800bb54:	4b90      	ldr	r3, [pc, #576]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bb56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bb5a:	f003 0302 	and.w	r3, r3, #2
 800bb5e:	2b00      	cmp	r3, #0
 800bb60:	d1e8      	bne.n	800bb34 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bb62:	7ffb      	ldrb	r3, [r7, #31]
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	d105      	bne.n	800bb74 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bb68:	4b8b      	ldr	r3, [pc, #556]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bb6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb6c:	4a8a      	ldr	r2, [pc, #552]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bb6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bb72:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	f000 8108 	beq.w	800bd8e <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb82:	2b02      	cmp	r3, #2
 800bb84:	f040 80d0 	bne.w	800bd28 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800bb88:	4b83      	ldr	r3, [pc, #524]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bb8a:	68db      	ldr	r3, [r3, #12]
 800bb8c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bb8e:	697b      	ldr	r3, [r7, #20]
 800bb90:	f003 0203 	and.w	r2, r3, #3
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb98:	429a      	cmp	r2, r3
 800bb9a:	d130      	bne.n	800bbfe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bba6:	3b01      	subs	r3, #1
 800bba8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800bbaa:	429a      	cmp	r2, r3
 800bbac:	d127      	bne.n	800bbfe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbae:	697b      	ldr	r3, [r7, #20]
 800bbb0:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bbb8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800bbba:	429a      	cmp	r2, r3
 800bbbc:	d11f      	bne.n	800bbfe <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bbc8:	2a07      	cmp	r2, #7
 800bbca:	bf14      	ite	ne
 800bbcc:	2201      	movne	r2, #1
 800bbce:	2200      	moveq	r2, #0
 800bbd0:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d113      	bne.n	800bbfe <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bbd6:	697b      	ldr	r3, [r7, #20]
 800bbd8:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbe0:	085b      	lsrs	r3, r3, #1
 800bbe2:	3b01      	subs	r3, #1
 800bbe4:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800bbe6:	429a      	cmp	r2, r3
 800bbe8:	d109      	bne.n	800bbfe <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbf4:	085b      	lsrs	r3, r3, #1
 800bbf6:	3b01      	subs	r3, #1
 800bbf8:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800bbfa:	429a      	cmp	r2, r3
 800bbfc:	d06e      	beq.n	800bcdc <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bbfe:	69bb      	ldr	r3, [r7, #24]
 800bc00:	2b0c      	cmp	r3, #12
 800bc02:	d069      	beq.n	800bcd8 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800bc04:	4b64      	ldr	r3, [pc, #400]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d105      	bne.n	800bc1c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800bc10:	4b61      	ldr	r3, [pc, #388]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d001      	beq.n	800bc20 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800bc1c:	2301      	movs	r3, #1
 800bc1e:	e0b7      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800bc20:	4b5d      	ldr	r3, [pc, #372]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	4a5c      	ldr	r2, [pc, #368]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bc2a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800bc2c:	f7ff f92c 	bl	800ae88 <HAL_GetTick>
 800bc30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bc32:	e008      	b.n	800bc46 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bc34:	f7ff f928 	bl	800ae88 <HAL_GetTick>
 800bc38:	4602      	mov	r2, r0
 800bc3a:	693b      	ldr	r3, [r7, #16]
 800bc3c:	1ad3      	subs	r3, r2, r3
 800bc3e:	2b02      	cmp	r3, #2
 800bc40:	d901      	bls.n	800bc46 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800bc42:	2303      	movs	r3, #3
 800bc44:	e0a4      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bc46:	4b54      	ldr	r3, [pc, #336]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d1f0      	bne.n	800bc34 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bc52:	4b51      	ldr	r3, [pc, #324]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc54:	68da      	ldr	r2, [r3, #12]
 800bc56:	4b51      	ldr	r3, [pc, #324]	; (800bd9c <HAL_RCC_OscConfig+0x7c8>)
 800bc58:	4013      	ands	r3, r2
 800bc5a:	687a      	ldr	r2, [r7, #4]
 800bc5c:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800bc5e:	687a      	ldr	r2, [r7, #4]
 800bc60:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bc62:	3a01      	subs	r2, #1
 800bc64:	0112      	lsls	r2, r2, #4
 800bc66:	4311      	orrs	r1, r2
 800bc68:	687a      	ldr	r2, [r7, #4]
 800bc6a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800bc6c:	0212      	lsls	r2, r2, #8
 800bc6e:	4311      	orrs	r1, r2
 800bc70:	687a      	ldr	r2, [r7, #4]
 800bc72:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800bc74:	0852      	lsrs	r2, r2, #1
 800bc76:	3a01      	subs	r2, #1
 800bc78:	0552      	lsls	r2, r2, #21
 800bc7a:	4311      	orrs	r1, r2
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800bc80:	0852      	lsrs	r2, r2, #1
 800bc82:	3a01      	subs	r2, #1
 800bc84:	0652      	lsls	r2, r2, #25
 800bc86:	4311      	orrs	r1, r2
 800bc88:	687a      	ldr	r2, [r7, #4]
 800bc8a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800bc8c:	0912      	lsrs	r2, r2, #4
 800bc8e:	0452      	lsls	r2, r2, #17
 800bc90:	430a      	orrs	r2, r1
 800bc92:	4941      	ldr	r1, [pc, #260]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc94:	4313      	orrs	r3, r2
 800bc96:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800bc98:	4b3f      	ldr	r3, [pc, #252]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4a3e      	ldr	r2, [pc, #248]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bc9e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bca2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bca4:	4b3c      	ldr	r3, [pc, #240]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bca6:	68db      	ldr	r3, [r3, #12]
 800bca8:	4a3b      	ldr	r2, [pc, #236]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bcaa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bcae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800bcb0:	f7ff f8ea 	bl	800ae88 <HAL_GetTick>
 800bcb4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bcb6:	e008      	b.n	800bcca <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bcb8:	f7ff f8e6 	bl	800ae88 <HAL_GetTick>
 800bcbc:	4602      	mov	r2, r0
 800bcbe:	693b      	ldr	r3, [r7, #16]
 800bcc0:	1ad3      	subs	r3, r2, r3
 800bcc2:	2b02      	cmp	r3, #2
 800bcc4:	d901      	bls.n	800bcca <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800bcc6:	2303      	movs	r3, #3
 800bcc8:	e062      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bcca:	4b33      	ldr	r3, [pc, #204]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d0f0      	beq.n	800bcb8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bcd6:	e05a      	b.n	800bd8e <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e059      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bcdc:	4b2e      	ldr	r3, [pc, #184]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bce4:	2b00      	cmp	r3, #0
 800bce6:	d152      	bne.n	800bd8e <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800bce8:	4b2b      	ldr	r3, [pc, #172]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bcea:	681b      	ldr	r3, [r3, #0]
 800bcec:	4a2a      	ldr	r2, [pc, #168]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bcee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bcf2:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800bcf4:	4b28      	ldr	r3, [pc, #160]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bcf6:	68db      	ldr	r3, [r3, #12]
 800bcf8:	4a27      	ldr	r2, [pc, #156]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bcfa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800bcfe:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bd00:	f7ff f8c2 	bl	800ae88 <HAL_GetTick>
 800bd04:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd06:	e008      	b.n	800bd1a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd08:	f7ff f8be 	bl	800ae88 <HAL_GetTick>
 800bd0c:	4602      	mov	r2, r0
 800bd0e:	693b      	ldr	r3, [r7, #16]
 800bd10:	1ad3      	subs	r3, r2, r3
 800bd12:	2b02      	cmp	r3, #2
 800bd14:	d901      	bls.n	800bd1a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800bd16:	2303      	movs	r3, #3
 800bd18:	e03a      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bd1a:	4b1f      	ldr	r3, [pc, #124]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d0f0      	beq.n	800bd08 <HAL_RCC_OscConfig+0x734>
 800bd26:	e032      	b.n	800bd8e <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800bd28:	69bb      	ldr	r3, [r7, #24]
 800bd2a:	2b0c      	cmp	r3, #12
 800bd2c:	d02d      	beq.n	800bd8a <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd2e:	4b1a      	ldr	r3, [pc, #104]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd30:	681b      	ldr	r3, [r3, #0]
 800bd32:	4a19      	ldr	r2, [pc, #100]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd34:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800bd38:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800bd3a:	4b17      	ldr	r3, [pc, #92]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd3c:	681b      	ldr	r3, [r3, #0]
 800bd3e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d105      	bne.n	800bd52 <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800bd46:	4b14      	ldr	r3, [pc, #80]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd48:	68db      	ldr	r3, [r3, #12]
 800bd4a:	4a13      	ldr	r2, [pc, #76]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd4c:	f023 0303 	bic.w	r3, r3, #3
 800bd50:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800bd52:	4b11      	ldr	r3, [pc, #68]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd54:	68db      	ldr	r3, [r3, #12]
 800bd56:	4a10      	ldr	r2, [pc, #64]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd58:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800bd5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bd60:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd62:	f7ff f891 	bl	800ae88 <HAL_GetTick>
 800bd66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bd68:	e008      	b.n	800bd7c <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800bd6a:	f7ff f88d 	bl	800ae88 <HAL_GetTick>
 800bd6e:	4602      	mov	r2, r0
 800bd70:	693b      	ldr	r3, [r7, #16]
 800bd72:	1ad3      	subs	r3, r2, r3
 800bd74:	2b02      	cmp	r3, #2
 800bd76:	d901      	bls.n	800bd7c <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 800bd78:	2303      	movs	r3, #3
 800bd7a:	e009      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800bd7c:	4b06      	ldr	r3, [pc, #24]	; (800bd98 <HAL_RCC_OscConfig+0x7c4>)
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd84:	2b00      	cmp	r3, #0
 800bd86:	d1f0      	bne.n	800bd6a <HAL_RCC_OscConfig+0x796>
 800bd88:	e001      	b.n	800bd8e <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	e000      	b.n	800bd90 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800bd8e:	2300      	movs	r3, #0
}
 800bd90:	4618      	mov	r0, r3
 800bd92:	3720      	adds	r7, #32
 800bd94:	46bd      	mov	sp, r7
 800bd96:	bd80      	pop	{r7, pc}
 800bd98:	40021000 	.word	0x40021000
 800bd9c:	f99d808c 	.word	0xf99d808c

0800bda0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800bda0:	b580      	push	{r7, lr}
 800bda2:	b084      	sub	sp, #16
 800bda4:	af00      	add	r7, sp, #0
 800bda6:	6078      	str	r0, [r7, #4]
 800bda8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d101      	bne.n	800bdb4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	e0c8      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800bdb4:	4b66      	ldr	r3, [pc, #408]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800bdb6:	681b      	ldr	r3, [r3, #0]
 800bdb8:	f003 0307 	and.w	r3, r3, #7
 800bdbc:	683a      	ldr	r2, [r7, #0]
 800bdbe:	429a      	cmp	r2, r3
 800bdc0:	d910      	bls.n	800bde4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800bdc2:	4b63      	ldr	r3, [pc, #396]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f023 0207 	bic.w	r2, r3, #7
 800bdca:	4961      	ldr	r1, [pc, #388]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800bdcc:	683b      	ldr	r3, [r7, #0]
 800bdce:	4313      	orrs	r3, r2
 800bdd0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bdd2:	4b5f      	ldr	r3, [pc, #380]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800bdd4:	681b      	ldr	r3, [r3, #0]
 800bdd6:	f003 0307 	and.w	r3, r3, #7
 800bdda:	683a      	ldr	r2, [r7, #0]
 800bddc:	429a      	cmp	r2, r3
 800bdde:	d001      	beq.n	800bde4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800bde0:	2301      	movs	r3, #1
 800bde2:	e0b0      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	f003 0301 	and.w	r3, r3, #1
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d04c      	beq.n	800be8a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	685b      	ldr	r3, [r3, #4]
 800bdf4:	2b03      	cmp	r3, #3
 800bdf6:	d107      	bne.n	800be08 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800bdf8:	4b56      	ldr	r3, [pc, #344]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bdfa:	681b      	ldr	r3, [r3, #0]
 800bdfc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800be00:	2b00      	cmp	r3, #0
 800be02:	d121      	bne.n	800be48 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800be04:	2301      	movs	r3, #1
 800be06:	e09e      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	685b      	ldr	r3, [r3, #4]
 800be0c:	2b02      	cmp	r3, #2
 800be0e:	d107      	bne.n	800be20 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800be10:	4b50      	ldr	r3, [pc, #320]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d115      	bne.n	800be48 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800be1c:	2301      	movs	r3, #1
 800be1e:	e092      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	685b      	ldr	r3, [r3, #4]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d107      	bne.n	800be38 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800be28:	4b4a      	ldr	r3, [pc, #296]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f003 0302 	and.w	r3, r3, #2
 800be30:	2b00      	cmp	r3, #0
 800be32:	d109      	bne.n	800be48 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800be34:	2301      	movs	r3, #1
 800be36:	e086      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800be38:	4b46      	ldr	r3, [pc, #280]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800be40:	2b00      	cmp	r3, #0
 800be42:	d101      	bne.n	800be48 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800be44:	2301      	movs	r3, #1
 800be46:	e07e      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800be48:	4b42      	ldr	r3, [pc, #264]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be4a:	689b      	ldr	r3, [r3, #8]
 800be4c:	f023 0203 	bic.w	r2, r3, #3
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	685b      	ldr	r3, [r3, #4]
 800be54:	493f      	ldr	r1, [pc, #252]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be56:	4313      	orrs	r3, r2
 800be58:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be5a:	f7ff f815 	bl	800ae88 <HAL_GetTick>
 800be5e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800be60:	e00a      	b.n	800be78 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800be62:	f7ff f811 	bl	800ae88 <HAL_GetTick>
 800be66:	4602      	mov	r2, r0
 800be68:	68fb      	ldr	r3, [r7, #12]
 800be6a:	1ad3      	subs	r3, r2, r3
 800be6c:	f241 3288 	movw	r2, #5000	; 0x1388
 800be70:	4293      	cmp	r3, r2
 800be72:	d901      	bls.n	800be78 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800be74:	2303      	movs	r3, #3
 800be76:	e066      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800be78:	4b36      	ldr	r3, [pc, #216]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be7a:	689b      	ldr	r3, [r3, #8]
 800be7c:	f003 020c 	and.w	r2, r3, #12
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	685b      	ldr	r3, [r3, #4]
 800be84:	009b      	lsls	r3, r3, #2
 800be86:	429a      	cmp	r2, r3
 800be88:	d1eb      	bne.n	800be62 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 0302 	and.w	r3, r3, #2
 800be92:	2b00      	cmp	r3, #0
 800be94:	d008      	beq.n	800bea8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800be96:	4b2f      	ldr	r3, [pc, #188]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800be98:	689b      	ldr	r3, [r3, #8]
 800be9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	689b      	ldr	r3, [r3, #8]
 800bea2:	492c      	ldr	r1, [pc, #176]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bea4:	4313      	orrs	r3, r2
 800bea6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800bea8:	4b29      	ldr	r3, [pc, #164]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800beaa:	681b      	ldr	r3, [r3, #0]
 800beac:	f003 0307 	and.w	r3, r3, #7
 800beb0:	683a      	ldr	r2, [r7, #0]
 800beb2:	429a      	cmp	r2, r3
 800beb4:	d210      	bcs.n	800bed8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800beb6:	4b26      	ldr	r3, [pc, #152]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	f023 0207 	bic.w	r2, r3, #7
 800bebe:	4924      	ldr	r1, [pc, #144]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800bec0:	683b      	ldr	r3, [r7, #0]
 800bec2:	4313      	orrs	r3, r2
 800bec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800bec6:	4b22      	ldr	r3, [pc, #136]	; (800bf50 <HAL_RCC_ClockConfig+0x1b0>)
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	f003 0307 	and.w	r3, r3, #7
 800bece:	683a      	ldr	r2, [r7, #0]
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d001      	beq.n	800bed8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 800bed4:	2301      	movs	r3, #1
 800bed6:	e036      	b.n	800bf46 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	681b      	ldr	r3, [r3, #0]
 800bedc:	f003 0304 	and.w	r3, r3, #4
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d008      	beq.n	800bef6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800bee4:	4b1b      	ldr	r3, [pc, #108]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bee6:	689b      	ldr	r3, [r3, #8]
 800bee8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	68db      	ldr	r3, [r3, #12]
 800bef0:	4918      	ldr	r1, [pc, #96]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bef2:	4313      	orrs	r3, r2
 800bef4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	681b      	ldr	r3, [r3, #0]
 800befa:	f003 0308 	and.w	r3, r3, #8
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d009      	beq.n	800bf16 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800bf02:	4b14      	ldr	r3, [pc, #80]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bf04:	689b      	ldr	r3, [r3, #8]
 800bf06:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	691b      	ldr	r3, [r3, #16]
 800bf0e:	00db      	lsls	r3, r3, #3
 800bf10:	4910      	ldr	r1, [pc, #64]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bf12:	4313      	orrs	r3, r2
 800bf14:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800bf16:	f000 f825 	bl	800bf64 <HAL_RCC_GetSysClockFreq>
 800bf1a:	4602      	mov	r2, r0
 800bf1c:	4b0d      	ldr	r3, [pc, #52]	; (800bf54 <HAL_RCC_ClockConfig+0x1b4>)
 800bf1e:	689b      	ldr	r3, [r3, #8]
 800bf20:	091b      	lsrs	r3, r3, #4
 800bf22:	f003 030f 	and.w	r3, r3, #15
 800bf26:	490c      	ldr	r1, [pc, #48]	; (800bf58 <HAL_RCC_ClockConfig+0x1b8>)
 800bf28:	5ccb      	ldrb	r3, [r1, r3]
 800bf2a:	f003 031f 	and.w	r3, r3, #31
 800bf2e:	fa22 f303 	lsr.w	r3, r2, r3
 800bf32:	4a0a      	ldr	r2, [pc, #40]	; (800bf5c <HAL_RCC_ClockConfig+0x1bc>)
 800bf34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800bf36:	4b0a      	ldr	r3, [pc, #40]	; (800bf60 <HAL_RCC_ClockConfig+0x1c0>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	4618      	mov	r0, r3
 800bf3c:	f7fe ff54 	bl	800ade8 <HAL_InitTick>
 800bf40:	4603      	mov	r3, r0
 800bf42:	72fb      	strb	r3, [r7, #11]

  return status;
 800bf44:	7afb      	ldrb	r3, [r7, #11]
}
 800bf46:	4618      	mov	r0, r3
 800bf48:	3710      	adds	r7, #16
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}
 800bf4e:	bf00      	nop
 800bf50:	40022000 	.word	0x40022000
 800bf54:	40021000 	.word	0x40021000
 800bf58:	0800d694 	.word	0x0800d694
 800bf5c:	20000000 	.word	0x20000000
 800bf60:	20000004 	.word	0x20000004

0800bf64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b089      	sub	sp, #36	; 0x24
 800bf68:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800bf6a:	2300      	movs	r3, #0
 800bf6c:	61fb      	str	r3, [r7, #28]
 800bf6e:	2300      	movs	r3, #0
 800bf70:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bf72:	4b3e      	ldr	r3, [pc, #248]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	f003 030c 	and.w	r3, r3, #12
 800bf7a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bf7c:	4b3b      	ldr	r3, [pc, #236]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	f003 0303 	and.w	r3, r3, #3
 800bf84:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800bf86:	693b      	ldr	r3, [r7, #16]
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d005      	beq.n	800bf98 <HAL_RCC_GetSysClockFreq+0x34>
 800bf8c:	693b      	ldr	r3, [r7, #16]
 800bf8e:	2b0c      	cmp	r3, #12
 800bf90:	d121      	bne.n	800bfd6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	d11e      	bne.n	800bfd6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800bf98:	4b34      	ldr	r3, [pc, #208]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f003 0308 	and.w	r3, r3, #8
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d107      	bne.n	800bfb4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800bfa4:	4b31      	ldr	r3, [pc, #196]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800bfa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800bfaa:	0a1b      	lsrs	r3, r3, #8
 800bfac:	f003 030f 	and.w	r3, r3, #15
 800bfb0:	61fb      	str	r3, [r7, #28]
 800bfb2:	e005      	b.n	800bfc0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800bfb4:	4b2d      	ldr	r3, [pc, #180]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800bfb6:	681b      	ldr	r3, [r3, #0]
 800bfb8:	091b      	lsrs	r3, r3, #4
 800bfba:	f003 030f 	and.w	r3, r3, #15
 800bfbe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800bfc0:	4a2b      	ldr	r2, [pc, #172]	; (800c070 <HAL_RCC_GetSysClockFreq+0x10c>)
 800bfc2:	69fb      	ldr	r3, [r7, #28]
 800bfc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfc8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bfca:	693b      	ldr	r3, [r7, #16]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d10d      	bne.n	800bfec <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800bfd0:	69fb      	ldr	r3, [r7, #28]
 800bfd2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800bfd4:	e00a      	b.n	800bfec <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800bfd6:	693b      	ldr	r3, [r7, #16]
 800bfd8:	2b04      	cmp	r3, #4
 800bfda:	d102      	bne.n	800bfe2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800bfdc:	4b25      	ldr	r3, [pc, #148]	; (800c074 <HAL_RCC_GetSysClockFreq+0x110>)
 800bfde:	61bb      	str	r3, [r7, #24]
 800bfe0:	e004      	b.n	800bfec <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800bfe2:	693b      	ldr	r3, [r7, #16]
 800bfe4:	2b08      	cmp	r3, #8
 800bfe6:	d101      	bne.n	800bfec <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800bfe8:	4b23      	ldr	r3, [pc, #140]	; (800c078 <HAL_RCC_GetSysClockFreq+0x114>)
 800bfea:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800bfec:	693b      	ldr	r3, [r7, #16]
 800bfee:	2b0c      	cmp	r3, #12
 800bff0:	d134      	bne.n	800c05c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800bff2:	4b1e      	ldr	r3, [pc, #120]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800bff4:	68db      	ldr	r3, [r3, #12]
 800bff6:	f003 0303 	and.w	r3, r3, #3
 800bffa:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	2b02      	cmp	r3, #2
 800c000:	d003      	beq.n	800c00a <HAL_RCC_GetSysClockFreq+0xa6>
 800c002:	68bb      	ldr	r3, [r7, #8]
 800c004:	2b03      	cmp	r3, #3
 800c006:	d003      	beq.n	800c010 <HAL_RCC_GetSysClockFreq+0xac>
 800c008:	e005      	b.n	800c016 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800c00a:	4b1a      	ldr	r3, [pc, #104]	; (800c074 <HAL_RCC_GetSysClockFreq+0x110>)
 800c00c:	617b      	str	r3, [r7, #20]
      break;
 800c00e:	e005      	b.n	800c01c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800c010:	4b19      	ldr	r3, [pc, #100]	; (800c078 <HAL_RCC_GetSysClockFreq+0x114>)
 800c012:	617b      	str	r3, [r7, #20]
      break;
 800c014:	e002      	b.n	800c01c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800c016:	69fb      	ldr	r3, [r7, #28]
 800c018:	617b      	str	r3, [r7, #20]
      break;
 800c01a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800c01c:	4b13      	ldr	r3, [pc, #76]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800c01e:	68db      	ldr	r3, [r3, #12]
 800c020:	091b      	lsrs	r3, r3, #4
 800c022:	f003 0307 	and.w	r3, r3, #7
 800c026:	3301      	adds	r3, #1
 800c028:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800c02a:	4b10      	ldr	r3, [pc, #64]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800c02c:	68db      	ldr	r3, [r3, #12]
 800c02e:	0a1b      	lsrs	r3, r3, #8
 800c030:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c034:	697a      	ldr	r2, [r7, #20]
 800c036:	fb02 f203 	mul.w	r2, r2, r3
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c040:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800c042:	4b0a      	ldr	r3, [pc, #40]	; (800c06c <HAL_RCC_GetSysClockFreq+0x108>)
 800c044:	68db      	ldr	r3, [r3, #12]
 800c046:	0e5b      	lsrs	r3, r3, #25
 800c048:	f003 0303 	and.w	r3, r3, #3
 800c04c:	3301      	adds	r3, #1
 800c04e:	005b      	lsls	r3, r3, #1
 800c050:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800c052:	697a      	ldr	r2, [r7, #20]
 800c054:	683b      	ldr	r3, [r7, #0]
 800c056:	fbb2 f3f3 	udiv	r3, r2, r3
 800c05a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800c05c:	69bb      	ldr	r3, [r7, #24]
}
 800c05e:	4618      	mov	r0, r3
 800c060:	3724      	adds	r7, #36	; 0x24
 800c062:	46bd      	mov	sp, r7
 800c064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c068:	4770      	bx	lr
 800c06a:	bf00      	nop
 800c06c:	40021000 	.word	0x40021000
 800c070:	0800d6ac 	.word	0x0800d6ac
 800c074:	00f42400 	.word	0x00f42400
 800c078:	007a1200 	.word	0x007a1200

0800c07c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c07c:	b480      	push	{r7}
 800c07e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c080:	4b03      	ldr	r3, [pc, #12]	; (800c090 <HAL_RCC_GetHCLKFreq+0x14>)
 800c082:	681b      	ldr	r3, [r3, #0]
}
 800c084:	4618      	mov	r0, r3
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr
 800c08e:	bf00      	nop
 800c090:	20000000 	.word	0x20000000

0800c094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c094:	b580      	push	{r7, lr}
 800c096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800c098:	f7ff fff0 	bl	800c07c <HAL_RCC_GetHCLKFreq>
 800c09c:	4602      	mov	r2, r0
 800c09e:	4b06      	ldr	r3, [pc, #24]	; (800c0b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c0a0:	689b      	ldr	r3, [r3, #8]
 800c0a2:	0a1b      	lsrs	r3, r3, #8
 800c0a4:	f003 0307 	and.w	r3, r3, #7
 800c0a8:	4904      	ldr	r1, [pc, #16]	; (800c0bc <HAL_RCC_GetPCLK1Freq+0x28>)
 800c0aa:	5ccb      	ldrb	r3, [r1, r3]
 800c0ac:	f003 031f 	and.w	r3, r3, #31
 800c0b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	bd80      	pop	{r7, pc}
 800c0b8:	40021000 	.word	0x40021000
 800c0bc:	0800d6a4 	.word	0x0800d6a4

0800c0c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c0c0:	b580      	push	{r7, lr}
 800c0c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800c0c4:	f7ff ffda 	bl	800c07c <HAL_RCC_GetHCLKFreq>
 800c0c8:	4602      	mov	r2, r0
 800c0ca:	4b06      	ldr	r3, [pc, #24]	; (800c0e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c0cc:	689b      	ldr	r3, [r3, #8]
 800c0ce:	0adb      	lsrs	r3, r3, #11
 800c0d0:	f003 0307 	and.w	r3, r3, #7
 800c0d4:	4904      	ldr	r1, [pc, #16]	; (800c0e8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c0d6:	5ccb      	ldrb	r3, [r1, r3]
 800c0d8:	f003 031f 	and.w	r3, r3, #31
 800c0dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	bd80      	pop	{r7, pc}
 800c0e4:	40021000 	.word	0x40021000
 800c0e8:	0800d6a4 	.word	0x0800d6a4

0800c0ec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b086      	sub	sp, #24
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800c0f4:	2300      	movs	r3, #0
 800c0f6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800c0f8:	4b2a      	ldr	r3, [pc, #168]	; (800c1a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c0fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c0fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c100:	2b00      	cmp	r3, #0
 800c102:	d003      	beq.n	800c10c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800c104:	f7ff fa02 	bl	800b50c <HAL_PWREx_GetVoltageRange>
 800c108:	6178      	str	r0, [r7, #20]
 800c10a:	e014      	b.n	800c136 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800c10c:	4b25      	ldr	r3, [pc, #148]	; (800c1a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c10e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c110:	4a24      	ldr	r2, [pc, #144]	; (800c1a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c116:	6593      	str	r3, [r2, #88]	; 0x58
 800c118:	4b22      	ldr	r3, [pc, #136]	; (800c1a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c11a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c11c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c120:	60fb      	str	r3, [r7, #12]
 800c122:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800c124:	f7ff f9f2 	bl	800b50c <HAL_PWREx_GetVoltageRange>
 800c128:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800c12a:	4b1e      	ldr	r3, [pc, #120]	; (800c1a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c12c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c12e:	4a1d      	ldr	r2, [pc, #116]	; (800c1a4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800c130:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c134:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c136:	697b      	ldr	r3, [r7, #20]
 800c138:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c13c:	d10b      	bne.n	800c156 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2b80      	cmp	r3, #128	; 0x80
 800c142:	d919      	bls.n	800c178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	2ba0      	cmp	r3, #160	; 0xa0
 800c148:	d902      	bls.n	800c150 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c14a:	2302      	movs	r3, #2
 800c14c:	613b      	str	r3, [r7, #16]
 800c14e:	e013      	b.n	800c178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c150:	2301      	movs	r3, #1
 800c152:	613b      	str	r3, [r7, #16]
 800c154:	e010      	b.n	800c178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800c156:	687b      	ldr	r3, [r7, #4]
 800c158:	2b80      	cmp	r3, #128	; 0x80
 800c15a:	d902      	bls.n	800c162 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800c15c:	2303      	movs	r3, #3
 800c15e:	613b      	str	r3, [r7, #16]
 800c160:	e00a      	b.n	800c178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	2b80      	cmp	r3, #128	; 0x80
 800c166:	d102      	bne.n	800c16e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800c168:	2302      	movs	r3, #2
 800c16a:	613b      	str	r3, [r7, #16]
 800c16c:	e004      	b.n	800c178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	2b70      	cmp	r3, #112	; 0x70
 800c172:	d101      	bne.n	800c178 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800c174:	2301      	movs	r3, #1
 800c176:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800c178:	4b0b      	ldr	r3, [pc, #44]	; (800c1a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	f023 0207 	bic.w	r2, r3, #7
 800c180:	4909      	ldr	r1, [pc, #36]	; (800c1a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c182:	693b      	ldr	r3, [r7, #16]
 800c184:	4313      	orrs	r3, r2
 800c186:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800c188:	4b07      	ldr	r3, [pc, #28]	; (800c1a8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f003 0307 	and.w	r3, r3, #7
 800c190:	693a      	ldr	r2, [r7, #16]
 800c192:	429a      	cmp	r2, r3
 800c194:	d001      	beq.n	800c19a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800c196:	2301      	movs	r3, #1
 800c198:	e000      	b.n	800c19c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800c19a:	2300      	movs	r3, #0
}
 800c19c:	4618      	mov	r0, r3
 800c19e:	3718      	adds	r7, #24
 800c1a0:	46bd      	mov	sp, r7
 800c1a2:	bd80      	pop	{r7, pc}
 800c1a4:	40021000 	.word	0x40021000
 800c1a8:	40022000 	.word	0x40022000

0800c1ac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b086      	sub	sp, #24
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d041      	beq.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c1cc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c1d0:	d02a      	beq.n	800c228 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800c1d2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800c1d6:	d824      	bhi.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c1d8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c1dc:	d008      	beq.n	800c1f0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800c1de:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c1e2:	d81e      	bhi.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0x76>
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d00a      	beq.n	800c1fe <HAL_RCCEx_PeriphCLKConfig+0x52>
 800c1e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c1ec:	d010      	beq.n	800c210 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800c1ee:	e018      	b.n	800c222 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800c1f0:	4b86      	ldr	r3, [pc, #536]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c1f2:	68db      	ldr	r3, [r3, #12]
 800c1f4:	4a85      	ldr	r2, [pc, #532]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c1f6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c1fa:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c1fc:	e015      	b.n	800c22a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	3304      	adds	r3, #4
 800c202:	2100      	movs	r1, #0
 800c204:	4618      	mov	r0, r3
 800c206:	f000 fabb 	bl	800c780 <RCCEx_PLLSAI1_Config>
 800c20a:	4603      	mov	r3, r0
 800c20c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c20e:	e00c      	b.n	800c22a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	3320      	adds	r3, #32
 800c214:	2100      	movs	r1, #0
 800c216:	4618      	mov	r0, r3
 800c218:	f000 fba6 	bl	800c968 <RCCEx_PLLSAI2_Config>
 800c21c:	4603      	mov	r3, r0
 800c21e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800c220:	e003      	b.n	800c22a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c222:	2301      	movs	r3, #1
 800c224:	74fb      	strb	r3, [r7, #19]
      break;
 800c226:	e000      	b.n	800c22a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800c228:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c22a:	7cfb      	ldrb	r3, [r7, #19]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d10b      	bne.n	800c248 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c230:	4b76      	ldr	r3, [pc, #472]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c236:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c23e:	4973      	ldr	r1, [pc, #460]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c240:	4313      	orrs	r3, r2
 800c242:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c246:	e001      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c248:	7cfb      	ldrb	r3, [r7, #19]
 800c24a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c254:	2b00      	cmp	r3, #0
 800c256:	d041      	beq.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c25c:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c260:	d02a      	beq.n	800c2b8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800c262:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800c266:	d824      	bhi.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800c268:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c26c:	d008      	beq.n	800c280 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800c26e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c272:	d81e      	bhi.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 800c274:	2b00      	cmp	r3, #0
 800c276:	d00a      	beq.n	800c28e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 800c278:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800c27c:	d010      	beq.n	800c2a0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800c27e:	e018      	b.n	800c2b2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800c280:	4b62      	ldr	r3, [pc, #392]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c282:	68db      	ldr	r3, [r3, #12]
 800c284:	4a61      	ldr	r2, [pc, #388]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c286:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c28a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800c28c:	e015      	b.n	800c2ba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	3304      	adds	r3, #4
 800c292:	2100      	movs	r1, #0
 800c294:	4618      	mov	r0, r3
 800c296:	f000 fa73 	bl	800c780 <RCCEx_PLLSAI1_Config>
 800c29a:	4603      	mov	r3, r0
 800c29c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800c29e:	e00c      	b.n	800c2ba <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	3320      	adds	r3, #32
 800c2a4:	2100      	movs	r1, #0
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	f000 fb5e 	bl	800c968 <RCCEx_PLLSAI2_Config>
 800c2ac:	4603      	mov	r3, r0
 800c2ae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800c2b0:	e003      	b.n	800c2ba <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c2b2:	2301      	movs	r3, #1
 800c2b4:	74fb      	strb	r3, [r7, #19]
      break;
 800c2b6:	e000      	b.n	800c2ba <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 800c2b8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c2ba:	7cfb      	ldrb	r3, [r7, #19]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d10b      	bne.n	800c2d8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800c2c0:	4b52      	ldr	r3, [pc, #328]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c2c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c2c6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c2ce:	494f      	ldr	r1, [pc, #316]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c2d0:	4313      	orrs	r3, r2
 800c2d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800c2d6:	e001      	b.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c2d8:	7cfb      	ldrb	r3, [r7, #19]
 800c2da:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	f000 80a0 	beq.w	800c42a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800c2ea:	2300      	movs	r3, #0
 800c2ec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800c2ee:	4b47      	ldr	r3, [pc, #284]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c2f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d101      	bne.n	800c2fe <HAL_RCCEx_PeriphCLKConfig+0x152>
 800c2fa:	2301      	movs	r3, #1
 800c2fc:	e000      	b.n	800c300 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800c2fe:	2300      	movs	r3, #0
 800c300:	2b00      	cmp	r3, #0
 800c302:	d00d      	beq.n	800c320 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c304:	4b41      	ldr	r3, [pc, #260]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c308:	4a40      	ldr	r2, [pc, #256]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c30a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c30e:	6593      	str	r3, [r2, #88]	; 0x58
 800c310:	4b3e      	ldr	r3, [pc, #248]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c312:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c314:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c318:	60bb      	str	r3, [r7, #8]
 800c31a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800c31c:	2301      	movs	r3, #1
 800c31e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800c320:	4b3b      	ldr	r3, [pc, #236]	; (800c410 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4a3a      	ldr	r2, [pc, #232]	; (800c410 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800c326:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c32a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800c32c:	f7fe fdac 	bl	800ae88 <HAL_GetTick>
 800c330:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c332:	e009      	b.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c334:	f7fe fda8 	bl	800ae88 <HAL_GetTick>
 800c338:	4602      	mov	r2, r0
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	1ad3      	subs	r3, r2, r3
 800c33e:	2b02      	cmp	r3, #2
 800c340:	d902      	bls.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800c342:	2303      	movs	r3, #3
 800c344:	74fb      	strb	r3, [r7, #19]
        break;
 800c346:	e005      	b.n	800c354 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800c348:	4b31      	ldr	r3, [pc, #196]	; (800c410 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c350:	2b00      	cmp	r3, #0
 800c352:	d0ef      	beq.n	800c334 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800c354:	7cfb      	ldrb	r3, [r7, #19]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d15c      	bne.n	800c414 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800c35a:	4b2c      	ldr	r3, [pc, #176]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c35c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c364:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800c366:	697b      	ldr	r3, [r7, #20]
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d01f      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x200>
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c372:	697a      	ldr	r2, [r7, #20]
 800c374:	429a      	cmp	r2, r3
 800c376:	d019      	beq.n	800c3ac <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800c378:	4b24      	ldr	r3, [pc, #144]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c37a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c37e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c382:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800c384:	4b21      	ldr	r3, [pc, #132]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c386:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c38a:	4a20      	ldr	r2, [pc, #128]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c38c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c390:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800c394:	4b1d      	ldr	r3, [pc, #116]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c396:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c39a:	4a1c      	ldr	r2, [pc, #112]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c39c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c3a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800c3a4:	4a19      	ldr	r2, [pc, #100]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c3a6:	697b      	ldr	r3, [r7, #20]
 800c3a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800c3ac:	697b      	ldr	r3, [r7, #20]
 800c3ae:	f003 0301 	and.w	r3, r3, #1
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	d016      	beq.n	800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3b6:	f7fe fd67 	bl	800ae88 <HAL_GetTick>
 800c3ba:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3bc:	e00b      	b.n	800c3d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c3be:	f7fe fd63 	bl	800ae88 <HAL_GetTick>
 800c3c2:	4602      	mov	r2, r0
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	1ad3      	subs	r3, r2, r3
 800c3c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800c3cc:	4293      	cmp	r3, r2
 800c3ce:	d902      	bls.n	800c3d6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 800c3d0:	2303      	movs	r3, #3
 800c3d2:	74fb      	strb	r3, [r7, #19]
            break;
 800c3d4:	e006      	b.n	800c3e4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800c3d6:	4b0d      	ldr	r3, [pc, #52]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c3d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3dc:	f003 0302 	and.w	r3, r3, #2
 800c3e0:	2b00      	cmp	r3, #0
 800c3e2:	d0ec      	beq.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800c3e4:	7cfb      	ldrb	r3, [r7, #19]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d10c      	bne.n	800c404 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c3ea:	4b08      	ldr	r3, [pc, #32]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c3ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c3f0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3fa:	4904      	ldr	r1, [pc, #16]	; (800c40c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800c3fc:	4313      	orrs	r3, r2
 800c3fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800c402:	e009      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800c404:	7cfb      	ldrb	r3, [r7, #19]
 800c406:	74bb      	strb	r3, [r7, #18]
 800c408:	e006      	b.n	800c418 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800c40a:	bf00      	nop
 800c40c:	40021000 	.word	0x40021000
 800c410:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c414:	7cfb      	ldrb	r3, [r7, #19]
 800c416:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800c418:	7c7b      	ldrb	r3, [r7, #17]
 800c41a:	2b01      	cmp	r3, #1
 800c41c:	d105      	bne.n	800c42a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800c41e:	4b9e      	ldr	r3, [pc, #632]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c420:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c422:	4a9d      	ldr	r2, [pc, #628]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c424:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c428:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	681b      	ldr	r3, [r3, #0]
 800c42e:	f003 0301 	and.w	r3, r3, #1
 800c432:	2b00      	cmp	r3, #0
 800c434:	d00a      	beq.n	800c44c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c436:	4b98      	ldr	r3, [pc, #608]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c438:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c43c:	f023 0203 	bic.w	r2, r3, #3
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c444:	4994      	ldr	r1, [pc, #592]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c446:	4313      	orrs	r3, r2
 800c448:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	f003 0302 	and.w	r3, r3, #2
 800c454:	2b00      	cmp	r3, #0
 800c456:	d00a      	beq.n	800c46e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c458:	4b8f      	ldr	r3, [pc, #572]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c45a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c45e:	f023 020c 	bic.w	r2, r3, #12
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c466:	498c      	ldr	r1, [pc, #560]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c468:	4313      	orrs	r3, r2
 800c46a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f003 0304 	and.w	r3, r3, #4
 800c476:	2b00      	cmp	r3, #0
 800c478:	d00a      	beq.n	800c490 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c47a:	4b87      	ldr	r3, [pc, #540]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c47c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c480:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c484:	687b      	ldr	r3, [r7, #4]
 800c486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c488:	4983      	ldr	r1, [pc, #524]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c48a:	4313      	orrs	r3, r2
 800c48c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	f003 0308 	and.w	r3, r3, #8
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d00a      	beq.n	800c4b2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c49c:	4b7e      	ldr	r3, [pc, #504]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c49e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4a2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c4aa:	497b      	ldr	r1, [pc, #492]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c4ac:	4313      	orrs	r3, r2
 800c4ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f003 0310 	and.w	r3, r3, #16
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d00a      	beq.n	800c4d4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c4be:	4b76      	ldr	r3, [pc, #472]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c4c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4c4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4cc:	4972      	ldr	r1, [pc, #456]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c4ce:	4313      	orrs	r3, r2
 800c4d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	f003 0320 	and.w	r3, r3, #32
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d00a      	beq.n	800c4f6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c4e0:	4b6d      	ldr	r3, [pc, #436]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c4e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c4e6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4ee:	496a      	ldr	r1, [pc, #424]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c4f0:	4313      	orrs	r3, r2
 800c4f2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	681b      	ldr	r3, [r3, #0]
 800c4fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c4fe:	2b00      	cmp	r3, #0
 800c500:	d00a      	beq.n	800c518 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c502:	4b65      	ldr	r3, [pc, #404]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c508:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c510:	4961      	ldr	r1, [pc, #388]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c512:	4313      	orrs	r3, r2
 800c514:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	681b      	ldr	r3, [r3, #0]
 800c51c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c520:	2b00      	cmp	r3, #0
 800c522:	d00a      	beq.n	800c53a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c524:	4b5c      	ldr	r3, [pc, #368]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c526:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c52a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c532:	4959      	ldr	r1, [pc, #356]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c534:	4313      	orrs	r3, r2
 800c536:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c542:	2b00      	cmp	r3, #0
 800c544:	d00a      	beq.n	800c55c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c546:	4b54      	ldr	r3, [pc, #336]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c54c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c554:	4950      	ldr	r1, [pc, #320]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c556:	4313      	orrs	r3, r2
 800c558:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c564:	2b00      	cmp	r3, #0
 800c566:	d00a      	beq.n	800c57e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c568:	4b4b      	ldr	r3, [pc, #300]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c56a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c56e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c576:	4948      	ldr	r1, [pc, #288]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c578:	4313      	orrs	r3, r2
 800c57a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c57e:	687b      	ldr	r3, [r7, #4]
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c586:	2b00      	cmp	r3, #0
 800c588:	d00a      	beq.n	800c5a0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c58a:	4b43      	ldr	r3, [pc, #268]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c58c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c590:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c598:	493f      	ldr	r1, [pc, #252]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c59a:	4313      	orrs	r3, r2
 800c59c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d028      	beq.n	800c5fe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c5ac:	4b3a      	ldr	r3, [pc, #232]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c5ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c5b2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c5ba:	4937      	ldr	r1, [pc, #220]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c5bc:	4313      	orrs	r3, r2
 800c5be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c5c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c5ca:	d106      	bne.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c5cc:	4b32      	ldr	r3, [pc, #200]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c5ce:	68db      	ldr	r3, [r3, #12]
 800c5d0:	4a31      	ldr	r2, [pc, #196]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c5d2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c5d6:	60d3      	str	r3, [r2, #12]
 800c5d8:	e011      	b.n	800c5fe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c5de:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c5e2:	d10c      	bne.n	800c5fe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	3304      	adds	r3, #4
 800c5e8:	2101      	movs	r1, #1
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f000 f8c8 	bl	800c780 <RCCEx_PLLSAI1_Config>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800c5f4:	7cfb      	ldrb	r3, [r7, #19]
 800c5f6:	2b00      	cmp	r3, #0
 800c5f8:	d001      	beq.n	800c5fe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800c5fa:	7cfb      	ldrb	r3, [r7, #19]
 800c5fc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c606:	2b00      	cmp	r3, #0
 800c608:	d028      	beq.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c60a:	4b23      	ldr	r3, [pc, #140]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c60c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c610:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c618:	491f      	ldr	r1, [pc, #124]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c61a:	4313      	orrs	r3, r2
 800c61c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c624:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c628:	d106      	bne.n	800c638 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c62a:	4b1b      	ldr	r3, [pc, #108]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c62c:	68db      	ldr	r3, [r3, #12]
 800c62e:	4a1a      	ldr	r2, [pc, #104]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c630:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c634:	60d3      	str	r3, [r2, #12]
 800c636:	e011      	b.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c63c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c640:	d10c      	bne.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	3304      	adds	r3, #4
 800c646:	2101      	movs	r1, #1
 800c648:	4618      	mov	r0, r3
 800c64a:	f000 f899 	bl	800c780 <RCCEx_PLLSAI1_Config>
 800c64e:	4603      	mov	r3, r0
 800c650:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c652:	7cfb      	ldrb	r3, [r7, #19]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d001      	beq.n	800c65c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 800c658:	7cfb      	ldrb	r3, [r7, #19]
 800c65a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c664:	2b00      	cmp	r3, #0
 800c666:	d02b      	beq.n	800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c668:	4b0b      	ldr	r3, [pc, #44]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c66a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c66e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c676:	4908      	ldr	r1, [pc, #32]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c678:	4313      	orrs	r3, r2
 800c67a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c682:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c686:	d109      	bne.n	800c69c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800c688:	4b03      	ldr	r3, [pc, #12]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c68a:	68db      	ldr	r3, [r3, #12]
 800c68c:	4a02      	ldr	r2, [pc, #8]	; (800c698 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800c68e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c692:	60d3      	str	r3, [r2, #12]
 800c694:	e014      	b.n	800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800c696:	bf00      	nop
 800c698:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c6a0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800c6a4:	d10c      	bne.n	800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	3304      	adds	r3, #4
 800c6aa:	2101      	movs	r1, #1
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	f000 f867 	bl	800c780 <RCCEx_PLLSAI1_Config>
 800c6b2:	4603      	mov	r3, r0
 800c6b4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c6b6:	7cfb      	ldrb	r3, [r7, #19]
 800c6b8:	2b00      	cmp	r3, #0
 800c6ba:	d001      	beq.n	800c6c0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 800c6bc:	7cfb      	ldrb	r3, [r7, #19]
 800c6be:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c6c8:	2b00      	cmp	r3, #0
 800c6ca:	d02f      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c6cc:	4b2b      	ldr	r3, [pc, #172]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c6ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c6d2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c6da:	4928      	ldr	r1, [pc, #160]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c6dc:	4313      	orrs	r3, r2
 800c6de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c6e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c6ea:	d10d      	bne.n	800c708 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	3304      	adds	r3, #4
 800c6f0:	2102      	movs	r1, #2
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	f000 f844 	bl	800c780 <RCCEx_PLLSAI1_Config>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c6fc:	7cfb      	ldrb	r3, [r7, #19]
 800c6fe:	2b00      	cmp	r3, #0
 800c700:	d014      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800c702:	7cfb      	ldrb	r3, [r7, #19]
 800c704:	74bb      	strb	r3, [r7, #18]
 800c706:	e011      	b.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 800c708:	687b      	ldr	r3, [r7, #4]
 800c70a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c70c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c710:	d10c      	bne.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	3320      	adds	r3, #32
 800c716:	2102      	movs	r1, #2
 800c718:	4618      	mov	r0, r3
 800c71a:	f000 f925 	bl	800c968 <RCCEx_PLLSAI2_Config>
 800c71e:	4603      	mov	r3, r0
 800c720:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800c722:	7cfb      	ldrb	r3, [r7, #19]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d001      	beq.n	800c72c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800c728:	7cfb      	ldrb	r3, [r7, #19]
 800c72a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c72c:	687b      	ldr	r3, [r7, #4]
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c734:	2b00      	cmp	r3, #0
 800c736:	d00a      	beq.n	800c74e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c738:	4b10      	ldr	r3, [pc, #64]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c73a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c73e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800c742:	687b      	ldr	r3, [r7, #4]
 800c744:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c746:	490d      	ldr	r1, [pc, #52]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c748:	4313      	orrs	r3, r2
 800c74a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c756:	2b00      	cmp	r3, #0
 800c758:	d00b      	beq.n	800c772 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c75a:	4b08      	ldr	r3, [pc, #32]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c75c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c760:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c76a:	4904      	ldr	r1, [pc, #16]	; (800c77c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800c76c:	4313      	orrs	r3, r2
 800c76e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800c772:	7cbb      	ldrb	r3, [r7, #18]
}
 800c774:	4618      	mov	r0, r3
 800c776:	3718      	adds	r7, #24
 800c778:	46bd      	mov	sp, r7
 800c77a:	bd80      	pop	{r7, pc}
 800c77c:	40021000 	.word	0x40021000

0800c780 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800c780:	b580      	push	{r7, lr}
 800c782:	b084      	sub	sp, #16
 800c784:	af00      	add	r7, sp, #0
 800c786:	6078      	str	r0, [r7, #4]
 800c788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c78a:	2300      	movs	r3, #0
 800c78c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c78e:	4b75      	ldr	r3, [pc, #468]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c790:	68db      	ldr	r3, [r3, #12]
 800c792:	f003 0303 	and.w	r3, r3, #3
 800c796:	2b00      	cmp	r3, #0
 800c798:	d018      	beq.n	800c7cc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800c79a:	4b72      	ldr	r3, [pc, #456]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c79c:	68db      	ldr	r3, [r3, #12]
 800c79e:	f003 0203 	and.w	r2, r3, #3
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	681b      	ldr	r3, [r3, #0]
 800c7a6:	429a      	cmp	r2, r3
 800c7a8:	d10d      	bne.n	800c7c6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
       ||
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d009      	beq.n	800c7c6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800c7b2:	4b6c      	ldr	r3, [pc, #432]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7b4:	68db      	ldr	r3, [r3, #12]
 800c7b6:	091b      	lsrs	r3, r3, #4
 800c7b8:	f003 0307 	and.w	r3, r3, #7
 800c7bc:	1c5a      	adds	r2, r3, #1
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	685b      	ldr	r3, [r3, #4]
       ||
 800c7c2:	429a      	cmp	r2, r3
 800c7c4:	d047      	beq.n	800c856 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	73fb      	strb	r3, [r7, #15]
 800c7ca:	e044      	b.n	800c856 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	2b03      	cmp	r3, #3
 800c7d2:	d018      	beq.n	800c806 <RCCEx_PLLSAI1_Config+0x86>
 800c7d4:	2b03      	cmp	r3, #3
 800c7d6:	d825      	bhi.n	800c824 <RCCEx_PLLSAI1_Config+0xa4>
 800c7d8:	2b01      	cmp	r3, #1
 800c7da:	d002      	beq.n	800c7e2 <RCCEx_PLLSAI1_Config+0x62>
 800c7dc:	2b02      	cmp	r3, #2
 800c7de:	d009      	beq.n	800c7f4 <RCCEx_PLLSAI1_Config+0x74>
 800c7e0:	e020      	b.n	800c824 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c7e2:	4b60      	ldr	r3, [pc, #384]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	f003 0302 	and.w	r3, r3, #2
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d11d      	bne.n	800c82a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800c7ee:	2301      	movs	r3, #1
 800c7f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c7f2:	e01a      	b.n	800c82a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c7f4:	4b5b      	ldr	r3, [pc, #364]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c7fc:	2b00      	cmp	r3, #0
 800c7fe:	d116      	bne.n	800c82e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800c800:	2301      	movs	r3, #1
 800c802:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c804:	e013      	b.n	800c82e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c806:	4b57      	ldr	r3, [pc, #348]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d10f      	bne.n	800c832 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c812:	4b54      	ldr	r3, [pc, #336]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d109      	bne.n	800c832 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800c81e:	2301      	movs	r3, #1
 800c820:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c822:	e006      	b.n	800c832 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800c824:	2301      	movs	r3, #1
 800c826:	73fb      	strb	r3, [r7, #15]
      break;
 800c828:	e004      	b.n	800c834 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c82a:	bf00      	nop
 800c82c:	e002      	b.n	800c834 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c82e:	bf00      	nop
 800c830:	e000      	b.n	800c834 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800c832:	bf00      	nop
    }

    if(status == HAL_OK)
 800c834:	7bfb      	ldrb	r3, [r7, #15]
 800c836:	2b00      	cmp	r3, #0
 800c838:	d10d      	bne.n	800c856 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800c83a:	4b4a      	ldr	r3, [pc, #296]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c83c:	68db      	ldr	r3, [r3, #12]
 800c83e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	6819      	ldr	r1, [r3, #0]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	685b      	ldr	r3, [r3, #4]
 800c84a:	3b01      	subs	r3, #1
 800c84c:	011b      	lsls	r3, r3, #4
 800c84e:	430b      	orrs	r3, r1
 800c850:	4944      	ldr	r1, [pc, #272]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c852:	4313      	orrs	r3, r2
 800c854:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800c856:	7bfb      	ldrb	r3, [r7, #15]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d17d      	bne.n	800c958 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800c85c:	4b41      	ldr	r3, [pc, #260]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	4a40      	ldr	r2, [pc, #256]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c862:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800c866:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c868:	f7fe fb0e 	bl	800ae88 <HAL_GetTick>
 800c86c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c86e:	e009      	b.n	800c884 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c870:	f7fe fb0a 	bl	800ae88 <HAL_GetTick>
 800c874:	4602      	mov	r2, r0
 800c876:	68bb      	ldr	r3, [r7, #8]
 800c878:	1ad3      	subs	r3, r2, r3
 800c87a:	2b02      	cmp	r3, #2
 800c87c:	d902      	bls.n	800c884 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800c87e:	2303      	movs	r3, #3
 800c880:	73fb      	strb	r3, [r7, #15]
        break;
 800c882:	e005      	b.n	800c890 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800c884:	4b37      	ldr	r3, [pc, #220]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d1ef      	bne.n	800c870 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800c890:	7bfb      	ldrb	r3, [r7, #15]
 800c892:	2b00      	cmp	r3, #0
 800c894:	d160      	bne.n	800c958 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800c896:	683b      	ldr	r3, [r7, #0]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d111      	bne.n	800c8c0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c89c:	4b31      	ldr	r3, [pc, #196]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c89e:	691b      	ldr	r3, [r3, #16]
 800c8a0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800c8a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8a8:	687a      	ldr	r2, [r7, #4]
 800c8aa:	6892      	ldr	r2, [r2, #8]
 800c8ac:	0211      	lsls	r1, r2, #8
 800c8ae:	687a      	ldr	r2, [r7, #4]
 800c8b0:	68d2      	ldr	r2, [r2, #12]
 800c8b2:	0912      	lsrs	r2, r2, #4
 800c8b4:	0452      	lsls	r2, r2, #17
 800c8b6:	430a      	orrs	r2, r1
 800c8b8:	492a      	ldr	r1, [pc, #168]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	610b      	str	r3, [r1, #16]
 800c8be:	e027      	b.n	800c910 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	d112      	bne.n	800c8ec <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c8c6:	4b27      	ldr	r3, [pc, #156]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8c8:	691b      	ldr	r3, [r3, #16]
 800c8ca:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 800c8ce:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c8d2:	687a      	ldr	r2, [r7, #4]
 800c8d4:	6892      	ldr	r2, [r2, #8]
 800c8d6:	0211      	lsls	r1, r2, #8
 800c8d8:	687a      	ldr	r2, [r7, #4]
 800c8da:	6912      	ldr	r2, [r2, #16]
 800c8dc:	0852      	lsrs	r2, r2, #1
 800c8de:	3a01      	subs	r2, #1
 800c8e0:	0552      	lsls	r2, r2, #21
 800c8e2:	430a      	orrs	r2, r1
 800c8e4:	491f      	ldr	r1, [pc, #124]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8e6:	4313      	orrs	r3, r2
 800c8e8:	610b      	str	r3, [r1, #16]
 800c8ea:	e011      	b.n	800c910 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800c8ec:	4b1d      	ldr	r3, [pc, #116]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c8ee:	691b      	ldr	r3, [r3, #16]
 800c8f0:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800c8f4:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800c8f8:	687a      	ldr	r2, [r7, #4]
 800c8fa:	6892      	ldr	r2, [r2, #8]
 800c8fc:	0211      	lsls	r1, r2, #8
 800c8fe:	687a      	ldr	r2, [r7, #4]
 800c900:	6952      	ldr	r2, [r2, #20]
 800c902:	0852      	lsrs	r2, r2, #1
 800c904:	3a01      	subs	r2, #1
 800c906:	0652      	lsls	r2, r2, #25
 800c908:	430a      	orrs	r2, r1
 800c90a:	4916      	ldr	r1, [pc, #88]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c90c:	4313      	orrs	r3, r2
 800c90e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800c910:	4b14      	ldr	r3, [pc, #80]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c912:	681b      	ldr	r3, [r3, #0]
 800c914:	4a13      	ldr	r2, [pc, #76]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c916:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c91a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c91c:	f7fe fab4 	bl	800ae88 <HAL_GetTick>
 800c920:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c922:	e009      	b.n	800c938 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800c924:	f7fe fab0 	bl	800ae88 <HAL_GetTick>
 800c928:	4602      	mov	r2, r0
 800c92a:	68bb      	ldr	r3, [r7, #8]
 800c92c:	1ad3      	subs	r3, r2, r3
 800c92e:	2b02      	cmp	r3, #2
 800c930:	d902      	bls.n	800c938 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800c932:	2303      	movs	r3, #3
 800c934:	73fb      	strb	r3, [r7, #15]
          break;
 800c936:	e005      	b.n	800c944 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800c938:	4b0a      	ldr	r3, [pc, #40]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c93a:	681b      	ldr	r3, [r3, #0]
 800c93c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c940:	2b00      	cmp	r3, #0
 800c942:	d0ef      	beq.n	800c924 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800c944:	7bfb      	ldrb	r3, [r7, #15]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d106      	bne.n	800c958 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800c94a:	4b06      	ldr	r3, [pc, #24]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c94c:	691a      	ldr	r2, [r3, #16]
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	699b      	ldr	r3, [r3, #24]
 800c952:	4904      	ldr	r1, [pc, #16]	; (800c964 <RCCEx_PLLSAI1_Config+0x1e4>)
 800c954:	4313      	orrs	r3, r2
 800c956:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800c958:	7bfb      	ldrb	r3, [r7, #15]
}
 800c95a:	4618      	mov	r0, r3
 800c95c:	3710      	adds	r7, #16
 800c95e:	46bd      	mov	sp, r7
 800c960:	bd80      	pop	{r7, pc}
 800c962:	bf00      	nop
 800c964:	40021000 	.word	0x40021000

0800c968 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800c968:	b580      	push	{r7, lr}
 800c96a:	b084      	sub	sp, #16
 800c96c:	af00      	add	r7, sp, #0
 800c96e:	6078      	str	r0, [r7, #4]
 800c970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800c972:	2300      	movs	r3, #0
 800c974:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800c976:	4b6a      	ldr	r3, [pc, #424]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c978:	68db      	ldr	r3, [r3, #12]
 800c97a:	f003 0303 	and.w	r3, r3, #3
 800c97e:	2b00      	cmp	r3, #0
 800c980:	d018      	beq.n	800c9b4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800c982:	4b67      	ldr	r3, [pc, #412]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c984:	68db      	ldr	r3, [r3, #12]
 800c986:	f003 0203 	and.w	r2, r3, #3
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d10d      	bne.n	800c9ae <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	681b      	ldr	r3, [r3, #0]
       ||
 800c996:	2b00      	cmp	r3, #0
 800c998:	d009      	beq.n	800c9ae <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800c99a:	4b61      	ldr	r3, [pc, #388]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c99c:	68db      	ldr	r3, [r3, #12]
 800c99e:	091b      	lsrs	r3, r3, #4
 800c9a0:	f003 0307 	and.w	r3, r3, #7
 800c9a4:	1c5a      	adds	r2, r3, #1
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	685b      	ldr	r3, [r3, #4]
       ||
 800c9aa:	429a      	cmp	r2, r3
 800c9ac:	d047      	beq.n	800ca3e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800c9ae:	2301      	movs	r3, #1
 800c9b0:	73fb      	strb	r3, [r7, #15]
 800c9b2:	e044      	b.n	800ca3e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	681b      	ldr	r3, [r3, #0]
 800c9b8:	2b03      	cmp	r3, #3
 800c9ba:	d018      	beq.n	800c9ee <RCCEx_PLLSAI2_Config+0x86>
 800c9bc:	2b03      	cmp	r3, #3
 800c9be:	d825      	bhi.n	800ca0c <RCCEx_PLLSAI2_Config+0xa4>
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d002      	beq.n	800c9ca <RCCEx_PLLSAI2_Config+0x62>
 800c9c4:	2b02      	cmp	r3, #2
 800c9c6:	d009      	beq.n	800c9dc <RCCEx_PLLSAI2_Config+0x74>
 800c9c8:	e020      	b.n	800ca0c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800c9ca:	4b55      	ldr	r3, [pc, #340]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	f003 0302 	and.w	r3, r3, #2
 800c9d2:	2b00      	cmp	r3, #0
 800c9d4:	d11d      	bne.n	800ca12 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 800c9d6:	2301      	movs	r3, #1
 800c9d8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c9da:	e01a      	b.n	800ca12 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800c9dc:	4b50      	ldr	r3, [pc, #320]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d116      	bne.n	800ca16 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800c9ec:	e013      	b.n	800ca16 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800c9ee:	4b4c      	ldr	r3, [pc, #304]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d10f      	bne.n	800ca1a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800c9fa:	4b49      	ldr	r3, [pc, #292]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d109      	bne.n	800ca1a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800ca06:	2301      	movs	r3, #1
 800ca08:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ca0a:	e006      	b.n	800ca1a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800ca0c:	2301      	movs	r3, #1
 800ca0e:	73fb      	strb	r3, [r7, #15]
      break;
 800ca10:	e004      	b.n	800ca1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ca12:	bf00      	nop
 800ca14:	e002      	b.n	800ca1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ca16:	bf00      	nop
 800ca18:	e000      	b.n	800ca1c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800ca1a:	bf00      	nop
    }

    if(status == HAL_OK)
 800ca1c:	7bfb      	ldrb	r3, [r7, #15]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d10d      	bne.n	800ca3e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800ca22:	4b3f      	ldr	r3, [pc, #252]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca24:	68db      	ldr	r3, [r3, #12]
 800ca26:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	6819      	ldr	r1, [r3, #0]
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	685b      	ldr	r3, [r3, #4]
 800ca32:	3b01      	subs	r3, #1
 800ca34:	011b      	lsls	r3, r3, #4
 800ca36:	430b      	orrs	r3, r1
 800ca38:	4939      	ldr	r1, [pc, #228]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800ca3e:	7bfb      	ldrb	r3, [r7, #15]
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d167      	bne.n	800cb14 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800ca44:	4b36      	ldr	r3, [pc, #216]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca46:	681b      	ldr	r3, [r3, #0]
 800ca48:	4a35      	ldr	r2, [pc, #212]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca4a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ca4e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ca50:	f7fe fa1a 	bl	800ae88 <HAL_GetTick>
 800ca54:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ca56:	e009      	b.n	800ca6c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800ca58:	f7fe fa16 	bl	800ae88 <HAL_GetTick>
 800ca5c:	4602      	mov	r2, r0
 800ca5e:	68bb      	ldr	r3, [r7, #8]
 800ca60:	1ad3      	subs	r3, r2, r3
 800ca62:	2b02      	cmp	r3, #2
 800ca64:	d902      	bls.n	800ca6c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800ca66:	2303      	movs	r3, #3
 800ca68:	73fb      	strb	r3, [r7, #15]
        break;
 800ca6a:	e005      	b.n	800ca78 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800ca6c:	4b2c      	ldr	r3, [pc, #176]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d1ef      	bne.n	800ca58 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800ca78:	7bfb      	ldrb	r3, [r7, #15]
 800ca7a:	2b00      	cmp	r3, #0
 800ca7c:	d14a      	bne.n	800cb14 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800ca7e:	683b      	ldr	r3, [r7, #0]
 800ca80:	2b00      	cmp	r3, #0
 800ca82:	d111      	bne.n	800caa8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800ca84:	4b26      	ldr	r3, [pc, #152]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800ca86:	695b      	ldr	r3, [r3, #20]
 800ca88:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800ca8c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ca90:	687a      	ldr	r2, [r7, #4]
 800ca92:	6892      	ldr	r2, [r2, #8]
 800ca94:	0211      	lsls	r1, r2, #8
 800ca96:	687a      	ldr	r2, [r7, #4]
 800ca98:	68d2      	ldr	r2, [r2, #12]
 800ca9a:	0912      	lsrs	r2, r2, #4
 800ca9c:	0452      	lsls	r2, r2, #17
 800ca9e:	430a      	orrs	r2, r1
 800caa0:	491f      	ldr	r1, [pc, #124]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800caa2:	4313      	orrs	r3, r2
 800caa4:	614b      	str	r3, [r1, #20]
 800caa6:	e011      	b.n	800cacc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800caa8:	4b1d      	ldr	r3, [pc, #116]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800caaa:	695b      	ldr	r3, [r3, #20]
 800caac:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800cab0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	6892      	ldr	r2, [r2, #8]
 800cab8:	0211      	lsls	r1, r2, #8
 800caba:	687a      	ldr	r2, [r7, #4]
 800cabc:	6912      	ldr	r2, [r2, #16]
 800cabe:	0852      	lsrs	r2, r2, #1
 800cac0:	3a01      	subs	r2, #1
 800cac2:	0652      	lsls	r2, r2, #25
 800cac4:	430a      	orrs	r2, r1
 800cac6:	4916      	ldr	r1, [pc, #88]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cac8:	4313      	orrs	r3, r2
 800caca:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800cacc:	4b14      	ldr	r3, [pc, #80]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	4a13      	ldr	r2, [pc, #76]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cad2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cad6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800cad8:	f7fe f9d6 	bl	800ae88 <HAL_GetTick>
 800cadc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800cade:	e009      	b.n	800caf4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800cae0:	f7fe f9d2 	bl	800ae88 <HAL_GetTick>
 800cae4:	4602      	mov	r2, r0
 800cae6:	68bb      	ldr	r3, [r7, #8]
 800cae8:	1ad3      	subs	r3, r2, r3
 800caea:	2b02      	cmp	r3, #2
 800caec:	d902      	bls.n	800caf4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800caee:	2303      	movs	r3, #3
 800caf0:	73fb      	strb	r3, [r7, #15]
          break;
 800caf2:	e005      	b.n	800cb00 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800caf4:	4b0a      	ldr	r3, [pc, #40]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d0ef      	beq.n	800cae0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800cb00:	7bfb      	ldrb	r3, [r7, #15]
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d106      	bne.n	800cb14 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800cb06:	4b06      	ldr	r3, [pc, #24]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cb08:	695a      	ldr	r2, [r3, #20]
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	695b      	ldr	r3, [r3, #20]
 800cb0e:	4904      	ldr	r1, [pc, #16]	; (800cb20 <RCCEx_PLLSAI2_Config+0x1b8>)
 800cb10:	4313      	orrs	r3, r2
 800cb12:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800cb14:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb16:	4618      	mov	r0, r3
 800cb18:	3710      	adds	r7, #16
 800cb1a:	46bd      	mov	sp, r7
 800cb1c:	bd80      	pop	{r7, pc}
 800cb1e:	bf00      	nop
 800cb20:	40021000 	.word	0x40021000

0800cb24 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b084      	sub	sp, #16
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d101      	bne.n	800cb36 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800cb32:	2301      	movs	r3, #1
 800cb34:	e095      	b.n	800cc62 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d108      	bne.n	800cb50 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	685b      	ldr	r3, [r3, #4]
 800cb42:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cb46:	d009      	beq.n	800cb5c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	2200      	movs	r2, #0
 800cb4c:	61da      	str	r2, [r3, #28]
 800cb4e:	e005      	b.n	800cb5c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	2200      	movs	r2, #0
 800cb54:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800cb56:	687b      	ldr	r3, [r7, #4]
 800cb58:	2200      	movs	r2, #0
 800cb5a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	2200      	movs	r2, #0
 800cb60:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d106      	bne.n	800cb7c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	2200      	movs	r2, #0
 800cb72:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800cb76:	6878      	ldr	r0, [r7, #4]
 800cb78:	f7fd ffc8 	bl	800ab0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	2202      	movs	r2, #2
 800cb80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	681a      	ldr	r2, [r3, #0]
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	681b      	ldr	r3, [r3, #0]
 800cb8e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cb92:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	68db      	ldr	r3, [r3, #12]
 800cb98:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cb9c:	d902      	bls.n	800cba4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800cb9e:	2300      	movs	r3, #0
 800cba0:	60fb      	str	r3, [r7, #12]
 800cba2:	e002      	b.n	800cbaa <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800cba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800cba8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	68db      	ldr	r3, [r3, #12]
 800cbae:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800cbb2:	d007      	beq.n	800cbc4 <HAL_SPI_Init+0xa0>
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800cbbc:	d002      	beq.n	800cbc4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	2200      	movs	r2, #0
 800cbc2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	685b      	ldr	r3, [r3, #4]
 800cbc8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	689b      	ldr	r3, [r3, #8]
 800cbd0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800cbd4:	431a      	orrs	r2, r3
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	691b      	ldr	r3, [r3, #16]
 800cbda:	f003 0302 	and.w	r3, r3, #2
 800cbde:	431a      	orrs	r2, r3
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	695b      	ldr	r3, [r3, #20]
 800cbe4:	f003 0301 	and.w	r3, r3, #1
 800cbe8:	431a      	orrs	r2, r3
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	699b      	ldr	r3, [r3, #24]
 800cbee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800cbf2:	431a      	orrs	r2, r3
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	69db      	ldr	r3, [r3, #28]
 800cbf8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800cbfc:	431a      	orrs	r2, r3
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	6a1b      	ldr	r3, [r3, #32]
 800cc02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc06:	ea42 0103 	orr.w	r1, r2, r3
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc0e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800cc12:	687b      	ldr	r3, [r7, #4]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	430a      	orrs	r2, r1
 800cc18:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	699b      	ldr	r3, [r3, #24]
 800cc1e:	0c1b      	lsrs	r3, r3, #16
 800cc20:	f003 0204 	and.w	r2, r3, #4
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc28:	f003 0310 	and.w	r3, r3, #16
 800cc2c:	431a      	orrs	r2, r3
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc32:	f003 0308 	and.w	r3, r3, #8
 800cc36:	431a      	orrs	r2, r3
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800cc40:	ea42 0103 	orr.w	r1, r2, r3
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	430a      	orrs	r2, r1
 800cc50:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	2200      	movs	r2, #0
 800cc56:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	2201      	movs	r2, #1
 800cc5c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800cc60:	2300      	movs	r3, #0
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3710      	adds	r7, #16
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}

0800cc6a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cc6a:	b580      	push	{r7, lr}
 800cc6c:	b082      	sub	sp, #8
 800cc6e:	af00      	add	r7, sp, #0
 800cc70:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d101      	bne.n	800cc7c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cc78:	2301      	movs	r3, #1
 800cc7a:	e040      	b.n	800ccfe <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d106      	bne.n	800cc92 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2200      	movs	r2, #0
 800cc88:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cc8c:	6878      	ldr	r0, [r7, #4]
 800cc8e:	f7fd ff81 	bl	800ab94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2224      	movs	r2, #36	; 0x24
 800cc96:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	681a      	ldr	r2, [r3, #0]
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	f022 0201 	bic.w	r2, r2, #1
 800cca6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800cca8:	6878      	ldr	r0, [r7, #4]
 800ccaa:	f000 f8c1 	bl	800ce30 <UART_SetConfig>
 800ccae:	4603      	mov	r3, r0
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d101      	bne.n	800ccb8 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800ccb4:	2301      	movs	r3, #1
 800ccb6:	e022      	b.n	800ccfe <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d002      	beq.n	800ccc6 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800ccc0:	6878      	ldr	r0, [r7, #4]
 800ccc2:	f000 fb3f 	bl	800d344 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	685a      	ldr	r2, [r3, #4]
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ccd4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	681b      	ldr	r3, [r3, #0]
 800ccda:	689a      	ldr	r2, [r3, #8]
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800cce4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	681a      	ldr	r2, [r3, #0]
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f042 0201 	orr.w	r2, r2, #1
 800ccf4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f000 fbc6 	bl	800d488 <UART_CheckIdleState>
 800ccfc:	4603      	mov	r3, r0
}
 800ccfe:	4618      	mov	r0, r3
 800cd00:	3708      	adds	r7, #8
 800cd02:	46bd      	mov	sp, r7
 800cd04:	bd80      	pop	{r7, pc}

0800cd06 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cd06:	b580      	push	{r7, lr}
 800cd08:	b08a      	sub	sp, #40	; 0x28
 800cd0a:	af02      	add	r7, sp, #8
 800cd0c:	60f8      	str	r0, [r7, #12]
 800cd0e:	60b9      	str	r1, [r7, #8]
 800cd10:	603b      	str	r3, [r7, #0]
 800cd12:	4613      	mov	r3, r2
 800cd14:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd1a:	2b20      	cmp	r3, #32
 800cd1c:	f040 8082 	bne.w	800ce24 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800cd20:	68bb      	ldr	r3, [r7, #8]
 800cd22:	2b00      	cmp	r3, #0
 800cd24:	d002      	beq.n	800cd2c <HAL_UART_Transmit+0x26>
 800cd26:	88fb      	ldrh	r3, [r7, #6]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d101      	bne.n	800cd30 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	e07a      	b.n	800ce26 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800cd30:	68fb      	ldr	r3, [r7, #12]
 800cd32:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800cd36:	2b01      	cmp	r3, #1
 800cd38:	d101      	bne.n	800cd3e <HAL_UART_Transmit+0x38>
 800cd3a:	2302      	movs	r3, #2
 800cd3c:	e073      	b.n	800ce26 <HAL_UART_Transmit+0x120>
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	2201      	movs	r2, #1
 800cd42:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	2221      	movs	r2, #33	; 0x21
 800cd52:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cd54:	f7fe f898 	bl	800ae88 <HAL_GetTick>
 800cd58:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	88fa      	ldrh	r2, [r7, #6]
 800cd5e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	88fa      	ldrh	r2, [r7, #6]
 800cd66:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	689b      	ldr	r3, [r3, #8]
 800cd6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd72:	d108      	bne.n	800cd86 <HAL_UART_Transmit+0x80>
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	691b      	ldr	r3, [r3, #16]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d104      	bne.n	800cd86 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800cd7c:	2300      	movs	r3, #0
 800cd7e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800cd80:	68bb      	ldr	r3, [r7, #8]
 800cd82:	61bb      	str	r3, [r7, #24]
 800cd84:	e003      	b.n	800cd8e <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 800cd86:	68bb      	ldr	r3, [r7, #8]
 800cd88:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cd8a:	2300      	movs	r3, #0
 800cd8c:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800cd8e:	68fb      	ldr	r3, [r7, #12]
 800cd90:	2200      	movs	r2, #0
 800cd92:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 800cd96:	e02d      	b.n	800cdf4 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cd98:	683b      	ldr	r3, [r7, #0]
 800cd9a:	9300      	str	r3, [sp, #0]
 800cd9c:	697b      	ldr	r3, [r7, #20]
 800cd9e:	2200      	movs	r2, #0
 800cda0:	2180      	movs	r1, #128	; 0x80
 800cda2:	68f8      	ldr	r0, [r7, #12]
 800cda4:	f000 fbb9 	bl	800d51a <UART_WaitOnFlagUntilTimeout>
 800cda8:	4603      	mov	r3, r0
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d001      	beq.n	800cdb2 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800cdae:	2303      	movs	r3, #3
 800cdb0:	e039      	b.n	800ce26 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800cdb2:	69fb      	ldr	r3, [r7, #28]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d10b      	bne.n	800cdd0 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cdb8:	69bb      	ldr	r3, [r7, #24]
 800cdba:	881a      	ldrh	r2, [r3, #0]
 800cdbc:	68fb      	ldr	r3, [r7, #12]
 800cdbe:	681b      	ldr	r3, [r3, #0]
 800cdc0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cdc4:	b292      	uxth	r2, r2
 800cdc6:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800cdc8:	69bb      	ldr	r3, [r7, #24]
 800cdca:	3302      	adds	r3, #2
 800cdcc:	61bb      	str	r3, [r7, #24]
 800cdce:	e008      	b.n	800cde2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800cdd0:	69fb      	ldr	r3, [r7, #28]
 800cdd2:	781a      	ldrb	r2, [r3, #0]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	b292      	uxth	r2, r2
 800cdda:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800cddc:	69fb      	ldr	r3, [r7, #28]
 800cdde:	3301      	adds	r3, #1
 800cde0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cde2:	68fb      	ldr	r3, [r7, #12]
 800cde4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800cde8:	b29b      	uxth	r3, r3
 800cdea:	3b01      	subs	r3, #1
 800cdec:	b29a      	uxth	r2, r3
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800cdf4:	68fb      	ldr	r3, [r7, #12]
 800cdf6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800cdfa:	b29b      	uxth	r3, r3
 800cdfc:	2b00      	cmp	r3, #0
 800cdfe:	d1cb      	bne.n	800cd98 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800ce00:	683b      	ldr	r3, [r7, #0]
 800ce02:	9300      	str	r3, [sp, #0]
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	2200      	movs	r2, #0
 800ce08:	2140      	movs	r1, #64	; 0x40
 800ce0a:	68f8      	ldr	r0, [r7, #12]
 800ce0c:	f000 fb85 	bl	800d51a <UART_WaitOnFlagUntilTimeout>
 800ce10:	4603      	mov	r3, r0
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d001      	beq.n	800ce1a <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800ce16:	2303      	movs	r3, #3
 800ce18:	e005      	b.n	800ce26 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	2220      	movs	r2, #32
 800ce1e:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800ce20:	2300      	movs	r3, #0
 800ce22:	e000      	b.n	800ce26 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 800ce24:	2302      	movs	r3, #2
  }
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	3720      	adds	r7, #32
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	bd80      	pop	{r7, pc}
	...

0800ce30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800ce30:	b5b0      	push	{r4, r5, r7, lr}
 800ce32:	b088      	sub	sp, #32
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800ce38:	2300      	movs	r3, #0
 800ce3a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	689a      	ldr	r2, [r3, #8]
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	691b      	ldr	r3, [r3, #16]
 800ce44:	431a      	orrs	r2, r3
 800ce46:	687b      	ldr	r3, [r7, #4]
 800ce48:	695b      	ldr	r3, [r3, #20]
 800ce4a:	431a      	orrs	r2, r3
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	69db      	ldr	r3, [r3, #28]
 800ce50:	4313      	orrs	r3, r2
 800ce52:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	681a      	ldr	r2, [r3, #0]
 800ce5a:	4bad      	ldr	r3, [pc, #692]	; (800d110 <UART_SetConfig+0x2e0>)
 800ce5c:	4013      	ands	r3, r2
 800ce5e:	687a      	ldr	r2, [r7, #4]
 800ce60:	6812      	ldr	r2, [r2, #0]
 800ce62:	69f9      	ldr	r1, [r7, #28]
 800ce64:	430b      	orrs	r3, r1
 800ce66:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	685b      	ldr	r3, [r3, #4]
 800ce6e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	68da      	ldr	r2, [r3, #12]
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	430a      	orrs	r2, r1
 800ce7c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	699b      	ldr	r3, [r3, #24]
 800ce82:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ce84:	687b      	ldr	r3, [r7, #4]
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	4aa2      	ldr	r2, [pc, #648]	; (800d114 <UART_SetConfig+0x2e4>)
 800ce8a:	4293      	cmp	r3, r2
 800ce8c:	d004      	beq.n	800ce98 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	6a1b      	ldr	r3, [r3, #32]
 800ce92:	69fa      	ldr	r2, [r7, #28]
 800ce94:	4313      	orrs	r3, r2
 800ce96:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	689b      	ldr	r3, [r3, #8]
 800ce9e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	69fa      	ldr	r2, [r7, #28]
 800cea8:	430a      	orrs	r2, r1
 800ceaa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ceac:	687b      	ldr	r3, [r7, #4]
 800ceae:	681b      	ldr	r3, [r3, #0]
 800ceb0:	4a99      	ldr	r2, [pc, #612]	; (800d118 <UART_SetConfig+0x2e8>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d121      	bne.n	800cefa <UART_SetConfig+0xca>
 800ceb6:	4b99      	ldr	r3, [pc, #612]	; (800d11c <UART_SetConfig+0x2ec>)
 800ceb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cebc:	f003 0303 	and.w	r3, r3, #3
 800cec0:	2b03      	cmp	r3, #3
 800cec2:	d817      	bhi.n	800cef4 <UART_SetConfig+0xc4>
 800cec4:	a201      	add	r2, pc, #4	; (adr r2, 800cecc <UART_SetConfig+0x9c>)
 800cec6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ceca:	bf00      	nop
 800cecc:	0800cedd 	.word	0x0800cedd
 800ced0:	0800cee9 	.word	0x0800cee9
 800ced4:	0800cee3 	.word	0x0800cee3
 800ced8:	0800ceef 	.word	0x0800ceef
 800cedc:	2301      	movs	r3, #1
 800cede:	76fb      	strb	r3, [r7, #27]
 800cee0:	e0e7      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cee2:	2302      	movs	r3, #2
 800cee4:	76fb      	strb	r3, [r7, #27]
 800cee6:	e0e4      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cee8:	2304      	movs	r3, #4
 800ceea:	76fb      	strb	r3, [r7, #27]
 800ceec:	e0e1      	b.n	800d0b2 <UART_SetConfig+0x282>
 800ceee:	2308      	movs	r3, #8
 800cef0:	76fb      	strb	r3, [r7, #27]
 800cef2:	e0de      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cef4:	2310      	movs	r3, #16
 800cef6:	76fb      	strb	r3, [r7, #27]
 800cef8:	e0db      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	4a88      	ldr	r2, [pc, #544]	; (800d120 <UART_SetConfig+0x2f0>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d132      	bne.n	800cf6a <UART_SetConfig+0x13a>
 800cf04:	4b85      	ldr	r3, [pc, #532]	; (800d11c <UART_SetConfig+0x2ec>)
 800cf06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf0a:	f003 030c 	and.w	r3, r3, #12
 800cf0e:	2b0c      	cmp	r3, #12
 800cf10:	d828      	bhi.n	800cf64 <UART_SetConfig+0x134>
 800cf12:	a201      	add	r2, pc, #4	; (adr r2, 800cf18 <UART_SetConfig+0xe8>)
 800cf14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf18:	0800cf4d 	.word	0x0800cf4d
 800cf1c:	0800cf65 	.word	0x0800cf65
 800cf20:	0800cf65 	.word	0x0800cf65
 800cf24:	0800cf65 	.word	0x0800cf65
 800cf28:	0800cf59 	.word	0x0800cf59
 800cf2c:	0800cf65 	.word	0x0800cf65
 800cf30:	0800cf65 	.word	0x0800cf65
 800cf34:	0800cf65 	.word	0x0800cf65
 800cf38:	0800cf53 	.word	0x0800cf53
 800cf3c:	0800cf65 	.word	0x0800cf65
 800cf40:	0800cf65 	.word	0x0800cf65
 800cf44:	0800cf65 	.word	0x0800cf65
 800cf48:	0800cf5f 	.word	0x0800cf5f
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	76fb      	strb	r3, [r7, #27]
 800cf50:	e0af      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cf52:	2302      	movs	r3, #2
 800cf54:	76fb      	strb	r3, [r7, #27]
 800cf56:	e0ac      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cf58:	2304      	movs	r3, #4
 800cf5a:	76fb      	strb	r3, [r7, #27]
 800cf5c:	e0a9      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cf5e:	2308      	movs	r3, #8
 800cf60:	76fb      	strb	r3, [r7, #27]
 800cf62:	e0a6      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cf64:	2310      	movs	r3, #16
 800cf66:	76fb      	strb	r3, [r7, #27]
 800cf68:	e0a3      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	4a6d      	ldr	r2, [pc, #436]	; (800d124 <UART_SetConfig+0x2f4>)
 800cf70:	4293      	cmp	r3, r2
 800cf72:	d120      	bne.n	800cfb6 <UART_SetConfig+0x186>
 800cf74:	4b69      	ldr	r3, [pc, #420]	; (800d11c <UART_SetConfig+0x2ec>)
 800cf76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cf7a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800cf7e:	2b30      	cmp	r3, #48	; 0x30
 800cf80:	d013      	beq.n	800cfaa <UART_SetConfig+0x17a>
 800cf82:	2b30      	cmp	r3, #48	; 0x30
 800cf84:	d814      	bhi.n	800cfb0 <UART_SetConfig+0x180>
 800cf86:	2b20      	cmp	r3, #32
 800cf88:	d009      	beq.n	800cf9e <UART_SetConfig+0x16e>
 800cf8a:	2b20      	cmp	r3, #32
 800cf8c:	d810      	bhi.n	800cfb0 <UART_SetConfig+0x180>
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d002      	beq.n	800cf98 <UART_SetConfig+0x168>
 800cf92:	2b10      	cmp	r3, #16
 800cf94:	d006      	beq.n	800cfa4 <UART_SetConfig+0x174>
 800cf96:	e00b      	b.n	800cfb0 <UART_SetConfig+0x180>
 800cf98:	2300      	movs	r3, #0
 800cf9a:	76fb      	strb	r3, [r7, #27]
 800cf9c:	e089      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cf9e:	2302      	movs	r3, #2
 800cfa0:	76fb      	strb	r3, [r7, #27]
 800cfa2:	e086      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cfa4:	2304      	movs	r3, #4
 800cfa6:	76fb      	strb	r3, [r7, #27]
 800cfa8:	e083      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cfaa:	2308      	movs	r3, #8
 800cfac:	76fb      	strb	r3, [r7, #27]
 800cfae:	e080      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cfb0:	2310      	movs	r3, #16
 800cfb2:	76fb      	strb	r3, [r7, #27]
 800cfb4:	e07d      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cfb6:	687b      	ldr	r3, [r7, #4]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	4a5b      	ldr	r2, [pc, #364]	; (800d128 <UART_SetConfig+0x2f8>)
 800cfbc:	4293      	cmp	r3, r2
 800cfbe:	d120      	bne.n	800d002 <UART_SetConfig+0x1d2>
 800cfc0:	4b56      	ldr	r3, [pc, #344]	; (800d11c <UART_SetConfig+0x2ec>)
 800cfc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cfc6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800cfca:	2bc0      	cmp	r3, #192	; 0xc0
 800cfcc:	d013      	beq.n	800cff6 <UART_SetConfig+0x1c6>
 800cfce:	2bc0      	cmp	r3, #192	; 0xc0
 800cfd0:	d814      	bhi.n	800cffc <UART_SetConfig+0x1cc>
 800cfd2:	2b80      	cmp	r3, #128	; 0x80
 800cfd4:	d009      	beq.n	800cfea <UART_SetConfig+0x1ba>
 800cfd6:	2b80      	cmp	r3, #128	; 0x80
 800cfd8:	d810      	bhi.n	800cffc <UART_SetConfig+0x1cc>
 800cfda:	2b00      	cmp	r3, #0
 800cfdc:	d002      	beq.n	800cfe4 <UART_SetConfig+0x1b4>
 800cfde:	2b40      	cmp	r3, #64	; 0x40
 800cfe0:	d006      	beq.n	800cff0 <UART_SetConfig+0x1c0>
 800cfe2:	e00b      	b.n	800cffc <UART_SetConfig+0x1cc>
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	76fb      	strb	r3, [r7, #27]
 800cfe8:	e063      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cfea:	2302      	movs	r3, #2
 800cfec:	76fb      	strb	r3, [r7, #27]
 800cfee:	e060      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cff0:	2304      	movs	r3, #4
 800cff2:	76fb      	strb	r3, [r7, #27]
 800cff4:	e05d      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cff6:	2308      	movs	r3, #8
 800cff8:	76fb      	strb	r3, [r7, #27]
 800cffa:	e05a      	b.n	800d0b2 <UART_SetConfig+0x282>
 800cffc:	2310      	movs	r3, #16
 800cffe:	76fb      	strb	r3, [r7, #27]
 800d000:	e057      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	4a49      	ldr	r2, [pc, #292]	; (800d12c <UART_SetConfig+0x2fc>)
 800d008:	4293      	cmp	r3, r2
 800d00a:	d125      	bne.n	800d058 <UART_SetConfig+0x228>
 800d00c:	4b43      	ldr	r3, [pc, #268]	; (800d11c <UART_SetConfig+0x2ec>)
 800d00e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d012:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800d016:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d01a:	d017      	beq.n	800d04c <UART_SetConfig+0x21c>
 800d01c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d020:	d817      	bhi.n	800d052 <UART_SetConfig+0x222>
 800d022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d026:	d00b      	beq.n	800d040 <UART_SetConfig+0x210>
 800d028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d02c:	d811      	bhi.n	800d052 <UART_SetConfig+0x222>
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d003      	beq.n	800d03a <UART_SetConfig+0x20a>
 800d032:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d036:	d006      	beq.n	800d046 <UART_SetConfig+0x216>
 800d038:	e00b      	b.n	800d052 <UART_SetConfig+0x222>
 800d03a:	2300      	movs	r3, #0
 800d03c:	76fb      	strb	r3, [r7, #27]
 800d03e:	e038      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d040:	2302      	movs	r3, #2
 800d042:	76fb      	strb	r3, [r7, #27]
 800d044:	e035      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d046:	2304      	movs	r3, #4
 800d048:	76fb      	strb	r3, [r7, #27]
 800d04a:	e032      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d04c:	2308      	movs	r3, #8
 800d04e:	76fb      	strb	r3, [r7, #27]
 800d050:	e02f      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d052:	2310      	movs	r3, #16
 800d054:	76fb      	strb	r3, [r7, #27]
 800d056:	e02c      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	681b      	ldr	r3, [r3, #0]
 800d05c:	4a2d      	ldr	r2, [pc, #180]	; (800d114 <UART_SetConfig+0x2e4>)
 800d05e:	4293      	cmp	r3, r2
 800d060:	d125      	bne.n	800d0ae <UART_SetConfig+0x27e>
 800d062:	4b2e      	ldr	r3, [pc, #184]	; (800d11c <UART_SetConfig+0x2ec>)
 800d064:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d068:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800d06c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d070:	d017      	beq.n	800d0a2 <UART_SetConfig+0x272>
 800d072:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800d076:	d817      	bhi.n	800d0a8 <UART_SetConfig+0x278>
 800d078:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d07c:	d00b      	beq.n	800d096 <UART_SetConfig+0x266>
 800d07e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d082:	d811      	bhi.n	800d0a8 <UART_SetConfig+0x278>
 800d084:	2b00      	cmp	r3, #0
 800d086:	d003      	beq.n	800d090 <UART_SetConfig+0x260>
 800d088:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d08c:	d006      	beq.n	800d09c <UART_SetConfig+0x26c>
 800d08e:	e00b      	b.n	800d0a8 <UART_SetConfig+0x278>
 800d090:	2300      	movs	r3, #0
 800d092:	76fb      	strb	r3, [r7, #27]
 800d094:	e00d      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d096:	2302      	movs	r3, #2
 800d098:	76fb      	strb	r3, [r7, #27]
 800d09a:	e00a      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d09c:	2304      	movs	r3, #4
 800d09e:	76fb      	strb	r3, [r7, #27]
 800d0a0:	e007      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d0a2:	2308      	movs	r3, #8
 800d0a4:	76fb      	strb	r3, [r7, #27]
 800d0a6:	e004      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d0a8:	2310      	movs	r3, #16
 800d0aa:	76fb      	strb	r3, [r7, #27]
 800d0ac:	e001      	b.n	800d0b2 <UART_SetConfig+0x282>
 800d0ae:	2310      	movs	r3, #16
 800d0b0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	4a17      	ldr	r2, [pc, #92]	; (800d114 <UART_SetConfig+0x2e4>)
 800d0b8:	4293      	cmp	r3, r2
 800d0ba:	f040 8087 	bne.w	800d1cc <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d0be:	7efb      	ldrb	r3, [r7, #27]
 800d0c0:	2b08      	cmp	r3, #8
 800d0c2:	d837      	bhi.n	800d134 <UART_SetConfig+0x304>
 800d0c4:	a201      	add	r2, pc, #4	; (adr r2, 800d0cc <UART_SetConfig+0x29c>)
 800d0c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d0ca:	bf00      	nop
 800d0cc:	0800d0f1 	.word	0x0800d0f1
 800d0d0:	0800d135 	.word	0x0800d135
 800d0d4:	0800d0f9 	.word	0x0800d0f9
 800d0d8:	0800d135 	.word	0x0800d135
 800d0dc:	0800d0ff 	.word	0x0800d0ff
 800d0e0:	0800d135 	.word	0x0800d135
 800d0e4:	0800d135 	.word	0x0800d135
 800d0e8:	0800d135 	.word	0x0800d135
 800d0ec:	0800d107 	.word	0x0800d107
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d0f0:	f7fe ffd0 	bl	800c094 <HAL_RCC_GetPCLK1Freq>
 800d0f4:	6178      	str	r0, [r7, #20]
        break;
 800d0f6:	e022      	b.n	800d13e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d0f8:	4b0d      	ldr	r3, [pc, #52]	; (800d130 <UART_SetConfig+0x300>)
 800d0fa:	617b      	str	r3, [r7, #20]
        break;
 800d0fc:	e01f      	b.n	800d13e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d0fe:	f7fe ff31 	bl	800bf64 <HAL_RCC_GetSysClockFreq>
 800d102:	6178      	str	r0, [r7, #20]
        break;
 800d104:	e01b      	b.n	800d13e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d106:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d10a:	617b      	str	r3, [r7, #20]
        break;
 800d10c:	e017      	b.n	800d13e <UART_SetConfig+0x30e>
 800d10e:	bf00      	nop
 800d110:	efff69f3 	.word	0xefff69f3
 800d114:	40008000 	.word	0x40008000
 800d118:	40013800 	.word	0x40013800
 800d11c:	40021000 	.word	0x40021000
 800d120:	40004400 	.word	0x40004400
 800d124:	40004800 	.word	0x40004800
 800d128:	40004c00 	.word	0x40004c00
 800d12c:	40005000 	.word	0x40005000
 800d130:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800d134:	2300      	movs	r3, #0
 800d136:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d138:	2301      	movs	r3, #1
 800d13a:	76bb      	strb	r3, [r7, #26]
        break;
 800d13c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	2b00      	cmp	r3, #0
 800d142:	f000 80f1 	beq.w	800d328 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	685a      	ldr	r2, [r3, #4]
 800d14a:	4613      	mov	r3, r2
 800d14c:	005b      	lsls	r3, r3, #1
 800d14e:	4413      	add	r3, r2
 800d150:	697a      	ldr	r2, [r7, #20]
 800d152:	429a      	cmp	r2, r3
 800d154:	d305      	bcc.n	800d162 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	685b      	ldr	r3, [r3, #4]
 800d15a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800d15c:	697a      	ldr	r2, [r7, #20]
 800d15e:	429a      	cmp	r2, r3
 800d160:	d902      	bls.n	800d168 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 800d162:	2301      	movs	r3, #1
 800d164:	76bb      	strb	r3, [r7, #26]
 800d166:	e0df      	b.n	800d328 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800d168:	697b      	ldr	r3, [r7, #20]
 800d16a:	4618      	mov	r0, r3
 800d16c:	f04f 0100 	mov.w	r1, #0
 800d170:	f04f 0200 	mov.w	r2, #0
 800d174:	f04f 0300 	mov.w	r3, #0
 800d178:	020b      	lsls	r3, r1, #8
 800d17a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800d17e:	0202      	lsls	r2, r0, #8
 800d180:	6879      	ldr	r1, [r7, #4]
 800d182:	6849      	ldr	r1, [r1, #4]
 800d184:	0849      	lsrs	r1, r1, #1
 800d186:	4608      	mov	r0, r1
 800d188:	f04f 0100 	mov.w	r1, #0
 800d18c:	1814      	adds	r4, r2, r0
 800d18e:	eb43 0501 	adc.w	r5, r3, r1
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	685b      	ldr	r3, [r3, #4]
 800d196:	461a      	mov	r2, r3
 800d198:	f04f 0300 	mov.w	r3, #0
 800d19c:	4620      	mov	r0, r4
 800d19e:	4629      	mov	r1, r5
 800d1a0:	f7fd f812 	bl	800a1c8 <__aeabi_uldivmod>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	4613      	mov	r3, r2
 800d1aa:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800d1ac:	693b      	ldr	r3, [r7, #16]
 800d1ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800d1b2:	d308      	bcc.n	800d1c6 <UART_SetConfig+0x396>
 800d1b4:	693b      	ldr	r3, [r7, #16]
 800d1b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d1ba:	d204      	bcs.n	800d1c6 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	681b      	ldr	r3, [r3, #0]
 800d1c0:	693a      	ldr	r2, [r7, #16]
 800d1c2:	60da      	str	r2, [r3, #12]
 800d1c4:	e0b0      	b.n	800d328 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 800d1c6:	2301      	movs	r3, #1
 800d1c8:	76bb      	strb	r3, [r7, #26]
 800d1ca:	e0ad      	b.n	800d328 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	69db      	ldr	r3, [r3, #28]
 800d1d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d1d4:	d15c      	bne.n	800d290 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 800d1d6:	7efb      	ldrb	r3, [r7, #27]
 800d1d8:	2b08      	cmp	r3, #8
 800d1da:	d828      	bhi.n	800d22e <UART_SetConfig+0x3fe>
 800d1dc:	a201      	add	r2, pc, #4	; (adr r2, 800d1e4 <UART_SetConfig+0x3b4>)
 800d1de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1e2:	bf00      	nop
 800d1e4:	0800d209 	.word	0x0800d209
 800d1e8:	0800d211 	.word	0x0800d211
 800d1ec:	0800d219 	.word	0x0800d219
 800d1f0:	0800d22f 	.word	0x0800d22f
 800d1f4:	0800d21f 	.word	0x0800d21f
 800d1f8:	0800d22f 	.word	0x0800d22f
 800d1fc:	0800d22f 	.word	0x0800d22f
 800d200:	0800d22f 	.word	0x0800d22f
 800d204:	0800d227 	.word	0x0800d227
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d208:	f7fe ff44 	bl	800c094 <HAL_RCC_GetPCLK1Freq>
 800d20c:	6178      	str	r0, [r7, #20]
        break;
 800d20e:	e013      	b.n	800d238 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d210:	f7fe ff56 	bl	800c0c0 <HAL_RCC_GetPCLK2Freq>
 800d214:	6178      	str	r0, [r7, #20]
        break;
 800d216:	e00f      	b.n	800d238 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d218:	4b49      	ldr	r3, [pc, #292]	; (800d340 <UART_SetConfig+0x510>)
 800d21a:	617b      	str	r3, [r7, #20]
        break;
 800d21c:	e00c      	b.n	800d238 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d21e:	f7fe fea1 	bl	800bf64 <HAL_RCC_GetSysClockFreq>
 800d222:	6178      	str	r0, [r7, #20]
        break;
 800d224:	e008      	b.n	800d238 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d226:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d22a:	617b      	str	r3, [r7, #20]
        break;
 800d22c:	e004      	b.n	800d238 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800d22e:	2300      	movs	r3, #0
 800d230:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d232:	2301      	movs	r3, #1
 800d234:	76bb      	strb	r3, [r7, #26]
        break;
 800d236:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800d238:	697b      	ldr	r3, [r7, #20]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d074      	beq.n	800d328 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800d23e:	697b      	ldr	r3, [r7, #20]
 800d240:	005a      	lsls	r2, r3, #1
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	685b      	ldr	r3, [r3, #4]
 800d246:	085b      	lsrs	r3, r3, #1
 800d248:	441a      	add	r2, r3
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	685b      	ldr	r3, [r3, #4]
 800d24e:	fbb2 f3f3 	udiv	r3, r2, r3
 800d252:	b29b      	uxth	r3, r3
 800d254:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d256:	693b      	ldr	r3, [r7, #16]
 800d258:	2b0f      	cmp	r3, #15
 800d25a:	d916      	bls.n	800d28a <UART_SetConfig+0x45a>
 800d25c:	693b      	ldr	r3, [r7, #16]
 800d25e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d262:	d212      	bcs.n	800d28a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	b29b      	uxth	r3, r3
 800d268:	f023 030f 	bic.w	r3, r3, #15
 800d26c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800d26e:	693b      	ldr	r3, [r7, #16]
 800d270:	085b      	lsrs	r3, r3, #1
 800d272:	b29b      	uxth	r3, r3
 800d274:	f003 0307 	and.w	r3, r3, #7
 800d278:	b29a      	uxth	r2, r3
 800d27a:	89fb      	ldrh	r3, [r7, #14]
 800d27c:	4313      	orrs	r3, r2
 800d27e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	89fa      	ldrh	r2, [r7, #14]
 800d286:	60da      	str	r2, [r3, #12]
 800d288:	e04e      	b.n	800d328 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800d28a:	2301      	movs	r3, #1
 800d28c:	76bb      	strb	r3, [r7, #26]
 800d28e:	e04b      	b.n	800d328 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 800d290:	7efb      	ldrb	r3, [r7, #27]
 800d292:	2b08      	cmp	r3, #8
 800d294:	d827      	bhi.n	800d2e6 <UART_SetConfig+0x4b6>
 800d296:	a201      	add	r2, pc, #4	; (adr r2, 800d29c <UART_SetConfig+0x46c>)
 800d298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d29c:	0800d2c1 	.word	0x0800d2c1
 800d2a0:	0800d2c9 	.word	0x0800d2c9
 800d2a4:	0800d2d1 	.word	0x0800d2d1
 800d2a8:	0800d2e7 	.word	0x0800d2e7
 800d2ac:	0800d2d7 	.word	0x0800d2d7
 800d2b0:	0800d2e7 	.word	0x0800d2e7
 800d2b4:	0800d2e7 	.word	0x0800d2e7
 800d2b8:	0800d2e7 	.word	0x0800d2e7
 800d2bc:	0800d2df 	.word	0x0800d2df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d2c0:	f7fe fee8 	bl	800c094 <HAL_RCC_GetPCLK1Freq>
 800d2c4:	6178      	str	r0, [r7, #20]
        break;
 800d2c6:	e013      	b.n	800d2f0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800d2c8:	f7fe fefa 	bl	800c0c0 <HAL_RCC_GetPCLK2Freq>
 800d2cc:	6178      	str	r0, [r7, #20]
        break;
 800d2ce:	e00f      	b.n	800d2f0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d2d0:	4b1b      	ldr	r3, [pc, #108]	; (800d340 <UART_SetConfig+0x510>)
 800d2d2:	617b      	str	r3, [r7, #20]
        break;
 800d2d4:	e00c      	b.n	800d2f0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d2d6:	f7fe fe45 	bl	800bf64 <HAL_RCC_GetSysClockFreq>
 800d2da:	6178      	str	r0, [r7, #20]
        break;
 800d2dc:	e008      	b.n	800d2f0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d2de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d2e2:	617b      	str	r3, [r7, #20]
        break;
 800d2e4:	e004      	b.n	800d2f0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	76bb      	strb	r3, [r7, #26]
        break;
 800d2ee:	bf00      	nop
    }

    if (pclk != 0U)
 800d2f0:	697b      	ldr	r3, [r7, #20]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d018      	beq.n	800d328 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	685b      	ldr	r3, [r3, #4]
 800d2fa:	085a      	lsrs	r2, r3, #1
 800d2fc:	697b      	ldr	r3, [r7, #20]
 800d2fe:	441a      	add	r2, r3
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	685b      	ldr	r3, [r3, #4]
 800d304:	fbb2 f3f3 	udiv	r3, r2, r3
 800d308:	b29b      	uxth	r3, r3
 800d30a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800d30c:	693b      	ldr	r3, [r7, #16]
 800d30e:	2b0f      	cmp	r3, #15
 800d310:	d908      	bls.n	800d324 <UART_SetConfig+0x4f4>
 800d312:	693b      	ldr	r3, [r7, #16]
 800d314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800d318:	d204      	bcs.n	800d324 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	693a      	ldr	r2, [r7, #16]
 800d320:	60da      	str	r2, [r3, #12]
 800d322:	e001      	b.n	800d328 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800d324:	2301      	movs	r3, #1
 800d326:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	2200      	movs	r2, #0
 800d32c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	2200      	movs	r2, #0
 800d332:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800d334:	7ebb      	ldrb	r3, [r7, #26]
}
 800d336:	4618      	mov	r0, r3
 800d338:	3720      	adds	r7, #32
 800d33a:	46bd      	mov	sp, r7
 800d33c:	bdb0      	pop	{r4, r5, r7, pc}
 800d33e:	bf00      	nop
 800d340:	00f42400 	.word	0x00f42400

0800d344 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d344:	b480      	push	{r7}
 800d346:	b083      	sub	sp, #12
 800d348:	af00      	add	r7, sp, #0
 800d34a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d34c:	687b      	ldr	r3, [r7, #4]
 800d34e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d350:	f003 0301 	and.w	r3, r3, #1
 800d354:	2b00      	cmp	r3, #0
 800d356:	d00a      	beq.n	800d36e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	681b      	ldr	r3, [r3, #0]
 800d35c:	685b      	ldr	r3, [r3, #4]
 800d35e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	430a      	orrs	r2, r1
 800d36c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d372:	f003 0302 	and.w	r3, r3, #2
 800d376:	2b00      	cmp	r3, #0
 800d378:	d00a      	beq.n	800d390 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	681b      	ldr	r3, [r3, #0]
 800d37e:	685b      	ldr	r3, [r3, #4]
 800d380:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	681b      	ldr	r3, [r3, #0]
 800d38c:	430a      	orrs	r2, r1
 800d38e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d394:	f003 0304 	and.w	r3, r3, #4
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d00a      	beq.n	800d3b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d39c:	687b      	ldr	r3, [r7, #4]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	681b      	ldr	r3, [r3, #0]
 800d3ae:	430a      	orrs	r2, r1
 800d3b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3b6:	f003 0308 	and.w	r3, r3, #8
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d00a      	beq.n	800d3d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	685b      	ldr	r3, [r3, #4]
 800d3c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	681b      	ldr	r3, [r3, #0]
 800d3d0:	430a      	orrs	r2, r1
 800d3d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3d8:	f003 0310 	and.w	r3, r3, #16
 800d3dc:	2b00      	cmp	r3, #0
 800d3de:	d00a      	beq.n	800d3f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	681b      	ldr	r3, [r3, #0]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	430a      	orrs	r2, r1
 800d3f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d3fa:	f003 0320 	and.w	r3, r3, #32
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d00a      	beq.n	800d418 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	689b      	ldr	r3, [r3, #8]
 800d408:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	681b      	ldr	r3, [r3, #0]
 800d414:	430a      	orrs	r2, r1
 800d416:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d418:	687b      	ldr	r3, [r7, #4]
 800d41a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d41c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d420:	2b00      	cmp	r3, #0
 800d422:	d01a      	beq.n	800d45a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	681b      	ldr	r3, [r3, #0]
 800d428:	685b      	ldr	r3, [r3, #4]
 800d42a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	430a      	orrs	r2, r1
 800d438:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d43e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d442:	d10a      	bne.n	800d45a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	685b      	ldr	r3, [r3, #4]
 800d44a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	430a      	orrs	r2, r1
 800d458:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d45e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d462:	2b00      	cmp	r3, #0
 800d464:	d00a      	beq.n	800d47c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	681b      	ldr	r3, [r3, #0]
 800d46a:	685b      	ldr	r3, [r3, #4]
 800d46c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	430a      	orrs	r2, r1
 800d47a:	605a      	str	r2, [r3, #4]
  }
}
 800d47c:	bf00      	nop
 800d47e:	370c      	adds	r7, #12
 800d480:	46bd      	mov	sp, r7
 800d482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d486:	4770      	bx	lr

0800d488 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d488:	b580      	push	{r7, lr}
 800d48a:	b086      	sub	sp, #24
 800d48c:	af02      	add	r7, sp, #8
 800d48e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	2200      	movs	r2, #0
 800d494:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d498:	f7fd fcf6 	bl	800ae88 <HAL_GetTick>
 800d49c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	681b      	ldr	r3, [r3, #0]
 800d4a4:	f003 0308 	and.w	r3, r3, #8
 800d4a8:	2b08      	cmp	r3, #8
 800d4aa:	d10e      	bne.n	800d4ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d4ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d4b0:	9300      	str	r3, [sp, #0]
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 f82d 	bl	800d51a <UART_WaitOnFlagUntilTimeout>
 800d4c0:	4603      	mov	r3, r0
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d001      	beq.n	800d4ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d4c6:	2303      	movs	r3, #3
 800d4c8:	e023      	b.n	800d512 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f003 0304 	and.w	r3, r3, #4
 800d4d4:	2b04      	cmp	r3, #4
 800d4d6:	d10e      	bne.n	800d4f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d4d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d4dc:	9300      	str	r3, [sp, #0]
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	2200      	movs	r2, #0
 800d4e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d4e6:	6878      	ldr	r0, [r7, #4]
 800d4e8:	f000 f817 	bl	800d51a <UART_WaitOnFlagUntilTimeout>
 800d4ec:	4603      	mov	r3, r0
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d001      	beq.n	800d4f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d4f2:	2303      	movs	r3, #3
 800d4f4:	e00d      	b.n	800d512 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	2220      	movs	r2, #32
 800d4fa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	2220      	movs	r2, #32
 800d500:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	2200      	movs	r2, #0
 800d506:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2200      	movs	r2, #0
 800d50c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800d510:	2300      	movs	r3, #0
}
 800d512:	4618      	mov	r0, r3
 800d514:	3710      	adds	r7, #16
 800d516:	46bd      	mov	sp, r7
 800d518:	bd80      	pop	{r7, pc}

0800d51a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d51a:	b580      	push	{r7, lr}
 800d51c:	b084      	sub	sp, #16
 800d51e:	af00      	add	r7, sp, #0
 800d520:	60f8      	str	r0, [r7, #12]
 800d522:	60b9      	str	r1, [r7, #8]
 800d524:	603b      	str	r3, [r7, #0]
 800d526:	4613      	mov	r3, r2
 800d528:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d52a:	e05e      	b.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d52c:	69bb      	ldr	r3, [r7, #24]
 800d52e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d532:	d05a      	beq.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d534:	f7fd fca8 	bl	800ae88 <HAL_GetTick>
 800d538:	4602      	mov	r2, r0
 800d53a:	683b      	ldr	r3, [r7, #0]
 800d53c:	1ad3      	subs	r3, r2, r3
 800d53e:	69ba      	ldr	r2, [r7, #24]
 800d540:	429a      	cmp	r2, r3
 800d542:	d302      	bcc.n	800d54a <UART_WaitOnFlagUntilTimeout+0x30>
 800d544:	69bb      	ldr	r3, [r7, #24]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d11b      	bne.n	800d582 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	681b      	ldr	r3, [r3, #0]
 800d54e:	681a      	ldr	r2, [r3, #0]
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d558:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	689a      	ldr	r2, [r3, #8]
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	681b      	ldr	r3, [r3, #0]
 800d564:	f022 0201 	bic.w	r2, r2, #1
 800d568:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2220      	movs	r2, #32
 800d56e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	2220      	movs	r2, #32
 800d574:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	2200      	movs	r2, #0
 800d57a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800d57e:	2303      	movs	r3, #3
 800d580:	e043      	b.n	800d60a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	f003 0304 	and.w	r3, r3, #4
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	d02c      	beq.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	69db      	ldr	r3, [r3, #28]
 800d596:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d59a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d59e:	d124      	bne.n	800d5ea <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d5a8:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	681b      	ldr	r3, [r3, #0]
 800d5ae:	681a      	ldr	r2, [r3, #0]
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800d5b8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	689a      	ldr	r2, [r3, #8]
 800d5c0:	68fb      	ldr	r3, [r7, #12]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	f022 0201 	bic.w	r2, r2, #1
 800d5c8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800d5ca:	68fb      	ldr	r3, [r7, #12]
 800d5cc:	2220      	movs	r2, #32
 800d5ce:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	2220      	movs	r2, #32
 800d5d4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	2220      	movs	r2, #32
 800d5da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800d5e6:	2303      	movs	r3, #3
 800d5e8:	e00f      	b.n	800d60a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	681b      	ldr	r3, [r3, #0]
 800d5ee:	69da      	ldr	r2, [r3, #28]
 800d5f0:	68bb      	ldr	r3, [r7, #8]
 800d5f2:	4013      	ands	r3, r2
 800d5f4:	68ba      	ldr	r2, [r7, #8]
 800d5f6:	429a      	cmp	r2, r3
 800d5f8:	bf0c      	ite	eq
 800d5fa:	2301      	moveq	r3, #1
 800d5fc:	2300      	movne	r3, #0
 800d5fe:	b2db      	uxtb	r3, r3
 800d600:	461a      	mov	r2, r3
 800d602:	79fb      	ldrb	r3, [r7, #7]
 800d604:	429a      	cmp	r2, r3
 800d606:	d091      	beq.n	800d52c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d608:	2300      	movs	r3, #0
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3710      	adds	r7, #16
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
	...

0800d614 <__libc_init_array>:
 800d614:	b570      	push	{r4, r5, r6, lr}
 800d616:	4d0d      	ldr	r5, [pc, #52]	; (800d64c <__libc_init_array+0x38>)
 800d618:	4c0d      	ldr	r4, [pc, #52]	; (800d650 <__libc_init_array+0x3c>)
 800d61a:	1b64      	subs	r4, r4, r5
 800d61c:	10a4      	asrs	r4, r4, #2
 800d61e:	2600      	movs	r6, #0
 800d620:	42a6      	cmp	r6, r4
 800d622:	d109      	bne.n	800d638 <__libc_init_array+0x24>
 800d624:	4d0b      	ldr	r5, [pc, #44]	; (800d654 <__libc_init_array+0x40>)
 800d626:	4c0c      	ldr	r4, [pc, #48]	; (800d658 <__libc_init_array+0x44>)
 800d628:	f000 f820 	bl	800d66c <_init>
 800d62c:	1b64      	subs	r4, r4, r5
 800d62e:	10a4      	asrs	r4, r4, #2
 800d630:	2600      	movs	r6, #0
 800d632:	42a6      	cmp	r6, r4
 800d634:	d105      	bne.n	800d642 <__libc_init_array+0x2e>
 800d636:	bd70      	pop	{r4, r5, r6, pc}
 800d638:	f855 3b04 	ldr.w	r3, [r5], #4
 800d63c:	4798      	blx	r3
 800d63e:	3601      	adds	r6, #1
 800d640:	e7ee      	b.n	800d620 <__libc_init_array+0xc>
 800d642:	f855 3b04 	ldr.w	r3, [r5], #4
 800d646:	4798      	blx	r3
 800d648:	3601      	adds	r6, #1
 800d64a:	e7f2      	b.n	800d632 <__libc_init_array+0x1e>
 800d64c:	0800d6e4 	.word	0x0800d6e4
 800d650:	0800d6e4 	.word	0x0800d6e4
 800d654:	0800d6e4 	.word	0x0800d6e4
 800d658:	0800d6e8 	.word	0x0800d6e8

0800d65c <memset>:
 800d65c:	4402      	add	r2, r0
 800d65e:	4603      	mov	r3, r0
 800d660:	4293      	cmp	r3, r2
 800d662:	d100      	bne.n	800d666 <memset+0xa>
 800d664:	4770      	bx	lr
 800d666:	f803 1b01 	strb.w	r1, [r3], #1
 800d66a:	e7f9      	b.n	800d660 <memset+0x4>

0800d66c <_init>:
 800d66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d66e:	bf00      	nop
 800d670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d672:	bc08      	pop	{r3}
 800d674:	469e      	mov	lr, r3
 800d676:	4770      	bx	lr

0800d678 <_fini>:
 800d678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d67a:	bf00      	nop
 800d67c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d67e:	bc08      	pop	{r3}
 800d680:	469e      	mov	lr, r3
 800d682:	4770      	bx	lr
