Analysis & Synthesis report for vic20
Sun Dec 21 18:20:12 2008
Quartus II Version 7.1 Build 156 04/30/2007 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0|altsyncram_tui1:auto_generated
 15. Source assignments for VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1|altsyncram_juu:auto_generated
 16. Source assignments for VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2|altsyncram_4tu:auto_generated
 17. Source assignments for VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3|altsyncram_dru:auto_generated
 18. Source assignments for VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4|shift_taps_m1m:auto_generated|altsyncram_9g31:altsyncram4
 19. Parameter Settings for User Entity Instance: VIC20:inst|VIC20_VIC:vic
 20. Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component
 21. Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0
 22. Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1
 23. Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2
 24. Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3
 25. Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4
 26. altshift_taps Parameter Settings by Entity Instance
 27. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 21 18:20:12 2008   ;
; Quartus II Version                 ; 7.1 Build 156 04/30/2007 SJ Web Edition ;
; Revision Name                      ; vic20                                   ;
; Top-level Entity Name              ; toplevel                                ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 2,193                                   ;
;     Total combinational functions  ; 2,193                                   ;
;     Dedicated logic registers      ; 1,109                                   ;
; Total registers                    ; 1109                                    ;
; Total pins                         ; 79                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 238,128                                 ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                         ; Setting            ; Default Value      ;
+--------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                         ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                          ; toplevel           ; vic20              ;
; Family name                                                                    ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                          ; On                 ; Off                ;
; Restructure Multiplexers                                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                            ; Off                ; Off                ;
; Preserve fewer node names                                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                      ; Off                ; Off                ;
; Verilog Version                                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                                       ; Auto               ; Auto               ;
; Safe State Machine                                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                                              ; Off                ; Off                ;
; Add Pass-Through Logic to Inferred RAMs                                        ; On                 ; On                 ;
; DSP Block Balancing                                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                             ; On                 ; On                 ;
; Power-Up Don't Care                                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                 ; Off                ; Off                ;
; Optimization Technique -- Cyclone II/Cyclone III                               ; Balanced           ; Balanced           ;
; Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II/Cyclone III ; 70                 ; 70                 ;
; Auto Carry Chains                                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                          ; Off                ; Off                ;
; Perform gate-level register retiming                                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax                         ; On                 ; On                 ;
; Auto ROM Replacement                                                           ; On                 ; On                 ;
; Auto RAM Replacement                                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                  ; On                 ; On                 ;
; Allow Synchronous Control Signals                                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                              ; Off                ; Off                ;
; Auto Resource Sharing                                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                  ; Off                ; Off                ;
; Ignore translate_off and synthesis_off directives                              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                             ; Off                ; Off                ;
; Retiming Meta-Stability Register Sequence Length                               ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                           ; On                 ; On                 ;
+--------------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                            ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+
; ../source/T65_Pack.vhd           ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/T65_Pack.vhd             ;
; ../source/T65.vhd                ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/T65.vhd                  ;
; ../source/T65_ALU.vhd            ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/T65_ALU.vhd              ;
; ../source/T65_MCode.vhd          ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/T65_MCode.vhd            ;
; ../roms/vic20_game.vhd           ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/roms/vic20_game.vhd             ;
; ../source/vic20_chars.vhd        ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/vic20_chars.vhd          ;
; ../source/vic20_dblscan.vhd      ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/vic20_dblscan.vhd        ;
; ../roms/vic20_basic.vhd          ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/roms/vic20_basic.vhd            ;
; ../roms/vic20_kernal.vhd         ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/roms/vic20_kernal.vhd           ;
; ../source/vic20_vic.vhd          ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/vic20_vic.vhd            ;
; ../source/m6522.vhd              ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/m6522.vhd                ;
; ../source/pkg_vic20.vhd          ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/pkg_vic20.vhd            ;
; ../source/ps2kbd.vhd             ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/ps2kbd.vhd               ;
; ../source/vic20.vhd              ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/vic20.vhd                ;
; ../source/vic20_ps2_if.vhd       ; yes             ; User VHDL File                     ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/source/vic20_ps2_if.vhd         ;
; toplevel.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/toplevel.bdf           ;
; altpll0.vhd                      ; yes             ; Other                              ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/altpll0.vhd            ;
; altpll.tdf                       ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altpll.tdf                                 ;
; aglobal71.inc                    ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/aglobal71.inc                              ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/stratix_pll.inc                            ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/stratixii_pll.inc                          ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altsyncram.tdf                             ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/lpm_mux.inc                                ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/lpm_decode.inc                             ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/a_rdenreg.inc                              ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altrom.inc                                 ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altram.inc                                 ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altdpram.inc                               ;
; altqpram.inc                     ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altqpram.inc                               ;
; db/altsyncram_tui1.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/altsyncram_tui1.tdf ;
; db/altsyncram_juu.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/altsyncram_juu.tdf  ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/decode_1oa.tdf      ;
; db/mux_vjb.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/mux_vjb.tdf         ;
; db/altsyncram_4tu.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/altsyncram_4tu.tdf  ;
; db/altsyncram_dru.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/altsyncram_dru.tdf  ;
; altshift_taps.tdf                ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/altshift_taps.tdf                          ;
; lpm_counter.inc                  ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/lpm_counter.inc                            ;
; lpm_compare.inc                  ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/lpm_compare.inc                            ;
; lpm_constant.inc                 ; yes             ; Megafunction                       ; c:/altera/71/quartus/libraries/megafunctions/lpm_constant.inc                           ;
; db/shift_taps_m1m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/shift_taps_m1m.tdf  ;
; db/altsyncram_9g31.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/altsyncram_9g31.tdf ;
; db/add_sub_gvd.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/add_sub_gvd.tdf     ;
; db/cntr_kkf.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Documents and Settings/Fador/Desktop/koodi/c64/vic20/projekti/db/cntr_kkf.tdf        ;
+----------------------------------+-----------------+------------------------------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                               ;
+---------------------------------------------+---------------------------------------------+
; Resource                                    ; Usage                                       ;
+---------------------------------------------+---------------------------------------------+
; Estimated Total logic elements              ; 2,193                                       ;
;                                             ;                                             ;
; Total combinational functions               ; 2193                                        ;
; Logic element usage by number of LUT inputs ;                                             ;
;     -- 4 input functions                    ; 1206                                        ;
;     -- 3 input functions                    ; 445                                         ;
;     -- <=2 input functions                  ; 542                                         ;
;                                             ;                                             ;
; Logic elements by mode                      ;                                             ;
;     -- normal mode                          ; 1885                                        ;
;     -- arithmetic mode                      ; 308                                         ;
;                                             ;                                             ;
; Total registers                             ; 1109                                        ;
;     -- Dedicated logic registers            ; 1109                                        ;
;     -- I/O registers                        ; 0                                           ;
;                                             ;                                             ;
; I/O pins                                    ; 79                                          ;
; Total memory bits                           ; 238128                                      ;
; Total PLLs                                  ; 1                                           ;
; Maximum fan-out node                        ; altpll0:inst1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 792                                         ;
; Total fan-out                               ; 12246                                       ;
; Average fan-out                             ; 3.53                                        ;
+---------------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                          ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |toplevel                                    ; 2193 (1)          ; 1109 (0)     ; 238128      ; 0            ; 0       ; 0         ; 79   ; 0            ; |toplevel                                                                                                                          ; work         ;
;    |VIC20:inst|                              ; 2192 (162)        ; 1109 (69)    ; 238128      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst                                                                                                               ; work         ;
;       |M6522:via1|                           ; 240 (240)         ; 170 (170)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|M6522:via1                                                                                                    ; work         ;
;       |M6522:via2|                           ; 269 (269)         ; 193 (193)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|M6522:via2                                                                                                    ; work         ;
;       |T65:cpu|                              ; 754 (343)         ; 133 (133)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|T65:cpu                                                                                                       ; work         ;
;          |T65_ALU:alu|                       ; 174 (174)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|T65:cpu|T65_ALU:alu                                                                                           ; work         ;
;          |T65_MCode:mcode|                   ; 237 (237)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|T65:cpu|T65_MCode:mcode                                                                                       ; work         ;
;       |VIC20_BASIC_ROM:basic_rom|            ; 8 (0)             ; 1 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_BASIC_ROM:basic_rom                                                                                     ; work         ;
;          |altsyncram:Mux7_rtl_1|             ; 8 (0)             ; 1 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1                                                               ; work         ;
;             |altsyncram_juu:auto_generated|  ; 8 (0)             ; 1 (1)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1|altsyncram_juu:auto_generated                                 ; work         ;
;                |mux_vjb:mux2|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1|altsyncram_juu:auto_generated|mux_vjb:mux2                    ; work         ;
;       |VIC20_CHAR_ROM:char_rom|              ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_CHAR_ROM:char_rom                                                                                       ; work         ;
;          |altsyncram:Mux7_rtl_2|             ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2                                                                 ; work         ;
;             |altsyncram_4tu:auto_generated|  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2|altsyncram_4tu:auto_generated                                   ; work         ;
;       |VIC20_DBLSCAN:u_dblscan|              ; 70 (64)           ; 66 (62)      ; 6192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan                                                                                       ; work         ;
;          |altshift_taps:rgb_out_rtl_4|       ; 6 (0)             ; 4 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4                                                           ; work         ;
;             |shift_taps_m1m:auto_generated|  ; 6 (2)             ; 4 (2)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4|shift_taps_m1m:auto_generated                             ; work         ;
;                |altsyncram_9g31:altsyncram4| ; 0 (0)             ; 0 (0)        ; 36          ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4|shift_taps_m1m:auto_generated|altsyncram_9g31:altsyncram4 ; work         ;
;                |cntr_kkf:cntr1|              ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4|shift_taps_m1m:auto_generated|cntr_kkf:cntr1              ; work         ;
;          |altsyncram:datastore_rtl_0|        ; 0 (0)             ; 0 (0)        ; 6156        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0                                                            ; work         ;
;             |altsyncram_tui1:auto_generated| ; 0 (0)             ; 0 (0)        ; 6156        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0|altsyncram_tui1:auto_generated                             ; work         ;
;       |VIC20_PS2_IF:keybd|                   ; 243 (137)         ; 150 (92)     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd                                                                                            ; work         ;
;          |altsyncram:Mux8_rtl_3|             ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3                                                                      ; work         ;
;             |altsyncram_dru:auto_generated|  ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3|altsyncram_dru:auto_generated                                        ; work         ;
;          |ps2kbd:u_kbd|                      ; 106 (106)         ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd                                                                               ; work         ;
;       |VIC20_VIC:vic|                        ; 446 (446)         ; 327 (327)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|VIC20:inst|VIC20_VIC:vic                                                                                                 ; work         ;
;    |altpll0:inst1|                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|altpll0:inst1                                                                                                            ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |toplevel|altpll0:inst1|altpll:altpll_component                                                                                    ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; Name                                                                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+
; VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1|altsyncram_juu:auto_generated|ALTSYNCRAM                                 ; AUTO ; ROM              ; 8192         ; 24           ; --           ; --           ; 196608 ; toplevel0.rtl.mif ;
; VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2|altsyncram_4tu:auto_generated|ALTSYNCRAM                                   ; AUTO ; ROM              ; 4096         ; 8            ; --           ; --           ; 32768  ; toplevel1.rtl.mif ;
; VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4|shift_taps_m1m:auto_generated|altsyncram_9g31:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 12           ; 3            ; 12           ; 36     ; None              ;
; VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0|altsyncram_tui1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; 513          ; 12           ; 513          ; 12           ; 6156   ; None              ;
; VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3|altsyncram_dru:auto_generated|ALTSYNCRAM                                        ; AUTO ; ROM              ; 256          ; 10           ; --           ; --           ; 2560   ; toplevel2.rtl.mif ;
+-------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; rtl~0                                                  ;   ;
; Number of logic cells representing combinational loops ; 1 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; inst/SRAM_ADDR_OUT[13..17]              ; Stuck at GND due to stuck port data_in ;
; inst/via2/ca1_ip_reg                    ; Stuck at GND due to stuck port data_in ;
; inst/via1/cb2_ip_reg                    ; Stuck at GND due to stuck port data_in ;
; inst/vic/light_pen_in_t1                ; Stuck at GND due to stuck port data_in ;
; inst/cpu/SO_n_o                         ; Lost fanout                            ;
; inst/vic/light_pen_in_t2                ; Stuck at GND due to stuck port data_in ;
; inst/via2/ca1_irq                       ; Stuck at GND due to stuck port data_in ;
; inst/via1/cb2_irq                       ; Stuck at GND due to stuck port data_in ;
; inst/via1/t2_pb6                        ; Stuck at GND due to stuck port data_in ;
; inst/cpu/Mode_r[0..1]                   ; Stuck at GND due to stuck port data_in ;
; inst/via1/t2_pb6_t1                     ; Stuck at GND due to stuck port data_in ;
; inst/ena_4                              ; Merged with inst/clk_4                 ;
; inst/SRAM_DATA[7]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[6]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[5]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[4]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[3]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[2]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[1]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/SRAM_DATA[0]~en                    ; Merged with inst/SRAM_WE_OUT           ;
; inst/via2/t2_w_reset_int                ; Merged with inst/via2/t2_load_counter  ;
; inst/via1/p2_h_t1                       ; Merged with inst/via2/p2_h_t1          ;
; inst/via1/r_ira[0..4]                   ; Merged with inst/via1/r_ira[5]         ;
; inst/via1/r_irb[0..6]                   ; Merged with inst/via1/r_irb[7]         ;
; inst/via1/t2_w_reset_int                ; Merged with inst/via1/t2_load_counter  ;
; inst/vic/r_x_lightpen[5]                ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/vic/r_y_lightpen[1]                ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/vic/r_x_lightpen[0..2,4,6]         ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/vic/r_y_lightpen[2,4..7]           ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/vic/r_x_lightpen[3]                ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/vic/r_y_lightpen[3]                ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/vic/r_x_lightpen[7]                ; Merged with inst/vic/r_y_lightpen[0]   ;
; inst/via1/r_ira[5]                      ; Stuck at GND due to stuck port data_in ;
; inst/via1/r_irb[7]                      ; Stuck at GND due to stuck port data_in ;
; inst/vic/r_y_lightpen[0]                ; Stuck at GND due to stuck port data_in ;
; inst/via1/phase[0]                      ; Merged with inst/via2/phase[0]         ;
; inst/via1/phase[1]                      ; Merged with inst/via2/phase[1]         ;
; inst/vic/noise_sg                       ; Merged with inst/vic/noise_gen[10]     ;
; inst/keybd/rowcol[0..2,4..7]            ; Lost fanout                            ;
; inst/char_rom/DATA[0..3,7]              ; Lost fanout                            ;
; inst/basic_rom/DATA[7]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[7]                 ; Lost fanout                            ;
; inst/basic_rom/DATA[6]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[6]                 ; Lost fanout                            ;
; inst/char_rom/DATA[6]                   ; Lost fanout                            ;
; inst/basic_rom/DATA[5]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[5]                 ; Lost fanout                            ;
; inst/char_rom/DATA[5]                   ; Lost fanout                            ;
; inst/basic_rom/DATA[4]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[4]                 ; Lost fanout                            ;
; inst/char_rom/DATA[4]                   ; Lost fanout                            ;
; inst/basic_rom/DATA[3]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[3]                 ; Lost fanout                            ;
; inst/basic_rom/DATA[2]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[2]                 ; Lost fanout                            ;
; inst/basic_rom/DATA[1]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[1]                 ; Lost fanout                            ;
; inst/basic_rom/DATA[0]                  ; Lost fanout                            ;
; inst/kernal_rom/DATA[0]                 ; Lost fanout                            ;
; inst/game_rom/DATA[0..7]                ; Lost fanout                            ;
; inst/keybd/rowcol[2]~63                 ; Lost fanout                            ;
; inst/keybd/rowcol[2]~64                 ; Lost fanout                            ;
; inst/keybd/rowcol[1]~67                 ; Lost fanout                            ;
; inst/keybd/rowcol[0]~69                 ; Lost fanout                            ;
; inst/keybd/rowcol[0]~70                 ; Lost fanout                            ;
; inst/keybd/rowcol[6]~72                 ; Lost fanout                            ;
; inst/keybd/rowcol[5]~74                 ; Lost fanout                            ;
; inst/keybd/rowcol[4]~76                 ; Lost fanout                            ;
; inst/keybd/rowcol[4]~77                 ; Lost fanout                            ;
; inst/keybd/rowcol[7]~79                 ; Lost fanout                            ;
; inst/u_dblscan/datastore~28             ; Merged with inst/clk_4                 ;
; inst/u_dblscan/datastore~56             ; Merged with inst/u_dblscan/hpos_o[8]   ;
; inst/u_dblscan/datastore~53             ; Merged with inst/u_dblscan/hpos_o[7]   ;
; inst/u_dblscan/datastore~50             ; Merged with inst/u_dblscan/hpos_o[6]   ;
; inst/u_dblscan/datastore~47             ; Merged with inst/u_dblscan/hpos_o[5]   ;
; inst/u_dblscan/datastore~44             ; Merged with inst/u_dblscan/hpos_o[4]   ;
; inst/u_dblscan/datastore~41             ; Merged with inst/u_dblscan/hpos_o[3]   ;
; inst/u_dblscan/datastore~38             ; Merged with inst/u_dblscan/hpos_o[2]   ;
; inst/u_dblscan/datastore~35             ; Merged with inst/u_dblscan/hpos_o[1]   ;
; inst/u_dblscan/datastore~32             ; Merged with inst/u_dblscan/hpos_o[0]   ;
; inst/u_dblscan/datastore~59             ; Merged with inst/u_dblscan/bank_o      ;
; inst/keybd/rowcol[1]~68                 ; Merged with inst/keybd/rowcol[2]~65    ;
; inst/keybd/rowcol[0]~71                 ; Merged with inst/keybd/rowcol[2]~65    ;
; inst/keybd/rowcol[6]~73                 ; Merged with inst/keybd/rowcol[2]~65    ;
; inst/keybd/rowcol[5]~75                 ; Merged with inst/keybd/rowcol[2]~65    ;
; inst/keybd/rowcol[4]~78                 ; Merged with inst/keybd/rowcol[2]~65    ;
; inst/keybd/rowcol[7]~80                 ; Merged with inst/keybd/rowcol[2]~65    ;
; inst/VIDEO_B_OUT[0..3]                  ; Lost fanout                            ;
; inst/VIDEO_G_OUT[0..3]                  ; Lost fanout                            ;
; inst/VIDEO_R_OUT[0..3]                  ; Lost fanout                            ;
; inst/u_dblscan/O_B[0..3]                ; Lost fanout                            ;
; inst/u_dblscan/O_G[0..3]                ; Lost fanout                            ;
; inst/u_dblscan/O_R[0..3]                ; Lost fanout                            ;
; inst/u_dblscan/rgb_out[0..11]           ; Lost fanout                            ;
; inst/vic/audio_div[0]                   ; Merged with inst/vic/hcnt[0]           ;
; inst/vic/audio_div[1]                   ; Merged with inst/vic/hcnt[1]           ;
; inst/cpu/S[8..15]                       ; Lost fanout                            ;
; inst/vic/audio_div[9]                   ; Lost fanout                            ;
; Total Number of Removed Registers = 174 ;                                        ;
+-----------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+--------------------------+---------------------------+---------------------------------------------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register                                    ;
+--------------------------+---------------------------+---------------------------------------------------------------------------+
; inst/via1/r_ira[5]       ; Stuck at GND              ; inst/basic_rom/DATA[5], inst/kernal_rom/DATA[5], inst/basic_rom/DATA[4],  ;
;                          ; due to stuck port data_in ; inst/kernal_rom/DATA[4], inst/basic_rom/DATA[2], inst/kernal_rom/DATA[2], ;
;                          ;                           ; inst/basic_rom/DATA[0], inst/kernal_rom/DATA[0]                           ;
; inst/via2/ca1_ip_reg     ; Stuck at GND              ; inst/via2/ca1_irq, inst/basic_rom/DATA[1], inst/kernal_rom/DATA[1]        ;
;                          ; due to stuck port data_in ;                                                                           ;
; inst/via1/cb2_ip_reg     ; Stuck at GND              ; inst/via1/cb2_irq, inst/basic_rom/DATA[3], inst/kernal_rom/DATA[3]        ;
;                          ; due to stuck port data_in ;                                                                           ;
; inst/via1/r_irb[7]       ; Stuck at GND              ; inst/basic_rom/DATA[7], inst/basic_rom/DATA[6]                            ;
;                          ; due to stuck port data_in ;                                                                           ;
; inst/vic/light_pen_in_t1 ; Stuck at GND              ; inst/vic/r_y_lightpen[0]                                                  ;
;                          ; due to stuck port data_in ;                                                                           ;
+--------------------------+---------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1109  ;
; Number of registers using Synchronous Clear  ; 19    ;
; Number of registers using Synchronous Load   ; 139   ;
; Number of registers using Asynchronous Clear ; 348   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 987   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------+
; Inverted Register Statistics                                       ;
+----------------------------------------------------------+---------+
; Inverted Register                                        ; Fan out ;
+----------------------------------------------------------+---------+
; VIC20:inst|SRAM_WE_OUT                                   ; 9       ;
; VIC20:inst|T65:cpu|R_W_n                                 ; 8       ;
; VIC20:inst|clk_4                                         ; 666     ;
; VIC20:inst|T65:cpu|MCycle[0]                             ; 41      ;
; VIC20:inst|T65:cpu|RstCycle                              ; 6       ;
; VIC20:inst|T65:cpu|ALU_Op_r[3]                           ; 31      ;
; VIC20:inst|T65:cpu|ALU_Op_r[2]                           ; 19      ;
; VIC20:inst|VIC20_VIC:vic|r_num_rows[2]                   ; 3       ;
; VIC20:inst|VIC20_VIC:vic|r_reverse_mode                  ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_x_offset[3]                   ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_screen_mem[4]                 ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_screen_mem[0]                 ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_y_offset[2]                   ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_num_rows[1]                   ; 3       ;
; VIC20:inst|VIC20_VIC:vic|r_x_offset[2]                   ; 3       ;
; VIC20:inst|VIC20_VIC:vic|r_num_cols[2]                   ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_y_offset[1]                   ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_num_rows[0]                   ; 3       ;
; VIC20:inst|VIC20_VIC:vic|r_border_colour[1]              ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_num_cols[1]                   ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_border_colour[0]              ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_num_cols[4]                   ; 2       ;
; VIC20:inst|M6522:via2|sr_cb1_oe_l                        ; 2       ;
; VIC20:inst|M6522:via1|sr_cb1_oe_l                        ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_screen_mem[1]                 ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_backgnd_colour[0]             ; 2       ;
; VIC20:inst|VIC20_PS2_IF:keybd|RESTORE                    ; 3       ;
; VIC20:inst|VIC20_VIC:vic|r_y_offset[5]                   ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_num_rows[4]                   ; 3       ;
; VIC20:inst|VIC20_VIC:vic|r_screen_mem[2]                 ; 2       ;
; VIC20:inst|VIC20_VIC:vic|r_screen_mem[3]                 ; 2       ;
; VIC20:inst|VIC20_VIC:vic|vblank                          ; 25      ;
; VIC20:inst|M6522:via1|sr_strobe                          ; 5       ;
; VIC20:inst|M6522:via2|sr_strobe                          ; 5       ;
; VIC20:inst|M6522:via2|sr_out                             ; 2       ;
; VIC20:inst|VIC20_PS2_IF:keybd|reset_cnt[4]               ; 15      ;
; VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|PS2_Clk_r[1]  ; 2       ;
; VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|PS2_Clk_r[0]  ; 3       ;
; VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|PS2_Clk_State ; 2       ;
; VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|PS2_Data_r[1] ; 1       ;
; VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|PS2_Data_r[0] ; 2       ;
; Total number of inverted registers = 41                  ;         ;
+----------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via2|r_irb[2]                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via2|t1c[7]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via1|t1c[4]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via2|t2c[2]                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via1|t2c[3]                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|last_matrix_cnt[1]              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|last_matrix_cnt[11]             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|reset_cnt[2]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|op_cnt[1]                       ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|Cnt[19]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|VIC20:inst|T65:cpu|DL[7]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|ram45_dout[6]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|ram67_dout[5]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|O_ADDR[5]                       ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|h_char_cnt[0]                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|Press         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |toplevel|VIC20:inst|T65:cpu|BAH[0]                                ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |toplevel|VIC20:inst|T65:cpu|AD[2]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_DBLSCAN:u_dblscan|vs_cnt[0]             ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|O_DATA[5]                       ;
; 5:1                ; 10 bits   ; 30 LEs        ; 10 LEs               ; 20 LEs                 ; Yes        ; |toplevel|VIC20:inst|VIC20_VIC:vic|v_char_cnt[0]                   ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |toplevel|VIC20:inst|T65:cpu|BAL[5]                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |toplevel|VIC20:inst|T65:cpu|BAL[0]                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |toplevel|VIC20:inst|SRAM_ADDR_OUT[12]                             ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |toplevel|VIC20:inst|T65:cpu|PC[4]                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|RX_Bit_Cnt[0] ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via2|r_sr[7]                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |toplevel|VIC20:inst|M6522:via1|r_sr[6]                            ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; Yes        ; |toplevel|VIC20:inst|T65:cpu|PC[12]                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|Cnt[31]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|Mux65                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|Mux75                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|T65_MCode:mcode|Mux103                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|T65_MCode:mcode|Mux139                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|ram_din[1]                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|VIC20_VIC:vic|Mux101                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|T65_MCode:mcode|Mux139                ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|Mux84                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|VIC20_PS2_IF:keybd|Mux23                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|VIC20_VIC:vic|Mux95                           ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|Mux47                                 ;
; 9:1                ; 4 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |toplevel|VIC20:inst|v_data[6]                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|T65_ALU:alu|Mux7                      ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |toplevel|VIC20:inst|v_data_read_mux[4]                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |toplevel|VIC20:inst|v_data_read_mux[3]                            ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|T65_ALU:alu|Mux4                      ;
; 15:1               ; 3 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |toplevel|VIC20:inst|T65:cpu|T65_ALU:alu|Mux0                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0|altsyncram_tui1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1|altsyncram_juu:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2|altsyncram_4tu:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3|altsyncram_dru:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4|shift_taps_m1m:auto_generated|altsyncram_9g31:altsyncram4 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VIC20:inst|VIC20_VIC:vic ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; k_offset       ; 10000 ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------+
; Parameter Name                ; Value             ; Type                           ;
+-------------------------------+-------------------+--------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                        ;
; INCLK0_INPUT_FREQUENCY        ; 18518             ; Signed Integer                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                        ;
; LOCK_LOW                      ; 1                 ; Untyped                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                        ;
; SKIP_VCO                      ; OFF               ; Untyped                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                        ;
; BANDWIDTH                     ; 0                 ; Untyped                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                        ;
; CLK0_MULTIPLY_BY              ; 17                ; Signed Integer                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                        ;
; CLK0_DIVIDE_BY                ; 54                ; Signed Integer                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                        ;
; VCO_MIN                       ; 0                 ; Untyped                        ;
; VCO_MAX                       ; 0                 ; Untyped                        ;
; VCO_CENTER                    ; 0                 ; Untyped                        ;
; PFD_MIN                       ; 0                 ; Untyped                        ;
; PFD_MAX                       ; 0                 ; Untyped                        ;
; M_INITIAL                     ; 0                 ; Untyped                        ;
; M                             ; 0                 ; Untyped                        ;
; N                             ; 1                 ; Untyped                        ;
; M2                            ; 1                 ; Untyped                        ;
; N2                            ; 1                 ; Untyped                        ;
; SS                            ; 1                 ; Untyped                        ;
; C0_HIGH                       ; 0                 ; Untyped                        ;
; C1_HIGH                       ; 0                 ; Untyped                        ;
; C2_HIGH                       ; 0                 ; Untyped                        ;
; C3_HIGH                       ; 0                 ; Untyped                        ;
; C4_HIGH                       ; 0                 ; Untyped                        ;
; C5_HIGH                       ; 0                 ; Untyped                        ;
; C6_HIGH                       ; 0                 ; Untyped                        ;
; C7_HIGH                       ; 0                 ; Untyped                        ;
; C8_HIGH                       ; 0                 ; Untyped                        ;
; C9_HIGH                       ; 0                 ; Untyped                        ;
; C0_LOW                        ; 0                 ; Untyped                        ;
; C1_LOW                        ; 0                 ; Untyped                        ;
; C2_LOW                        ; 0                 ; Untyped                        ;
; C3_LOW                        ; 0                 ; Untyped                        ;
; C4_LOW                        ; 0                 ; Untyped                        ;
; C5_LOW                        ; 0                 ; Untyped                        ;
; C6_LOW                        ; 0                 ; Untyped                        ;
; C7_LOW                        ; 0                 ; Untyped                        ;
; C8_LOW                        ; 0                 ; Untyped                        ;
; C9_LOW                        ; 0                 ; Untyped                        ;
; C0_INITIAL                    ; 0                 ; Untyped                        ;
; C1_INITIAL                    ; 0                 ; Untyped                        ;
; C2_INITIAL                    ; 0                 ; Untyped                        ;
; C3_INITIAL                    ; 0                 ; Untyped                        ;
; C4_INITIAL                    ; 0                 ; Untyped                        ;
; C5_INITIAL                    ; 0                 ; Untyped                        ;
; C6_INITIAL                    ; 0                 ; Untyped                        ;
; C7_INITIAL                    ; 0                 ; Untyped                        ;
; C8_INITIAL                    ; 0                 ; Untyped                        ;
; C9_INITIAL                    ; 0                 ; Untyped                        ;
; C0_MODE                       ; BYPASS            ; Untyped                        ;
; C1_MODE                       ; BYPASS            ; Untyped                        ;
; C2_MODE                       ; BYPASS            ; Untyped                        ;
; C3_MODE                       ; BYPASS            ; Untyped                        ;
; C4_MODE                       ; BYPASS            ; Untyped                        ;
; C5_MODE                       ; BYPASS            ; Untyped                        ;
; C6_MODE                       ; BYPASS            ; Untyped                        ;
; C7_MODE                       ; BYPASS            ; Untyped                        ;
; C8_MODE                       ; BYPASS            ; Untyped                        ;
; C9_MODE                       ; BYPASS            ; Untyped                        ;
; C0_PH                         ; 0                 ; Untyped                        ;
; C1_PH                         ; 0                 ; Untyped                        ;
; C2_PH                         ; 0                 ; Untyped                        ;
; C3_PH                         ; 0                 ; Untyped                        ;
; C4_PH                         ; 0                 ; Untyped                        ;
; C5_PH                         ; 0                 ; Untyped                        ;
; C6_PH                         ; 0                 ; Untyped                        ;
; C7_PH                         ; 0                 ; Untyped                        ;
; C8_PH                         ; 0                 ; Untyped                        ;
; C9_PH                         ; 0                 ; Untyped                        ;
; L0_HIGH                       ; 1                 ; Untyped                        ;
; L1_HIGH                       ; 1                 ; Untyped                        ;
; G0_HIGH                       ; 1                 ; Untyped                        ;
; G1_HIGH                       ; 1                 ; Untyped                        ;
; G2_HIGH                       ; 1                 ; Untyped                        ;
; G3_HIGH                       ; 1                 ; Untyped                        ;
; E0_HIGH                       ; 1                 ; Untyped                        ;
; E1_HIGH                       ; 1                 ; Untyped                        ;
; E2_HIGH                       ; 1                 ; Untyped                        ;
; E3_HIGH                       ; 1                 ; Untyped                        ;
; L0_LOW                        ; 1                 ; Untyped                        ;
; L1_LOW                        ; 1                 ; Untyped                        ;
; G0_LOW                        ; 1                 ; Untyped                        ;
; G1_LOW                        ; 1                 ; Untyped                        ;
; G2_LOW                        ; 1                 ; Untyped                        ;
; G3_LOW                        ; 1                 ; Untyped                        ;
; E0_LOW                        ; 1                 ; Untyped                        ;
; E1_LOW                        ; 1                 ; Untyped                        ;
; E2_LOW                        ; 1                 ; Untyped                        ;
; E3_LOW                        ; 1                 ; Untyped                        ;
; L0_INITIAL                    ; 1                 ; Untyped                        ;
; L1_INITIAL                    ; 1                 ; Untyped                        ;
; G0_INITIAL                    ; 1                 ; Untyped                        ;
; G1_INITIAL                    ; 1                 ; Untyped                        ;
; G2_INITIAL                    ; 1                 ; Untyped                        ;
; G3_INITIAL                    ; 1                 ; Untyped                        ;
; E0_INITIAL                    ; 1                 ; Untyped                        ;
; E1_INITIAL                    ; 1                 ; Untyped                        ;
; E2_INITIAL                    ; 1                 ; Untyped                        ;
; E3_INITIAL                    ; 1                 ; Untyped                        ;
; L0_MODE                       ; BYPASS            ; Untyped                        ;
; L1_MODE                       ; BYPASS            ; Untyped                        ;
; G0_MODE                       ; BYPASS            ; Untyped                        ;
; G1_MODE                       ; BYPASS            ; Untyped                        ;
; G2_MODE                       ; BYPASS            ; Untyped                        ;
; G3_MODE                       ; BYPASS            ; Untyped                        ;
; E0_MODE                       ; BYPASS            ; Untyped                        ;
; E1_MODE                       ; BYPASS            ; Untyped                        ;
; E2_MODE                       ; BYPASS            ; Untyped                        ;
; E3_MODE                       ; BYPASS            ; Untyped                        ;
; L0_PH                         ; 0                 ; Untyped                        ;
; L1_PH                         ; 0                 ; Untyped                        ;
; G0_PH                         ; 0                 ; Untyped                        ;
; G1_PH                         ; 0                 ; Untyped                        ;
; G2_PH                         ; 0                 ; Untyped                        ;
; G3_PH                         ; 0                 ; Untyped                        ;
; E0_PH                         ; 0                 ; Untyped                        ;
; E1_PH                         ; 0                 ; Untyped                        ;
; E2_PH                         ; 0                 ; Untyped                        ;
; E3_PH                         ; 0                 ; Untyped                        ;
; M_PH                          ; 0                 ; Untyped                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                        ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                        ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLK6                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK7                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK8                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_CLK9                     ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                        ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                        ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                        ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                        ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                 ;
+-------------------------------+-------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 12                   ; Untyped                                            ;
; WIDTHAD_A                          ; 10                   ; Untyped                                            ;
; NUMWORDS_A                         ; 513                  ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 12                   ; Untyped                                            ;
; WIDTHAD_B                          ; 10                   ; Untyped                                            ;
; NUMWORDS_B                         ; 513                  ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_tui1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1 ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                         ;
; WIDTH_A                            ; 24                   ; Untyped                                         ;
; WIDTHAD_A                          ; 13                   ; Untyped                                         ;
; NUMWORDS_A                         ; 8192                 ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; toplevel0.rtl.mif    ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_juu       ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2 ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                       ;
; WIDTHAD_A                          ; 12                   ; Untyped                                       ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; toplevel1.rtl.mif    ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_4tu       ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3 ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                  ;
; WIDTHAD_A                          ; 8                    ; Untyped                                  ;
; NUMWORDS_A                         ; 256                  ; Untyped                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; toplevel2.rtl.mif    ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_dru       ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4 ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                       ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                       ;
; WIDTH          ; 12             ; Untyped                                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_m1m ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                         ;
+----------------------------+----------------------------------------------------------------+
; Name                       ; Value                                                          ;
+----------------------------+----------------------------------------------------------------+
; Number of entity instances ; 1                                                              ;
; Entity Instance            ; VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4 ;
;     -- NUMBER_OF_TAPS      ; 1                                                              ;
;     -- TAP_DISTANCE        ; 3                                                              ;
;     -- WIDTH               ; 12                                                             ;
+----------------------------+----------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 7.1 Build 156 04/30/2007 SJ Web Edition
    Info: Processing started: Sun Dec 21 18:19:38 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vic20 -c vic20
Info: Parallel compilation will use up to 4 processor(s)
Info: Found 1 design units, including 0 entities, in source file ../source/T65_Pack.vhd
    Info: Found design unit 1: T65_Pack
Info: Found 2 design units, including 1 entities, in source file ../source/T65.vhd
    Info: Found design unit 1: T65-rtl
    Info: Found entity 1: T65
Info: Found 2 design units, including 1 entities, in source file ../source/T65_ALU.vhd
    Info: Found design unit 1: T65_ALU-rtl
    Info: Found entity 1: T65_ALU
Info: Found 2 design units, including 1 entities, in source file ../source/T65_MCode.vhd
    Info: Found design unit 1: T65_MCode-rtl
    Info: Found entity 1: T65_MCode
Info: Found 2 design units, including 1 entities, in source file ../roms/vic20_game.vhd
    Info: Found design unit 1: VIC20_GAME_ROM-RTL
    Info: Found entity 1: VIC20_GAME_ROM
Info: Found 2 design units, including 1 entities, in source file ../source/clock_diviner.vhd
    Info: Found design unit 1: clock_div-RTL
    Info: Found entity 1: clock_div
Info: Found 2 design units, including 1 entities, in source file ../source/vic20_chars.vhd
    Info: Found design unit 1: VIC20_CHAR_ROM-RTL
    Info: Found entity 1: VIC20_CHAR_ROM
Info: Found 2 design units, including 1 entities, in source file ../source/vic20_dblscan.vhd
    Info: Found design unit 1: VIC20_DBLSCAN-RTL
    Info: Found entity 1: VIC20_DBLSCAN
Info: Found 2 design units, including 1 entities, in source file ../roms/vic20_basic.vhd
    Info: Found design unit 1: VIC20_BASIC_ROM-RTL
    Info: Found entity 1: VIC20_BASIC_ROM
Info: Found 2 design units, including 1 entities, in source file ../roms/vic20_kernal.vhd
    Info: Found design unit 1: VIC20_KERNAL_ROM-RTL
    Info: Found entity 1: VIC20_KERNAL_ROM
Info: Found 2 design units, including 1 entities, in source file ../source/vic20_vic.vhd
    Info: Found design unit 1: VIC20_VIC-RTL
    Info: Found entity 1: VIC20_VIC
Info: Found 2 design units, including 1 entities, in source file ../source/m6522.vhd
    Info: Found design unit 1: M6522-RTL
    Info: Found entity 1: M6522
Info: Found 2 design units, including 1 entities, in source file ../source/m6522_tb.vhd
    Info: Found design unit 1: M6522_TB-SIM
    Info: Found entity 1: M6522_TB
Info: Found 2 design units, including 0 entities, in source file ../source/pkg_vic20.vhd
    Info: Found design unit 1: pkg_vic20
    Info: Found design unit 2: pkg_vic20-body
Info: Found 2 design units, including 1 entities, in source file ../source/ps2kbd.vhd
    Info: Found design unit 1: ps2kbd-rtl
    Info: Found entity 1: ps2kbd
Info: Found 2 design units, including 1 entities, in source file ../source/vic20.vhd
    Info: Found design unit 1: VIC20-RTL
    Info: Found entity 1: VIC20
Info: Found 2 design units, including 1 entities, in source file ../source/vic20_ps2_if.vhd
    Info: Found design unit 1: VIC20_PS2_IF-RTL
    Info: Found entity 1: VIC20_PS2_IF
Info: Found 2 design units, including 1 entities, in source file ../source/vic20_roms.vhd
    Info: Found design unit 1: VIC20_ROMS-RTL
    Info: Found entity 1: VIC20_ROMS
Info: Found 2 design units, including 1 entities, in source file ../source/vic20_tb.vhd
    Info: Found design unit 1: VIC20_TB-Sim
    Info: Found entity 1: VIC20_TB
Info: Found 1 design units, including 1 entities, in source file toplevel.bdf
    Info: Found entity 1: toplevel
Info: Elaborating entity "toplevel" for the top level hierarchy
Warning: Pin "FL_OE_N" is missing source
Warning: Pin "FL_CE_N" is missing source
Warning: Pin "FL_WE_N" is missing source
Info: Elaborating entity "VIC20" for hierarchy "VIC20:inst"
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(180): object "cass_write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(195): object "serial_atn_out_l" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(203): object "user_port_cb1_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(204): object "user_port_cb1_oe_l" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(206): object "user_port_cb2_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(207): object "user_port_cb2_oe_l" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(209): object "user_port_out" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at vic20.vhd(210): object "user_port_oe_l" assigned a value but never read
Warning (10037): Verilog HDL or VHDL warning at vic20.vhd(911): conditional expression evaluates to a constant
Warning (10034): Output port "O_FLASH_ADDR[21]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[20]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[19]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[18]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[17]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[16]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[15]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[14]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[13]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[12]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[11]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[10]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[9]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[8]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[7]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[6]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[5]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[4]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[3]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[2]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[1]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_ADDR[0]" at vic20.vhd(79) has no driver
Warning (10034): Output port "O_FLASH_CE_L" at vic20.vhd(81) has no driver
Warning (10034): Output port "O_FLASH_OE_L" at vic20.vhd(82) has no driver
Warning (10034): Output port "O_FLASH_WE_L" at vic20.vhd(83) has no driver
Warning (10034): Output port "O_FLASH_BYTE" at vic20.vhd(84) has no driver
Info: Elaborating entity "T65" for hierarchy "VIC20:inst|T65:cpu"
Warning (10036): Verilog HDL or VHDL warning at T65.vhd(90): object "D" assigned a value but never read
Warning (10620): VHDL warning at T65.vhd(166): comparison between unequal length operands always returns TRUE
Info: Elaborating entity "T65_MCode" for hierarchy "VIC20:inst|T65:cpu|T65_MCode:mcode"
Info: Elaborating entity "T65_ALU" for hierarchy "VIC20:inst|T65:cpu|T65_ALU:alu"
Info: Elaborating entity "VIC20_VIC" for hierarchy "VIC20:inst|VIC20_VIC:vic"
Info: Elaborating entity "M6522" for hierarchy "VIC20:inst|M6522:via1"
Info: Elaborating entity "VIC20_PS2_IF" for hierarchy "VIC20:inst|VIC20_PS2_IF:keybd"
Info: Elaborating entity "ps2kbd" for hierarchy "VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd"
Info: Elaborating entity "VIC20_CHAR_ROM" for hierarchy "VIC20:inst|VIC20_CHAR_ROM:char_rom"
Info: Elaborating entity "VIC20_BASIC_ROM" for hierarchy "VIC20:inst|VIC20_BASIC_ROM:basic_rom"
Info: Elaborating entity "VIC20_KERNAL_ROM" for hierarchy "VIC20:inst|VIC20_KERNAL_ROM:kernal_rom"
Info: Elaborating entity "VIC20_GAME_ROM" for hierarchy "VIC20:inst|VIC20_GAME_ROM:game_rom"
Info: Elaborating entity "VIC20_DBLSCAN" for hierarchy "VIC20:inst|VIC20_DBLSCAN:u_dblscan"
Warning (10492): VHDL Process Statement warning at vic20_dblscan.vhd(164): signal "CLK" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning: Using design file altpll0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst1"
Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/71/quartus/libraries/megafunctions/altpll.tdf
    Info: Found entity 1: altpll
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst1|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst1|altpll:altpll_component"
Warning: Node "VIC20:inst|B_FLASH_DATA[0]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[1]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[2]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[3]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[4]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[5]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[6]" is stuck at GND because node is in wire loop and does not have a source
Warning: Node "VIC20:inst|B_FLASH_DATA[7]" is stuck at GND because node is in wire loop and does not have a source
Warning: Reduced register "VIC20:inst|SRAM_ADDR_OUT[13]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|SRAM_ADDR_OUT[14]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|SRAM_ADDR_OUT[15]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|SRAM_ADDR_OUT[16]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|SRAM_ADDR_OUT[17]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via2|ca1_ip_reg" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via1|cb2_ip_reg" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|VIC20_VIC:vic|light_pen_in_t1" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|VIC20_VIC:vic|light_pen_in_t2" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via2|ca1_irq" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via1|cb2_irq" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via1|t2_pb6" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|T65:cpu|Mode_r[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|T65:cpu|Mode_r[0]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via1|t2_pb6_t1" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "VIC20:inst|ena_4" merged to single register "VIC20:inst|clk_4"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[7]~en" merged to single register "VIC20:inst|SRAM_WE_OUT", power-up level changed
    Info: Duplicate register "VIC20:inst|SRAM_DATA[6]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[5]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[4]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[3]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[2]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[1]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|SRAM_DATA[0]~en" merged to single register "VIC20:inst|SRAM_WE_OUT"
    Info: Duplicate register "VIC20:inst|M6522:via2|t2_w_reset_int" merged to single register "VIC20:inst|M6522:via2|t2_load_counter"
    Info: Duplicate register "VIC20:inst|M6522:via1|p2_h_t1" merged to single register "VIC20:inst|M6522:via2|p2_h_t1"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_ira[4]" merged to single register "VIC20:inst|M6522:via1|r_ira[5]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_ira[0]" merged to single register "VIC20:inst|M6522:via1|r_ira[5]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_ira[3]" merged to single register "VIC20:inst|M6522:via1|r_ira[5]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_ira[2]" merged to single register "VIC20:inst|M6522:via1|r_ira[5]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_ira[1]" merged to single register "VIC20:inst|M6522:via1|r_ira[5]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[6]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[5]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[4]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[3]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[2]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[1]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|r_irb[0]" merged to single register "VIC20:inst|M6522:via1|r_irb[7]"
    Info: Duplicate register "VIC20:inst|M6522:via1|t2_w_reset_int" merged to single register "VIC20:inst|M6522:via1|t2_load_counter"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[5]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[1]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[4]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[2]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[0]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[1]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[6]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[6]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[7]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[5]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[2]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[4]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[3]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[3]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|r_x_lightpen[7]" merged to single register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]"
Warning: Reduced register "VIC20:inst|M6522:via1|r_ira[5]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|M6522:via1|r_irb[7]" with stuck data_in port to stuck value GND
Warning: Reduced register "VIC20:inst|VIC20_VIC:vic|r_y_lightpen[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "VIC20:inst|M6522:via1|phase[0]" merged to single register "VIC20:inst|M6522:via2|phase[0]"
    Info: Duplicate register "VIC20:inst|M6522:via1|phase[1]" merged to single register "VIC20:inst|M6522:via2|phase[1]"
Info: Duplicate registers merged to single register
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|noise_sg" merged to single register "VIC20:inst|VIC20_VIC:vic|noise_gen[10]"
Warning: Created node "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~27" as a RAM by generating the altsyncram megafunction to implement register logic with M512/M-LAB, M4K/M9K, or M-RAM/M144K memory block; therefore the pass-through logic has been added
Info: Duplicate registers merged to single register
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~28" merged to single register "VIC20:inst|clk_4", power-up level changed
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~56" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[8]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~53" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[7]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~50" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[6]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~47" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[5]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~44" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[4]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~41" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[3]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~38" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[2]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~35" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[1]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~32" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|hpos_o[0]"
    Info: Duplicate register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~59" merged to single register "VIC20:inst|VIC20_DBLSCAN:u_dblscan|bank_o"
    Info: Duplicate register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[1]~68" merged to single register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[2]~65"
    Info: Duplicate register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[0]~71" merged to single register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[2]~65"
    Info: Duplicate register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[6]~73" merged to single register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[2]~65"
    Info: Duplicate register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[5]~75" merged to single register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[2]~65"
    Info: Duplicate register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[4]~78" merged to single register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[2]~65"
    Info: Duplicate register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[7]~80" merged to single register "VIC20:inst|VIC20_PS2_IF:keybd|rowcol[2]~65", power-up level changed
Info: Duplicate registers merged to single register
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|audio_div[0]" merged to single register "VIC20:inst|VIC20_VIC:vic|hcnt[0]"
    Info: Duplicate register "VIC20:inst|VIC20_VIC:vic|audio_div[1]" merged to single register "VIC20:inst|VIC20_VIC:vic|hcnt[1]"
Info: Inferred 5 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "VIC20:inst|VIC20_DBLSCAN:u_dblscan|datastore~27" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 10
        Info: Parameter NUMWORDS_A set to 513
        Info: Parameter WIDTH_B set to 12
        Info: Parameter WIDTHAD_B set to 10
        Info: Parameter NUMWORDS_B set to 513
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info: Inferred altsyncram megafunction from the following design logic: "VIC20:inst|VIC20_BASIC_ROM:basic_rom|Mux7~8191"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 24
        Info: Parameter WIDTHAD_A set to 13
        Info: Parameter NUMWORDS_A set to 8192
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to toplevel0.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "VIC20:inst|VIC20_CHAR_ROM:char_rom|Mux7~4095"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 8
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to toplevel1.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "VIC20:inst|VIC20_PS2_IF:keybd|Mux8~255"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 10
        Info: Parameter WIDTHAD_A set to 8
        Info: Parameter NUMWORDS_A set to 256
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to toplevel2.rtl.mif
    Info: Inferred altshift_taps megafunction from the following design logic: "VIC20:inst|VIC20_DBLSCAN:u_dblscan|rgb_out[11]~12"
        Info: Parameter NUMBER_OF_TAPS set to 1
        Info: Parameter TAP_DISTANCE set to 3
        Info: Parameter WIDTH set to 12
Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/71/quartus/libraries/megafunctions/altsyncram.tdf
    Info: Found entity 1: altsyncram
Info: Elaborated megafunction instantiation "VIC20:inst|VIC20_DBLSCAN:u_dblscan|altsyncram:datastore_rtl_0"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tui1.tdf
    Info: Found entity 1: altsyncram_tui1
Info: Elaborated megafunction instantiation "VIC20:inst|VIC20_BASIC_ROM:basic_rom|altsyncram:Mux7_rtl_1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_juu.tdf
    Info: Found entity 1: altsyncram_juu
Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info: Found entity 1: decode_1oa
Info: Found 1 design units, including 1 entities, in source file db/mux_vjb.tdf
    Info: Found entity 1: mux_vjb
Info: Elaborated megafunction instantiation "VIC20:inst|VIC20_CHAR_ROM:char_rom|altsyncram:Mux7_rtl_2"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4tu.tdf
    Info: Found entity 1: altsyncram_4tu
Info: Elaborated megafunction instantiation "VIC20:inst|VIC20_PS2_IF:keybd|altsyncram:Mux8_rtl_3"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_dru.tdf
    Info: Found entity 1: altsyncram_dru
Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/71/quartus/libraries/megafunctions/altshift_taps.tdf
    Info: Found entity 1: altshift_taps
Info: Elaborated megafunction instantiation "VIC20:inst|VIC20_DBLSCAN:u_dblscan|altshift_taps:rgb_out_rtl_4"
Info: Found 1 design units, including 1 entities, in source file db/shift_taps_m1m.tdf
    Info: Found entity 1: shift_taps_m1m
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9g31.tdf
    Info: Found entity 1: altsyncram_9g31
Info: Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf
    Info: Found entity 1: add_sub_gvd
Info: Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf
    Info: Found entity 1: cntr_kkf
Warning: The bidir "FL_DQ[7]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[6]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[5]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[4]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[3]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[2]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[1]" has no source; inserted an always disabled tri-state buffer.
Warning: The bidir "FL_DQ[0]" has no source; inserted an always disabled tri-state buffer.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "FL_OE_N" stuck at GND
    Warning: Pin "FL_CE_N" stuck at GND
    Warning: Pin "FL_WE_N" stuck at GND
    Warning: Pin "FL_RST_N" stuck at VCC
    Warning: Pin "TD_RESET" stuck at VCC
    Warning: Pin "SRAM_CE_N" stuck at GND
    Warning: Pin "FL_ADDR[7]" stuck at GND
    Warning: Pin "FL_ADDR[6]" stuck at GND
    Warning: Pin "FL_ADDR[5]" stuck at GND
    Warning: Pin "FL_ADDR[4]" stuck at GND
    Warning: Pin "FL_ADDR[3]" stuck at GND
    Warning: Pin "FL_ADDR[2]" stuck at GND
    Warning: Pin "FL_ADDR[1]" stuck at GND
    Warning: Pin "FL_ADDR[0]" stuck at GND
    Warning: Pin "LEDG[7]" stuck at GND
    Warning: Pin "LEDG[6]" stuck at GND
    Warning: Pin "LEDG[5]" stuck at GND
    Warning: Pin "SRAM_ADDR[17]" stuck at GND
    Warning: Pin "SRAM_ADDR[16]" stuck at GND
    Warning: Pin "SRAM_ADDR[15]" stuck at GND
    Warning: Pin "SRAM_ADDR[14]" stuck at GND
    Warning: Pin "SRAM_ADDR[13]" stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning: Register VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|Cnt[31] will power up to Low
    Critical Warning: Register VIC20:inst|VIC20_PS2_IF:keybd|ps2kbd:u_kbd|Cnt[0] will power up to Low
Info: 95 registers lost all their fanouts during netlist optimizations. The first 95 are displayed below.
    Info: Register "inst/cpu/SO_n_o" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[6]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[5]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[4]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[7]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[7]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[7]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[7]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[6]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[6]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[6]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[5]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[5]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[5]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[4]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[4]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/char_rom/DATA[4]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/basic_rom/DATA[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/kernal_rom/DATA[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[7]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[6]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[5]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[4]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/game_rom/DATA[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[2]~63" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[2]~64" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[1]~67" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[0]~69" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[0]~70" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[6]~72" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[5]~74" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[4]~76" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[4]~77" lost all its fanouts during netlist optimizations.
    Info: Register "inst/keybd/rowcol[7]~79" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_B_OUT[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_B_OUT[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_B_OUT[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_B_OUT[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_G_OUT[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_G_OUT[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_G_OUT[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_G_OUT[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_R_OUT[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_R_OUT[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_R_OUT[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/VIDEO_R_OUT[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_B[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_B[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_B[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_B[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_G[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_G[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_G[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_G[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_R[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_R[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_R[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/O_R[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[11]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[10]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[9]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[8]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[7]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[6]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[5]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[4]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[3]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[2]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[1]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/u_dblscan/rgb_out[0]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[8]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[9]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[10]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[11]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[12]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[13]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[14]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/cpu/S[15]" lost all its fanouts during netlist optimizations.
    Info: Register "inst/vic/audio_div[9]" lost all its fanouts during netlist optimizations.
Warning: Design contains 2 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "SW[3]"
    Warning: No output dependent on input pin "SW[2]"
Info: Implemented 2880 device resources after synthesis - the final resource count might be different
    Info: Implemented 7 input pins
    Info: Implemented 56 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 2710 logic cells
    Info: Implemented 90 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Parallel compilation was enabled and used up to 1 processor(s) on your system out of a possible 4 processor(s) allowed
    Info: 100% of process time was spent using 1 processor
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 106 warnings
    Info: Allocated 216 megabytes of memory during processing
    Info: Processing ended: Sun Dec 21 18:20:12 2008
    Info: Elapsed time: 00:00:34


