// Seed: 717386834
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    input wand id_8,
    input tri1 id_9,
    input wire id_10,
    input tri id_11,
    output tri0 id_12,
    output tri id_13,
    output wire id_14,
    input tri0 id_15
);
  supply1 id_17 = id_10;
  wire id_18;
  generate
    always @(*) id_1 = (1);
    assign id_0 = 1'd0;
  endgenerate
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    output supply0 id_4,
    input wire id_5,
    input wor id_6,
    input wand id_7,
    inout wire id_8,
    inout supply0 id_9,
    output tri id_10
);
  wire id_12;
  module_0(
      id_10,
      id_4,
      id_8,
      id_5,
      id_1,
      id_5,
      id_5,
      id_9,
      id_6,
      id_8,
      id_9,
      id_6,
      id_1,
      id_0,
      id_10,
      id_5
  );
endmodule
