
W25Q_QSPI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c2c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  08004ec4  08004ec4  00005ec4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004edc  08004edc  00005edc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08004ee0  08004ee0  00005ee0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         0000001c  24000000  08004ee4  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000074  2400001c  08004f00  0000601c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24000090  08004f00  00006090  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000601c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000e63f  00000000  00000000  0000604a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00002111  00000000  00000000  00014689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00000ad8  00000000  00000000  000167a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000825  00000000  00000000  00017278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00002bed  00000000  00000000  00017a9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0000e8fc  00000000  00000000  0001a68a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015a0ae  00000000  00000000  00028f86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  00183034  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002b30  00000000  00000000  00183078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000006c  00000000  00000000  00185ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	2400001c 	.word	0x2400001c
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08004eac 	.word	0x08004eac

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000020 	.word	0x24000020
 80002d4:	08004eac 	.word	0x08004eac

080002d8 <MX_GPIO_Init>:
     PH1-OSC_OUT (PH1)   ------> RCC_OSC_OUT
     PA13 (JTMS/SWDIO)   ------> DEBUG_JTMS-SWDIO
     PA14 (JTCK/SWCLK)   ------> DEBUG_JTCK-SWCLK
*/
void MX_GPIO_Init(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	b087      	sub	sp, #28
 80002dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80002de:	4b30      	ldr	r3, [pc, #192]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002e0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002e4:	4a2e      	ldr	r2, [pc, #184]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002e6:	f043 0310 	orr.w	r3, r3, #16
 80002ea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80002ee:	4b2c      	ldr	r3, [pc, #176]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80002f4:	f003 0310 	and.w	r3, r3, #16
 80002f8:	617b      	str	r3, [r7, #20]
 80002fa:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002fc:	4b28      	ldr	r3, [pc, #160]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 80002fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000302:	4a27      	ldr	r2, [pc, #156]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000304:	f043 0304 	orr.w	r3, r3, #4
 8000308:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800030c:	4b24      	ldr	r3, [pc, #144]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800030e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000312:	f003 0304 	and.w	r3, r3, #4
 8000316:	613b      	str	r3, [r7, #16]
 8000318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800031a:	4b21      	ldr	r3, [pc, #132]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800031c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000320:	4a1f      	ldr	r2, [pc, #124]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000322:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000326:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800032a:	4b1d      	ldr	r3, [pc, #116]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800032c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000334:	60fb      	str	r3, [r7, #12]
 8000336:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000338:	4b19      	ldr	r3, [pc, #100]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800033a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800033e:	4a18      	ldr	r2, [pc, #96]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000340:	f043 0302 	orr.w	r3, r3, #2
 8000344:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000348:	4b15      	ldr	r3, [pc, #84]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800034a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800034e:	f003 0302 	and.w	r3, r3, #2
 8000352:	60bb      	str	r3, [r7, #8]
 8000354:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000356:	4b12      	ldr	r3, [pc, #72]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000358:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800035c:	4a10      	ldr	r2, [pc, #64]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800035e:	f043 0308 	orr.w	r3, r3, #8
 8000362:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000366:	4b0e      	ldr	r3, [pc, #56]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000368:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800036c:	f003 0308 	and.w	r3, r3, #8
 8000370:	607b      	str	r3, [r7, #4]
 8000372:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000374:	4b0a      	ldr	r3, [pc, #40]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000376:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800037a:	4a09      	ldr	r2, [pc, #36]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 800037c:	f043 0301 	orr.w	r3, r3, #1
 8000380:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000384:	4b06      	ldr	r3, [pc, #24]	@ (80003a0 <MX_GPIO_Init+0xc8>)
 8000386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800038a:	f003 0301 	and.w	r3, r3, #1
 800038e:	603b      	str	r3, [r7, #0]
 8000390:	683b      	ldr	r3, [r7, #0]

}
 8000392:	bf00      	nop
 8000394:	371c      	adds	r7, #28
 8000396:	46bd      	mov	sp, r7
 8000398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop
 80003a0:	58024400 	.word	0x58024400

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	f5ad 5d81 	sub.w	sp, sp, #4128	@ 0x1020
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
  //uint8_t after[16] = {0};

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80003ae:	f000 fa33 	bl	8000818 <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003b2:	4baf      	ldr	r3, [pc, #700]	@ (8000670 <main+0x2cc>)
 80003b4:	695b      	ldr	r3, [r3, #20]
 80003b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d11b      	bne.n	80003f6 <main+0x52>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80003be:	f3bf 8f4f 	dsb	sy
}
 80003c2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003c4:	f3bf 8f6f 	isb	sy
}
 80003c8:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003ca:	4ba9      	ldr	r3, [pc, #676]	@ (8000670 <main+0x2cc>)
 80003cc:	2200      	movs	r2, #0
 80003ce:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003d2:	f3bf 8f4f 	dsb	sy
}
 80003d6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003d8:	f3bf 8f6f 	isb	sy
}
 80003dc:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003de:	4ba4      	ldr	r3, [pc, #656]	@ (8000670 <main+0x2cc>)
 80003e0:	695b      	ldr	r3, [r3, #20]
 80003e2:	4aa3      	ldr	r2, [pc, #652]	@ (8000670 <main+0x2cc>)
 80003e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003e8:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003ea:	f3bf 8f4f 	dsb	sy
}
 80003ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003f0:	f3bf 8f6f 	isb	sy
}
 80003f4:	e000      	b.n	80003f8 <main+0x54>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003f6:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80003f8:	4b9d      	ldr	r3, [pc, #628]	@ (8000670 <main+0x2cc>)
 80003fa:	695b      	ldr	r3, [r3, #20]
 80003fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000400:	2b00      	cmp	r3, #0
 8000402:	d159      	bne.n	80004b8 <main+0x114>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000404:	4b9a      	ldr	r3, [pc, #616]	@ (8000670 <main+0x2cc>)
 8000406:	2200      	movs	r2, #0
 8000408:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800040c:	f3bf 8f4f 	dsb	sy
}
 8000410:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000412:	4b97      	ldr	r3, [pc, #604]	@ (8000670 <main+0x2cc>)
 8000414:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000418:	f241 0214 	movw	r2, #4116	@ 0x1014
 800041c:	443a      	add	r2, r7
 800041e:	6013      	str	r3, [r2, #0]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000420:	f241 0314 	movw	r3, #4116	@ 0x1014
 8000424:	443b      	add	r3, r7
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	0b5b      	lsrs	r3, r3, #13
 800042a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800042e:	f241 0210 	movw	r2, #4112	@ 0x1010
 8000432:	443a      	add	r2, r7
 8000434:	6013      	str	r3, [r2, #0]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000436:	f241 0314 	movw	r3, #4116	@ 0x1014
 800043a:	443b      	add	r3, r7
 800043c:	681b      	ldr	r3, [r3, #0]
 800043e:	08db      	lsrs	r3, r3, #3
 8000440:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000444:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000448:	443a      	add	r2, r7
 800044a:	6013      	str	r3, [r2, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800044c:	f241 0310 	movw	r3, #4112	@ 0x1010
 8000450:	443b      	add	r3, r7
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	015a      	lsls	r2, r3, #5
 8000456:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800045a:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 800045c:	f241 020c 	movw	r2, #4108	@ 0x100c
 8000460:	443a      	add	r2, r7
 8000462:	6812      	ldr	r2, [r2, #0]
 8000464:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000466:	4982      	ldr	r1, [pc, #520]	@ (8000670 <main+0x2cc>)
 8000468:	4313      	orrs	r3, r2
 800046a:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800046e:	f241 030c 	movw	r3, #4108	@ 0x100c
 8000472:	443b      	add	r3, r7
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	1e5a      	subs	r2, r3, #1
 8000478:	f241 010c 	movw	r1, #4108	@ 0x100c
 800047c:	4439      	add	r1, r7
 800047e:	600a      	str	r2, [r1, #0]
 8000480:	2b00      	cmp	r3, #0
 8000482:	d1e3      	bne.n	800044c <main+0xa8>
    } while(sets-- != 0U);
 8000484:	f241 0310 	movw	r3, #4112	@ 0x1010
 8000488:	443b      	add	r3, r7
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	1e5a      	subs	r2, r3, #1
 800048e:	f241 0110 	movw	r1, #4112	@ 0x1010
 8000492:	4439      	add	r1, r7
 8000494:	600a      	str	r2, [r1, #0]
 8000496:	2b00      	cmp	r3, #0
 8000498:	d1cd      	bne.n	8000436 <main+0x92>
  __ASM volatile ("dsb 0xF":::"memory");
 800049a:	f3bf 8f4f 	dsb	sy
}
 800049e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80004a0:	4b73      	ldr	r3, [pc, #460]	@ (8000670 <main+0x2cc>)
 80004a2:	695b      	ldr	r3, [r3, #20]
 80004a4:	4a72      	ldr	r2, [pc, #456]	@ (8000670 <main+0x2cc>)
 80004a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004aa:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80004ac:	f3bf 8f4f 	dsb	sy
}
 80004b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80004b2:	f3bf 8f6f 	isb	sy
}
 80004b6:	e000      	b.n	80004ba <main+0x116>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80004b8:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ba:	f001 f8eb 	bl	8001694 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004be:	f000 f92d 	bl	800071c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c2:	f7ff ff09 	bl	80002d8 <MX_GPIO_Init>
  MX_QUADSPI_Init();
 80004c6:	f000 f9e1 	bl	800088c <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */
  BSP_LED_Init(LED_GREEN);
 80004ca:	2000      	movs	r0, #0
 80004cc:	f000 ffdc 	bl	8001488 <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 80004d0:	2001      	movs	r0, #1
 80004d2:	f000 ffd9 	bl	8001488 <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 80004d6:	2002      	movs	r0, #2
 80004d8:	f000 ffd6 	bl	8001488 <BSP_LED_Init>

  uint8_t buffer_test[W25Q256JV_SECTOR_SIZE];
  uint32_t var = 0;
 80004dc:	2300      	movs	r3, #0
 80004de:	f241 0224 	movw	r2, #4132	@ 0x1024
 80004e2:	443a      	add	r2, r7
 80004e4:	6013      	str	r3, [r2, #0]

  if (QSPI_Set_Status_Config(&hqspi) != HAL_OK) Error_Handler();
 80004e6:	4863      	ldr	r0, [pc, #396]	@ (8000674 <main+0x2d0>)
 80004e8:	f000 fe2e 	bl	8001148 <QSPI_Set_Status_Config>
 80004ec:	4603      	mov	r3, r0
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d001      	beq.n	80004f6 <main+0x152>
 80004f2:	f000 f9be 	bl	8000872 <Error_Handler>

  for (var = 0; var < W25Q256JV_SECTOR_SIZE; var++) {
 80004f6:	2300      	movs	r3, #0
 80004f8:	f241 0224 	movw	r2, #4132	@ 0x1024
 80004fc:	443a      	add	r2, r7
 80004fe:	6013      	str	r3, [r2, #0]
 8000500:	e017      	b.n	8000532 <main+0x18e>
      buffer_test[var] = (var & 0xff);
 8000502:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000506:	443b      	add	r3, r7
 8000508:	681b      	ldr	r3, [r3, #0]
 800050a:	b2da      	uxtb	r2, r3
 800050c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000510:	4619      	mov	r1, r3
 8000512:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000516:	443b      	add	r3, r7
 8000518:	681b      	ldr	r3, [r3, #0]
 800051a:	440b      	add	r3, r1
 800051c:	3b1c      	subs	r3, #28
 800051e:	701a      	strb	r2, [r3, #0]
  for (var = 0; var < W25Q256JV_SECTOR_SIZE; var++) {
 8000520:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000524:	443b      	add	r3, r7
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	3301      	adds	r3, #1
 800052a:	f241 0224 	movw	r2, #4132	@ 0x1024
 800052e:	443a      	add	r2, r7
 8000530:	6013      	str	r3, [r2, #0]
 8000532:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000536:	443b      	add	r3, r7
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800053e:	d3e0      	bcc.n	8000502 <main+0x15e>
  }

  for (var = 0; var < SECTORS_COUNT; var++) {
 8000540:	2300      	movs	r3, #0
 8000542:	f241 0224 	movw	r2, #4132	@ 0x1024
 8000546:	443a      	add	r2, r7
 8000548:	6013      	str	r3, [r2, #0]
 800054a:	e031      	b.n	80005b0 <main+0x20c>

      if (QSPI_Sector_Erase(&hqspi,
 800054c:	f241 0324 	movw	r3, #4132	@ 0x1024
 8000550:	443b      	add	r3, r7
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	0319      	lsls	r1, r3, #12
    		  	  	  	  	var * W25Q256JV_SECTOR_SIZE,
                           (var + 1) * W25Q256JV_SECTOR_SIZE - 1) != HAL_OK) Error_Handler();
 8000556:	f241 0324 	movw	r3, #4132	@ 0x1024
 800055a:	443b      	add	r3, r7
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	031b      	lsls	r3, r3, #12
      if (QSPI_Sector_Erase(&hqspi,
 8000560:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 8000564:	461a      	mov	r2, r3
 8000566:	4843      	ldr	r0, [pc, #268]	@ (8000674 <main+0x2d0>)
 8000568:	f000 fc18 	bl	8000d9c <QSPI_Sector_Erase>
 800056c:	4603      	mov	r3, r0
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <main+0x1d2>
                           (var + 1) * W25Q256JV_SECTOR_SIZE - 1) != HAL_OK) Error_Handler();
 8000572:	f000 f97e 	bl	8000872 <Error_Handler>

      if (QSPI_Write_Data_Quad(&hqspi, buffer_test, sizeof(buffer_test), var * W25Q256JV_SECTOR_SIZE) != HAL_OK) Error_Handler();
 8000576:	f241 0324 	movw	r3, #4132	@ 0x1024
 800057a:	443b      	add	r3, r7
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	031b      	lsls	r3, r3, #12
 8000580:	493d      	ldr	r1, [pc, #244]	@ (8000678 <main+0x2d4>)
 8000582:	f241 0228 	movw	r2, #4136	@ 0x1028
 8000586:	440a      	add	r2, r1
 8000588:	19d1      	adds	r1, r2, r7
 800058a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800058e:	4839      	ldr	r0, [pc, #228]	@ (8000674 <main+0x2d0>)
 8000590:	f000 fc66 	bl	8000e60 <QSPI_Write_Data_Quad>
 8000594:	4603      	mov	r3, r0
 8000596:	2b00      	cmp	r3, #0
 8000598:	d001      	beq.n	800059e <main+0x1fa>
 800059a:	f000 f96a 	bl	8000872 <Error_Handler>
  for (var = 0; var < SECTORS_COUNT; var++) {
 800059e:	f241 0324 	movw	r3, #4132	@ 0x1024
 80005a2:	443b      	add	r3, r7
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	3301      	adds	r3, #1
 80005a8:	f241 0224 	movw	r2, #4132	@ 0x1024
 80005ac:	443a      	add	r2, r7
 80005ae:	6013      	str	r3, [r2, #0]
 80005b0:	f241 0324 	movw	r3, #4132	@ 0x1024
 80005b4:	443b      	add	r3, r7
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	2b63      	cmp	r3, #99	@ 0x63
 80005ba:	d9c7      	bls.n	800054c <main+0x1a8>

  }

  if (QSPI_EnableMemoryMapped_1_4_4(&hqspi) != HAL_OK) Error_Handler();
 80005bc:	482d      	ldr	r0, [pc, #180]	@ (8000674 <main+0x2d0>)
 80005be:	f000 fdf1 	bl	80011a4 <QSPI_EnableMemoryMapped_1_4_4>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d001      	beq.n	80005cc <main+0x228>
 80005c8:	f000 f953 	bl	8000872 <Error_Handler>
  for (var = 0; var < SECTORS_COUNT; var++) {
 80005cc:	2300      	movs	r3, #0
 80005ce:	f241 0224 	movw	r2, #4132	@ 0x1024
 80005d2:	443a      	add	r2, r7
 80005d4:	6013      	str	r3, [r2, #0]
 80005d6:	e08c      	b.n	80006f2 <main+0x34e>
      uint8_t *flash_ptr = (uint8_t *)(0x90000000 + var * W25Q256JV_SECTOR_SIZE);
 80005d8:	f241 0324 	movw	r3, #4132	@ 0x1024
 80005dc:	443b      	add	r3, r7
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	f503 2310 	add.w	r3, r3, #589824	@ 0x90000
 80005e4:	031b      	lsls	r3, r3, #12
 80005e6:	f241 021c 	movw	r2, #4124	@ 0x101c
 80005ea:	443a      	add	r2, r7
 80005ec:	6013      	str	r3, [r2, #0]
      int diff = memcmp(buffer_test, flash_ptr, W25Q256JV_SECTOR_SIZE);
 80005ee:	4b22      	ldr	r3, [pc, #136]	@ (8000678 <main+0x2d4>)
 80005f0:	f503 5381 	add.w	r3, r3, #4128	@ 0x1020
 80005f4:	f103 0308 	add.w	r3, r3, #8
 80005f8:	443b      	add	r3, r7
 80005fa:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80005fe:	f241 011c 	movw	r1, #4124	@ 0x101c
 8000602:	4439      	add	r1, r7
 8000604:	6809      	ldr	r1, [r1, #0]
 8000606:	4618      	mov	r0, r3
 8000608:	f004 fc14 	bl	8004e34 <memcmp>
 800060c:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000610:	443b      	add	r3, r7
 8000612:	6018      	str	r0, [r3, #0]

      if (diff != 0) {
 8000614:	f241 0318 	movw	r3, #4120	@ 0x1018
 8000618:	443b      	add	r3, r7
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b00      	cmp	r3, #0
 800061e:	d05f      	beq.n	80006e0 <main+0x33c>
          // encontrar el primer byte diferente
          size_t i;
          for (i = 0; i < W25Q256JV_SECTOR_SIZE; i++) {
 8000620:	2300      	movs	r3, #0
 8000622:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	e01a      	b.n	8000660 <main+0x2bc>
              if (buffer_test[i] != flash_ptr[i]) {
 800062a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800062e:	461a      	mov	r2, r3
 8000630:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	4413      	add	r3, r2
 8000638:	3b1c      	subs	r3, #28
 800063a:	781a      	ldrb	r2, [r3, #0]
 800063c:	f241 031c 	movw	r3, #4124	@ 0x101c
 8000640:	443b      	add	r3, r7
 8000642:	6819      	ldr	r1, [r3, #0]
 8000644:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	440b      	add	r3, r1
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	429a      	cmp	r2, r3
 8000650:	d114      	bne.n	800067c <main+0x2d8>
          for (i = 0; i < W25Q256JV_SECTOR_SIZE; i++) {
 8000652:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	3301      	adds	r3, #1
 800065a:	f507 5281 	add.w	r2, r7, #4128	@ 0x1020
 800065e:	6013      	str	r3, [r2, #0]
 8000660:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800066a:	d3de      	bcc.n	800062a <main+0x286>
 800066c:	e007      	b.n	800067e <main+0x2da>
 800066e:	bf00      	nop
 8000670:	e000ed00 	.word	0xe000ed00
 8000674:	24000038 	.word	0x24000038
 8000678:	ffffefe4 	.word	0xffffefe4
                  break;
 800067c:	bf00      	nop
              }
          }

          // estas variables podés verlas en el debugger
          volatile size_t mismatch_index = i;
 800067e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000682:	461a      	mov	r2, r3
 8000684:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	f842 3c20 	str.w	r3, [r2, #-32]
          volatile uint8_t expected = buffer_test[i];
 800068e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000692:	461a      	mov	r2, r3
 8000694:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	4413      	add	r3, r2
 800069c:	3b1c      	subs	r3, #28
 800069e:	781a      	ldrb	r2, [r3, #0]
 80006a0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006a4:	f803 2c21 	strb.w	r2, [r3, #-33]
          volatile uint8_t actual = flash_ptr[i];
 80006a8:	f241 031c 	movw	r3, #4124	@ 0x101c
 80006ac:	443b      	add	r3, r7
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4413      	add	r3, r2
 80006b8:	781a      	ldrb	r2, [r3, #0]
 80006ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006be:	f803 2c22 	strb.w	r2, [r3, #-34]
          volatile uint32_t flash_address = (uint32_t)&flash_ptr[i];
 80006c2:	f241 031c 	movw	r3, #4124	@ 0x101c
 80006c6:	443b      	add	r3, r7
 80006c8:	681a      	ldr	r2, [r3, #0]
 80006ca:	f507 5381 	add.w	r3, r7, #4128	@ 0x1020
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4413      	add	r3, r2
 80006d2:	461a      	mov	r2, r3
 80006d4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006d8:	f843 2c28 	str.w	r2, [r3, #-40]

          Error_Handler(); // o breakpoint aquí
 80006dc:	f000 f8c9 	bl	8000872 <Error_Handler>
  for (var = 0; var < SECTORS_COUNT; var++) {
 80006e0:	f241 0324 	movw	r3, #4132	@ 0x1024
 80006e4:	443b      	add	r3, r7
 80006e6:	681b      	ldr	r3, [r3, #0]
 80006e8:	3301      	adds	r3, #1
 80006ea:	f241 0224 	movw	r2, #4132	@ 0x1024
 80006ee:	443a      	add	r2, r7
 80006f0:	6013      	str	r3, [r2, #0]
 80006f2:	f241 0324 	movw	r3, #4132	@ 0x1024
 80006f6:	443b      	add	r3, r7
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	2b63      	cmp	r3, #99	@ 0x63
 80006fc:	f67f af6c 	bls.w	80005d8 <main+0x234>
  }
*/
  while (1)
  {
    /* USER CODE END WHILE */
      BSP_LED_Off(LED_RED);
 8000700:	2002      	movs	r0, #2
 8000702:	f000 ff61 	bl	80015c8 <BSP_LED_Off>
      BSP_LED_Off(LED_YELLOW);
 8000706:	2001      	movs	r0, #1
 8000708:	f000 ff5e 	bl	80015c8 <BSP_LED_Off>
      BSP_LED_On(LED_GREEN);
 800070c:	2000      	movs	r0, #0
 800070e:	f000 ff31 	bl	8001574 <BSP_LED_On>

    /* USER CODE BEGIN 3 */

	  HAL_Delay(50);
 8000712:	2032      	movs	r0, #50	@ 0x32
 8000714:	f001 f850 	bl	80017b8 <HAL_Delay>
      BSP_LED_Off(LED_RED);
 8000718:	bf00      	nop
 800071a:	e7f1      	b.n	8000700 <main+0x35c>

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b09c      	sub	sp, #112	@ 0x70
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000726:	224c      	movs	r2, #76	@ 0x4c
 8000728:	2100      	movs	r1, #0
 800072a:	4618      	mov	r0, r3
 800072c:	f004 fb92 	bl	8004e54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000730:	1d3b      	adds	r3, r7, #4
 8000732:	2220      	movs	r2, #32
 8000734:	2100      	movs	r1, #0
 8000736:	4618      	mov	r0, r3
 8000738:	f004 fb8c 	bl	8004e54 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800073c:	2002      	movs	r0, #2
 800073e:	f001 fbdb 	bl	8001ef8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000742:	2300      	movs	r3, #0
 8000744:	603b      	str	r3, [r7, #0]
 8000746:	4b32      	ldr	r3, [pc, #200]	@ (8000810 <SystemClock_Config+0xf4>)
 8000748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800074a:	4a31      	ldr	r2, [pc, #196]	@ (8000810 <SystemClock_Config+0xf4>)
 800074c:	f023 0301 	bic.w	r3, r3, #1
 8000750:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000752:	4b2f      	ldr	r3, [pc, #188]	@ (8000810 <SystemClock_Config+0xf4>)
 8000754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000756:	f003 0301 	and.w	r3, r3, #1
 800075a:	603b      	str	r3, [r7, #0]
 800075c:	4b2d      	ldr	r3, [pc, #180]	@ (8000814 <SystemClock_Config+0xf8>)
 800075e:	699b      	ldr	r3, [r3, #24]
 8000760:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000764:	4a2b      	ldr	r2, [pc, #172]	@ (8000814 <SystemClock_Config+0xf8>)
 8000766:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800076a:	6193      	str	r3, [r2, #24]
 800076c:	4b29      	ldr	r3, [pc, #164]	@ (8000814 <SystemClock_Config+0xf8>)
 800076e:	699b      	ldr	r3, [r3, #24]
 8000770:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000774:	603b      	str	r3, [r7, #0]
 8000776:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000778:	bf00      	nop
 800077a:	4b26      	ldr	r3, [pc, #152]	@ (8000814 <SystemClock_Config+0xf8>)
 800077c:	699b      	ldr	r3, [r3, #24]
 800077e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000782:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000786:	d1f8      	bne.n	800077a <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000788:	2301      	movs	r3, #1
 800078a:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000790:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000796:	2302      	movs	r3, #2
 8000798:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 800079a:	2302      	movs	r3, #2
 800079c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 800079e:	230c      	movs	r3, #12
 80007a0:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007a2:	2302      	movs	r3, #2
 80007a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80007a6:	2303      	movs	r3, #3
 80007a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007aa:	2302      	movs	r3, #2
 80007ac:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80007ae:	230c      	movs	r3, #12
 80007b0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80007b2:	2302      	movs	r3, #2
 80007b4:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007b6:	2300      	movs	r3, #0
 80007b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007be:	4618      	mov	r0, r3
 80007c0:	f002 f814 	bl	80027ec <HAL_RCC_OscConfig>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80007ca:	f000 f852 	bl	8000872 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ce:	233f      	movs	r3, #63	@ 0x3f
 80007d0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d2:	2303      	movs	r3, #3
 80007d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80007d6:	2300      	movs	r3, #0
 80007d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 80007e6:	2300      	movs	r3, #0
 80007e8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 80007ea:	2300      	movs	r3, #0
 80007ec:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007ee:	1d3b      	adds	r3, r7, #4
 80007f0:	2101      	movs	r1, #1
 80007f2:	4618      	mov	r0, r3
 80007f4:	f002 fc54 	bl	80030a0 <HAL_RCC_ClockConfig>
 80007f8:	4603      	mov	r3, r0
 80007fa:	2b00      	cmp	r3, #0
 80007fc:	d001      	beq.n	8000802 <SystemClock_Config+0xe6>
  {
    Error_Handler();
 80007fe:	f000 f838 	bl	8000872 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000802:	f002 fe03 	bl	800340c <HAL_RCC_EnableCSS>
}
 8000806:	bf00      	nop
 8000808:	3770      	adds	r7, #112	@ 0x70
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
 800080e:	bf00      	nop
 8000810:	58000400 	.word	0x58000400
 8000814:	58024800 	.word	0x58024800

08000818 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000818:	b580      	push	{r7, lr}
 800081a:	b084      	sub	sp, #16
 800081c:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 800081e:	463b      	mov	r3, r7
 8000820:	2200      	movs	r2, #0
 8000822:	601a      	str	r2, [r3, #0]
 8000824:	605a      	str	r2, [r3, #4]
 8000826:	609a      	str	r2, [r3, #8]
 8000828:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800082a:	f001 f8d9 	bl	80019e0 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 800082e:	2301      	movs	r3, #1
 8000830:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000832:	2300      	movs	r3, #0
 8000834:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 8000836:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 800083a:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32MB;
 800083c:	2318      	movs	r3, #24
 800083e:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000844:	2300      	movs	r3, #0
 8000846:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8000848:	2303      	movs	r3, #3
 800084a:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800084c:	2301      	movs	r3, #1
 800084e:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8000850:	2300      	movs	r3, #0
 8000852:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 8000854:	2301      	movs	r3, #1
 8000856:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8000858:	2301      	movs	r3, #1
 800085a:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800085c:	463b      	mov	r3, r7
 800085e:	4618      	mov	r0, r3
 8000860:	f001 f8f6 	bl	8001a50 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000864:	2004      	movs	r0, #4
 8000866:	f001 f8d3 	bl	8001a10 <HAL_MPU_Enable>

}
 800086a:	bf00      	nop
 800086c:	3710      	adds	r7, #16
 800086e:	46bd      	mov	sp, r7
 8000870:	bd80      	pop	{r7, pc}

08000872 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */

  // Si ocurre un error en cualquier paso
  BSP_LED_Off(LED_GREEN);
 8000876:	2000      	movs	r0, #0
 8000878:	f000 fea6 	bl	80015c8 <BSP_LED_Off>
  BSP_LED_Off(LED_YELLOW);
 800087c:	2001      	movs	r0, #1
 800087e:	f000 fea3 	bl	80015c8 <BSP_LED_Off>
  BSP_LED_On(LED_RED); // Fallo: LED Rojo Encendido Fijo
 8000882:	2002      	movs	r0, #2
 8000884:	f000 fe76 	bl	8001574 <BSP_LED_On>
  while(1){
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <Error_Handler+0x16>

0800088c <MX_QUADSPI_Init>:

QSPI_HandleTypeDef hqspi;

/* QUADSPI init function */
void MX_QUADSPI_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN QUADSPI_Init 0 */
  /* USER CODE END QUADSPI_Init 0 */

  /* USER CODE BEGIN QUADSPI_Init 1 */
  /* USER CODE END QUADSPI_Init 1 */
  hqspi.Instance = QUADSPI;
 8000890:	4b12      	ldr	r3, [pc, #72]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 8000892:	4a13      	ldr	r2, [pc, #76]	@ (80008e0 <MX_QUADSPI_Init+0x54>)
 8000894:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000896:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 8000898:	2201      	movs	r2, #1
 800089a:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 800089c:	4b0f      	ldr	r3, [pc, #60]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 800089e:	2201      	movs	r2, #1
 80008a0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 80008a2:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008a4:	2210      	movs	r2, #16
 80008a6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 80008a8:	4b0c      	ldr	r3, [pc, #48]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008aa:	2219      	movs	r2, #25
 80008ac:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 80008ae:	4b0b      	ldr	r3, [pc, #44]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008b0:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 80008b4:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80008b6:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80008bc:	4b07      	ldr	r3, [pc, #28]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008be:	2200      	movs	r2, #0
 80008c0:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80008c2:	4b06      	ldr	r3, [pc, #24]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80008c8:	4804      	ldr	r0, [pc, #16]	@ (80008dc <MX_QUADSPI_Init+0x50>)
 80008ca:	f001 fb4f 	bl	8001f6c <HAL_QSPI_Init>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80008d4:	f7ff ffcd 	bl	8000872 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* USER CODE END QUADSPI_Init 2 */

}
 80008d8:	bf00      	nop
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	24000038 	.word	0x24000038
 80008e0:	52005000 	.word	0x52005000

080008e4 <HAL_QSPI_MspInit>:

void HAL_QSPI_MspInit(QSPI_HandleTypeDef* qspiHandle)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b0bc      	sub	sp, #240	@ 0xf0
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ec:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
 80008f8:	60da      	str	r2, [r3, #12]
 80008fa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008fc:	f107 0318 	add.w	r3, r7, #24
 8000900:	22c0      	movs	r2, #192	@ 0xc0
 8000902:	2100      	movs	r1, #0
 8000904:	4618      	mov	r0, r3
 8000906:	f004 faa5 	bl	8004e54 <memset>
  if(qspiHandle->Instance==QUADSPI)
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681b      	ldr	r3, [r3, #0]
 800090e:	4a55      	ldr	r2, [pc, #340]	@ (8000a64 <HAL_QSPI_MspInit+0x180>)
 8000910:	4293      	cmp	r3, r2
 8000912:	f040 80a3 	bne.w	8000a5c <HAL_QSPI_MspInit+0x178>
  /* USER CODE BEGIN QUADSPI_MspInit 0 */
  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000916:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800091a:	f04f 0300 	mov.w	r3, #0
 800091e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_PLL;
 8000922:	2310      	movs	r3, #16
 8000924:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000926:	f107 0318 	add.w	r3, r7, #24
 800092a:	4618      	mov	r0, r3
 800092c:	f002 ff14 	bl	8003758 <HAL_RCCEx_PeriphCLKConfig>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d001      	beq.n	800093a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000936:	f7ff ff9c 	bl	8000872 <Error_Handler>
    }

    /* QUADSPI clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800093a:	4b4b      	ldr	r3, [pc, #300]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 800093c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000940:	4a49      	ldr	r2, [pc, #292]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 8000942:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000946:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 800094a:	4b47      	ldr	r3, [pc, #284]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 800094c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000950:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000954:	617b      	str	r3, [r7, #20]
 8000956:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000958:	4b43      	ldr	r3, [pc, #268]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 800095a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800095e:	4a42      	ldr	r2, [pc, #264]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 8000960:	f043 0310 	orr.w	r3, r3, #16
 8000964:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000968:	4b3f      	ldr	r3, [pc, #252]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 800096a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800096e:	f003 0310 	and.w	r3, r3, #16
 8000972:	613b      	str	r3, [r7, #16]
 8000974:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000976:	4b3c      	ldr	r3, [pc, #240]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 8000978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800097c:	4a3a      	ldr	r2, [pc, #232]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 800097e:	f043 0302 	orr.w	r3, r3, #2
 8000982:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000986:	4b38      	ldr	r3, [pc, #224]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 8000988:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800098c:	f003 0302 	and.w	r3, r3, #2
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000994:	4b34      	ldr	r3, [pc, #208]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 8000996:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800099a:	4a33      	ldr	r2, [pc, #204]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 800099c:	f043 0308 	orr.w	r3, r3, #8
 80009a0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009a4:	4b30      	ldr	r3, [pc, #192]	@ (8000a68 <HAL_QSPI_MspInit+0x184>)
 80009a6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009aa:	f003 0308 	and.w	r3, r3, #8
 80009ae:	60bb      	str	r3, [r7, #8]
 80009b0:	68bb      	ldr	r3, [r7, #8]
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PB6     ------> QUADSPI_BK1_NCS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009b2:	2304      	movs	r3, #4
 80009b4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b8:	2302      	movs	r3, #2
 80009ba:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009c4:	2303      	movs	r3, #3
 80009c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009ca:	2309      	movs	r3, #9
 80009cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009d0:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009d4:	4619      	mov	r1, r3
 80009d6:	4825      	ldr	r0, [pc, #148]	@ (8000a6c <HAL_QSPI_MspInit+0x188>)
 80009d8:	f001 f8aa 	bl	8001b30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80009dc:	2304      	movs	r3, #4
 80009de:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009e2:	2302      	movs	r3, #2
 80009e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e8:	2300      	movs	r3, #0
 80009ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ee:	2303      	movs	r3, #3
 80009f0:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80009f4:	2309      	movs	r3, #9
 80009f6:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009fa:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80009fe:	4619      	mov	r1, r3
 8000a00:	481b      	ldr	r0, [pc, #108]	@ (8000a70 <HAL_QSPI_MspInit+0x18c>)
 8000a02:	f001 f895 	bl	8001b30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000a06:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000a0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a1a:	2303      	movs	r3, #3
 8000a1c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000a20:	2309      	movs	r3, #9
 8000a22:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a26:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4811      	ldr	r0, [pc, #68]	@ (8000a74 <HAL_QSPI_MspInit+0x190>)
 8000a2e:	f001 f87f 	bl	8001b30 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000a32:	2340      	movs	r3, #64	@ 0x40
 8000a34:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a44:	2303      	movs	r3, #3
 8000a46:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8000a4a:	230a      	movs	r3, #10
 8000a4c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a50:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000a54:	4619      	mov	r1, r3
 8000a56:	4806      	ldr	r0, [pc, #24]	@ (8000a70 <HAL_QSPI_MspInit+0x18c>)
 8000a58:	f001 f86a 	bl	8001b30 <HAL_GPIO_Init>

  /* USER CODE BEGIN QUADSPI_MspInit 1 */
  /* USER CODE END QUADSPI_MspInit 1 */
  }
}
 8000a5c:	bf00      	nop
 8000a5e:	37f0      	adds	r7, #240	@ 0xf0
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	52005000 	.word	0x52005000
 8000a68:	58024400 	.word	0x58024400
 8000a6c:	58021000 	.word	0x58021000
 8000a70:	58020400 	.word	0x58020400
 8000a74:	58020c00 	.word	0x58020c00

08000a78 <QSPI_Wait_For_Ready_Manual>:

    return HAL_QSPI_AutoPolling(hqspi, &sCommand, &sConfig, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Wait_For_Ready_Manual(QSPI_HandleTypeDef *hqspi, uint32_t timeout)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b092      	sub	sp, #72	@ 0x48
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
 8000a80:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status = 0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	72fb      	strb	r3, [r7, #11]
    uint32_t tickstart = HAL_GetTick();
 8000a86:	f000 fe8b 	bl	80017a0 <HAL_GetTick>
 8000a8a:	6478      	str	r0, [r7, #68]	@ 0x44

    memset(&sCommand, 0, sizeof(sCommand));
 8000a8c:	f107 030c 	add.w	r3, r7, #12
 8000a90:	2238      	movs	r2, #56	@ 0x38
 8000a92:	2100      	movs	r1, #0
 8000a94:	4618      	mov	r0, r3
 8000a96:	f004 f9dd 	bl	8004e54 <memset>
    sCommand.InstructionMode 	= QSPI_INSTRUCTION_1_LINE;
 8000a9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction     	= W25Q256JV_READ_STATUS_REG1_CMD; // 0x05
 8000aa0:	2305      	movs	r3, #5
 8000aa2:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode     	= QSPI_ADDRESS_NONE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.AlternateByteMode 	= QSPI_ALTERNATE_BYTES_NONE;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode        	= QSPI_DATA_1_LINE;
 8000aac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ab0:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles     	= 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	623b      	str	r3, [r7, #32]
    sCommand.NbData          	= 1;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	637b      	str	r3, [r7, #52]	@ 0x34

    do {
        if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000aba:	f107 030c 	add.w	r3, r7, #12
 8000abe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	6878      	ldr	r0, [r7, #4]
 8000ac6:	f001 fac5 	bl	8002054 <HAL_QSPI_Command>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <QSPI_Wait_For_Ready_Manual+0x5c>
            return HAL_ERROR;
 8000ad0:	2301      	movs	r3, #1
 8000ad2:	e01c      	b.n	8000b0e <QSPI_Wait_For_Ready_Manual+0x96>

        if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ad4:	f107 030b 	add.w	r3, r7, #11
 8000ad8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000adc:	4619      	mov	r1, r3
 8000ade:	6878      	ldr	r0, [r7, #4]
 8000ae0:	f001 fba8 	bl	8002234 <HAL_QSPI_Receive>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <QSPI_Wait_For_Ready_Manual+0x76>
            return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
 8000aec:	e00f      	b.n	8000b0e <QSPI_Wait_For_Ready_Manual+0x96>

        if ((HAL_GetTick() - tickstart) > timeout)
 8000aee:	f000 fe57 	bl	80017a0 <HAL_GetTick>
 8000af2:	4602      	mov	r2, r0
 8000af4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000af6:	1ad3      	subs	r3, r2, r3
 8000af8:	683a      	ldr	r2, [r7, #0]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d201      	bcs.n	8000b02 <QSPI_Wait_For_Ready_Manual+0x8a>
            return HAL_TIMEOUT;
 8000afe:	2303      	movs	r3, #3
 8000b00:	e005      	b.n	8000b0e <QSPI_Wait_For_Ready_Manual+0x96>

    } while (status & W25Q256JV_STATUS_REG1_BUSY_MASK);  // Bit 0 = BUSY
 8000b02:	7afb      	ldrb	r3, [r7, #11]
 8000b04:	f003 0301 	and.w	r3, r3, #1
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d1d6      	bne.n	8000aba <QSPI_Wait_For_Ready_Manual+0x42>

    return HAL_OK;
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3748      	adds	r7, #72	@ 0x48
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <QSPI_Enable_Quad_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enable_Quad_Mode(QSPI_HandleTypeDef *hqspi)
{
 8000b16:	b580      	push	{r7, lr}
 8000b18:	b092      	sub	sp, #72	@ 0x48
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t reg_status2 = 0;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	73fb      	strb	r3, [r7, #15]

    memset(&sCommand, 0, sizeof(sCommand));
 8000b22:	f107 0310 	add.w	r3, r7, #16
 8000b26:	2238      	movs	r2, #56	@ 0x38
 8000b28:	2100      	movs	r1, #0
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f004 f992 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b34:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG2_CMD;
 8000b36:	2335      	movs	r3, #53	@ 0x35
 8000b38:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000b3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000b3e:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b40:	2300      	movs	r3, #0
 8000b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000b44:	2300      	movs	r3, #0
 8000b46:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000b4c:	2301      	movs	r3, #1
 8000b4e:	63bb      	str	r3, [r7, #56]	@ 0x38


    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000b50:	f107 0310 	add.w	r3, r7, #16
 8000b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b58:	4619      	mov	r1, r3
 8000b5a:	6878      	ldr	r0, [r7, #4]
 8000b5c:	f001 fa7a 	bl	8002054 <HAL_QSPI_Command>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <QSPI_Enable_Quad_Mode+0x54>
 8000b66:	2301      	movs	r3, #1
 8000b68:	e05b      	b.n	8000c22 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Receive(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000b6a:	f107 030f 	add.w	r3, r7, #15
 8000b6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000b72:	4619      	mov	r1, r3
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f001 fb5d 	bl	8002234 <HAL_QSPI_Receive>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <QSPI_Enable_Quad_Mode+0x6e>
 8000b80:	2301      	movs	r3, #1
 8000b82:	e04e      	b.n	8000c22 <QSPI_Enable_Quad_Mode+0x10c>
    if ((reg_status2 & W25Q256JV_STATUS_REG2_QE_MASK) == W25Q256JV_STATUS_REG2_QE_MASK)
    {
        //return HAL_OK;
    }

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000b84:	f107 0310 	add.w	r3, r7, #16
 8000b88:	2238      	movs	r2, #56	@ 0x38
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	f004 f961 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000b92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b96:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // 0x06
 8000b98:	2306      	movs	r3, #6
 8000b9a:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000bac:	2300      	movs	r3, #0
 8000bae:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000bb0:	f107 0310 	add.w	r3, r7, #16
 8000bb4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bb8:	4619      	mov	r1, r3
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f001 fa4a 	bl	8002054 <HAL_QSPI_Command>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d001      	beq.n	8000bca <QSPI_Enable_Quad_Mode+0xb4>
        return HAL_ERROR;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	e02b      	b.n	8000c22 <QSPI_Enable_Quad_Mode+0x10c>

    reg_status2 |= W25Q256JV_STATUS_REG2_QE_MASK; // Establecer el Bit QE (0x02)
 8000bca:	7bfb      	ldrb	r3, [r7, #15]
 8000bcc:	f043 0302 	orr.w	r3, r3, #2
 8000bd0:	b2db      	uxtb	r3, r3
 8000bd2:	73fb      	strb	r3, [r7, #15]

    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG2_CMD;
 8000bd4:	2331      	movs	r3, #49	@ 0x31
 8000bd6:	613b      	str	r3, [r7, #16]
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000bd8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000bdc:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000bde:	2301      	movs	r3, #1
 8000be0:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000be2:	f107 0310 	add.w	r3, r7, #16
 8000be6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bea:	4619      	mov	r1, r3
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f001 fa31 	bl	8002054 <HAL_QSPI_Command>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d001      	beq.n	8000bfc <QSPI_Enable_Quad_Mode+0xe6>
 8000bf8:	2301      	movs	r3, #1
 8000bfa:	e012      	b.n	8000c22 <QSPI_Enable_Quad_Mode+0x10c>
    if (HAL_QSPI_Transmit(hqspi, &reg_status2, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) return HAL_ERROR;
 8000bfc:	f107 030f 	add.w	r3, r7, #15
 8000c00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c04:	4619      	mov	r1, r3
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f001 fa82 	bl	8002110 <HAL_QSPI_Transmit>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <QSPI_Enable_Quad_Mode+0x100>
 8000c12:	2301      	movs	r3, #1
 8000c14:	e005      	b.n	8000c22 <QSPI_Enable_Quad_Mode+0x10c>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000c16:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000c1a:	6878      	ldr	r0, [r7, #4]
 8000c1c:	f7ff ff2c 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000c20:	4603      	mov	r3, r0
}
 8000c22:	4618      	mov	r0, r3
 8000c24:	3748      	adds	r7, #72	@ 0x48
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}

08000c2a <QSPI_Software_Reset>:

HAL_StatusTypeDef QSPI_Software_Reset(QSPI_HandleTypeDef *hqspi)
{
 8000c2a:	b580      	push	{r7, lr}
 8000c2c:	b092      	sub	sp, #72	@ 0x48
 8000c2e:	af00      	add	r7, sp, #0
 8000c30:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;

    memset(&sCommand, 0, sizeof(sCommand));   // <--- IMPORTANTE
 8000c32:	f107 030c 	add.w	r3, r7, #12
 8000c36:	2238      	movs	r2, #56	@ 0x38
 8000c38:	2100      	movs	r1, #0
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f004 f90a 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000c40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c44:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.Instruction       = W25Q256JV_ENABLE_RESET_CMD;
 8000c46:	2366      	movs	r3, #102	@ 0x66
 8000c48:	60fb      	str	r3, [r7, #12]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DummyCycles       = 0;
 8000c52:	2300      	movs	r3, #0
 8000c54:	623b      	str	r3, [r7, #32]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000c56:	f107 030c 	add.w	r3, r7, #12
 8000c5a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c5e:	4619      	mov	r1, r3
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f001 f9f7 	bl	8002054 <HAL_QSPI_Command>
 8000c66:	4603      	mov	r3, r0
 8000c68:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000c6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d002      	beq.n	8000c7a <QSPI_Software_Reset+0x50>
 8000c74:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c78:	e019      	b.n	8000cae <QSPI_Software_Reset+0x84>

    sCommand.Instruction       = W25Q256JV_RESET_DEVICE_CMD;
 8000c7a:	2399      	movs	r3, #153	@ 0x99
 8000c7c:	60fb      	str	r3, [r7, #12]

    status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000c7e:	f107 030c 	add.w	r3, r7, #12
 8000c82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c86:	4619      	mov	r1, r3
 8000c88:	6878      	ldr	r0, [r7, #4]
 8000c8a:	f001 f9e3 	bl	8002054 <HAL_QSPI_Command>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (status != HAL_OK) return status;
 8000c94:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d002      	beq.n	8000ca2 <QSPI_Software_Reset+0x78>
 8000c9c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ca0:	e005      	b.n	8000cae <QSPI_Software_Reset+0x84>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000ca2:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000ca6:	6878      	ldr	r0, [r7, #4]
 8000ca8:	f7ff fee6 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000cac:	4603      	mov	r3, r0
}
 8000cae:	4618      	mov	r0, r3
 8000cb0:	3748      	adds	r7, #72	@ 0x48
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}

08000cb6 <QSPI_WriteEnable>:

HAL_StatusTypeDef QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 8000cb6:	b580      	push	{r7, lr}
 8000cb8:	b092      	sub	sp, #72	@ 0x48
 8000cba:	af00      	add	r7, sp, #0
 8000cbc:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t status;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000cbe:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000cc2:	6878      	ldr	r0, [r7, #4]
 8000cc4:	f7ff fed8 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <QSPI_WriteEnable+0x1c>
        return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e060      	b.n	8000d94 <QSPI_WriteEnable+0xde>

    memset(&sCommand, 0, sizeof(sCommand));
 8000cd2:	f107 0310 	add.w	r3, r7, #16
 8000cd6:	2238      	movs	r2, #56	@ 0x38
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4618      	mov	r0, r3
 8000cdc:	f004 f8ba 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ce0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_ENABLE_CMD; // WRITE ENABLE
 8000ce6:	2306      	movs	r3, #6
 8000ce8:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000cfe:	f107 0310 	add.w	r3, r7, #16
 8000d02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d06:	4619      	mov	r1, r3
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f001 f9a3 	bl	8002054 <HAL_QSPI_Command>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	d001      	beq.n	8000d18 <QSPI_WriteEnable+0x62>
        return HAL_ERROR;
 8000d14:	2301      	movs	r3, #1
 8000d16:	e03d      	b.n	8000d94 <QSPI_WriteEnable+0xde>

    // Leer SR1 para confirmar WEL=1
    memset(&sCommand, 0, sizeof(sCommand));
 8000d18:	f107 0310 	add.w	r3, r7, #16
 8000d1c:	2238      	movs	r2, #56	@ 0x38
 8000d1e:	2100      	movs	r1, #0
 8000d20:	4618      	mov	r0, r3
 8000d22:	f004 f897 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000d26:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG1_CMD; // READ STATUS REGISTER-1
 8000d2c:	2305      	movs	r3, #5
 8000d2e:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000d34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000d38:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 1;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.DummyCycles       = 0;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000d42:	2300      	movs	r3, #0
 8000d44:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d46:	f107 0310 	add.w	r3, r7, #16
 8000d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d4e:	4619      	mov	r1, r3
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f001 f97f 	bl	8002054 <HAL_QSPI_Command>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <QSPI_WriteEnable+0xaa>
        return HAL_ERROR;
 8000d5c:	2301      	movs	r3, #1
 8000d5e:	e019      	b.n	8000d94 <QSPI_WriteEnable+0xde>

    if (HAL_QSPI_Receive(hqspi, &status, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d60:	f107 030f 	add.w	r3, r7, #15
 8000d64:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000d68:	4619      	mov	r1, r3
 8000d6a:	6878      	ldr	r0, [r7, #4]
 8000d6c:	f001 fa62 	bl	8002234 <HAL_QSPI_Receive>
 8000d70:	4603      	mov	r3, r0
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <QSPI_WriteEnable+0xc4>
        return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e00c      	b.n	8000d94 <QSPI_WriteEnable+0xde>

    if (!(status & 0x02)) // Bit 1 = WEL
 8000d7a:	7bfb      	ldrb	r3, [r7, #15]
 8000d7c:	f003 0302 	and.w	r3, r3, #2
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d101      	bne.n	8000d88 <QSPI_WriteEnable+0xd2>
        return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
 8000d86:	e005      	b.n	8000d94 <QSPI_WriteEnable+0xde>

    return QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000d88:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000d8c:	6878      	ldr	r0, [r7, #4]
 8000d8e:	f7ff fe73 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000d92:	4603      	mov	r3, r0
}
 8000d94:	4618      	mov	r0, r3
 8000d96:	3748      	adds	r7, #72	@ 0x48
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <QSPI_Sector_Erase>:

HAL_StatusTypeDef QSPI_Sector_Erase(QSPI_HandleTypeDef *hqspi, uint32_t StartSectorAddress, uint32_t EndSectorAddress)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b092      	sub	sp, #72	@ 0x48
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    StartSectorAddress = StartSectorAddress
 8000da8:	68ba      	ldr	r2, [r7, #8]
 8000daa:	4b2c      	ldr	r3, [pc, #176]	@ (8000e5c <QSPI_Sector_Erase+0xc0>)
 8000dac:	4013      	ands	r3, r2
 8000dae:	60bb      	str	r3, [r7, #8]
			- StartSectorAddress % W25Q256JV_SECTOR_SIZE;

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000db0:	68f8      	ldr	r0, [r7, #12]
 8000db2:	f7ff ff80 	bl	8000cb6 <QSPI_WriteEnable>
 8000db6:	4603      	mov	r3, r0
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	d001      	beq.n	8000dc0 <QSPI_Sector_Erase+0x24>
        return HAL_ERROR;
 8000dbc:	2301      	movs	r3, #1
 8000dbe:	e048      	b.n	8000e52 <QSPI_Sector_Erase+0xb6>

    memset(&sCommand, 0, sizeof(sCommand));
 8000dc0:	f107 0310 	add.w	r3, r7, #16
 8000dc4:	2238      	movs	r2, #56	@ 0x38
 8000dc6:	2100      	movs	r1, #0
 8000dc8:	4618      	mov	r0, r3
 8000dca:	f004 f843 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000dce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dd2:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_SECTOR_ERASE_CMD; // 0x20
 8000dd4:	2320      	movs	r3, #32
 8000dd6:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000dd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000dde:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000de2:	61fb      	str	r3, [r7, #28]
    sCommand.Address           = StartSectorAddress;
 8000de4:	68bb      	ldr	r3, [r7, #8]
 8000de6:	617b      	str	r3, [r7, #20]
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000de8:	2300      	movs	r3, #0
 8000dea:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8000dec:	2300      	movs	r3, #0
 8000dee:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000df4:	2300      	movs	r3, #0
 8000df6:	647b      	str	r3, [r7, #68]	@ 0x44

	while (EndSectorAddress >= StartSectorAddress) {
 8000df8:	e026      	b.n	8000e48 <QSPI_Sector_Erase+0xac>
		sCommand.Address = (StartSectorAddress & 0x0FFFFFFF);
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8000e00:	617b      	str	r3, [r7, #20]

		if (QSPI_WriteEnable(hqspi) != HAL_OK) {
 8000e02:	68f8      	ldr	r0, [r7, #12]
 8000e04:	f7ff ff57 	bl	8000cb6 <QSPI_WriteEnable>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d001      	beq.n	8000e12 <QSPI_Sector_Erase+0x76>
			return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
 8000e10:	e01f      	b.n	8000e52 <QSPI_Sector_Erase+0xb6>
		}

		if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE)
 8000e12:	f107 0310 	add.w	r3, r7, #16
 8000e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	68f8      	ldr	r0, [r7, #12]
 8000e1e:	f001 f919 	bl	8002054 <HAL_QSPI_Command>
 8000e22:	4603      	mov	r3, r0
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d001      	beq.n	8000e2c <QSPI_Sector_Erase+0x90>
				!= HAL_OK) {
			return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	e012      	b.n	8000e52 <QSPI_Sector_Erase+0xb6>
		}
		StartSectorAddress += W25Q256JV_SECTOR_SIZE;
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8000e32:	60bb      	str	r3, [r7, #8]

		if (QSPI_Wait_For_Ready_Manual(hqspi,HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8000e34:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000e38:	68f8      	ldr	r0, [r7, #12]
 8000e3a:	f7ff fe1d 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d001      	beq.n	8000e48 <QSPI_Sector_Erase+0xac>
			return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e004      	b.n	8000e52 <QSPI_Sector_Erase+0xb6>
	while (EndSectorAddress >= StartSectorAddress) {
 8000e48:	687a      	ldr	r2, [r7, #4]
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d2d4      	bcs.n	8000dfa <QSPI_Sector_Erase+0x5e>
		}
	}

	return HAL_OK;
 8000e50:	2300      	movs	r3, #0
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	3748      	adds	r7, #72	@ 0x48
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	fffff000 	.word	0xfffff000

08000e60 <QSPI_Write_Data_Quad>:
}
HAL_StatusTypeDef QSPI_Write_Data_Quad(QSPI_HandleTypeDef *hqspi,
                                       const uint8_t *pData,
                                       uint32_t size,
                                       uint32_t address)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b098      	sub	sp, #96	@ 0x60
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
 8000e6c:	603b      	str	r3, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    HAL_StatusTypeDef status;
    uint32_t current_addr = address;
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	65fb      	str	r3, [r7, #92]	@ 0x5c
    uint32_t end_addr = address + size;
 8000e72:	683a      	ldr	r2, [r7, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	4413      	add	r3, r2
 8000e78:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t current_size;

    while (current_addr < end_addr)
 8000e7a:	e073      	b.n	8000f64 <QSPI_Write_Data_Quad+0x104>
    {
        BSP_LED_Toggle(LED_YELLOW);
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f000 fbcd 	bl	800161c <BSP_LED_Toggle>
        // 1️⃣ Calcular cuánto escribir en esta página
        uint32_t addr_in_page = current_addr % W25Q256JV_PAGE_SIZE;
 8000e82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e84:	b2db      	uxtb	r3, r3
 8000e86:	653b      	str	r3, [r7, #80]	@ 0x50
        current_size = W25Q256JV_PAGE_SIZE - addr_in_page;
 8000e88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e8a:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
        if ((end_addr - current_addr) < current_size)
 8000e90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000e92:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000e94:	1ad3      	subs	r3, r2, r3
 8000e96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d903      	bls.n	8000ea4 <QSPI_Write_Data_Quad+0x44>
            current_size = end_addr - current_addr;
 8000e9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8000e9e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ea0:	1ad3      	subs	r3, r2, r3
 8000ea2:	65bb      	str	r3, [r7, #88]	@ 0x58

        // 2️⃣ Habilitar escritura
        if (QSPI_WriteEnable(hqspi) != HAL_OK)
 8000ea4:	68f8      	ldr	r0, [r7, #12]
 8000ea6:	f7ff ff06 	bl	8000cb6 <QSPI_WriteEnable>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	d001      	beq.n	8000eb4 <QSPI_Write_Data_Quad+0x54>
            return HAL_ERROR;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	e05c      	b.n	8000f6e <QSPI_Write_Data_Quad+0x10e>

        // 3️⃣ Configurar comando de programación
        memset(&sCommand, 0, sizeof(sCommand));
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	2238      	movs	r2, #56	@ 0x38
 8000eba:	2100      	movs	r1, #0
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f003 ffc9 	bl	8004e54 <memset>
        sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000ec2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        sCommand.Instruction       = W25Q256JV_PAGE_PROGRAM_QUAD_INPUT_CMD; // 0x32
 8000ec8:	2332      	movs	r3, #50	@ 0x32
 8000eca:	617b      	str	r3, [r7, #20]
        sCommand.AddressMode       = QSPI_ADDRESS_1_LINE;
 8000ecc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ed0:	633b      	str	r3, [r7, #48]	@ 0x30
        sCommand.AddressSize       = QSPI_ADDRESS_32_BITS;
 8000ed2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000ed6:	623b      	str	r3, [r7, #32]
        sCommand.Address           = current_addr;
 8000ed8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000eda:	61bb      	str	r3, [r7, #24]
        sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000edc:	2300      	movs	r3, #0
 8000ede:	637b      	str	r3, [r7, #52]	@ 0x34
        sCommand.DataMode          = QSPI_DATA_4_LINES;
 8000ee0:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8000ee4:	63bb      	str	r3, [r7, #56]	@ 0x38
        sCommand.DummyCycles       = 0;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
        sCommand.NbData            = current_size;
 8000eea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000eec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	64bb      	str	r3, [r7, #72]	@ 0x48

        // 4️⃣ Enviar comando + datos
        status = HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000ef2:	f107 0314 	add.w	r3, r7, #20
 8000ef6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000efa:	4619      	mov	r1, r3
 8000efc:	68f8      	ldr	r0, [r7, #12]
 8000efe:	f001 f8a9 	bl	8002054 <HAL_QSPI_Command>
 8000f02:	4603      	mov	r3, r0
 8000f04:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (status != HAL_OK)
 8000f08:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d002      	beq.n	8000f16 <QSPI_Write_Data_Quad+0xb6>
            return status;
 8000f10:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000f14:	e02b      	b.n	8000f6e <QSPI_Write_Data_Quad+0x10e>

        status = HAL_QSPI_Transmit(hqspi, (uint8_t *)pData, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000f16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000f1a:	68b9      	ldr	r1, [r7, #8]
 8000f1c:	68f8      	ldr	r0, [r7, #12]
 8000f1e:	f001 f8f7 	bl	8002110 <HAL_QSPI_Transmit>
 8000f22:	4603      	mov	r3, r0
 8000f24:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (status != HAL_OK)
 8000f28:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d002      	beq.n	8000f36 <QSPI_Write_Data_Quad+0xd6>
            return status;
 8000f30:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000f34:	e01b      	b.n	8000f6e <QSPI_Write_Data_Quad+0x10e>

        // 5️⃣ Esperar que termine
        status = QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8000f36:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000f3a:	68f8      	ldr	r0, [r7, #12]
 8000f3c:	f7ff fd9c 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000f40:	4603      	mov	r3, r0
 8000f42:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        if (status != HAL_OK)
 8000f46:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d002      	beq.n	8000f54 <QSPI_Write_Data_Quad+0xf4>
            return status;
 8000f4e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000f52:	e00c      	b.n	8000f6e <QSPI_Write_Data_Quad+0x10e>

        // 6️⃣ Avanzar
        current_addr += current_size;
 8000f54:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000f56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f58:	4413      	add	r3, r2
 8000f5a:	65fb      	str	r3, [r7, #92]	@ 0x5c
        pData += current_size;
 8000f5c:	68ba      	ldr	r2, [r7, #8]
 8000f5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000f60:	4413      	add	r3, r2
 8000f62:	60bb      	str	r3, [r7, #8]
    while (current_addr < end_addr)
 8000f64:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000f66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8000f68:	429a      	cmp	r2, r3
 8000f6a:	d387      	bcc.n	8000e7c <QSPI_Write_Data_Quad+0x1c>
    }

    return HAL_OK;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3760      	adds	r7, #96	@ 0x60
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}

08000f76 <QSPI_Check_4Byte_Mode>:
}



HAL_StatusTypeDef QSPI_Check_4Byte_Mode(QSPI_HandleTypeDef *hqspi, uint8_t *mode)
{
 8000f76:	b580      	push	{r7, lr}
 8000f78:	b092      	sub	sp, #72	@ 0x48
 8000f7a:	af00      	add	r7, sp, #0
 8000f7c:	6078      	str	r0, [r7, #4]
 8000f7e:	6039      	str	r1, [r7, #0]
    QSPI_CommandTypeDef sCommand;
    uint8_t status_reg3 = 0;
 8000f80:	2300      	movs	r3, #0
 8000f82:	73fb      	strb	r3, [r7, #15]

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f84:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000f88:	6878      	ldr	r0, [r7, #4]
 8000f8a:	f7ff fd75 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <QSPI_Check_4Byte_Mode+0x22>
        return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e03c      	b.n	8001012 <QSPI_Check_4Byte_Mode+0x9c>

    memset(&sCommand, 0, sizeof(sCommand));
 8000f98:	f107 0310 	add.w	r3, r7, #16
 8000f9c:	2238      	movs	r2, #56	@ 0x38
 8000f9e:	2100      	movs	r1, #0
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f003 ff57 	bl	8004e54 <memset>

    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8000fa6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000faa:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_READ_STATUS_REG3_CMD; // READ STATUS REGISTER-3
 8000fac:	2315      	movs	r3, #21
 8000fae:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 8000fb8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000fbc:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.NbData            = 1;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fca:	f107 0310 	add.w	r3, r7, #16
 8000fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f001 f83d 	bl	8002054 <HAL_QSPI_Command>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <QSPI_Check_4Byte_Mode+0x6e>
        return HAL_ERROR;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	e016      	b.n	8001012 <QSPI_Check_4Byte_Mode+0x9c>

    if (HAL_QSPI_Receive(hqspi, &status_reg3, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000fe4:	f107 030f 	add.w	r3, r7, #15
 8000fe8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000fec:	4619      	mov	r1, r3
 8000fee:	6878      	ldr	r0, [r7, #4]
 8000ff0:	f001 f920 	bl	8002234 <HAL_QSPI_Receive>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <QSPI_Check_4Byte_Mode+0x88>
        return HAL_ERROR;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	e009      	b.n	8001012 <QSPI_Check_4Byte_Mode+0x9c>

    if (mode != NULL)
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <QSPI_Check_4Byte_Mode+0x9a>
        *mode = (status_reg3 & 0x01) ? 1 : 0;
 8001004:	7bfb      	ldrb	r3, [r7, #15]
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	b2da      	uxtb	r2, r3
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	701a      	strb	r2, [r3, #0]

    return HAL_OK;
 8001010:	2300      	movs	r3, #0
}
 8001012:	4618      	mov	r0, r3
 8001014:	3748      	adds	r7, #72	@ 0x48
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}

0800101a <QSPI_Enter_4Byte_Mode>:

    return HAL_OK;
}

HAL_StatusTypeDef QSPI_Enter_4Byte_Mode(QSPI_HandleTypeDef *hqspi)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	b092      	sub	sp, #72	@ 0x48
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001022:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f7ff fd26 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 800102c:	4603      	mov	r3, r0
 800102e:	2b00      	cmp	r3, #0
 8001030:	d001      	beq.n	8001036 <QSPI_Enter_4Byte_Mode+0x1c>
        return HAL_ERROR;
 8001032:	2301      	movs	r3, #1
 8001034:	e03d      	b.n	80010b2 <QSPI_Enter_4Byte_Mode+0x98>

    memset(&sCommand, 0, sizeof(sCommand));
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	2238      	movs	r2, #56	@ 0x38
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f003 ff08 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 8001044:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001048:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_ENTER_4BYTE_ADDRESS_MODE_CMD; // ENTER 4-BYTE ADDRESS MODE
 800104a:	23b7      	movs	r3, #183	@ 0xb7
 800104c:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 800104e:	2300      	movs	r3, #0
 8001050:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001052:	2300      	movs	r3, #0
 8001054:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.DataMode          = QSPI_DATA_NONE;
 8001056:	2300      	movs	r3, #0
 8001058:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles       = 0;
 800105a:	2300      	movs	r3, #0
 800105c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800105e:	2300      	movs	r3, #0
 8001060:	647b      	str	r3, [r7, #68]	@ 0x44

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	f241 3288 	movw	r2, #5000	@ 0x1388
 800106a:	4619      	mov	r1, r3
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 fff1 	bl	8002054 <HAL_QSPI_Command>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <QSPI_Enter_4Byte_Mode+0x62>
        return HAL_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e01a      	b.n	80010b2 <QSPI_Enter_4Byte_Mode+0x98>

    if (QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800107c:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f7ff fcf9 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d001      	beq.n	8001090 <QSPI_Enter_4Byte_Mode+0x76>
        return HAL_ERROR;
 800108c:	2301      	movs	r3, #1
 800108e:	e010      	b.n	80010b2 <QSPI_Enter_4Byte_Mode+0x98>

    uint8_t ads = 0;
 8001090:	2300      	movs	r3, #0
 8001092:	73fb      	strb	r3, [r7, #15]
    if (QSPI_Check_4Byte_Mode(hqspi, &ads) == HAL_OK && ads == 1)
 8001094:	f107 030f 	add.w	r3, r7, #15
 8001098:	4619      	mov	r1, r3
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff ff6b 	bl	8000f76 <QSPI_Check_4Byte_Mode>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d104      	bne.n	80010b0 <QSPI_Enter_4Byte_Mode+0x96>
 80010a6:	7bfb      	ldrb	r3, [r7, #15]
 80010a8:	2b01      	cmp	r3, #1
 80010aa:	d101      	bne.n	80010b0 <QSPI_Enter_4Byte_Mode+0x96>
        return HAL_OK;
 80010ac:	2300      	movs	r3, #0
 80010ae:	e000      	b.n	80010b2 <QSPI_Enter_4Byte_Mode+0x98>

    return HAL_ERROR;
 80010b0:	2301      	movs	r3, #1
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	3748      	adds	r7, #72	@ 0x48
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}

080010ba <QSPI_Clear_CMP>:

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
}

HAL_StatusTypeDef QSPI_Clear_CMP(QSPI_HandleTypeDef *hqspi)
{
 80010ba:	b580      	push	{r7, lr}
 80010bc:	b092      	sub	sp, #72	@ 0x48
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand;
    uint8_t data[2];

    // SR1 = 0x00 → sin BP, sin TB
    // SR2 = 0x02 → QE=1, CMP=0
    data[0] = 0x00;
 80010c2:	2300      	movs	r3, #0
 80010c4:	733b      	strb	r3, [r7, #12]
    data[1] = 0x02;
 80010c6:	2302      	movs	r3, #2
 80010c8:	737b      	strb	r3, [r7, #13]

    if (QSPI_WriteEnable(hqspi) != HAL_OK)
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff fdf3 	bl	8000cb6 <QSPI_WriteEnable>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <QSPI_Clear_CMP+0x20>
        return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
 80010d8:	e032      	b.n	8001140 <QSPI_Clear_CMP+0x86>

    memset(&sCommand, 0, sizeof(sCommand));
 80010da:	f107 0310 	add.w	r3, r7, #16
 80010de:	2238      	movs	r2, #56	@ 0x38
 80010e0:	2100      	movs	r1, #0
 80010e2:	4618      	mov	r0, r3
 80010e4:	f003 feb6 	bl	8004e54 <memset>
    sCommand.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80010e8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80010ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction       = W25Q256JV_WRITE_STATUS_REG1_CMD; // Write SR1+SR2 juntos
 80010ee:	2301      	movs	r3, #1
 80010f0:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode       = QSPI_ADDRESS_NONE;
 80010f2:	2300      	movs	r3, #0
 80010f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.DataMode          = QSPI_DATA_1_LINE;
 80010f6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80010fa:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.NbData            = 2;
 80010fc:	2302      	movs	r3, #2
 80010fe:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_QSPI_Command(hqspi, &sCommand, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001100:	f107 0310 	add.w	r3, r7, #16
 8001104:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001108:	4619      	mov	r1, r3
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f000 ffa2 	bl	8002054 <HAL_QSPI_Command>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <QSPI_Clear_CMP+0x60>
        return HAL_ERROR;
 8001116:	2301      	movs	r3, #1
 8001118:	e012      	b.n	8001140 <QSPI_Clear_CMP+0x86>

    if (HAL_QSPI_Transmit(hqspi, data, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800111a:	f107 030c 	add.w	r3, r7, #12
 800111e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001122:	4619      	mov	r1, r3
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f000 fff3 	bl	8002110 <HAL_QSPI_Transmit>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <QSPI_Clear_CMP+0x7a>
        return HAL_ERROR;
 8001130:	2301      	movs	r3, #1
 8001132:	e005      	b.n	8001140 <QSPI_Clear_CMP+0x86>

    return QSPI_Wait_For_Ready_Manual(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE);
 8001134:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff fc9d 	bl	8000a78 <QSPI_Wait_For_Ready_Manual>
 800113e:	4603      	mov	r3, r0
}
 8001140:	4618      	mov	r0, r3
 8001142:	3748      	adds	r7, #72	@ 0x48
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <QSPI_Set_Status_Config>:

HAL_StatusTypeDef QSPI_Set_Status_Config(QSPI_HandleTypeDef *hqspi)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
	uint8_t status = 0;
 8001150:	2300      	movs	r3, #0
 8001152:	73fb      	strb	r3, [r7, #15]

	status = QSPI_Software_Reset(hqspi);
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff fd68 	bl	8000c2a <QSPI_Software_Reset>
 800115a:	4603      	mov	r3, r0
 800115c:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 800115e:	7bfb      	ldrb	r3, [r7, #15]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <QSPI_Set_Status_Config+0x20>
 8001164:	7bfb      	ldrb	r3, [r7, #15]
 8001166:	e019      	b.n	800119c <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enter_4Byte_Mode(hqspi);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff56 	bl	800101a <QSPI_Enter_4Byte_Mode>
 800116e:	4603      	mov	r3, r0
 8001170:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <QSPI_Set_Status_Config+0x34>
 8001178:	7bfb      	ldrb	r3, [r7, #15]
 800117a:	e00f      	b.n	800119c <QSPI_Set_Status_Config+0x54>
	status = QSPI_Enable_Quad_Mode(hqspi);
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f7ff fcca 	bl	8000b16 <QSPI_Enable_Quad_Mode>
 8001182:	4603      	mov	r3, r0
 8001184:	73fb      	strb	r3, [r7, #15]
	if (status != HAL_OK) return status;
 8001186:	7bfb      	ldrb	r3, [r7, #15]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <QSPI_Set_Status_Config+0x48>
 800118c:	7bfb      	ldrb	r3, [r7, #15]
 800118e:	e005      	b.n	800119c <QSPI_Set_Status_Config+0x54>
	status = QSPI_Clear_CMP(hqspi);
 8001190:	6878      	ldr	r0, [r7, #4]
 8001192:	f7ff ff92 	bl	80010ba <QSPI_Clear_CMP>
 8001196:	4603      	mov	r3, r0
 8001198:	73fb      	strb	r3, [r7, #15]

	return status;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <QSPI_EnableMemoryMapped_1_4_4>:
    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
}

HAL_StatusTypeDef QSPI_EnableMemoryMapped_1_4_4(QSPI_HandleTypeDef *hqspi)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b092      	sub	sp, #72	@ 0x48
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
    QSPI_CommandTypeDef sCommand = {0};
 80011ac:	f107 0310 	add.w	r3, r7, #16
 80011b0:	2238      	movs	r2, #56	@ 0x38
 80011b2:	2100      	movs	r1, #0
 80011b4:	4618      	mov	r0, r3
 80011b6:	f003 fe4d 	bl	8004e54 <memset>
    QSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 80011ba:	f107 0308 	add.w	r3, r7, #8
 80011be:	2200      	movs	r2, #0
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	605a      	str	r2, [r3, #4]

    /* --- Configuración del comando --- */
    sCommand.InstructionMode      = QSPI_INSTRUCTION_1_LINE;  // opcode en 1 línea
 80011c4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011c8:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.Instruction          = 0xEC;                     // Fast Read Quad I/O (4-byte)
 80011ca:	23ec      	movs	r3, #236	@ 0xec
 80011cc:	613b      	str	r3, [r7, #16]
    sCommand.AddressMode          = QSPI_ADDRESS_4_LINES;     // dirección en 4 líneas
 80011ce:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80011d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.AddressSize          = QSPI_ADDRESS_32_BITS;
 80011d4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80011d8:	61fb      	str	r3, [r7, #28]
    sCommand.AlternateByteMode    = QSPI_ALTERNATE_BYTES_4_LINES; // modo bits en 4 líneas
 80011da:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80011de:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AlternateBytesSize   = QSPI_ALTERNATE_BYTES_8_BITS;  // 8 bits de modo (generalmente 0x00)
 80011e0:	2300      	movs	r3, #0
 80011e2:	623b      	str	r3, [r7, #32]
    sCommand.AlternateBytes       = 0x00;                      // modo bits = 0
 80011e4:	2300      	movs	r3, #0
 80011e6:	61bb      	str	r3, [r7, #24]
    sCommand.DataMode             = QSPI_DATA_4_LINES;
 80011e8:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80011ec:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.DummyCycles          = 4;                         // según datasheet Winbond (6 dummy típicos)
 80011ee:	2304      	movs	r3, #4
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DdrMode              = QSPI_DDR_MODE_DISABLE;
 80011f2:	2300      	movs	r3, #0
 80011f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.SIOOMode             = QSPI_SIOO_INST_EVERY_CMD;
 80011f6:	2300      	movs	r3, #0
 80011f8:	647b      	str	r3, [r7, #68]	@ 0x44

    /* --- Configuración de memory-mapped --- */
    sMemMappedCfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
    sMemMappedCfg.TimeOutPeriod     = 0;
 80011fe:	2300      	movs	r3, #0
 8001200:	60bb      	str	r3, [r7, #8]

    /* --- Habilitar modo Memory-Mapped --- */
    return HAL_QSPI_MemoryMapped(hqspi, &sCommand, &sMemMappedCfg);
 8001202:	f107 0208 	add.w	r2, r7, #8
 8001206:	f107 0310 	add.w	r3, r7, #16
 800120a:	4619      	mov	r1, r3
 800120c:	6878      	ldr	r0, [r7, #4]
 800120e:	f001 f8ae 	bl	800236e <HAL_QSPI_MemoryMapped>
 8001212:	4603      	mov	r3, r0
}
 8001214:	4618      	mov	r0, r3
 8001216:	3748      	adds	r7, #72	@ 0x48
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001222:	4b0a      	ldr	r3, [pc, #40]	@ (800124c <HAL_MspInit+0x30>)
 8001224:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001228:	4a08      	ldr	r2, [pc, #32]	@ (800124c <HAL_MspInit+0x30>)
 800122a:	f043 0302 	orr.w	r3, r3, #2
 800122e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001232:	4b06      	ldr	r3, [pc, #24]	@ (800124c <HAL_MspInit+0x30>)
 8001234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001238:	f003 0302 	and.w	r3, r3, #2
 800123c:	607b      	str	r3, [r7, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	58024400 	.word	0x58024400

08001250 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8001254:	f002 fa64 	bl	8003720 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001258:	bf00      	nop
 800125a:	e7fd      	b.n	8001258 <NMI_Handler+0x8>

0800125c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001260:	bf00      	nop
 8001262:	e7fd      	b.n	8001260 <HardFault_Handler+0x4>

08001264 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001264:	b480      	push	{r7}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001268:	bf00      	nop
 800126a:	e7fd      	b.n	8001268 <MemManage_Handler+0x4>

0800126c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800126c:	b480      	push	{r7}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001270:	bf00      	nop
 8001272:	e7fd      	b.n	8001270 <BusFault_Handler+0x4>

08001274 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <UsageFault_Handler+0x4>

0800127c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001280:	bf00      	nop
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr

0800128a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800128a:	b480      	push	{r7}
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	46bd      	mov	sp, r7
 8001292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001296:	4770      	bx	lr

08001298 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012a6:	b580      	push	{r7, lr}
 80012a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012aa:	f000 fa65 	bl	8001778 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80012b6:	2000      	movs	r0, #0
 80012b8:	f000 f9da 	bl	8001670 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}

080012c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012c4:	4b43      	ldr	r3, [pc, #268]	@ (80013d4 <SystemInit+0x114>)
 80012c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012ca:	4a42      	ldr	r2, [pc, #264]	@ (80013d4 <SystemInit+0x114>)
 80012cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80012d4:	4b40      	ldr	r3, [pc, #256]	@ (80013d8 <SystemInit+0x118>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 030f 	and.w	r3, r3, #15
 80012dc:	2b06      	cmp	r3, #6
 80012de:	d807      	bhi.n	80012f0 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80012e0:	4b3d      	ldr	r3, [pc, #244]	@ (80013d8 <SystemInit+0x118>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f023 030f 	bic.w	r3, r3, #15
 80012e8:	4a3b      	ldr	r2, [pc, #236]	@ (80013d8 <SystemInit+0x118>)
 80012ea:	f043 0307 	orr.w	r3, r3, #7
 80012ee:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80012f0:	4b3a      	ldr	r3, [pc, #232]	@ (80013dc <SystemInit+0x11c>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	4a39      	ldr	r2, [pc, #228]	@ (80013dc <SystemInit+0x11c>)
 80012f6:	f043 0301 	orr.w	r3, r3, #1
 80012fa:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80012fc:	4b37      	ldr	r3, [pc, #220]	@ (80013dc <SystemInit+0x11c>)
 80012fe:	2200      	movs	r2, #0
 8001300:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001302:	4b36      	ldr	r3, [pc, #216]	@ (80013dc <SystemInit+0x11c>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	4935      	ldr	r1, [pc, #212]	@ (80013dc <SystemInit+0x11c>)
 8001308:	4b35      	ldr	r3, [pc, #212]	@ (80013e0 <SystemInit+0x120>)
 800130a:	4013      	ands	r3, r2
 800130c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800130e:	4b32      	ldr	r3, [pc, #200]	@ (80013d8 <SystemInit+0x118>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f003 0308 	and.w	r3, r3, #8
 8001316:	2b00      	cmp	r3, #0
 8001318:	d007      	beq.n	800132a <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800131a:	4b2f      	ldr	r3, [pc, #188]	@ (80013d8 <SystemInit+0x118>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f023 030f 	bic.w	r3, r3, #15
 8001322:	4a2d      	ldr	r2, [pc, #180]	@ (80013d8 <SystemInit+0x118>)
 8001324:	f043 0307 	orr.w	r3, r3, #7
 8001328:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800132a:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <SystemInit+0x11c>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001330:	4b2a      	ldr	r3, [pc, #168]	@ (80013dc <SystemInit+0x11c>)
 8001332:	2200      	movs	r2, #0
 8001334:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8001336:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <SystemInit+0x11c>)
 8001338:	2200      	movs	r2, #0
 800133a:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800133c:	4b27      	ldr	r3, [pc, #156]	@ (80013dc <SystemInit+0x11c>)
 800133e:	4a29      	ldr	r2, [pc, #164]	@ (80013e4 <SystemInit+0x124>)
 8001340:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001342:	4b26      	ldr	r3, [pc, #152]	@ (80013dc <SystemInit+0x11c>)
 8001344:	4a28      	ldr	r2, [pc, #160]	@ (80013e8 <SystemInit+0x128>)
 8001346:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8001348:	4b24      	ldr	r3, [pc, #144]	@ (80013dc <SystemInit+0x11c>)
 800134a:	4a28      	ldr	r2, [pc, #160]	@ (80013ec <SystemInit+0x12c>)
 800134c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800134e:	4b23      	ldr	r3, [pc, #140]	@ (80013dc <SystemInit+0x11c>)
 8001350:	2200      	movs	r2, #0
 8001352:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001354:	4b21      	ldr	r3, [pc, #132]	@ (80013dc <SystemInit+0x11c>)
 8001356:	4a25      	ldr	r2, [pc, #148]	@ (80013ec <SystemInit+0x12c>)
 8001358:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800135a:	4b20      	ldr	r3, [pc, #128]	@ (80013dc <SystemInit+0x11c>)
 800135c:	2200      	movs	r2, #0
 800135e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001360:	4b1e      	ldr	r3, [pc, #120]	@ (80013dc <SystemInit+0x11c>)
 8001362:	4a22      	ldr	r2, [pc, #136]	@ (80013ec <SystemInit+0x12c>)
 8001364:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001366:	4b1d      	ldr	r3, [pc, #116]	@ (80013dc <SystemInit+0x11c>)
 8001368:	2200      	movs	r2, #0
 800136a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800136c:	4b1b      	ldr	r3, [pc, #108]	@ (80013dc <SystemInit+0x11c>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	4a1a      	ldr	r2, [pc, #104]	@ (80013dc <SystemInit+0x11c>)
 8001372:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001376:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001378:	4b18      	ldr	r3, [pc, #96]	@ (80013dc <SystemInit+0x11c>)
 800137a:	2200      	movs	r2, #0
 800137c:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800137e:	4b1c      	ldr	r3, [pc, #112]	@ (80013f0 <SystemInit+0x130>)
 8001380:	681a      	ldr	r2, [r3, #0]
 8001382:	4b1c      	ldr	r3, [pc, #112]	@ (80013f4 <SystemInit+0x134>)
 8001384:	4013      	ands	r3, r2
 8001386:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800138a:	d202      	bcs.n	8001392 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 800138c:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <SystemInit+0x138>)
 800138e:	2201      	movs	r2, #1
 8001390:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8001392:	4b12      	ldr	r3, [pc, #72]	@ (80013dc <SystemInit+0x11c>)
 8001394:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001398:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800139c:	2b00      	cmp	r3, #0
 800139e:	d113      	bne.n	80013c8 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80013a0:	4b0e      	ldr	r3, [pc, #56]	@ (80013dc <SystemInit+0x11c>)
 80013a2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80013a6:	4a0d      	ldr	r2, [pc, #52]	@ (80013dc <SystemInit+0x11c>)
 80013a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013ac:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80013b0:	4b12      	ldr	r3, [pc, #72]	@ (80013fc <SystemInit+0x13c>)
 80013b2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80013b6:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80013b8:	4b08      	ldr	r3, [pc, #32]	@ (80013dc <SystemInit+0x11c>)
 80013ba:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80013be:	4a07      	ldr	r2, [pc, #28]	@ (80013dc <SystemInit+0x11c>)
 80013c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80013c4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000ed00 	.word	0xe000ed00
 80013d8:	52002000 	.word	0x52002000
 80013dc:	58024400 	.word	0x58024400
 80013e0:	eaf6ed7f 	.word	0xeaf6ed7f
 80013e4:	02020200 	.word	0x02020200
 80013e8:	01ff0000 	.word	0x01ff0000
 80013ec:	01010280 	.word	0x01010280
 80013f0:	5c001000 	.word	0x5c001000
 80013f4:	ffff0000 	.word	0xffff0000
 80013f8:	51008108 	.word	0x51008108
 80013fc:	52004000 	.word	0x52004000

08001400 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8001404:	4b09      	ldr	r3, [pc, #36]	@ (800142c <ExitRun0Mode+0x2c>)
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	4a08      	ldr	r2, [pc, #32]	@ (800142c <ExitRun0Mode+0x2c>)
 800140a:	f043 0302 	orr.w	r3, r3, #2
 800140e:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8001410:	bf00      	nop
 8001412:	4b06      	ldr	r3, [pc, #24]	@ (800142c <ExitRun0Mode+0x2c>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0f9      	beq.n	8001412 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800141e:	bf00      	nop
 8001420:	bf00      	nop
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	58024800 	.word	0x58024800

08001430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001430:	f8df d038 	ldr.w	sp, [pc, #56]	@ 800146c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8001434:	f7ff ffe4 	bl	8001400 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001438:	f7ff ff42 	bl	80012c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800143c:	480c      	ldr	r0, [pc, #48]	@ (8001470 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800143e:	490d      	ldr	r1, [pc, #52]	@ (8001474 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001440:	4a0d      	ldr	r2, [pc, #52]	@ (8001478 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001442:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001444:	e002      	b.n	800144c <LoopCopyDataInit>

08001446 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001446:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001448:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800144a:	3304      	adds	r3, #4

0800144c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800144c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800144e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001450:	d3f9      	bcc.n	8001446 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001452:	4a0a      	ldr	r2, [pc, #40]	@ (800147c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001454:	4c0a      	ldr	r4, [pc, #40]	@ (8001480 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001456:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001458:	e001      	b.n	800145e <LoopFillZerobss>

0800145a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800145a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800145c:	3204      	adds	r2, #4

0800145e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800145e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001460:	d3fb      	bcc.n	800145a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001462:	f003 fcff 	bl	8004e64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001466:	f7fe ff9d 	bl	80003a4 <main>
  bx  lr
 800146a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800146c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001470:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001474:	2400001c 	.word	0x2400001c
  ldr r2, =_sidata
 8001478:	08004ee4 	.word	0x08004ee4
  ldr r2, =_sbss
 800147c:	2400001c 	.word	0x2400001c
  ldr r4, =_ebss
 8001480:	24000090 	.word	0x24000090

08001484 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001484:	e7fe      	b.n	8001484 <ADC3_IRQHandler>
	...

08001488 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b08c      	sub	sp, #48	@ 0x30
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001492:	2300      	movs	r3, #0
 8001494:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	2b00      	cmp	r3, #0
 800149a:	d009      	beq.n	80014b0 <BSP_LED_Init+0x28>
 800149c:	79fb      	ldrb	r3, [r7, #7]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d006      	beq.n	80014b0 <BSP_LED_Init+0x28>
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d003      	beq.n	80014b0 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80014a8:	f06f 0301 	mvn.w	r3, #1
 80014ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80014ae:	e055      	b.n	800155c <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 80014b0:	79fb      	ldrb	r3, [r7, #7]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d10f      	bne.n	80014d6 <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 80014b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014be:	f043 0302 	orr.w	r3, r3, #2
 80014c2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014c6:	4b28      	ldr	r3, [pc, #160]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	617b      	str	r3, [r7, #20]
 80014d2:	697b      	ldr	r3, [r7, #20]
 80014d4:	e021      	b.n	800151a <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 80014d6:	79fb      	ldrb	r3, [r7, #7]
 80014d8:	2b01      	cmp	r3, #1
 80014da:	d10f      	bne.n	80014fc <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 80014dc:	4b22      	ldr	r3, [pc, #136]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014de:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014e2:	4a21      	ldr	r2, [pc, #132]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014e4:	f043 0310 	orr.w	r3, r3, #16
 80014e8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80014ec:	4b1e      	ldr	r3, [pc, #120]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014ee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80014f2:	f003 0310 	and.w	r3, r3, #16
 80014f6:	613b      	str	r3, [r7, #16]
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	e00e      	b.n	800151a <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80014fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001568 <BSP_LED_Init+0xe0>)
 80014fe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001502:	4a19      	ldr	r2, [pc, #100]	@ (8001568 <BSP_LED_Init+0xe0>)
 8001504:	f043 0302 	orr.w	r3, r3, #2
 8001508:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800150c:	4b16      	ldr	r3, [pc, #88]	@ (8001568 <BSP_LED_Init+0xe0>)
 800150e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	60fb      	str	r3, [r7, #12]
 8001518:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 800151a:	79fb      	ldrb	r3, [r7, #7]
 800151c:	4a13      	ldr	r2, [pc, #76]	@ (800156c <BSP_LED_Init+0xe4>)
 800151e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001522:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8001524:	2301      	movs	r3, #1
 8001526:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152c:	2303      	movs	r3, #3
 800152e:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8001530:	79fb      	ldrb	r3, [r7, #7]
 8001532:	4a0f      	ldr	r2, [pc, #60]	@ (8001570 <BSP_LED_Init+0xe8>)
 8001534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001538:	f107 0218 	add.w	r2, r7, #24
 800153c:	4611      	mov	r1, r2
 800153e:	4618      	mov	r0, r3
 8001540:	f000 faf6 	bl	8001b30 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	4a0a      	ldr	r2, [pc, #40]	@ (8001570 <BSP_LED_Init+0xe8>)
 8001548:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	4a07      	ldr	r2, [pc, #28]	@ (800156c <BSP_LED_Init+0xe4>)
 8001550:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001554:	2200      	movs	r2, #0
 8001556:	4619      	mov	r1, r3
 8001558:	f000 fc9a 	bl	8001e90 <HAL_GPIO_WritePin>
  }

  return ret;
 800155c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800155e:	4618      	mov	r0, r3
 8001560:	3730      	adds	r7, #48	@ 0x30
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	58024400 	.word	0x58024400
 800156c:	08004ed4 	.word	0x08004ed4
 8001570:	24000008 	.word	0x24000008

08001574 <BSP_LED_On>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 800157e:	2300      	movs	r3, #0
 8001580:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8001582:	79fb      	ldrb	r3, [r7, #7]
 8001584:	2b00      	cmp	r3, #0
 8001586:	d009      	beq.n	800159c <BSP_LED_On+0x28>
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d006      	beq.n	800159c <BSP_LED_On+0x28>
 800158e:	79fb      	ldrb	r3, [r7, #7]
 8001590:	2b02      	cmp	r3, #2
 8001592:	d003      	beq.n	800159c <BSP_LED_On+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8001594:	f06f 0301 	mvn.w	r3, #1
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	e00b      	b.n	80015b4 <BSP_LED_On+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4a08      	ldr	r2, [pc, #32]	@ (80015c0 <BSP_LED_On+0x4c>)
 80015a0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015a4:	79fb      	ldrb	r3, [r7, #7]
 80015a6:	4a07      	ldr	r2, [pc, #28]	@ (80015c4 <BSP_LED_On+0x50>)
 80015a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015ac:	2201      	movs	r2, #1
 80015ae:	4619      	mov	r1, r3
 80015b0:	f000 fc6e 	bl	8001e90 <HAL_GPIO_WritePin>
  }

  return ret;
 80015b4:	68fb      	ldr	r3, [r7, #12]
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3710      	adds	r7, #16
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	24000008 	.word	0x24000008
 80015c4:	08004ed4 	.word	0x08004ed4

080015c8 <BSP_LED_Off>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	4603      	mov	r3, r0
 80015d0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80015d2:	2300      	movs	r3, #0
 80015d4:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d009      	beq.n	80015f0 <BSP_LED_Off+0x28>
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d006      	beq.n	80015f0 <BSP_LED_Off+0x28>
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d003      	beq.n	80015f0 <BSP_LED_Off+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80015e8:	f06f 0301 	mvn.w	r3, #1
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	e00b      	b.n	8001608 <BSP_LED_Off+0x40>
  }
  else
  {
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80015f0:	79fb      	ldrb	r3, [r7, #7]
 80015f2:	4a08      	ldr	r2, [pc, #32]	@ (8001614 <BSP_LED_Off+0x4c>)
 80015f4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80015f8:	79fb      	ldrb	r3, [r7, #7]
 80015fa:	4a07      	ldr	r2, [pc, #28]	@ (8001618 <BSP_LED_Off+0x50>)
 80015fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001600:	2200      	movs	r2, #0
 8001602:	4619      	mov	r1, r3
 8001604:	f000 fc44 	bl	8001e90 <HAL_GPIO_WritePin>
  }

  return ret;
 8001608:	68fb      	ldr	r3, [r7, #12]
}
 800160a:	4618      	mov	r0, r3
 800160c:	3710      	adds	r7, #16
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	24000008 	.word	0x24000008
 8001618:	08004ed4 	.word	0x08004ed4

0800161c <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b084      	sub	sp, #16
 8001620:	af00      	add	r7, sp, #0
 8001622:	4603      	mov	r3, r0
 8001624:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8001626:	2300      	movs	r3, #0
 8001628:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800162a:	79fb      	ldrb	r3, [r7, #7]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d009      	beq.n	8001644 <BSP_LED_Toggle+0x28>
 8001630:	79fb      	ldrb	r3, [r7, #7]
 8001632:	2b01      	cmp	r3, #1
 8001634:	d006      	beq.n	8001644 <BSP_LED_Toggle+0x28>
 8001636:	79fb      	ldrb	r3, [r7, #7]
 8001638:	2b02      	cmp	r3, #2
 800163a:	d003      	beq.n	8001644 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800163c:	f06f 0301 	mvn.w	r3, #1
 8001640:	60fb      	str	r3, [r7, #12]
 8001642:	e00b      	b.n	800165c <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8001644:	79fb      	ldrb	r3, [r7, #7]
 8001646:	4a08      	ldr	r2, [pc, #32]	@ (8001668 <BSP_LED_Toggle+0x4c>)
 8001648:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800164c:	79fb      	ldrb	r3, [r7, #7]
 800164e:	4907      	ldr	r1, [pc, #28]	@ (800166c <BSP_LED_Toggle+0x50>)
 8001650:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001654:	4619      	mov	r1, r3
 8001656:	4610      	mov	r0, r2
 8001658:	f000 fc33 	bl	8001ec2 <HAL_GPIO_TogglePin>
  }

  return ret;
 800165c:	68fb      	ldr	r3, [r7, #12]
}
 800165e:	4618      	mov	r0, r3
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	24000008 	.word	0x24000008
 800166c:	08004ed4 	.word	0x08004ed4

08001670 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	4603      	mov	r3, r0
 8001678:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800167a:	79fb      	ldrb	r3, [r7, #7]
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	4a04      	ldr	r2, [pc, #16]	@ (8001690 <BSP_PB_IRQHandler+0x20>)
 8001680:	4413      	add	r3, r2
 8001682:	4618      	mov	r0, r3
 8001684:	f000 fa24 	bl	8001ad0 <HAL_EXTI_IRQHandler>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}
 8001690:	24000084 	.word	0x24000084

08001694 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800169a:	2003      	movs	r0, #3
 800169c:	f000 f96e 	bl	800197c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80016a0:	f001 fec4 	bl	800342c <HAL_RCC_GetSysClockFreq>
 80016a4:	4602      	mov	r2, r0
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_Init+0x68>)
 80016a8:	699b      	ldr	r3, [r3, #24]
 80016aa:	0a1b      	lsrs	r3, r3, #8
 80016ac:	f003 030f 	and.w	r3, r3, #15
 80016b0:	4913      	ldr	r1, [pc, #76]	@ (8001700 <HAL_Init+0x6c>)
 80016b2:	5ccb      	ldrb	r3, [r1, r3]
 80016b4:	f003 031f 	and.w	r3, r3, #31
 80016b8:	fa22 f303 	lsr.w	r3, r2, r3
 80016bc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80016be:	4b0f      	ldr	r3, [pc, #60]	@ (80016fc <HAL_Init+0x68>)
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	f003 030f 	and.w	r3, r3, #15
 80016c6:	4a0e      	ldr	r2, [pc, #56]	@ (8001700 <HAL_Init+0x6c>)
 80016c8:	5cd3      	ldrb	r3, [r2, r3]
 80016ca:	f003 031f 	and.w	r3, r3, #31
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	fa22 f303 	lsr.w	r3, r2, r3
 80016d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001704 <HAL_Init+0x70>)
 80016d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80016d8:	4a0b      	ldr	r2, [pc, #44]	@ (8001708 <HAL_Init+0x74>)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016de:	2000      	movs	r0, #0
 80016e0:	f000 f814 	bl	800170c <HAL_InitTick>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d001      	beq.n	80016ee <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	e002      	b.n	80016f4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80016ee:	f7ff fd95 	bl	800121c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}
 80016fc:	58024400 	.word	0x58024400
 8001700:	08004ec4 	.word	0x08004ec4
 8001704:	24000004 	.word	0x24000004
 8001708:	24000000 	.word	0x24000000

0800170c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001714:	4b15      	ldr	r3, [pc, #84]	@ (800176c <HAL_InitTick+0x60>)
 8001716:	781b      	ldrb	r3, [r3, #0]
 8001718:	2b00      	cmp	r3, #0
 800171a:	d101      	bne.n	8001720 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800171c:	2301      	movs	r3, #1
 800171e:	e021      	b.n	8001764 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001720:	4b13      	ldr	r3, [pc, #76]	@ (8001770 <HAL_InitTick+0x64>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b11      	ldr	r3, [pc, #68]	@ (800176c <HAL_InitTick+0x60>)
 8001726:	781b      	ldrb	r3, [r3, #0]
 8001728:	4619      	mov	r1, r3
 800172a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800172e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001732:	fbb2 f3f3 	udiv	r3, r2, r3
 8001736:	4618      	mov	r0, r3
 8001738:	f000 f945 	bl	80019c6 <HAL_SYSTICK_Config>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d001      	beq.n	8001746 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e00e      	b.n	8001764 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	2b0f      	cmp	r3, #15
 800174a:	d80a      	bhi.n	8001762 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800174c:	2200      	movs	r2, #0
 800174e:	6879      	ldr	r1, [r7, #4]
 8001750:	f04f 30ff 	mov.w	r0, #4294967295
 8001754:	f000 f91d 	bl	8001992 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001758:	4a06      	ldr	r2, [pc, #24]	@ (8001774 <HAL_InitTick+0x68>)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800175e:	2300      	movs	r3, #0
 8001760:	e000      	b.n	8001764 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
}
 8001764:	4618      	mov	r0, r3
 8001766:	3708      	adds	r7, #8
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	24000018 	.word	0x24000018
 8001770:	24000000 	.word	0x24000000
 8001774:	24000014 	.word	0x24000014

08001778 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800177c:	4b06      	ldr	r3, [pc, #24]	@ (8001798 <HAL_IncTick+0x20>)
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	461a      	mov	r2, r3
 8001782:	4b06      	ldr	r3, [pc, #24]	@ (800179c <HAL_IncTick+0x24>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4413      	add	r3, r2
 8001788:	4a04      	ldr	r2, [pc, #16]	@ (800179c <HAL_IncTick+0x24>)
 800178a:	6013      	str	r3, [r2, #0]
}
 800178c:	bf00      	nop
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	24000018 	.word	0x24000018
 800179c:	2400008c 	.word	0x2400008c

080017a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  return uwTick;
 80017a4:	4b03      	ldr	r3, [pc, #12]	@ (80017b4 <HAL_GetTick+0x14>)
 80017a6:	681b      	ldr	r3, [r3, #0]
}
 80017a8:	4618      	mov	r0, r3
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr
 80017b2:	bf00      	nop
 80017b4:	2400008c 	.word	0x2400008c

080017b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b084      	sub	sp, #16
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017c0:	f7ff ffee 	bl	80017a0 <HAL_GetTick>
 80017c4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017d0:	d005      	beq.n	80017de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017d2:	4b0a      	ldr	r3, [pc, #40]	@ (80017fc <HAL_Delay+0x44>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	461a      	mov	r2, r3
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	4413      	add	r3, r2
 80017dc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017de:	bf00      	nop
 80017e0:	f7ff ffde 	bl	80017a0 <HAL_GetTick>
 80017e4:	4602      	mov	r2, r0
 80017e6:	68bb      	ldr	r3, [r7, #8]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	68fa      	ldr	r2, [r7, #12]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d8f7      	bhi.n	80017e0 <HAL_Delay+0x28>
  {
  }
}
 80017f0:	bf00      	nop
 80017f2:	bf00      	nop
 80017f4:	3710      	adds	r7, #16
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	24000018 	.word	0x24000018

08001800 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001804:	4b03      	ldr	r3, [pc, #12]	@ (8001814 <HAL_GetREVID+0x14>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	0c1b      	lsrs	r3, r3, #16
}
 800180a:	4618      	mov	r0, r3
 800180c:	46bd      	mov	sp, r7
 800180e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001812:	4770      	bx	lr
 8001814:	5c001000 	.word	0x5c001000

08001818 <__NVIC_SetPriorityGrouping>:
{
 8001818:	b480      	push	{r7}
 800181a:	b085      	sub	sp, #20
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001828:	4b0b      	ldr	r3, [pc, #44]	@ (8001858 <__NVIC_SetPriorityGrouping+0x40>)
 800182a:	68db      	ldr	r3, [r3, #12]
 800182c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800182e:	68ba      	ldr	r2, [r7, #8]
 8001830:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001834:	4013      	ands	r3, r2
 8001836:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800183c:	68bb      	ldr	r3, [r7, #8]
 800183e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001840:	4b06      	ldr	r3, [pc, #24]	@ (800185c <__NVIC_SetPriorityGrouping+0x44>)
 8001842:	4313      	orrs	r3, r2
 8001844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001846:	4a04      	ldr	r2, [pc, #16]	@ (8001858 <__NVIC_SetPriorityGrouping+0x40>)
 8001848:	68bb      	ldr	r3, [r7, #8]
 800184a:	60d3      	str	r3, [r2, #12]
}
 800184c:	bf00      	nop
 800184e:	3714      	adds	r7, #20
 8001850:	46bd      	mov	sp, r7
 8001852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001856:	4770      	bx	lr
 8001858:	e000ed00 	.word	0xe000ed00
 800185c:	05fa0000 	.word	0x05fa0000

08001860 <__NVIC_GetPriorityGrouping>:
{
 8001860:	b480      	push	{r7}
 8001862:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001864:	4b04      	ldr	r3, [pc, #16]	@ (8001878 <__NVIC_GetPriorityGrouping+0x18>)
 8001866:	68db      	ldr	r3, [r3, #12]
 8001868:	0a1b      	lsrs	r3, r3, #8
 800186a:	f003 0307 	and.w	r3, r3, #7
}
 800186e:	4618      	mov	r0, r3
 8001870:	46bd      	mov	sp, r7
 8001872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001876:	4770      	bx	lr
 8001878:	e000ed00 	.word	0xe000ed00

0800187c <__NVIC_SetPriority>:
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	6039      	str	r1, [r7, #0]
 8001886:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001888:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800188c:	2b00      	cmp	r3, #0
 800188e:	db0a      	blt.n	80018a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	b2da      	uxtb	r2, r3
 8001894:	490c      	ldr	r1, [pc, #48]	@ (80018c8 <__NVIC_SetPriority+0x4c>)
 8001896:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800189a:	0112      	lsls	r2, r2, #4
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	440b      	add	r3, r1
 80018a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80018a4:	e00a      	b.n	80018bc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	b2da      	uxtb	r2, r3
 80018aa:	4908      	ldr	r1, [pc, #32]	@ (80018cc <__NVIC_SetPriority+0x50>)
 80018ac:	88fb      	ldrh	r3, [r7, #6]
 80018ae:	f003 030f 	and.w	r3, r3, #15
 80018b2:	3b04      	subs	r3, #4
 80018b4:	0112      	lsls	r2, r2, #4
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	440b      	add	r3, r1
 80018ba:	761a      	strb	r2, [r3, #24]
}
 80018bc:	bf00      	nop
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	e000e100 	.word	0xe000e100
 80018cc:	e000ed00 	.word	0xe000ed00

080018d0 <NVIC_EncodePriority>:
{
 80018d0:	b480      	push	{r7}
 80018d2:	b089      	sub	sp, #36	@ 0x24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018dc:	68fb      	ldr	r3, [r7, #12]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018e4:	69fb      	ldr	r3, [r7, #28]
 80018e6:	f1c3 0307 	rsb	r3, r3, #7
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	bf28      	it	cs
 80018ee:	2304      	movcs	r3, #4
 80018f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	3304      	adds	r3, #4
 80018f6:	2b06      	cmp	r3, #6
 80018f8:	d902      	bls.n	8001900 <NVIC_EncodePriority+0x30>
 80018fa:	69fb      	ldr	r3, [r7, #28]
 80018fc:	3b03      	subs	r3, #3
 80018fe:	e000      	b.n	8001902 <NVIC_EncodePriority+0x32>
 8001900:	2300      	movs	r3, #0
 8001902:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001904:	f04f 32ff 	mov.w	r2, #4294967295
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	fa02 f303 	lsl.w	r3, r2, r3
 800190e:	43da      	mvns	r2, r3
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	401a      	ands	r2, r3
 8001914:	697b      	ldr	r3, [r7, #20]
 8001916:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001918:	f04f 31ff 	mov.w	r1, #4294967295
 800191c:	697b      	ldr	r3, [r7, #20]
 800191e:	fa01 f303 	lsl.w	r3, r1, r3
 8001922:	43d9      	mvns	r1, r3
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001928:	4313      	orrs	r3, r2
}
 800192a:	4618      	mov	r0, r3
 800192c:	3724      	adds	r7, #36	@ 0x24
 800192e:	46bd      	mov	sp, r7
 8001930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001934:	4770      	bx	lr
	...

08001938 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001948:	d301      	bcc.n	800194e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800194a:	2301      	movs	r3, #1
 800194c:	e00f      	b.n	800196e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800194e:	4a0a      	ldr	r2, [pc, #40]	@ (8001978 <SysTick_Config+0x40>)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	3b01      	subs	r3, #1
 8001954:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001956:	210f      	movs	r1, #15
 8001958:	f04f 30ff 	mov.w	r0, #4294967295
 800195c:	f7ff ff8e 	bl	800187c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001960:	4b05      	ldr	r3, [pc, #20]	@ (8001978 <SysTick_Config+0x40>)
 8001962:	2200      	movs	r2, #0
 8001964:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001966:	4b04      	ldr	r3, [pc, #16]	@ (8001978 <SysTick_Config+0x40>)
 8001968:	2207      	movs	r2, #7
 800196a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800196c:	2300      	movs	r3, #0
}
 800196e:	4618      	mov	r0, r3
 8001970:	3708      	adds	r7, #8
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	e000e010 	.word	0xe000e010

0800197c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001984:	6878      	ldr	r0, [r7, #4]
 8001986:	f7ff ff47 	bl	8001818 <__NVIC_SetPriorityGrouping>
}
 800198a:	bf00      	nop
 800198c:	3708      	adds	r7, #8
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}

08001992 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001992:	b580      	push	{r7, lr}
 8001994:	b086      	sub	sp, #24
 8001996:	af00      	add	r7, sp, #0
 8001998:	4603      	mov	r3, r0
 800199a:	60b9      	str	r1, [r7, #8]
 800199c:	607a      	str	r2, [r7, #4]
 800199e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80019a0:	f7ff ff5e 	bl	8001860 <__NVIC_GetPriorityGrouping>
 80019a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019a6:	687a      	ldr	r2, [r7, #4]
 80019a8:	68b9      	ldr	r1, [r7, #8]
 80019aa:	6978      	ldr	r0, [r7, #20]
 80019ac:	f7ff ff90 	bl	80018d0 <NVIC_EncodePriority>
 80019b0:	4602      	mov	r2, r0
 80019b2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80019b6:	4611      	mov	r1, r2
 80019b8:	4618      	mov	r0, r3
 80019ba:	f7ff ff5f 	bl	800187c <__NVIC_SetPriority>
}
 80019be:	bf00      	nop
 80019c0:	3718      	adds	r7, #24
 80019c2:	46bd      	mov	sp, r7
 80019c4:	bd80      	pop	{r7, pc}

080019c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019c6:	b580      	push	{r7, lr}
 80019c8:	b082      	sub	sp, #8
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019ce:	6878      	ldr	r0, [r7, #4]
 80019d0:	f7ff ffb2 	bl	8001938 <SysTick_Config>
 80019d4:	4603      	mov	r3, r0
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
	...

080019e0 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 80019e0:	b480      	push	{r7}
 80019e2:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 80019e4:	f3bf 8f5f 	dmb	sy
}
 80019e8:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 80019ea:	4b07      	ldr	r3, [pc, #28]	@ (8001a08 <HAL_MPU_Disable+0x28>)
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	4a06      	ldr	r2, [pc, #24]	@ (8001a08 <HAL_MPU_Disable+0x28>)
 80019f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80019f4:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 80019f6:	4b05      	ldr	r3, [pc, #20]	@ (8001a0c <HAL_MPU_Disable+0x2c>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	605a      	str	r2, [r3, #4]
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
 8001a06:	bf00      	nop
 8001a08:	e000ed00 	.word	0xe000ed00
 8001a0c:	e000ed90 	.word	0xe000ed90

08001a10 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001a18:	4a0b      	ldr	r2, [pc, #44]	@ (8001a48 <HAL_MPU_Enable+0x38>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f043 0301 	orr.w	r3, r3, #1
 8001a20:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001a22:	4b0a      	ldr	r3, [pc, #40]	@ (8001a4c <HAL_MPU_Enable+0x3c>)
 8001a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a26:	4a09      	ldr	r2, [pc, #36]	@ (8001a4c <HAL_MPU_Enable+0x3c>)
 8001a28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a2c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001a2e:	f3bf 8f4f 	dsb	sy
}
 8001a32:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001a34:	f3bf 8f6f 	isb	sy
}
 8001a38:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001a3a:	bf00      	nop
 8001a3c:	370c      	adds	r7, #12
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
 8001a46:	bf00      	nop
 8001a48:	e000ed90 	.word	0xe000ed90
 8001a4c:	e000ed00 	.word	0xe000ed00

08001a50 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b083      	sub	sp, #12
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	785a      	ldrb	r2, [r3, #1]
 8001a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001acc <HAL_MPU_ConfigRegion+0x7c>)
 8001a5e:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001a60:	4b1a      	ldr	r3, [pc, #104]	@ (8001acc <HAL_MPU_ConfigRegion+0x7c>)
 8001a62:	691b      	ldr	r3, [r3, #16]
 8001a64:	4a19      	ldr	r2, [pc, #100]	@ (8001acc <HAL_MPU_ConfigRegion+0x7c>)
 8001a66:	f023 0301 	bic.w	r3, r3, #1
 8001a6a:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001a6c:	4a17      	ldr	r2, [pc, #92]	@ (8001acc <HAL_MPU_ConfigRegion+0x7c>)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	7b1b      	ldrb	r3, [r3, #12]
 8001a78:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	7adb      	ldrb	r3, [r3, #11]
 8001a7e:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001a80:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	7a9b      	ldrb	r3, [r3, #10]
 8001a86:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001a88:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	7b5b      	ldrb	r3, [r3, #13]
 8001a8e:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001a90:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	7b9b      	ldrb	r3, [r3, #14]
 8001a96:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001a98:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	7bdb      	ldrb	r3, [r3, #15]
 8001a9e:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001aa0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	7a5b      	ldrb	r3, [r3, #9]
 8001aa6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001aa8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	7a1b      	ldrb	r3, [r3, #8]
 8001aae:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ab0:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	7812      	ldrb	r2, [r2, #0]
 8001ab6:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ab8:	4a04      	ldr	r2, [pc, #16]	@ (8001acc <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001aba:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001abc:	6113      	str	r3, [r2, #16]
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	e000ed90 	.word	0xe000ed90

08001ad0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b086      	sub	sp, #24
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	0c1b      	lsrs	r3, r3, #16
 8001ade:	f003 0303 	and.w	r3, r3, #3
 8001ae2:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f003 031f 	and.w	r3, r3, #31
 8001aec:	2201      	movs	r2, #1
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	613b      	str	r3, [r7, #16]
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
  }
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	011a      	lsls	r2, r3, #4
 8001af8:	4b0c      	ldr	r3, [pc, #48]	@ (8001b2c <HAL_EXTI_IRQHandler+0x5c>)
 8001afa:	4413      	add	r3, r2
 8001afc:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	4013      	ands	r3, r2
 8001b06:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d009      	beq.n	8001b22 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	693a      	ldr	r2, [r7, #16]
 8001b12:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d002      	beq.n	8001b22 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	4798      	blx	r3
    }
  }
}
 8001b22:	bf00      	nop
 8001b24:	3718      	adds	r7, #24
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	58000088 	.word	0x58000088

08001b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b089      	sub	sp, #36	@ 0x24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b3e:	4b89      	ldr	r3, [pc, #548]	@ (8001d64 <HAL_GPIO_Init+0x234>)
 8001b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b42:	e194      	b.n	8001e6e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f000 8186 	beq.w	8001e68 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0303 	and.w	r3, r3, #3
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d005      	beq.n	8001b74 <HAL_GPIO_Init+0x44>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d130      	bne.n	8001bd6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	2203      	movs	r2, #3
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68da      	ldr	r2, [r3, #12]
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001baa:	2201      	movs	r2, #1
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	f003 0201 	and.w	r2, r3, #1
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d017      	beq.n	8001c12 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	2203      	movs	r2, #3
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d123      	bne.n	8001c66 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	08da      	lsrs	r2, r3, #3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3208      	adds	r2, #8
 8001c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	220f      	movs	r2, #15
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	691a      	ldr	r2, [r3, #16]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	08da      	lsrs	r2, r3, #3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3208      	adds	r2, #8
 8001c60:	69b9      	ldr	r1, [r7, #24]
 8001c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	2203      	movs	r2, #3
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43db      	mvns	r3, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f003 0203 	and.w	r2, r3, #3
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 80e0 	beq.w	8001e68 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca8:	4b2f      	ldr	r3, [pc, #188]	@ (8001d68 <HAL_GPIO_Init+0x238>)
 8001caa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cae:	4a2e      	ldr	r2, [pc, #184]	@ (8001d68 <HAL_GPIO_Init+0x238>)
 8001cb0:	f043 0302 	orr.w	r3, r3, #2
 8001cb4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8001d68 <HAL_GPIO_Init+0x238>)
 8001cba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cc6:	4a29      	ldr	r2, [pc, #164]	@ (8001d6c <HAL_GPIO_Init+0x23c>)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	089b      	lsrs	r3, r3, #2
 8001ccc:	3302      	adds	r3, #2
 8001cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	220f      	movs	r2, #15
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a20      	ldr	r2, [pc, #128]	@ (8001d70 <HAL_GPIO_Init+0x240>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d052      	beq.n	8001d98 <HAL_GPIO_Init+0x268>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d74 <HAL_GPIO_Init+0x244>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d031      	beq.n	8001d5e <HAL_GPIO_Init+0x22e>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8001d78 <HAL_GPIO_Init+0x248>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d02b      	beq.n	8001d5a <HAL_GPIO_Init+0x22a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a1d      	ldr	r2, [pc, #116]	@ (8001d7c <HAL_GPIO_Init+0x24c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d025      	beq.n	8001d56 <HAL_GPIO_Init+0x226>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001d80 <HAL_GPIO_Init+0x250>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d01f      	beq.n	8001d52 <HAL_GPIO_Init+0x222>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a1b      	ldr	r2, [pc, #108]	@ (8001d84 <HAL_GPIO_Init+0x254>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d019      	beq.n	8001d4e <HAL_GPIO_Init+0x21e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a1a      	ldr	r2, [pc, #104]	@ (8001d88 <HAL_GPIO_Init+0x258>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d013      	beq.n	8001d4a <HAL_GPIO_Init+0x21a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a19      	ldr	r2, [pc, #100]	@ (8001d8c <HAL_GPIO_Init+0x25c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d00d      	beq.n	8001d46 <HAL_GPIO_Init+0x216>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a18      	ldr	r2, [pc, #96]	@ (8001d90 <HAL_GPIO_Init+0x260>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d007      	beq.n	8001d42 <HAL_GPIO_Init+0x212>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a17      	ldr	r2, [pc, #92]	@ (8001d94 <HAL_GPIO_Init+0x264>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d101      	bne.n	8001d3e <HAL_GPIO_Init+0x20e>
 8001d3a:	2309      	movs	r3, #9
 8001d3c:	e02d      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d3e:	230a      	movs	r3, #10
 8001d40:	e02b      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d42:	2308      	movs	r3, #8
 8001d44:	e029      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d46:	2307      	movs	r3, #7
 8001d48:	e027      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d4a:	2306      	movs	r3, #6
 8001d4c:	e025      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d4e:	2305      	movs	r3, #5
 8001d50:	e023      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d52:	2304      	movs	r3, #4
 8001d54:	e021      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d56:	2303      	movs	r3, #3
 8001d58:	e01f      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e01d      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e01b      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d62:	bf00      	nop
 8001d64:	58000080 	.word	0x58000080
 8001d68:	58024400 	.word	0x58024400
 8001d6c:	58000400 	.word	0x58000400
 8001d70:	58020000 	.word	0x58020000
 8001d74:	58020400 	.word	0x58020400
 8001d78:	58020800 	.word	0x58020800
 8001d7c:	58020c00 	.word	0x58020c00
 8001d80:	58021000 	.word	0x58021000
 8001d84:	58021400 	.word	0x58021400
 8001d88:	58021800 	.word	0x58021800
 8001d8c:	58021c00 	.word	0x58021c00
 8001d90:	58022000 	.word	0x58022000
 8001d94:	58022400 	.word	0x58022400
 8001d98:	2300      	movs	r3, #0
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	f002 0203 	and.w	r2, r2, #3
 8001da0:	0092      	lsls	r2, r2, #2
 8001da2:	4093      	lsls	r3, r2
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001daa:	4938      	ldr	r1, [pc, #224]	@ (8001e8c <HAL_GPIO_Init+0x35c>)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	089b      	lsrs	r3, r3, #2
 8001db0:	3302      	adds	r3, #2
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001db8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001dde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001de6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f47f ae63 	bne.w	8001b44 <HAL_GPIO_Init+0x14>
  }
}
 8001e7e:	bf00      	nop
 8001e80:	bf00      	nop
 8001e82:	3724      	adds	r7, #36	@ 0x24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	58000400 	.word	0x58000400

08001e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea0:	787b      	ldrb	r3, [r7, #1]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ea6:	887a      	ldrh	r2, [r7, #2]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001eac:	e003      	b.n	8001eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001eae:	887b      	ldrh	r3, [r7, #2]
 8001eb0:	041a      	lsls	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	619a      	str	r2, [r3, #24]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr

08001ec2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b085      	sub	sp, #20
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
 8001eca:	460b      	mov	r3, r1
 8001ecc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	695b      	ldr	r3, [r3, #20]
 8001ed2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ed4:	887a      	ldrh	r2, [r7, #2]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	041a      	lsls	r2, r3, #16
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	43d9      	mvns	r1, r3
 8001ee0:	887b      	ldrh	r3, [r7, #2]
 8001ee2:	400b      	ands	r3, r1
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	619a      	str	r2, [r3, #24]
}
 8001eea:	bf00      	nop
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8001f00:	4b19      	ldr	r3, [pc, #100]	@ (8001f68 <HAL_PWREx_ConfigSupply+0x70>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	f003 0304 	and.w	r3, r3, #4
 8001f08:	2b04      	cmp	r3, #4
 8001f0a:	d00a      	beq.n	8001f22 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8001f0c:	4b16      	ldr	r3, [pc, #88]	@ (8001f68 <HAL_PWREx_ConfigSupply+0x70>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	f003 0307 	and.w	r3, r3, #7
 8001f14:	687a      	ldr	r2, [r7, #4]
 8001f16:	429a      	cmp	r2, r3
 8001f18:	d001      	beq.n	8001f1e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e01f      	b.n	8001f5e <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	e01d      	b.n	8001f5e <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8001f22:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_PWREx_ConfigSupply+0x70>)
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f023 0207 	bic.w	r2, r3, #7
 8001f2a:	490f      	ldr	r1, [pc, #60]	@ (8001f68 <HAL_PWREx_ConfigSupply+0x70>)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8001f32:	f7ff fc35 	bl	80017a0 <HAL_GetTick>
 8001f36:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f38:	e009      	b.n	8001f4e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8001f3a:	f7ff fc31 	bl	80017a0 <HAL_GetTick>
 8001f3e:	4602      	mov	r2, r0
 8001f40:	68fb      	ldr	r3, [r7, #12]
 8001f42:	1ad3      	subs	r3, r2, r3
 8001f44:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001f48:	d901      	bls.n	8001f4e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e007      	b.n	8001f5e <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8001f4e:	4b06      	ldr	r3, [pc, #24]	@ (8001f68 <HAL_PWREx_ConfigSupply+0x70>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001f56:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f5a:	d1ee      	bne.n	8001f3a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8001f5c:	2300      	movs	r3, #0
}
 8001f5e:	4618      	mov	r0, r3
 8001f60:	3710      	adds	r7, #16
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	58024800 	.word	0x58024800

08001f6c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af02      	add	r7, sp, #8
 8001f72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8001f74:	f7ff fc14 	bl	80017a0 <HAL_GetTick>
 8001f78:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d101      	bne.n	8001f84 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8001f80:	2301      	movs	r3, #1
 8001f82:	e05f      	b.n	8002044 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d107      	bne.n	8001fa0 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f7fe fca7 	bl	80008e4 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8001f96:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 fa49 	bl	8002432 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	689b      	ldr	r3, [r3, #8]
 8001fae:	3b01      	subs	r3, #1
 8001fb0:	021a      	lsls	r2, r3, #8
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	430a      	orrs	r2, r1
 8001fb8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001fbe:	9300      	str	r3, [sp, #0]
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	2120      	movs	r1, #32
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 fa41 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8001fd0:	7afb      	ldrb	r3, [r7, #11]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d135      	bne.n	8002042 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	4b1b      	ldr	r3, [pc, #108]	@ (800204c <HAL_QSPI_Init+0xe0>)
 8001fde:	4013      	ands	r3, r2
 8001fe0:	687a      	ldr	r2, [r7, #4]
 8001fe2:	6852      	ldr	r2, [r2, #4]
 8001fe4:	0611      	lsls	r1, r2, #24
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	68d2      	ldr	r2, [r2, #12]
 8001fea:	4311      	orrs	r1, r2
 8001fec:	687a      	ldr	r2, [r7, #4]
 8001fee:	69d2      	ldr	r2, [r2, #28]
 8001ff0:	4311      	orrs	r1, r2
 8001ff2:	687a      	ldr	r2, [r7, #4]
 8001ff4:	6a12      	ldr	r2, [r2, #32]
 8001ff6:	4311      	orrs	r1, r2
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	6812      	ldr	r2, [r2, #0]
 8001ffc:	430b      	orrs	r3, r1
 8001ffe:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	685a      	ldr	r2, [r3, #4]
 8002006:	4b12      	ldr	r3, [pc, #72]	@ (8002050 <HAL_QSPI_Init+0xe4>)
 8002008:	4013      	ands	r3, r2
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	6912      	ldr	r2, [r2, #16]
 800200e:	0411      	lsls	r1, r2, #16
 8002010:	687a      	ldr	r2, [r7, #4]
 8002012:	6952      	ldr	r2, [r2, #20]
 8002014:	4311      	orrs	r1, r2
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6992      	ldr	r2, [r2, #24]
 800201a:	4311      	orrs	r1, r2
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	6812      	ldr	r2, [r2, #0]
 8002020:	430b      	orrs	r3, r1
 8002022:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	681a      	ldr	r2, [r3, #0]
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f042 0201 	orr.w	r2, r2, #1
 8002032:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2200      	movs	r2, #0
 8002038:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2201      	movs	r2, #1
 800203e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8002042:	7afb      	ldrb	r3, [r7, #11]
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}
 800204c:	00ffff2f 	.word	0x00ffff2f
 8002050:	ffe0f8fe 	.word	0xffe0f8fe

08002054 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b088      	sub	sp, #32
 8002058:	af02      	add	r7, sp, #8
 800205a:	60f8      	str	r0, [r7, #12]
 800205c:	60b9      	str	r1, [r7, #8]
 800205e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8002060:	f7ff fb9e 	bl	80017a0 <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800206c:	b2db      	uxtb	r3, r3
 800206e:	2b01      	cmp	r3, #1
 8002070:	d101      	bne.n	8002076 <HAL_QSPI_Command+0x22>
 8002072:	2302      	movs	r3, #2
 8002074:	e048      	b.n	8002108 <HAL_QSPI_Command+0xb4>
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	2201      	movs	r2, #1
 800207a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800207e:	68fb      	ldr	r3, [r7, #12]
 8002080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002084:	b2db      	uxtb	r3, r3
 8002086:	2b01      	cmp	r3, #1
 8002088:	d137      	bne.n	80020fa <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	2202      	movs	r2, #2
 8002094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	9300      	str	r3, [sp, #0]
 800209c:	693b      	ldr	r3, [r7, #16]
 800209e:	2200      	movs	r2, #0
 80020a0:	2120      	movs	r1, #32
 80020a2:	68f8      	ldr	r0, [r7, #12]
 80020a4:	f000 f9d3 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 80020a8:	4603      	mov	r3, r0
 80020aa:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80020ac:	7dfb      	ldrb	r3, [r7, #23]
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d125      	bne.n	80020fe <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 80020b2:	2200      	movs	r2, #0
 80020b4:	68b9      	ldr	r1, [r7, #8]
 80020b6:	68f8      	ldr	r0, [r7, #12]
 80020b8:	f000 fa00 	bl	80024bc <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	d115      	bne.n	80020f0 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	2201      	movs	r2, #1
 80020cc:	2102      	movs	r1, #2
 80020ce:	68f8      	ldr	r0, [r7, #12]
 80020d0:	f000 f9bd 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 80020d4:	4603      	mov	r3, r0
 80020d6:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 80020d8:	7dfb      	ldrb	r3, [r7, #23]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10f      	bne.n	80020fe <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2202      	movs	r2, #2
 80020e4:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	2201      	movs	r2, #1
 80020ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80020ee:	e006      	b.n	80020fe <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2201      	movs	r2, #1
 80020f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80020f8:	e001      	b.n	80020fe <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 80020fa:	2302      	movs	r3, #2
 80020fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	2200      	movs	r2, #0
 8002102:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8002106:	7dfb      	ldrb	r3, [r7, #23]
}
 8002108:	4618      	mov	r0, r3
 800210a:	3718      	adds	r7, #24
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}

08002110 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b08a      	sub	sp, #40	@ 0x28
 8002114:	af02      	add	r7, sp, #8
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800211c:	2300      	movs	r3, #0
 800211e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002120:	f7ff fb3e 	bl	80017a0 <HAL_GetTick>
 8002124:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	3320      	adds	r3, #32
 800212c:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b01      	cmp	r3, #1
 8002138:	d101      	bne.n	800213e <HAL_QSPI_Transmit+0x2e>
 800213a:	2302      	movs	r3, #2
 800213c:	e076      	b.n	800222c <HAL_QSPI_Transmit+0x11c>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2201      	movs	r2, #1
 8002142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800214c:	b2db      	uxtb	r3, r3
 800214e:	2b01      	cmp	r3, #1
 8002150:	d165      	bne.n	800221e <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2200      	movs	r2, #0
 8002156:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d056      	beq.n	800220c <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	2212      	movs	r2, #18
 8002162:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	691b      	ldr	r3, [r3, #16]
 800216c:	1c5a      	adds	r2, r3, #1
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	691b      	ldr	r3, [r3, #16]
 8002178:	1c5a      	adds	r2, r3, #1
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	68ba      	ldr	r2, [r7, #8]
 8002182:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	695a      	ldr	r2, [r3, #20]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8002192:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8002194:	e01b      	b.n	80021ce <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	9300      	str	r3, [sp, #0]
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	2201      	movs	r2, #1
 800219e:	2104      	movs	r1, #4
 80021a0:	68f8      	ldr	r0, [r7, #12]
 80021a2:	f000 f954 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 80021a6:	4603      	mov	r3, r0
 80021a8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80021aa:	7ffb      	ldrb	r3, [r7, #31]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d113      	bne.n	80021d8 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b4:	781a      	ldrb	r2, [r3, #0]
 80021b6:	697b      	ldr	r3, [r7, #20]
 80021b8:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021be:	1c5a      	adds	r2, r3, #1
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1df      	bne.n	8002196 <HAL_QSPI_Transmit+0x86>
 80021d6:	e000      	b.n	80021da <HAL_QSPI_Transmit+0xca>
          break;
 80021d8:	bf00      	nop
      }

      if (status == HAL_OK)
 80021da:	7ffb      	ldrb	r3, [r7, #31]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d110      	bne.n	8002202 <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	9300      	str	r3, [sp, #0]
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	2201      	movs	r2, #1
 80021e8:	2102      	movs	r1, #2
 80021ea:	68f8      	ldr	r0, [r7, #12]
 80021ec:	f000 f92f 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 80021f0:	4603      	mov	r3, r0
 80021f2:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80021f4:	7ffb      	ldrb	r3, [r7, #31]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d103      	bne.n	8002202 <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	2202      	movs	r2, #2
 8002200:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2201      	movs	r2, #1
 8002206:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800220a:	e00a      	b.n	8002222 <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002210:	f043 0208 	orr.w	r2, r3, #8
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	77fb      	strb	r3, [r7, #31]
 800221c:	e001      	b.n	8002222 <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 800221e:	2302      	movs	r3, #2
 8002220:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2200      	movs	r2, #0
 8002226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 800222a:	7ffb      	ldrb	r3, [r7, #31]
}
 800222c:	4618      	mov	r0, r3
 800222e:	3720      	adds	r7, #32
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af02      	add	r7, sp, #8
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002240:	2300      	movs	r3, #0
 8002242:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8002244:	f7ff faac 	bl	80017a0 <HAL_GetTick>
 8002248:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	3320      	adds	r3, #32
 8002258:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b01      	cmp	r3, #1
 8002264:	d101      	bne.n	800226a <HAL_QSPI_Receive+0x36>
 8002266:	2302      	movs	r3, #2
 8002268:	e07d      	b.n	8002366 <HAL_QSPI_Receive+0x132>
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002278:	b2db      	uxtb	r3, r3
 800227a:	2b01      	cmp	r3, #1
 800227c:	d16c      	bne.n	8002358 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2200      	movs	r2, #0
 8002282:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8002284:	68bb      	ldr	r3, [r7, #8]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d05d      	beq.n	8002346 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2222      	movs	r2, #34	@ 0x22
 800228e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	691b      	ldr	r3, [r3, #16]
 8002298:	1c5a      	adds	r2, r3, #1
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	691b      	ldr	r3, [r3, #16]
 80022a4:	1c5a      	adds	r2, r3, #1
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	68ba      	ldr	r2, [r7, #8]
 80022ae:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80022c2:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	697a      	ldr	r2, [r7, #20]
 80022ca:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 80022cc:	e01c      	b.n	8002308 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	2201      	movs	r2, #1
 80022d6:	2106      	movs	r1, #6
 80022d8:	68f8      	ldr	r0, [r7, #12]
 80022da:	f000 f8b8 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 80022de:	4603      	mov	r3, r0
 80022e0:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 80022e2:	7ffb      	ldrb	r3, [r7, #31]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d114      	bne.n	8002312 <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	7812      	ldrb	r2, [r2, #0]
 80022f0:	b2d2      	uxtb	r2, r2
 80022f2:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002302:	1e5a      	subs	r2, r3, #1
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800230c:	2b00      	cmp	r3, #0
 800230e:	d1de      	bne.n	80022ce <HAL_QSPI_Receive+0x9a>
 8002310:	e000      	b.n	8002314 <HAL_QSPI_Receive+0xe0>
          break;
 8002312:	bf00      	nop
      }

      if (status == HAL_OK)
 8002314:	7ffb      	ldrb	r3, [r7, #31]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d110      	bne.n	800233c <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	69bb      	ldr	r3, [r7, #24]
 8002320:	2201      	movs	r2, #1
 8002322:	2102      	movs	r1, #2
 8002324:	68f8      	ldr	r0, [r7, #12]
 8002326:	f000 f892 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 800232a:	4603      	mov	r3, r0
 800232c:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800232e:	7ffb      	ldrb	r3, [r7, #31]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d103      	bne.n	800233c <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2202      	movs	r2, #2
 800233a:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2201      	movs	r2, #1
 8002340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002344:	e00a      	b.n	800235c <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234a:	f043 0208 	orr.w	r2, r3, #8
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	77fb      	strb	r3, [r7, #31]
 8002356:	e001      	b.n	800235c <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8002358:	2302      	movs	r3, #2
 800235a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	2200      	movs	r2, #0
 8002360:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8002364:	7ffb      	ldrb	r3, [r7, #31]
}
 8002366:	4618      	mov	r0, r3
 8002368:	3720      	adds	r7, #32
 800236a:	46bd      	mov	sp, r7
 800236c:	bd80      	pop	{r7, pc}

0800236e <HAL_QSPI_MemoryMapped>:
  * @param  cfg structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 800236e:	b580      	push	{r7, lr}
 8002370:	b088      	sub	sp, #32
 8002372:	af02      	add	r7, sp, #8
 8002374:	60f8      	str	r0, [r7, #12]
 8002376:	60b9      	str	r1, [r7, #8]
 8002378:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800237a:	f7ff fa11 	bl	80017a0 <HAL_GetTick>
 800237e:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b01      	cmp	r3, #1
 800238a:	d101      	bne.n	8002390 <HAL_QSPI_MemoryMapped+0x22>
 800238c:	2302      	movs	r3, #2
 800238e:	e04c      	b.n	800242a <HAL_QSPI_MemoryMapped+0xbc>
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	2201      	movs	r2, #1
 8002394:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800239e:	b2db      	uxtb	r3, r3
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d13b      	bne.n	800241c <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2282      	movs	r2, #130	@ 0x82
 80023ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023b6:	9300      	str	r3, [sp, #0]
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	2200      	movs	r2, #0
 80023bc:	2120      	movs	r1, #32
 80023be:	68f8      	ldr	r0, [r7, #12]
 80023c0:	f000 f845 	bl	800244e <QSPI_WaitFlagStateUntilTimeout>
 80023c4:	4603      	mov	r3, r0
 80023c6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d128      	bne.n	8002420 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
    MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f023 0108 	bic.w	r1, r3, #8
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	430a      	orrs	r2, r1
 80023e2:	601a      	str	r2, [r3, #0]

    if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	2b08      	cmp	r3, #8
 80023ea:	d110      	bne.n	800240e <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	687a      	ldr	r2, [r7, #4]
 80023f2:	6812      	ldr	r2, [r2, #0]
 80023f4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	2210      	movs	r2, #16
 80023fc:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800240c:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 800240e:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8002412:	68b9      	ldr	r1, [r7, #8]
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 f851 	bl	80024bc <QSPI_Config>
 800241a:	e001      	b.n	8002420 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 800241c:	2302      	movs	r3, #2
 800241e:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8002428:	7dfb      	ldrb	r3, [r7, #23]
}
 800242a:	4618      	mov	r0, r3
 800242c:	3718      	adds	r7, #24
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}

08002432 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8002432:	b480      	push	{r7}
 8002434:	b083      	sub	sp, #12
 8002436:	af00      	add	r7, sp, #0
 8002438:	6078      	str	r0, [r7, #4]
 800243a:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	683a      	ldr	r2, [r7, #0]
 8002440:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr

0800244e <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b084      	sub	sp, #16
 8002452:	af00      	add	r7, sp, #0
 8002454:	60f8      	str	r0, [r7, #12]
 8002456:	60b9      	str	r1, [r7, #8]
 8002458:	603b      	str	r3, [r7, #0]
 800245a:	4613      	mov	r3, r2
 800245c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800245e:	e01a      	b.n	8002496 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002460:	69bb      	ldr	r3, [r7, #24]
 8002462:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002466:	d016      	beq.n	8002496 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002468:	f7ff f99a 	bl	80017a0 <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	69ba      	ldr	r2, [r7, #24]
 8002474:	429a      	cmp	r2, r3
 8002476:	d302      	bcc.n	800247e <QSPI_WaitFlagStateUntilTimeout+0x30>
 8002478:	69bb      	ldr	r3, [r7, #24]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d10b      	bne.n	8002496 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	2204      	movs	r2, #4
 8002482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800248a:	f043 0201 	orr.w	r2, r3, #1
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e00e      	b.n	80024b4 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	4013      	ands	r3, r2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	bf14      	ite	ne
 80024a4:	2301      	movne	r3, #1
 80024a6:	2300      	moveq	r3, #0
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	461a      	mov	r2, r3
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	429a      	cmp	r2, r3
 80024b0:	d1d6      	bne.n	8002460 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80024b2:	2300      	movs	r3, #0
}
 80024b4:	4618      	mov	r0, r3
 80024b6:	3710      	adds	r7, #16
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bd80      	pop	{r7, pc}

080024bc <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80024bc:	b480      	push	{r7}
 80024be:	b085      	sub	sp, #20
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d009      	beq.n	80024e4 <QSPI_Config+0x28>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80024d6:	d005      	beq.n	80024e4 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	3a01      	subs	r2, #1
 80024e2:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	699b      	ldr	r3, [r3, #24]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	f000 80c1 	beq.w	8002670 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d063      	beq.n	80025be <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	68ba      	ldr	r2, [r7, #8]
 80024fc:	6892      	ldr	r2, [r2, #8]
 80024fe:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	69db      	ldr	r3, [r3, #28]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d031      	beq.n	800256c <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	431a      	orrs	r2, r3
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002516:	431a      	orrs	r2, r3
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800251c:	431a      	orrs	r2, r3
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	695b      	ldr	r3, [r3, #20]
 8002522:	049b      	lsls	r3, r3, #18
 8002524:	431a      	orrs	r2, r3
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	691b      	ldr	r3, [r3, #16]
 800252a:	431a      	orrs	r2, r3
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	6a1b      	ldr	r3, [r3, #32]
 8002530:	431a      	orrs	r2, r3
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	431a      	orrs	r2, r3
 8002538:	68bb      	ldr	r3, [r7, #8]
 800253a:	69db      	ldr	r3, [r3, #28]
 800253c:	431a      	orrs	r2, r3
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	699b      	ldr	r3, [r3, #24]
 8002542:	431a      	orrs	r2, r3
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	ea42 0103 	orr.w	r1, r2, r3
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	687a      	ldr	r2, [r7, #4]
 8002552:	430a      	orrs	r2, r1
 8002554:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800255c:	f000 813f 	beq.w	80027de <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	68ba      	ldr	r2, [r7, #8]
 8002566:	6852      	ldr	r2, [r2, #4]
 8002568:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800256a:	e138      	b.n	80027de <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800256c:	68bb      	ldr	r3, [r7, #8]
 800256e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002574:	431a      	orrs	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800257a:	431a      	orrs	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002580:	431a      	orrs	r2, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	695b      	ldr	r3, [r3, #20]
 8002586:	049b      	lsls	r3, r3, #18
 8002588:	431a      	orrs	r2, r3
 800258a:	68bb      	ldr	r3, [r7, #8]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	431a      	orrs	r2, r3
 8002590:	68bb      	ldr	r3, [r7, #8]
 8002592:	6a1b      	ldr	r3, [r3, #32]
 8002594:	431a      	orrs	r2, r3
 8002596:	68bb      	ldr	r3, [r7, #8]
 8002598:	69db      	ldr	r3, [r3, #28]
 800259a:	431a      	orrs	r2, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	699b      	ldr	r3, [r3, #24]
 80025a0:	431a      	orrs	r2, r3
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	ea42 0103 	orr.w	r1, r2, r3
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	430a      	orrs	r2, r1
 80025b2:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	2200      	movs	r2, #0
 80025ba:	619a      	str	r2, [r3, #24]
}
 80025bc:	e10f      	b.n	80027de <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d02e      	beq.n	8002624 <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80025ca:	68bb      	ldr	r3, [r7, #8]
 80025cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ce:	431a      	orrs	r2, r3
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025d4:	431a      	orrs	r2, r3
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025da:	431a      	orrs	r2, r3
 80025dc:	68bb      	ldr	r3, [r7, #8]
 80025de:	695b      	ldr	r3, [r3, #20]
 80025e0:	049b      	lsls	r3, r3, #18
 80025e2:	431a      	orrs	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	6a1b      	ldr	r3, [r3, #32]
 80025e8:	431a      	orrs	r2, r3
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	68db      	ldr	r3, [r3, #12]
 80025ee:	431a      	orrs	r2, r3
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	69db      	ldr	r3, [r3, #28]
 80025f4:	431a      	orrs	r2, r3
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	ea42 0103 	orr.w	r1, r2, r3
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	687a      	ldr	r2, [r7, #4]
 800260a:	430a      	orrs	r2, r1
 800260c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002614:	f000 80e3 	beq.w	80027de <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68ba      	ldr	r2, [r7, #8]
 800261e:	6852      	ldr	r2, [r2, #4]
 8002620:	619a      	str	r2, [r3, #24]
}
 8002622:	e0dc      	b.n	80027de <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262c:	431a      	orrs	r2, r3
 800262e:	68bb      	ldr	r3, [r7, #8]
 8002630:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002632:	431a      	orrs	r2, r3
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002638:	431a      	orrs	r2, r3
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	695b      	ldr	r3, [r3, #20]
 800263e:	049b      	lsls	r3, r3, #18
 8002640:	431a      	orrs	r2, r3
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	431a      	orrs	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	69db      	ldr	r3, [r3, #28]
 800264c:	431a      	orrs	r2, r3
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	699b      	ldr	r3, [r3, #24]
 8002652:	431a      	orrs	r2, r3
 8002654:	68bb      	ldr	r3, [r7, #8]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	ea42 0103 	orr.w	r1, r2, r3
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	430a      	orrs	r2, r1
 8002664:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	2200      	movs	r2, #0
 800266c:	619a      	str	r2, [r3, #24]
}
 800266e:	e0b6      	b.n	80027de <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8002670:	68bb      	ldr	r3, [r7, #8]
 8002672:	6a1b      	ldr	r3, [r3, #32]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d05d      	beq.n	8002734 <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	6892      	ldr	r2, [r2, #8]
 8002680:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	69db      	ldr	r3, [r3, #28]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d02e      	beq.n	80026e8 <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800268a:	68bb      	ldr	r3, [r7, #8]
 800268c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	431a      	orrs	r2, r3
 8002694:	68bb      	ldr	r3, [r7, #8]
 8002696:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002698:	431a      	orrs	r2, r3
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269e:	431a      	orrs	r2, r3
 80026a0:	68bb      	ldr	r3, [r7, #8]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	049b      	lsls	r3, r3, #18
 80026a6:	431a      	orrs	r2, r3
 80026a8:	68bb      	ldr	r3, [r7, #8]
 80026aa:	691b      	ldr	r3, [r3, #16]
 80026ac:	431a      	orrs	r2, r3
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	431a      	orrs	r2, r3
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	431a      	orrs	r2, r3
 80026ba:	68bb      	ldr	r3, [r7, #8]
 80026bc:	69db      	ldr	r3, [r3, #28]
 80026be:	431a      	orrs	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	699b      	ldr	r3, [r3, #24]
 80026c4:	ea42 0103 	orr.w	r1, r2, r3
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	430a      	orrs	r2, r1
 80026d0:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80026d8:	f000 8081 	beq.w	80027de <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	68ba      	ldr	r2, [r7, #8]
 80026e2:	6852      	ldr	r2, [r2, #4]
 80026e4:	619a      	str	r2, [r3, #24]
}
 80026e6:	e07a      	b.n	80027de <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026ec:	68bb      	ldr	r3, [r7, #8]
 80026ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f0:	431a      	orrs	r2, r3
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026f6:	431a      	orrs	r2, r3
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026fc:	431a      	orrs	r2, r3
 80026fe:	68bb      	ldr	r3, [r7, #8]
 8002700:	695b      	ldr	r3, [r3, #20]
 8002702:	049b      	lsls	r3, r3, #18
 8002704:	431a      	orrs	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	431a      	orrs	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	431a      	orrs	r2, r3
 8002712:	68bb      	ldr	r3, [r7, #8]
 8002714:	69db      	ldr	r3, [r3, #28]
 8002716:	431a      	orrs	r2, r3
 8002718:	68bb      	ldr	r3, [r7, #8]
 800271a:	699b      	ldr	r3, [r3, #24]
 800271c:	ea42 0103 	orr.w	r1, r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	687a      	ldr	r2, [r7, #4]
 8002726:	430a      	orrs	r2, r1
 8002728:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	2200      	movs	r2, #0
 8002730:	619a      	str	r2, [r3, #24]
}
 8002732:	e054      	b.n	80027de <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8002734:	68bb      	ldr	r3, [r7, #8]
 8002736:	69db      	ldr	r3, [r3, #28]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d02a      	beq.n	8002792 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800273c:	68bb      	ldr	r3, [r7, #8]
 800273e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002744:	431a      	orrs	r2, r3
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800274a:	431a      	orrs	r2, r3
 800274c:	68bb      	ldr	r3, [r7, #8]
 800274e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002750:	431a      	orrs	r2, r3
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	049b      	lsls	r3, r3, #18
 8002758:	431a      	orrs	r2, r3
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	431a      	orrs	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	431a      	orrs	r2, r3
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	69db      	ldr	r3, [r3, #28]
 800276a:	431a      	orrs	r2, r3
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	ea42 0103 	orr.w	r1, r2, r3
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	687a      	ldr	r2, [r7, #4]
 800277a:	430a      	orrs	r2, r1
 800277c:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8002784:	d02b      	beq.n	80027de <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68ba      	ldr	r2, [r7, #8]
 800278c:	6852      	ldr	r2, [r2, #4]
 800278e:	619a      	str	r2, [r3, #24]
}
 8002790:	e025      	b.n	80027de <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002796:	2b00      	cmp	r3, #0
 8002798:	d021      	beq.n	80027de <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027a2:	431a      	orrs	r2, r3
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a8:	431a      	orrs	r2, r3
 80027aa:	68bb      	ldr	r3, [r7, #8]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027ae:	431a      	orrs	r2, r3
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	695b      	ldr	r3, [r3, #20]
 80027b4:	049b      	lsls	r3, r3, #18
 80027b6:	431a      	orrs	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	6a1b      	ldr	r3, [r3, #32]
 80027bc:	431a      	orrs	r2, r3
 80027be:	68bb      	ldr	r3, [r7, #8]
 80027c0:	69db      	ldr	r3, [r3, #28]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	68bb      	ldr	r3, [r7, #8]
 80027c6:	699b      	ldr	r3, [r3, #24]
 80027c8:	ea42 0103 	orr.w	r1, r2, r3
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	687a      	ldr	r2, [r7, #4]
 80027d2:	430a      	orrs	r2, r1
 80027d4:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	2200      	movs	r2, #0
 80027dc:	619a      	str	r2, [r3, #24]
}
 80027de:	bf00      	nop
 80027e0:	3714      	adds	r7, #20
 80027e2:	46bd      	mov	sp, r7
 80027e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e8:	4770      	bx	lr
	...

080027ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08c      	sub	sp, #48	@ 0x30
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d102      	bne.n	8002800 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	f000 bc48 	b.w	8003090 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 0301 	and.w	r3, r3, #1
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 8088 	beq.w	800291e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280e:	4b99      	ldr	r3, [pc, #612]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002810:	691b      	ldr	r3, [r3, #16]
 8002812:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002816:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002818:	4b96      	ldr	r3, [pc, #600]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 800281a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800281c:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800281e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002820:	2b10      	cmp	r3, #16
 8002822:	d007      	beq.n	8002834 <HAL_RCC_OscConfig+0x48>
 8002824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002826:	2b18      	cmp	r3, #24
 8002828:	d111      	bne.n	800284e <HAL_RCC_OscConfig+0x62>
 800282a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800282c:	f003 0303 	and.w	r3, r3, #3
 8002830:	2b02      	cmp	r3, #2
 8002832:	d10c      	bne.n	800284e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002834:	4b8f      	ldr	r3, [pc, #572]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d06d      	beq.n	800291c <HAL_RCC_OscConfig+0x130>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d169      	bne.n	800291c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	f000 bc21 	b.w	8003090 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002856:	d106      	bne.n	8002866 <HAL_RCC_OscConfig+0x7a>
 8002858:	4b86      	ldr	r3, [pc, #536]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a85      	ldr	r2, [pc, #532]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 800285e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002862:	6013      	str	r3, [r2, #0]
 8002864:	e02e      	b.n	80028c4 <HAL_RCC_OscConfig+0xd8>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d10c      	bne.n	8002888 <HAL_RCC_OscConfig+0x9c>
 800286e:	4b81      	ldr	r3, [pc, #516]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a80      	ldr	r2, [pc, #512]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002874:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002878:	6013      	str	r3, [r2, #0]
 800287a:	4b7e      	ldr	r3, [pc, #504]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a7d      	ldr	r2, [pc, #500]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002880:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002884:	6013      	str	r3, [r2, #0]
 8002886:	e01d      	b.n	80028c4 <HAL_RCC_OscConfig+0xd8>
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	685b      	ldr	r3, [r3, #4]
 800288c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002890:	d10c      	bne.n	80028ac <HAL_RCC_OscConfig+0xc0>
 8002892:	4b78      	ldr	r3, [pc, #480]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a77      	ldr	r2, [pc, #476]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002898:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800289c:	6013      	str	r3, [r2, #0]
 800289e:	4b75      	ldr	r3, [pc, #468]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a74      	ldr	r2, [pc, #464]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028a8:	6013      	str	r3, [r2, #0]
 80028aa:	e00b      	b.n	80028c4 <HAL_RCC_OscConfig+0xd8>
 80028ac:	4b71      	ldr	r3, [pc, #452]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4a70      	ldr	r2, [pc, #448]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80028b6:	6013      	str	r3, [r2, #0]
 80028b8:	4b6e      	ldr	r3, [pc, #440]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	4a6d      	ldr	r2, [pc, #436]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80028c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d013      	beq.n	80028f4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028cc:	f7fe ff68 	bl	80017a0 <HAL_GetTick>
 80028d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028d2:	e008      	b.n	80028e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d4:	f7fe ff64 	bl	80017a0 <HAL_GetTick>
 80028d8:	4602      	mov	r2, r0
 80028da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028dc:	1ad3      	subs	r3, r2, r3
 80028de:	2b64      	cmp	r3, #100	@ 0x64
 80028e0:	d901      	bls.n	80028e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028e2:	2303      	movs	r3, #3
 80028e4:	e3d4      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80028e6:	4b63      	ldr	r3, [pc, #396]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d0f0      	beq.n	80028d4 <HAL_RCC_OscConfig+0xe8>
 80028f2:	e014      	b.n	800291e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028f4:	f7fe ff54 	bl	80017a0 <HAL_GetTick>
 80028f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80028fa:	e008      	b.n	800290e <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028fc:	f7fe ff50 	bl	80017a0 <HAL_GetTick>
 8002900:	4602      	mov	r2, r0
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	1ad3      	subs	r3, r2, r3
 8002906:	2b64      	cmp	r3, #100	@ 0x64
 8002908:	d901      	bls.n	800290e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800290a:	2303      	movs	r3, #3
 800290c:	e3c0      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800290e:	4b59      	ldr	r3, [pc, #356]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002916:	2b00      	cmp	r3, #0
 8002918:	d1f0      	bne.n	80028fc <HAL_RCC_OscConfig+0x110>
 800291a:	e000      	b.n	800291e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800291c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f003 0302 	and.w	r3, r3, #2
 8002926:	2b00      	cmp	r3, #0
 8002928:	f000 80ca 	beq.w	8002ac0 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800292c:	4b51      	ldr	r3, [pc, #324]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 800292e:	691b      	ldr	r3, [r3, #16]
 8002930:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002934:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002936:	4b4f      	ldr	r3, [pc, #316]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800293a:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d007      	beq.n	8002952 <HAL_RCC_OscConfig+0x166>
 8002942:	6a3b      	ldr	r3, [r7, #32]
 8002944:	2b18      	cmp	r3, #24
 8002946:	d156      	bne.n	80029f6 <HAL_RCC_OscConfig+0x20a>
 8002948:	69fb      	ldr	r3, [r7, #28]
 800294a:	f003 0303 	and.w	r3, r3, #3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d151      	bne.n	80029f6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002952:	4b48      	ldr	r3, [pc, #288]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f003 0304 	and.w	r3, r3, #4
 800295a:	2b00      	cmp	r3, #0
 800295c:	d005      	beq.n	800296a <HAL_RCC_OscConfig+0x17e>
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	68db      	ldr	r3, [r3, #12]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e392      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800296a:	4b42      	ldr	r3, [pc, #264]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f023 0219 	bic.w	r2, r3, #25
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	68db      	ldr	r3, [r3, #12]
 8002976:	493f      	ldr	r1, [pc, #252]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002978:	4313      	orrs	r3, r2
 800297a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800297c:	f7fe ff10 	bl	80017a0 <HAL_GetTick>
 8002980:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002982:	e008      	b.n	8002996 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002984:	f7fe ff0c 	bl	80017a0 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	2b02      	cmp	r3, #2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e37c      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002996:	4b37      	ldr	r3, [pc, #220]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0304 	and.w	r3, r3, #4
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d0f0      	beq.n	8002984 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029a2:	f7fe ff2d 	bl	8001800 <HAL_GetREVID>
 80029a6:	4603      	mov	r3, r0
 80029a8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d817      	bhi.n	80029e0 <HAL_RCC_OscConfig+0x1f4>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	691b      	ldr	r3, [r3, #16]
 80029b4:	2b40      	cmp	r3, #64	@ 0x40
 80029b6:	d108      	bne.n	80029ca <HAL_RCC_OscConfig+0x1de>
 80029b8:	4b2e      	ldr	r3, [pc, #184]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80029c0:	4a2c      	ldr	r2, [pc, #176]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80029c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029c6:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029c8:	e07a      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ca:	4b2a      	ldr	r3, [pc, #168]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	691b      	ldr	r3, [r3, #16]
 80029d6:	031b      	lsls	r3, r3, #12
 80029d8:	4926      	ldr	r1, [pc, #152]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80029da:	4313      	orrs	r3, r2
 80029dc:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029de:	e06f      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029e0:	4b24      	ldr	r3, [pc, #144]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80029e2:	685b      	ldr	r3, [r3, #4]
 80029e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	691b      	ldr	r3, [r3, #16]
 80029ec:	061b      	lsls	r3, r3, #24
 80029ee:	4921      	ldr	r1, [pc, #132]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 80029f0:	4313      	orrs	r3, r2
 80029f2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80029f4:	e064      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d047      	beq.n	8002a8e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80029fe:	4b1d      	ldr	r3, [pc, #116]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f023 0219 	bic.w	r2, r3, #25
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	68db      	ldr	r3, [r3, #12]
 8002a0a:	491a      	ldr	r1, [pc, #104]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a0c:	4313      	orrs	r3, r2
 8002a0e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a10:	f7fe fec6 	bl	80017a0 <HAL_GetTick>
 8002a14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a16:	e008      	b.n	8002a2a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a18:	f7fe fec2 	bl	80017a0 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	2b02      	cmp	r3, #2
 8002a24:	d901      	bls.n	8002a2a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002a26:	2303      	movs	r3, #3
 8002a28:	e332      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a2a:	4b12      	ldr	r3, [pc, #72]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f003 0304 	and.w	r3, r3, #4
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d0f0      	beq.n	8002a18 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a36:	f7fe fee3 	bl	8001800 <HAL_GetREVID>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002a40:	4293      	cmp	r3, r2
 8002a42:	d819      	bhi.n	8002a78 <HAL_RCC_OscConfig+0x28c>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	691b      	ldr	r3, [r3, #16]
 8002a48:	2b40      	cmp	r3, #64	@ 0x40
 8002a4a:	d108      	bne.n	8002a5e <HAL_RCC_OscConfig+0x272>
 8002a4c:	4b09      	ldr	r3, [pc, #36]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a4e:	685b      	ldr	r3, [r3, #4]
 8002a50:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002a54:	4a07      	ldr	r2, [pc, #28]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a5a:	6053      	str	r3, [r2, #4]
 8002a5c:	e030      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
 8002a5e:	4b05      	ldr	r3, [pc, #20]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a60:	685b      	ldr	r3, [r3, #4]
 8002a62:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	691b      	ldr	r3, [r3, #16]
 8002a6a:	031b      	lsls	r3, r3, #12
 8002a6c:	4901      	ldr	r1, [pc, #4]	@ (8002a74 <HAL_RCC_OscConfig+0x288>)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	604b      	str	r3, [r1, #4]
 8002a72:	e025      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
 8002a74:	58024400 	.word	0x58024400
 8002a78:	4b9a      	ldr	r3, [pc, #616]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	691b      	ldr	r3, [r3, #16]
 8002a84:	061b      	lsls	r3, r3, #24
 8002a86:	4997      	ldr	r1, [pc, #604]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	604b      	str	r3, [r1, #4]
 8002a8c:	e018      	b.n	8002ac0 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a8e:	4b95      	ldr	r3, [pc, #596]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a94      	ldr	r2, [pc, #592]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002a94:	f023 0301 	bic.w	r3, r3, #1
 8002a98:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9a:	f7fe fe81 	bl	80017a0 <HAL_GetTick>
 8002a9e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002aa0:	e008      	b.n	8002ab4 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aa2:	f7fe fe7d 	bl	80017a0 <HAL_GetTick>
 8002aa6:	4602      	mov	r2, r0
 8002aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aaa:	1ad3      	subs	r3, r2, r3
 8002aac:	2b02      	cmp	r3, #2
 8002aae:	d901      	bls.n	8002ab4 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002ab0:	2303      	movs	r3, #3
 8002ab2:	e2ed      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002ab4:	4b8b      	ldr	r3, [pc, #556]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d1f0      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0310 	and.w	r3, r3, #16
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	f000 80a9 	beq.w	8002c20 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ace:	4b85      	ldr	r3, [pc, #532]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002ad0:	691b      	ldr	r3, [r3, #16]
 8002ad2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ad6:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002ad8:	4b82      	ldr	r3, [pc, #520]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002ada:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002adc:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002ade:	69bb      	ldr	r3, [r7, #24]
 8002ae0:	2b08      	cmp	r3, #8
 8002ae2:	d007      	beq.n	8002af4 <HAL_RCC_OscConfig+0x308>
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	2b18      	cmp	r3, #24
 8002ae8:	d13a      	bne.n	8002b60 <HAL_RCC_OscConfig+0x374>
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	f003 0303 	and.w	r3, r3, #3
 8002af0:	2b01      	cmp	r3, #1
 8002af2:	d135      	bne.n	8002b60 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002af4:	4b7b      	ldr	r3, [pc, #492]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d005      	beq.n	8002b0c <HAL_RCC_OscConfig+0x320>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	2b80      	cmp	r3, #128	@ 0x80
 8002b06:	d001      	beq.n	8002b0c <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	e2c1      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b0c:	f7fe fe78 	bl	8001800 <HAL_GetREVID>
 8002b10:	4603      	mov	r3, r0
 8002b12:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d817      	bhi.n	8002b4a <HAL_RCC_OscConfig+0x35e>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6a1b      	ldr	r3, [r3, #32]
 8002b1e:	2b20      	cmp	r3, #32
 8002b20:	d108      	bne.n	8002b34 <HAL_RCC_OscConfig+0x348>
 8002b22:	4b70      	ldr	r3, [pc, #448]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002b2a:	4a6e      	ldr	r2, [pc, #440]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b2c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002b30:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b32:	e075      	b.n	8002c20 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b34:	4b6b      	ldr	r3, [pc, #428]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	069b      	lsls	r3, r3, #26
 8002b42:	4968      	ldr	r1, [pc, #416]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b44:	4313      	orrs	r3, r2
 8002b46:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b48:	e06a      	b.n	8002c20 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b4a:	4b66      	ldr	r3, [pc, #408]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	061b      	lsls	r3, r3, #24
 8002b58:	4962      	ldr	r1, [pc, #392]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002b5e:	e05f      	b.n	8002c20 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	69db      	ldr	r3, [r3, #28]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d042      	beq.n	8002bee <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002b68:	4b5e      	ldr	r3, [pc, #376]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4a5d      	ldr	r2, [pc, #372]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b74:	f7fe fe14 	bl	80017a0 <HAL_GetTick>
 8002b78:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b7a:	e008      	b.n	8002b8e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002b7c:	f7fe fe10 	bl	80017a0 <HAL_GetTick>
 8002b80:	4602      	mov	r2, r0
 8002b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b84:	1ad3      	subs	r3, r2, r3
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d901      	bls.n	8002b8e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002b8a:	2303      	movs	r3, #3
 8002b8c:	e280      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b8e:	4b55      	ldr	r3, [pc, #340]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d0f0      	beq.n	8002b7c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002b9a:	f7fe fe31 	bl	8001800 <HAL_GetREVID>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d817      	bhi.n	8002bd8 <HAL_RCC_OscConfig+0x3ec>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	2b20      	cmp	r3, #32
 8002bae:	d108      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x3d6>
 8002bb0:	4b4c      	ldr	r3, [pc, #304]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002bb8:	4a4a      	ldr	r2, [pc, #296]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8002bbe:	6053      	str	r3, [r2, #4]
 8002bc0:	e02e      	b.n	8002c20 <HAL_RCC_OscConfig+0x434>
 8002bc2:	4b48      	ldr	r3, [pc, #288]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6a1b      	ldr	r3, [r3, #32]
 8002bce:	069b      	lsls	r3, r3, #26
 8002bd0:	4944      	ldr	r1, [pc, #272]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	604b      	str	r3, [r1, #4]
 8002bd6:	e023      	b.n	8002c20 <HAL_RCC_OscConfig+0x434>
 8002bd8:	4b42      	ldr	r3, [pc, #264]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bda:	68db      	ldr	r3, [r3, #12]
 8002bdc:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a1b      	ldr	r3, [r3, #32]
 8002be4:	061b      	lsls	r3, r3, #24
 8002be6:	493f      	ldr	r1, [pc, #252]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	60cb      	str	r3, [r1, #12]
 8002bec:	e018      	b.n	8002c20 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002bee:	4b3d      	ldr	r3, [pc, #244]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4a3c      	ldr	r2, [pc, #240]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002bf4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002bf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bfa:	f7fe fdd1 	bl	80017a0 <HAL_GetTick>
 8002bfe:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c00:	e008      	b.n	8002c14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002c02:	f7fe fdcd 	bl	80017a0 <HAL_GetTick>
 8002c06:	4602      	mov	r2, r0
 8002c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0a:	1ad3      	subs	r3, r2, r3
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d901      	bls.n	8002c14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e23d      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002c14:	4b33      	ldr	r3, [pc, #204]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1f0      	bne.n	8002c02 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f003 0308 	and.w	r3, r3, #8
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d036      	beq.n	8002c9a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	695b      	ldr	r3, [r3, #20]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d019      	beq.n	8002c68 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c34:	4b2b      	ldr	r3, [pc, #172]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c36:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c38:	4a2a      	ldr	r2, [pc, #168]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c3a:	f043 0301 	orr.w	r3, r3, #1
 8002c3e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c40:	f7fe fdae 	bl	80017a0 <HAL_GetTick>
 8002c44:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c48:	f7fe fdaa 	bl	80017a0 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e21a      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002c5a:	4b22      	ldr	r3, [pc, #136]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0x45c>
 8002c66:	e018      	b.n	8002c9a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c6a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c6c:	4a1d      	ldr	r2, [pc, #116]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c6e:	f023 0301 	bic.w	r3, r3, #1
 8002c72:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c74:	f7fe fd94 	bl	80017a0 <HAL_GetTick>
 8002c78:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c7a:	e008      	b.n	8002c8e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c7c:	f7fe fd90 	bl	80017a0 <HAL_GetTick>
 8002c80:	4602      	mov	r2, r0
 8002c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c84:	1ad3      	subs	r3, r2, r3
 8002c86:	2b02      	cmp	r3, #2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e200      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002c8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002c90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d1f0      	bne.n	8002c7c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f003 0320 	and.w	r3, r3, #32
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d039      	beq.n	8002d1a <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	699b      	ldr	r3, [r3, #24]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d01c      	beq.n	8002ce8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002cae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a0c      	ldr	r2, [pc, #48]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002cb4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002cb8:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cba:	f7fe fd71 	bl	80017a0 <HAL_GetTick>
 8002cbe:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cc2:	f7fe fd6d 	bl	80017a0 <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e1dd      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002cd4:	4b03      	ldr	r3, [pc, #12]	@ (8002ce4 <HAL_RCC_OscConfig+0x4f8>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x4d6>
 8002ce0:	e01b      	b.n	8002d1a <HAL_RCC_OscConfig+0x52e>
 8002ce2:	bf00      	nop
 8002ce4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002ce8:	4b9b      	ldr	r3, [pc, #620]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4a9a      	ldr	r2, [pc, #616]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002cee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002cf2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002cf4:	f7fe fd54 	bl	80017a0 <HAL_GetTick>
 8002cf8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002cfa:	e008      	b.n	8002d0e <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002cfc:	f7fe fd50 	bl	80017a0 <HAL_GetTick>
 8002d00:	4602      	mov	r2, r0
 8002d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	2b02      	cmp	r3, #2
 8002d08:	d901      	bls.n	8002d0e <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002d0a:	2303      	movs	r3, #3
 8002d0c:	e1c0      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002d0e:	4b92      	ldr	r3, [pc, #584]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d1f0      	bne.n	8002cfc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	f000 8081 	beq.w	8002e2a <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002d28:	4b8c      	ldr	r3, [pc, #560]	@ (8002f5c <HAL_RCC_OscConfig+0x770>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a8b      	ldr	r2, [pc, #556]	@ (8002f5c <HAL_RCC_OscConfig+0x770>)
 8002d2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002d34:	f7fe fd34 	bl	80017a0 <HAL_GetTick>
 8002d38:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d3a:	e008      	b.n	8002d4e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d3c:	f7fe fd30 	bl	80017a0 <HAL_GetTick>
 8002d40:	4602      	mov	r2, r0
 8002d42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	2b64      	cmp	r3, #100	@ 0x64
 8002d48:	d901      	bls.n	8002d4e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002d4a:	2303      	movs	r3, #3
 8002d4c:	e1a0      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002d4e:	4b83      	ldr	r3, [pc, #524]	@ (8002f5c <HAL_RCC_OscConfig+0x770>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d0f0      	beq.n	8002d3c <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b01      	cmp	r3, #1
 8002d60:	d106      	bne.n	8002d70 <HAL_RCC_OscConfig+0x584>
 8002d62:	4b7d      	ldr	r3, [pc, #500]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d66:	4a7c      	ldr	r2, [pc, #496]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d68:	f043 0301 	orr.w	r3, r3, #1
 8002d6c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d6e:	e02d      	b.n	8002dcc <HAL_RCC_OscConfig+0x5e0>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d10c      	bne.n	8002d92 <HAL_RCC_OscConfig+0x5a6>
 8002d78:	4b77      	ldr	r3, [pc, #476]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d7c:	4a76      	ldr	r2, [pc, #472]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d7e:	f023 0301 	bic.w	r3, r3, #1
 8002d82:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d84:	4b74      	ldr	r3, [pc, #464]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d86:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d88:	4a73      	ldr	r2, [pc, #460]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d8a:	f023 0304 	bic.w	r3, r3, #4
 8002d8e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d90:	e01c      	b.n	8002dcc <HAL_RCC_OscConfig+0x5e0>
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	2b05      	cmp	r3, #5
 8002d98:	d10c      	bne.n	8002db4 <HAL_RCC_OscConfig+0x5c8>
 8002d9a:	4b6f      	ldr	r3, [pc, #444]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002d9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d9e:	4a6e      	ldr	r2, [pc, #440]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002da0:	f043 0304 	orr.w	r3, r3, #4
 8002da4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002da6:	4b6c      	ldr	r3, [pc, #432]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002da8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002daa:	4a6b      	ldr	r2, [pc, #428]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002dac:	f043 0301 	orr.w	r3, r3, #1
 8002db0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db2:	e00b      	b.n	8002dcc <HAL_RCC_OscConfig+0x5e0>
 8002db4:	4b68      	ldr	r3, [pc, #416]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002db6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002db8:	4a67      	ldr	r2, [pc, #412]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002dba:	f023 0301 	bic.w	r3, r3, #1
 8002dbe:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc0:	4b65      	ldr	r3, [pc, #404]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002dc2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc4:	4a64      	ldr	r2, [pc, #400]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002dc6:	f023 0304 	bic.w	r3, r3, #4
 8002dca:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d015      	beq.n	8002e00 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd4:	f7fe fce4 	bl	80017a0 <HAL_GetTick>
 8002dd8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002dda:	e00a      	b.n	8002df2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ddc:	f7fe fce0 	bl	80017a0 <HAL_GetTick>
 8002de0:	4602      	mov	r2, r0
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	1ad3      	subs	r3, r2, r3
 8002de6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d901      	bls.n	8002df2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002dee:	2303      	movs	r3, #3
 8002df0:	e14e      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002df2:	4b59      	ldr	r3, [pc, #356]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002df4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df6:	f003 0302 	and.w	r3, r3, #2
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d0ee      	beq.n	8002ddc <HAL_RCC_OscConfig+0x5f0>
 8002dfe:	e014      	b.n	8002e2a <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e00:	f7fe fcce 	bl	80017a0 <HAL_GetTick>
 8002e04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e06:	e00a      	b.n	8002e1e <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e08:	f7fe fcca 	bl	80017a0 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d901      	bls.n	8002e1e <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002e1a:	2303      	movs	r3, #3
 8002e1c:	e138      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002e1e:	4b4e      	ldr	r3, [pc, #312]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e22:	f003 0302 	and.w	r3, r3, #2
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d1ee      	bne.n	8002e08 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	f000 812d 	beq.w	800308e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002e34:	4b48      	ldr	r3, [pc, #288]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002e3c:	2b18      	cmp	r3, #24
 8002e3e:	f000 80bd 	beq.w	8002fbc <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	f040 809e 	bne.w	8002f88 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4c:	4b42      	ldr	r3, [pc, #264]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a41      	ldr	r2, [pc, #260]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e56:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e58:	f7fe fca2 	bl	80017a0 <HAL_GetTick>
 8002e5c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e5e:	e008      	b.n	8002e72 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e60:	f7fe fc9e 	bl	80017a0 <HAL_GetTick>
 8002e64:	4602      	mov	r2, r0
 8002e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e68:	1ad3      	subs	r3, r2, r3
 8002e6a:	2b02      	cmp	r3, #2
 8002e6c:	d901      	bls.n	8002e72 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002e6e:	2303      	movs	r3, #3
 8002e70:	e10e      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002e72:	4b39      	ldr	r3, [pc, #228]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d1f0      	bne.n	8002e60 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002e7e:	4b36      	ldr	r3, [pc, #216]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e80:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e82:	4b37      	ldr	r3, [pc, #220]	@ (8002f60 <HAL_RCC_OscConfig+0x774>)
 8002e84:	4013      	ands	r3, r2
 8002e86:	687a      	ldr	r2, [r7, #4]
 8002e88:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002e8a:	687a      	ldr	r2, [r7, #4]
 8002e8c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e8e:	0112      	lsls	r2, r2, #4
 8002e90:	430a      	orrs	r2, r1
 8002e92:	4931      	ldr	r1, [pc, #196]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002e94:	4313      	orrs	r3, r2
 8002e96:	628b      	str	r3, [r1, #40]	@ 0x28
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9c:	3b01      	subs	r3, #1
 8002e9e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	025b      	lsls	r3, r3, #9
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	431a      	orrs	r2, r3
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002eb2:	3b01      	subs	r3, #1
 8002eb4:	041b      	lsls	r3, r3, #16
 8002eb6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002eba:	431a      	orrs	r2, r3
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec0:	3b01      	subs	r3, #1
 8002ec2:	061b      	lsls	r3, r3, #24
 8002ec4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002ec8:	4923      	ldr	r1, [pc, #140]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002ece:	4b22      	ldr	r3, [pc, #136]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed2:	4a21      	ldr	r2, [pc, #132]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002ed4:	f023 0301 	bic.w	r3, r3, #1
 8002ed8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002eda:	4b1f      	ldr	r3, [pc, #124]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002edc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ede:	4b21      	ldr	r3, [pc, #132]	@ (8002f64 <HAL_RCC_OscConfig+0x778>)
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002ee6:	00d2      	lsls	r2, r2, #3
 8002ee8:	491b      	ldr	r1, [pc, #108]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002eee:	4b1a      	ldr	r3, [pc, #104]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002ef0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ef2:	f023 020c 	bic.w	r2, r3, #12
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002efa:	4917      	ldr	r1, [pc, #92]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002f00:	4b15      	ldr	r3, [pc, #84]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f04:	f023 0202 	bic.w	r2, r3, #2
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f0c:	4912      	ldr	r1, [pc, #72]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002f12:	4b11      	ldr	r3, [pc, #68]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f16:	4a10      	ldr	r2, [pc, #64]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f1c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f22:	4a0d      	ldr	r2, [pc, #52]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f28:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002f2a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f34:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002f36:	4b08      	ldr	r3, [pc, #32]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3a:	4a07      	ldr	r2, [pc, #28]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f42:	4b05      	ldr	r3, [pc, #20]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4a04      	ldr	r2, [pc, #16]	@ (8002f58 <HAL_RCC_OscConfig+0x76c>)
 8002f48:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f4c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4e:	f7fe fc27 	bl	80017a0 <HAL_GetTick>
 8002f52:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f54:	e011      	b.n	8002f7a <HAL_RCC_OscConfig+0x78e>
 8002f56:	bf00      	nop
 8002f58:	58024400 	.word	0x58024400
 8002f5c:	58024800 	.word	0x58024800
 8002f60:	fffffc0c 	.word	0xfffffc0c
 8002f64:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f68:	f7fe fc1a 	bl	80017a0 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e08a      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002f7a:	4b47      	ldr	r3, [pc, #284]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d0f0      	beq.n	8002f68 <HAL_RCC_OscConfig+0x77c>
 8002f86:	e082      	b.n	800308e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f88:	4b43      	ldr	r3, [pc, #268]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a42      	ldr	r2, [pc, #264]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8002f8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f92:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f94:	f7fe fc04 	bl	80017a0 <HAL_GetTick>
 8002f98:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002f9a:	e008      	b.n	8002fae <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f9c:	f7fe fc00 	bl	80017a0 <HAL_GetTick>
 8002fa0:	4602      	mov	r2, r0
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fa4:	1ad3      	subs	r3, r2, r3
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e070      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002fae:	4b3a      	ldr	r3, [pc, #232]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1f0      	bne.n	8002f9c <HAL_RCC_OscConfig+0x7b0>
 8002fba:	e068      	b.n	800308e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002fbc:	4b36      	ldr	r3, [pc, #216]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8002fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fc0:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002fc2:	4b35      	ldr	r3, [pc, #212]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8002fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fc6:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d031      	beq.n	8003034 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	f003 0203 	and.w	r2, r3, #3
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d12a      	bne.n	8003034 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	091b      	lsrs	r3, r3, #4
 8002fe2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fea:	429a      	cmp	r2, r3
 8002fec:	d122      	bne.n	8003034 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ff8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ffa:	429a      	cmp	r2, r3
 8002ffc:	d11a      	bne.n	8003034 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	0a5b      	lsrs	r3, r3, #9
 8003002:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800300a:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800300c:	429a      	cmp	r2, r3
 800300e:	d111      	bne.n	8003034 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	0c1b      	lsrs	r3, r3, #16
 8003014:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800301c:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800301e:	429a      	cmp	r2, r3
 8003020:	d108      	bne.n	8003034 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	0e1b      	lsrs	r3, r3, #24
 8003026:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800302e:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003030:	429a      	cmp	r2, r3
 8003032:	d001      	beq.n	8003038 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e02b      	b.n	8003090 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003038:	4b17      	ldr	r3, [pc, #92]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 800303a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800303c:	08db      	lsrs	r3, r3, #3
 800303e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003042:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003048:	693a      	ldr	r2, [r7, #16]
 800304a:	429a      	cmp	r2, r3
 800304c:	d01f      	beq.n	800308e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800304e:	4b12      	ldr	r3, [pc, #72]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8003050:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003052:	4a11      	ldr	r2, [pc, #68]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8003054:	f023 0301 	bic.w	r3, r3, #1
 8003058:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800305a:	f7fe fba1 	bl	80017a0 <HAL_GetTick>
 800305e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003060:	bf00      	nop
 8003062:	f7fe fb9d 	bl	80017a0 <HAL_GetTick>
 8003066:	4602      	mov	r2, r0
 8003068:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800306a:	4293      	cmp	r3, r2
 800306c:	d0f9      	beq.n	8003062 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800306e:	4b0a      	ldr	r3, [pc, #40]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8003070:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003072:	4b0a      	ldr	r3, [pc, #40]	@ (800309c <HAL_RCC_OscConfig+0x8b0>)
 8003074:	4013      	ands	r3, r2
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800307a:	00d2      	lsls	r2, r2, #3
 800307c:	4906      	ldr	r1, [pc, #24]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 800307e:	4313      	orrs	r3, r2
 8003080:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003082:	4b05      	ldr	r3, [pc, #20]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8003084:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003086:	4a04      	ldr	r2, [pc, #16]	@ (8003098 <HAL_RCC_OscConfig+0x8ac>)
 8003088:	f043 0301 	orr.w	r3, r3, #1
 800308c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800308e:	2300      	movs	r3, #0
}
 8003090:	4618      	mov	r0, r3
 8003092:	3730      	adds	r7, #48	@ 0x30
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	58024400 	.word	0x58024400
 800309c:	ffff0007 	.word	0xffff0007

080030a0 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b086      	sub	sp, #24
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d101      	bne.n	80030b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e19c      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030b4:	4b8a      	ldr	r3, [pc, #552]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f003 030f 	and.w	r3, r3, #15
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	429a      	cmp	r2, r3
 80030c0:	d910      	bls.n	80030e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030c2:	4b87      	ldr	r3, [pc, #540]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f023 020f 	bic.w	r2, r3, #15
 80030ca:	4985      	ldr	r1, [pc, #532]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	4313      	orrs	r3, r2
 80030d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b83      	ldr	r3, [pc, #524]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 030f 	and.w	r3, r3, #15
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e184      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d010      	beq.n	8003112 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691a      	ldr	r2, [r3, #16]
 80030f4:	4b7b      	ldr	r3, [pc, #492]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80030f6:	699b      	ldr	r3, [r3, #24]
 80030f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d908      	bls.n	8003112 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003100:	4b78      	ldr	r3, [pc, #480]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003102:	699b      	ldr	r3, [r3, #24]
 8003104:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	691b      	ldr	r3, [r3, #16]
 800310c:	4975      	ldr	r1, [pc, #468]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800310e:	4313      	orrs	r3, r2
 8003110:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0308 	and.w	r3, r3, #8
 800311a:	2b00      	cmp	r3, #0
 800311c:	d010      	beq.n	8003140 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	695a      	ldr	r2, [r3, #20]
 8003122:	4b70      	ldr	r3, [pc, #448]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003124:	69db      	ldr	r3, [r3, #28]
 8003126:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800312a:	429a      	cmp	r2, r3
 800312c:	d908      	bls.n	8003140 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800312e:	4b6d      	ldr	r3, [pc, #436]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003130:	69db      	ldr	r3, [r3, #28]
 8003132:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	695b      	ldr	r3, [r3, #20]
 800313a:	496a      	ldr	r1, [pc, #424]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800313c:	4313      	orrs	r3, r2
 800313e:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 0310 	and.w	r3, r3, #16
 8003148:	2b00      	cmp	r3, #0
 800314a:	d010      	beq.n	800316e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	699a      	ldr	r2, [r3, #24]
 8003150:	4b64      	ldr	r3, [pc, #400]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003152:	69db      	ldr	r3, [r3, #28]
 8003154:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003158:	429a      	cmp	r2, r3
 800315a:	d908      	bls.n	800316e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800315c:	4b61      	ldr	r3, [pc, #388]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800315e:	69db      	ldr	r3, [r3, #28]
 8003160:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	699b      	ldr	r3, [r3, #24]
 8003168:	495e      	ldr	r1, [pc, #376]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800316a:	4313      	orrs	r3, r2
 800316c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0320 	and.w	r3, r3, #32
 8003176:	2b00      	cmp	r3, #0
 8003178:	d010      	beq.n	800319c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	69da      	ldr	r2, [r3, #28]
 800317e:	4b59      	ldr	r3, [pc, #356]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003180:	6a1b      	ldr	r3, [r3, #32]
 8003182:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003186:	429a      	cmp	r2, r3
 8003188:	d908      	bls.n	800319c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800318a:	4b56      	ldr	r3, [pc, #344]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800318c:	6a1b      	ldr	r3, [r3, #32]
 800318e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	4953      	ldr	r1, [pc, #332]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003198:	4313      	orrs	r3, r2
 800319a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d010      	beq.n	80031ca <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	68da      	ldr	r2, [r3, #12]
 80031ac:	4b4d      	ldr	r3, [pc, #308]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	f003 030f 	and.w	r3, r3, #15
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d908      	bls.n	80031ca <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031b8:	4b4a      	ldr	r3, [pc, #296]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	f023 020f 	bic.w	r2, r3, #15
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4947      	ldr	r1, [pc, #284]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0301 	and.w	r3, r3, #1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d055      	beq.n	8003282 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 80031d6:	4b43      	ldr	r3, [pc, #268]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80031d8:	699b      	ldr	r3, [r3, #24]
 80031da:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	4940      	ldr	r1, [pc, #256]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80031e4:	4313      	orrs	r3, r2
 80031e6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	685b      	ldr	r3, [r3, #4]
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d107      	bne.n	8003200 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80031f0:	4b3c      	ldr	r3, [pc, #240]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d121      	bne.n	8003240 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80031fc:	2301      	movs	r3, #1
 80031fe:	e0f6      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b03      	cmp	r3, #3
 8003206:	d107      	bne.n	8003218 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003208:	4b36      	ldr	r3, [pc, #216]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003210:	2b00      	cmp	r3, #0
 8003212:	d115      	bne.n	8003240 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0ea      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	2b01      	cmp	r3, #1
 800321e:	d107      	bne.n	8003230 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003220:	4b30      	ldr	r3, [pc, #192]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003228:	2b00      	cmp	r3, #0
 800322a:	d109      	bne.n	8003240 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	e0de      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003230:	4b2c      	ldr	r3, [pc, #176]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b00      	cmp	r3, #0
 800323a:	d101      	bne.n	8003240 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e0d6      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003240:	4b28      	ldr	r3, [pc, #160]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003242:	691b      	ldr	r3, [r3, #16]
 8003244:	f023 0207 	bic.w	r2, r3, #7
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	685b      	ldr	r3, [r3, #4]
 800324c:	4925      	ldr	r1, [pc, #148]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 800324e:	4313      	orrs	r3, r2
 8003250:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003252:	f7fe faa5 	bl	80017a0 <HAL_GetTick>
 8003256:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003258:	e00a      	b.n	8003270 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800325a:	f7fe faa1 	bl	80017a0 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003268:	4293      	cmp	r3, r2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e0be      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003270:	4b1c      	ldr	r3, [pc, #112]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003272:	691b      	ldr	r3, [r3, #16]
 8003274:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	00db      	lsls	r3, r3, #3
 800327e:	429a      	cmp	r2, r3
 8003280:	d1eb      	bne.n	800325a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f003 0302 	and.w	r3, r3, #2
 800328a:	2b00      	cmp	r3, #0
 800328c:	d010      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	68da      	ldr	r2, [r3, #12]
 8003292:	4b14      	ldr	r3, [pc, #80]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 8003294:	699b      	ldr	r3, [r3, #24]
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	429a      	cmp	r2, r3
 800329c:	d208      	bcs.n	80032b0 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800329e:	4b11      	ldr	r3, [pc, #68]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80032a0:	699b      	ldr	r3, [r3, #24]
 80032a2:	f023 020f 	bic.w	r2, r3, #15
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	490e      	ldr	r1, [pc, #56]	@ (80032e4 <HAL_RCC_ClockConfig+0x244>)
 80032ac:	4313      	orrs	r3, r2
 80032ae:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80032b0:	4b0b      	ldr	r3, [pc, #44]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 030f 	and.w	r3, r3, #15
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d214      	bcs.n	80032e8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032be:	4b08      	ldr	r3, [pc, #32]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f023 020f 	bic.w	r2, r3, #15
 80032c6:	4906      	ldr	r1, [pc, #24]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ce:	4b04      	ldr	r3, [pc, #16]	@ (80032e0 <HAL_RCC_ClockConfig+0x240>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 030f 	and.w	r3, r3, #15
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d005      	beq.n	80032e8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e086      	b.n	80033ee <HAL_RCC_ClockConfig+0x34e>
 80032e0:	52002000 	.word	0x52002000
 80032e4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f003 0304 	and.w	r3, r3, #4
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d010      	beq.n	8003316 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	691a      	ldr	r2, [r3, #16]
 80032f8:	4b3f      	ldr	r3, [pc, #252]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 80032fa:	699b      	ldr	r3, [r3, #24]
 80032fc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003300:	429a      	cmp	r2, r3
 8003302:	d208      	bcs.n	8003316 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003304:	4b3c      	ldr	r3, [pc, #240]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	691b      	ldr	r3, [r3, #16]
 8003310:	4939      	ldr	r1, [pc, #228]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003312:	4313      	orrs	r3, r2
 8003314:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d010      	beq.n	8003344 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	695a      	ldr	r2, [r3, #20]
 8003326:	4b34      	ldr	r3, [pc, #208]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003328:	69db      	ldr	r3, [r3, #28]
 800332a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800332e:	429a      	cmp	r2, r3
 8003330:	d208      	bcs.n	8003344 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003332:	4b31      	ldr	r3, [pc, #196]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	492e      	ldr	r1, [pc, #184]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003340:	4313      	orrs	r3, r2
 8003342:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f003 0310 	and.w	r3, r3, #16
 800334c:	2b00      	cmp	r3, #0
 800334e:	d010      	beq.n	8003372 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	699a      	ldr	r2, [r3, #24]
 8003354:	4b28      	ldr	r3, [pc, #160]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003356:	69db      	ldr	r3, [r3, #28]
 8003358:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800335c:	429a      	cmp	r2, r3
 800335e:	d208      	bcs.n	8003372 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003360:	4b25      	ldr	r3, [pc, #148]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	4922      	ldr	r1, [pc, #136]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 800336e:	4313      	orrs	r3, r2
 8003370:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f003 0320 	and.w	r3, r3, #32
 800337a:	2b00      	cmp	r3, #0
 800337c:	d010      	beq.n	80033a0 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	69da      	ldr	r2, [r3, #28]
 8003382:	4b1d      	ldr	r3, [pc, #116]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003384:	6a1b      	ldr	r3, [r3, #32]
 8003386:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800338a:	429a      	cmp	r2, r3
 800338c:	d208      	bcs.n	80033a0 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800338e:	4b1a      	ldr	r3, [pc, #104]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 8003390:	6a1b      	ldr	r3, [r3, #32]
 8003392:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	69db      	ldr	r3, [r3, #28]
 800339a:	4917      	ldr	r1, [pc, #92]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 800339c:	4313      	orrs	r3, r2
 800339e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80033a0:	f000 f844 	bl	800342c <HAL_RCC_GetSysClockFreq>
 80033a4:	4602      	mov	r2, r0
 80033a6:	4b14      	ldr	r3, [pc, #80]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 80033a8:	699b      	ldr	r3, [r3, #24]
 80033aa:	0a1b      	lsrs	r3, r3, #8
 80033ac:	f003 030f 	and.w	r3, r3, #15
 80033b0:	4912      	ldr	r1, [pc, #72]	@ (80033fc <HAL_RCC_ClockConfig+0x35c>)
 80033b2:	5ccb      	ldrb	r3, [r1, r3]
 80033b4:	f003 031f 	and.w	r3, r3, #31
 80033b8:	fa22 f303 	lsr.w	r3, r2, r3
 80033bc:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80033be:	4b0e      	ldr	r3, [pc, #56]	@ (80033f8 <HAL_RCC_ClockConfig+0x358>)
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	f003 030f 	and.w	r3, r3, #15
 80033c6:	4a0d      	ldr	r2, [pc, #52]	@ (80033fc <HAL_RCC_ClockConfig+0x35c>)
 80033c8:	5cd3      	ldrb	r3, [r2, r3]
 80033ca:	f003 031f 	and.w	r3, r3, #31
 80033ce:	693a      	ldr	r2, [r7, #16]
 80033d0:	fa22 f303 	lsr.w	r3, r2, r3
 80033d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003400 <HAL_RCC_ClockConfig+0x360>)
 80033d6:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80033d8:	4a0a      	ldr	r2, [pc, #40]	@ (8003404 <HAL_RCC_ClockConfig+0x364>)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 80033de:	4b0a      	ldr	r3, [pc, #40]	@ (8003408 <HAL_RCC_ClockConfig+0x368>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7fe f992 	bl	800170c <HAL_InitTick>
 80033e8:	4603      	mov	r3, r0
 80033ea:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80033ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3718      	adds	r7, #24
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	58024400 	.word	0x58024400
 80033fc:	08004ec4 	.word	0x08004ec4
 8003400:	24000004 	.word	0x24000004
 8003404:	24000000 	.word	0x24000000
 8003408:	24000014 	.word	0x24000014

0800340c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M NMI (Non-Mask-able Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800340c:	b480      	push	{r7}
 800340e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSHSEON) ;
 8003410:	4b05      	ldr	r3, [pc, #20]	@ (8003428 <HAL_RCC_EnableCSS+0x1c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a04      	ldr	r2, [pc, #16]	@ (8003428 <HAL_RCC_EnableCSS+0x1c>)
 8003416:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800341a:	6013      	str	r3, [r2, #0]
}
 800341c:	bf00      	nop
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	58024400 	.word	0x58024400

0800342c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800342c:	b480      	push	{r7}
 800342e:	b089      	sub	sp, #36	@ 0x24
 8003430:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003432:	4bb3      	ldr	r3, [pc, #716]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003434:	691b      	ldr	r3, [r3, #16]
 8003436:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800343a:	2b18      	cmp	r3, #24
 800343c:	f200 8155 	bhi.w	80036ea <HAL_RCC_GetSysClockFreq+0x2be>
 8003440:	a201      	add	r2, pc, #4	@ (adr r2, 8003448 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003446:	bf00      	nop
 8003448:	080034ad 	.word	0x080034ad
 800344c:	080036eb 	.word	0x080036eb
 8003450:	080036eb 	.word	0x080036eb
 8003454:	080036eb 	.word	0x080036eb
 8003458:	080036eb 	.word	0x080036eb
 800345c:	080036eb 	.word	0x080036eb
 8003460:	080036eb 	.word	0x080036eb
 8003464:	080036eb 	.word	0x080036eb
 8003468:	080034d3 	.word	0x080034d3
 800346c:	080036eb 	.word	0x080036eb
 8003470:	080036eb 	.word	0x080036eb
 8003474:	080036eb 	.word	0x080036eb
 8003478:	080036eb 	.word	0x080036eb
 800347c:	080036eb 	.word	0x080036eb
 8003480:	080036eb 	.word	0x080036eb
 8003484:	080036eb 	.word	0x080036eb
 8003488:	080034d9 	.word	0x080034d9
 800348c:	080036eb 	.word	0x080036eb
 8003490:	080036eb 	.word	0x080036eb
 8003494:	080036eb 	.word	0x080036eb
 8003498:	080036eb 	.word	0x080036eb
 800349c:	080036eb 	.word	0x080036eb
 80034a0:	080036eb 	.word	0x080036eb
 80034a4:	080036eb 	.word	0x080036eb
 80034a8:	080034df 	.word	0x080034df
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80034ac:	4b94      	ldr	r3, [pc, #592]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0320 	and.w	r3, r3, #32
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d009      	beq.n	80034cc <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80034b8:	4b91      	ldr	r3, [pc, #580]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	08db      	lsrs	r3, r3, #3
 80034be:	f003 0303 	and.w	r3, r3, #3
 80034c2:	4a90      	ldr	r2, [pc, #576]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034c4:	fa22 f303 	lsr.w	r3, r2, r3
 80034c8:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80034ca:	e111      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 80034cc:	4b8d      	ldr	r3, [pc, #564]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80034ce:	61bb      	str	r3, [r7, #24]
      break;
 80034d0:	e10e      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 80034d2:	4b8d      	ldr	r3, [pc, #564]	@ (8003708 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80034d4:	61bb      	str	r3, [r7, #24]
      break;
 80034d6:	e10b      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 80034d8:	4b8c      	ldr	r3, [pc, #560]	@ (800370c <HAL_RCC_GetSysClockFreq+0x2e0>)
 80034da:	61bb      	str	r3, [r7, #24]
      break;
 80034dc:	e108      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80034de:	4b88      	ldr	r3, [pc, #544]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034e2:	f003 0303 	and.w	r3, r3, #3
 80034e6:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 80034e8:	4b85      	ldr	r3, [pc, #532]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034ec:	091b      	lsrs	r3, r3, #4
 80034ee:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80034f2:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 80034f4:	4b82      	ldr	r3, [pc, #520]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80034f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 80034fe:	4b80      	ldr	r3, [pc, #512]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003500:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003502:	08db      	lsrs	r3, r3, #3
 8003504:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	fb02 f303 	mul.w	r3, r2, r3
 800350e:	ee07 3a90 	vmov	s15, r3
 8003512:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003516:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	2b00      	cmp	r3, #0
 800351e:	f000 80e1 	beq.w	80036e4 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8003522:	697b      	ldr	r3, [r7, #20]
 8003524:	2b02      	cmp	r3, #2
 8003526:	f000 8083 	beq.w	8003630 <HAL_RCC_GetSysClockFreq+0x204>
 800352a:	697b      	ldr	r3, [r7, #20]
 800352c:	2b02      	cmp	r3, #2
 800352e:	f200 80a1 	bhi.w	8003674 <HAL_RCC_GetSysClockFreq+0x248>
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d003      	beq.n	8003540 <HAL_RCC_GetSysClockFreq+0x114>
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	2b01      	cmp	r3, #1
 800353c:	d056      	beq.n	80035ec <HAL_RCC_GetSysClockFreq+0x1c0>
 800353e:	e099      	b.n	8003674 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003540:	4b6f      	ldr	r3, [pc, #444]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f003 0320 	and.w	r3, r3, #32
 8003548:	2b00      	cmp	r3, #0
 800354a:	d02d      	beq.n	80035a8 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800354c:	4b6c      	ldr	r3, [pc, #432]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	08db      	lsrs	r3, r3, #3
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	4a6b      	ldr	r2, [pc, #428]	@ (8003704 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003558:	fa22 f303 	lsr.w	r3, r2, r3
 800355c:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	ee07 3a90 	vmov	s15, r3
 8003564:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003568:	693b      	ldr	r3, [r7, #16]
 800356a:	ee07 3a90 	vmov	s15, r3
 800356e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003572:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003576:	4b62      	ldr	r3, [pc, #392]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800357a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800357e:	ee07 3a90 	vmov	s15, r3
 8003582:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003586:	ed97 6a02 	vldr	s12, [r7, #8]
 800358a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003710 <HAL_RCC_GetSysClockFreq+0x2e4>
 800358e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003592:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003596:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800359a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800359e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035a2:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80035a6:	e087      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	ee07 3a90 	vmov	s15, r3
 80035ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035b2:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003714 <HAL_RCC_GetSysClockFreq+0x2e8>
 80035b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035ba:	4b51      	ldr	r3, [pc, #324]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80035bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80035c2:	ee07 3a90 	vmov	s15, r3
 80035c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80035ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80035ce:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003710 <HAL_RCC_GetSysClockFreq+0x2e4>
 80035d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80035d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80035da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80035de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80035e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80035e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80035ea:	e065      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	ee07 3a90 	vmov	s15, r3
 80035f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80035f6:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003718 <HAL_RCC_GetSysClockFreq+0x2ec>
 80035fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80035fe:	4b40      	ldr	r3, [pc, #256]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003606:	ee07 3a90 	vmov	s15, r3
 800360a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800360e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003612:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003710 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003616:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800361a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800361e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003622:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003626:	ee67 7a27 	vmul.f32	s15, s14, s15
 800362a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800362e:	e043      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	ee07 3a90 	vmov	s15, r3
 8003636:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800363a:	eddf 6a38 	vldr	s13, [pc, #224]	@ 800371c <HAL_RCC_GetSysClockFreq+0x2f0>
 800363e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003642:	4b2f      	ldr	r3, [pc, #188]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800364a:	ee07 3a90 	vmov	s15, r3
 800364e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003652:	ed97 6a02 	vldr	s12, [r7, #8]
 8003656:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003710 <HAL_RCC_GetSysClockFreq+0x2e4>
 800365a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800365e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003662:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003666:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800366a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800366e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003672:	e021      	b.n	80036b8 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	ee07 3a90 	vmov	s15, r3
 800367a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800367e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003718 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003682:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003686:	4b1e      	ldr	r3, [pc, #120]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800368e:	ee07 3a90 	vmov	s15, r3
 8003692:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003696:	ed97 6a02 	vldr	s12, [r7, #8]
 800369a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003710 <HAL_RCC_GetSysClockFreq+0x2e4>
 800369e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80036a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80036a6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80036aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80036ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036b2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80036b6:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80036b8:	4b11      	ldr	r3, [pc, #68]	@ (8003700 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80036ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036bc:	0a5b      	lsrs	r3, r3, #9
 80036be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80036c2:	3301      	adds	r3, #1
 80036c4:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	ee07 3a90 	vmov	s15, r3
 80036cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80036d0:	edd7 6a07 	vldr	s13, [r7, #28]
 80036d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80036d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036dc:	ee17 3a90 	vmov	r3, s15
 80036e0:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80036e2:	e005      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 80036e4:	2300      	movs	r3, #0
 80036e6:	61bb      	str	r3, [r7, #24]
      break;
 80036e8:	e002      	b.n	80036f0 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 80036ea:	4b07      	ldr	r3, [pc, #28]	@ (8003708 <HAL_RCC_GetSysClockFreq+0x2dc>)
 80036ec:	61bb      	str	r3, [r7, #24]
      break;
 80036ee:	bf00      	nop
  }

  return sysclockfreq;
 80036f0:	69bb      	ldr	r3, [r7, #24]
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3724      	adds	r7, #36	@ 0x24
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	58024400 	.word	0x58024400
 8003704:	03d09000 	.word	0x03d09000
 8003708:	003d0900 	.word	0x003d0900
 800370c:	017d7840 	.word	0x017d7840
 8003710:	46000000 	.word	0x46000000
 8003714:	4c742400 	.word	0x4c742400
 8003718:	4a742400 	.word	0x4a742400
 800371c:	4bbebc20 	.word	0x4bbebc20

08003720 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003724:	4b07      	ldr	r3, [pc, #28]	@ (8003744 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003728:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003730:	d105      	bne.n	800373e <HAL_RCC_NMI_IRQHandler+0x1e>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003732:	f000 f809 	bl	8003748 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003736:	4b03      	ldr	r3, [pc, #12]	@ (8003744 <HAL_RCC_NMI_IRQHandler+0x24>)
 8003738:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800373c:	669a      	str	r2, [r3, #104]	@ 0x68
  }
}
 800373e:	bf00      	nop
 8003740:	bd80      	pop	{r7, pc}
 8003742:	bf00      	nop
 8003744:	58024400 	.word	0x58024400

08003748 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800374c:	bf00      	nop
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
	...

08003758 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800375c:	b0ca      	sub	sp, #296	@ 0x128
 800375e:	af00      	add	r7, sp, #0
 8003760:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003764:	2300      	movs	r3, #0
 8003766:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800376a:	2300      	movs	r3, #0
 800376c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003770:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003778:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800377c:	2500      	movs	r5, #0
 800377e:	ea54 0305 	orrs.w	r3, r4, r5
 8003782:	d049      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003788:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800378a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800378e:	d02f      	beq.n	80037f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003790:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003794:	d828      	bhi.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003796:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800379a:	d01a      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800379c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037a0:	d822      	bhi.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d003      	beq.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x56>
 80037a6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037aa:	d007      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80037ac:	e01c      	b.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037ae:	4bb8      	ldr	r3, [pc, #736]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b2:	4ab7      	ldr	r2, [pc, #732]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037ba:	e01a      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80037bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037c0:	3308      	adds	r3, #8
 80037c2:	2102      	movs	r1, #2
 80037c4:	4618      	mov	r0, r3
 80037c6:	f001 f9d1 	bl	8004b6c <RCCEx_PLL2_Config>
 80037ca:	4603      	mov	r3, r0
 80037cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037d0:	e00f      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80037d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d6:	3328      	adds	r3, #40	@ 0x28
 80037d8:	2102      	movs	r1, #2
 80037da:	4618      	mov	r0, r3
 80037dc:	f001 fa78 	bl	8004cd0 <RCCEx_PLL3_Config>
 80037e0:	4603      	mov	r3, r0
 80037e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80037e6:	e004      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037e8:	2301      	movs	r3, #1
 80037ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037ee:	e000      	b.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80037f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d10a      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80037fa:	4ba5      	ldr	r3, [pc, #660]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037fe:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003806:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003808:	4aa1      	ldr	r2, [pc, #644]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800380a:	430b      	orrs	r3, r1
 800380c:	6513      	str	r3, [r2, #80]	@ 0x50
 800380e:	e003      	b.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003814:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800381c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003820:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003824:	f04f 0900 	mov.w	r9, #0
 8003828:	ea58 0309 	orrs.w	r3, r8, r9
 800382c:	d047      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800382e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003832:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003834:	2b04      	cmp	r3, #4
 8003836:	d82a      	bhi.n	800388e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003838:	a201      	add	r2, pc, #4	@ (adr r2, 8003840 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800383a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800383e:	bf00      	nop
 8003840:	08003855 	.word	0x08003855
 8003844:	08003863 	.word	0x08003863
 8003848:	08003879 	.word	0x08003879
 800384c:	08003897 	.word	0x08003897
 8003850:	08003897 	.word	0x08003897
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003854:	4b8e      	ldr	r3, [pc, #568]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003858:	4a8d      	ldr	r2, [pc, #564]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800385a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800385e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003860:	e01a      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003866:	3308      	adds	r3, #8
 8003868:	2100      	movs	r1, #0
 800386a:	4618      	mov	r0, r3
 800386c:	f001 f97e 	bl	8004b6c <RCCEx_PLL2_Config>
 8003870:	4603      	mov	r3, r0
 8003872:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003876:	e00f      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387c:	3328      	adds	r3, #40	@ 0x28
 800387e:	2100      	movs	r1, #0
 8003880:	4618      	mov	r0, r3
 8003882:	f001 fa25 	bl	8004cd0 <RCCEx_PLL3_Config>
 8003886:	4603      	mov	r3, r0
 8003888:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800388c:	e004      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003894:	e000      	b.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003896:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800389c:	2b00      	cmp	r3, #0
 800389e:	d10a      	bne.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80038a0:	4b7b      	ldr	r3, [pc, #492]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038a4:	f023 0107 	bic.w	r1, r3, #7
 80038a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038ae:	4a78      	ldr	r2, [pc, #480]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80038b0:	430b      	orrs	r3, r1
 80038b2:	6513      	str	r3, [r2, #80]	@ 0x50
 80038b4:	e003      	b.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80038b6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038ba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80038be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80038ca:	f04f 0b00 	mov.w	fp, #0
 80038ce:	ea5a 030b 	orrs.w	r3, sl, fp
 80038d2:	d04c      	beq.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80038d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038de:	d030      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80038e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038e4:	d829      	bhi.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80038e8:	d02d      	beq.n	8003946 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80038ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80038ec:	d825      	bhi.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038ee:	2b80      	cmp	r3, #128	@ 0x80
 80038f0:	d018      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80038f2:	2b80      	cmp	r3, #128	@ 0x80
 80038f4:	d821      	bhi.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d002      	beq.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80038fa:	2b40      	cmp	r3, #64	@ 0x40
 80038fc:	d007      	beq.n	800390e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80038fe:	e01c      	b.n	800393a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003900:	4b63      	ldr	r3, [pc, #396]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003904:	4a62      	ldr	r2, [pc, #392]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003906:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800390a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800390c:	e01c      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800390e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003912:	3308      	adds	r3, #8
 8003914:	2100      	movs	r1, #0
 8003916:	4618      	mov	r0, r3
 8003918:	f001 f928 	bl	8004b6c <RCCEx_PLL2_Config>
 800391c:	4603      	mov	r3, r0
 800391e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003922:	e011      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003928:	3328      	adds	r3, #40	@ 0x28
 800392a:	2100      	movs	r1, #0
 800392c:	4618      	mov	r0, r3
 800392e:	f001 f9cf 	bl	8004cd0 <RCCEx_PLL3_Config>
 8003932:	4603      	mov	r3, r0
 8003934:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003938:	e006      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003940:	e002      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003942:	bf00      	nop
 8003944:	e000      	b.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003946:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003948:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10a      	bne.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003950:	4b4f      	ldr	r3, [pc, #316]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003952:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003954:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003958:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800395c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395e:	4a4c      	ldr	r2, [pc, #304]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003960:	430b      	orrs	r3, r1
 8003962:	6513      	str	r3, [r2, #80]	@ 0x50
 8003964:	e003      	b.n	800396e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800396a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800396e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003976:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800397a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800397e:	2300      	movs	r3, #0
 8003980:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8003984:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8003988:	460b      	mov	r3, r1
 800398a:	4313      	orrs	r3, r2
 800398c:	d053      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800398e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003992:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003996:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800399a:	d035      	beq.n	8003a08 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 800399c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80039a0:	d82e      	bhi.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039a2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80039a6:	d031      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80039a8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80039ac:	d828      	bhi.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039b2:	d01a      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0x292>
 80039b4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039b8:	d822      	bhi.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d003      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80039be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80039c2:	d007      	beq.n	80039d4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80039c4:	e01c      	b.n	8003a00 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80039c6:	4b32      	ldr	r3, [pc, #200]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ca:	4a31      	ldr	r2, [pc, #196]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80039cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80039d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039d2:	e01c      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80039d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039d8:	3308      	adds	r3, #8
 80039da:	2100      	movs	r1, #0
 80039dc:	4618      	mov	r0, r3
 80039de:	f001 f8c5 	bl	8004b6c <RCCEx_PLL2_Config>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80039e8:	e011      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80039ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039ee:	3328      	adds	r3, #40	@ 0x28
 80039f0:	2100      	movs	r1, #0
 80039f2:	4618      	mov	r0, r3
 80039f4:	f001 f96c 	bl	8004cd0 <RCCEx_PLL3_Config>
 80039f8:	4603      	mov	r3, r0
 80039fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80039fe:	e006      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a06:	e002      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003a08:	bf00      	nop
 8003a0a:	e000      	b.n	8003a0e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003a0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d10b      	bne.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003a16:	4b1e      	ldr	r3, [pc, #120]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a22:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003a26:	4a1a      	ldr	r2, [pc, #104]	@ (8003a90 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a2c:	e003      	b.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a2e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a32:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003a36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a3e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003a42:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003a46:	2300      	movs	r3, #0
 8003a48:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8003a4c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003a50:	460b      	mov	r3, r1
 8003a52:	4313      	orrs	r3, r2
 8003a54:	d056      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003a56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a5a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003a5e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a62:	d038      	beq.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003a64:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003a68:	d831      	bhi.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a6a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a6e:	d034      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003a70:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003a74:	d82b      	bhi.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a76:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a7a:	d01d      	beq.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003a7c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a80:	d825      	bhi.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d006      	beq.n	8003a94 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003a86:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003a8a:	d00a      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003a8c:	e01f      	b.n	8003ace <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003a8e:	bf00      	nop
 8003a90:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a94:	4ba2      	ldr	r3, [pc, #648]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a98:	4aa1      	ldr	r2, [pc, #644]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a9a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a9e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003aa0:	e01c      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003aa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa6:	3308      	adds	r3, #8
 8003aa8:	2100      	movs	r1, #0
 8003aaa:	4618      	mov	r0, r3
 8003aac:	f001 f85e 	bl	8004b6c <RCCEx_PLL2_Config>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003ab6:	e011      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ab8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003abc:	3328      	adds	r3, #40	@ 0x28
 8003abe:	2100      	movs	r1, #0
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f001 f905 	bl	8004cd0 <RCCEx_PLL3_Config>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003acc:	e006      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003ace:	2301      	movs	r3, #1
 8003ad0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ad4:	e002      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003ad6:	bf00      	nop
 8003ad8:	e000      	b.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10b      	bne.n	8003afc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003ae4:	4b8e      	ldr	r3, [pc, #568]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af0:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003af4:	4a8a      	ldr	r2, [pc, #552]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003af6:	430b      	orrs	r3, r1
 8003af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003afa:	e003      	b.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003b10:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003b14:	2300      	movs	r3, #0
 8003b16:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003b1a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003b1e:	460b      	mov	r3, r1
 8003b20:	4313      	orrs	r3, r2
 8003b22:	d03a      	beq.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2a:	2b30      	cmp	r3, #48	@ 0x30
 8003b2c:	d01f      	beq.n	8003b6e <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003b2e:	2b30      	cmp	r3, #48	@ 0x30
 8003b30:	d819      	bhi.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b32:	2b20      	cmp	r3, #32
 8003b34:	d00c      	beq.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003b36:	2b20      	cmp	r3, #32
 8003b38:	d815      	bhi.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d019      	beq.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003b3e:	2b10      	cmp	r3, #16
 8003b40:	d111      	bne.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b42:	4b77      	ldr	r3, [pc, #476]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	4a76      	ldr	r2, [pc, #472]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b4c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b4e:	e011      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b54:	3308      	adds	r3, #8
 8003b56:	2102      	movs	r1, #2
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f001 f807 	bl	8004b6c <RCCEx_PLL2_Config>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003b64:	e006      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b6c:	e002      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b6e:	bf00      	nop
 8003b70:	e000      	b.n	8003b74 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003b72:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d10a      	bne.n	8003b92 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003b7c:	4b68      	ldr	r3, [pc, #416]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b80:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003b84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b8a:	4a65      	ldr	r2, [pc, #404]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b8c:	430b      	orrs	r3, r1
 8003b8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003b90:	e003      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b92:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b96:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ba2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003ba6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003baa:	2300      	movs	r3, #0
 8003bac:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003bb0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003bb4:	460b      	mov	r3, r1
 8003bb6:	4313      	orrs	r3, r2
 8003bb8:	d051      	beq.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003bba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003bc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bc4:	d035      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003bc6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003bca:	d82e      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bcc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bd0:	d031      	beq.n	8003c36 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8003bd2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003bd6:	d828      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003bd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003bdc:	d01a      	beq.n	8003c14 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8003bde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003be2:	d822      	bhi.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d003      	beq.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003bec:	d007      	beq.n	8003bfe <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003bee:	e01c      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003bf0:	4b4b      	ldr	r3, [pc, #300]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf4:	4a4a      	ldr	r2, [pc, #296]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003bf6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bfa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003bfc:	e01c      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003bfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c02:	3308      	adds	r3, #8
 8003c04:	2100      	movs	r1, #0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 ffb0 	bl	8004b6c <RCCEx_PLL2_Config>
 8003c0c:	4603      	mov	r3, r0
 8003c0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c12:	e011      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003c14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c18:	3328      	adds	r3, #40	@ 0x28
 8003c1a:	2100      	movs	r1, #0
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f001 f857 	bl	8004cd0 <RCCEx_PLL3_Config>
 8003c22:	4603      	mov	r3, r0
 8003c24:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003c28:	e006      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c2a:	2301      	movs	r3, #1
 8003c2c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c30:	e002      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c32:	bf00      	nop
 8003c34:	e000      	b.n	8003c38 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003c36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c38:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10a      	bne.n	8003c56 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003c40:	4b37      	ldr	r3, [pc, #220]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c44:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003c4e:	4a34      	ldr	r2, [pc, #208]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003c50:	430b      	orrs	r3, r1
 8003c52:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c54:	e003      	b.n	8003c5e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c5a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003c5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c66:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003c6a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003c6e:	2300      	movs	r3, #0
 8003c70:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003c74:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003c78:	460b      	mov	r3, r1
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	d056      	beq.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003c7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c82:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c88:	d033      	beq.n	8003cf2 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003c8a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c8e:	d82c      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c94:	d02f      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003c96:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003c9a:	d826      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003c9c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ca0:	d02b      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003ca2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ca6:	d820      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ca8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cac:	d012      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003cae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cb2:	d81a      	bhi.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d022      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003cb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cbc:	d115      	bne.n	8003cea <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003cbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc2:	3308      	adds	r3, #8
 8003cc4:	2101      	movs	r1, #1
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	f000 ff50 	bl	8004b6c <RCCEx_PLL2_Config>
 8003ccc:	4603      	mov	r3, r0
 8003cce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003cd2:	e015      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003cd4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd8:	3328      	adds	r3, #40	@ 0x28
 8003cda:	2101      	movs	r1, #1
 8003cdc:	4618      	mov	r0, r3
 8003cde:	f000 fff7 	bl	8004cd0 <RCCEx_PLL3_Config>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003ce8:	e00a      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cf0:	e006      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cf2:	bf00      	nop
 8003cf4:	e004      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cf6:	bf00      	nop
 8003cf8:	e002      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cfa:	bf00      	nop
 8003cfc:	e000      	b.n	8003d00 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003cfe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d00:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d10d      	bne.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003d08:	4b05      	ldr	r3, [pc, #20]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d0c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003d10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003d16:	4a02      	ldr	r2, [pc, #8]	@ (8003d20 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003d18:	430b      	orrs	r3, r1
 8003d1a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d1c:	e006      	b.n	8003d2c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003d1e:	bf00      	nop
 8003d20:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d24:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d28:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003d2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d34:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003d38:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003d42:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003d46:	460b      	mov	r3, r1
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	d055      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d50:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d58:	d033      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003d5a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003d5e:	d82c      	bhi.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d64:	d02f      	beq.n	8003dc6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003d66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d6a:	d826      	bhi.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d70:	d02b      	beq.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003d72:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d76:	d820      	bhi.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d7c:	d012      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003d7e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d82:	d81a      	bhi.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d022      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003d88:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d8c:	d115      	bne.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003d8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d92:	3308      	adds	r3, #8
 8003d94:	2101      	movs	r1, #1
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 fee8 	bl	8004b6c <RCCEx_PLL2_Config>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003da2:	e015      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da8:	3328      	adds	r3, #40	@ 0x28
 8003daa:	2101      	movs	r1, #1
 8003dac:	4618      	mov	r0, r3
 8003dae:	f000 ff8f 	bl	8004cd0 <RCCEx_PLL3_Config>
 8003db2:	4603      	mov	r3, r0
 8003db4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003db8:	e00a      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dc0:	e006      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dc2:	bf00      	nop
 8003dc4:	e004      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dc6:	bf00      	nop
 8003dc8:	e002      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dca:	bf00      	nop
 8003dcc:	e000      	b.n	8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003dce:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d10b      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003dd8:	4ba3      	ldr	r3, [pc, #652]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ddc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003de0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003de8:	4a9f      	ldr	r2, [pc, #636]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dea:	430b      	orrs	r3, r1
 8003dec:	6593      	str	r3, [r2, #88]	@ 0x58
 8003dee:	e003      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003df4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003e04:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003e0e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003e12:	460b      	mov	r3, r1
 8003e14:	4313      	orrs	r3, r2
 8003e16:	d037      	beq.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e1e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e22:	d00e      	beq.n	8003e42 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003e24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003e28:	d816      	bhi.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d018      	beq.n	8003e60 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003e2e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e32:	d111      	bne.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e34:	4b8c      	ldr	r3, [pc, #560]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e38:	4a8b      	ldr	r2, [pc, #556]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e3a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e3e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e40:	e00f      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003e42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e46:	3308      	adds	r3, #8
 8003e48:	2101      	movs	r1, #1
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f000 fe8e 	bl	8004b6c <RCCEx_PLL2_Config>
 8003e50:	4603      	mov	r3, r0
 8003e52:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003e56:	e004      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e5e:	e000      	b.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003e60:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e62:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d10a      	bne.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003e6a:	4b7f      	ldr	r3, [pc, #508]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e6e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003e72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e78:	4a7b      	ldr	r2, [pc, #492]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e7a:	430b      	orrs	r3, r1
 8003e7c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003e7e:	e003      	b.n	8003e88 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003e88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e90:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003e94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003e98:	2300      	movs	r3, #0
 8003e9a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003e9e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4313      	orrs	r3, r2
 8003ea6:	d039      	beq.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003ea8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eae:	2b03      	cmp	r3, #3
 8003eb0:	d81c      	bhi.n	8003eec <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8003eb8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb8:	08003ef5 	.word	0x08003ef5
 8003ebc:	08003ec9 	.word	0x08003ec9
 8003ec0:	08003ed7 	.word	0x08003ed7
 8003ec4:	08003ef5 	.word	0x08003ef5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ec8:	4b67      	ldr	r3, [pc, #412]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ecc:	4a66      	ldr	r2, [pc, #408]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ece:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003ed2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003ed4:	e00f      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003ed6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eda:	3308      	adds	r3, #8
 8003edc:	2102      	movs	r1, #2
 8003ede:	4618      	mov	r0, r3
 8003ee0:	f000 fe44 	bl	8004b6c <RCCEx_PLL2_Config>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003eea:	e004      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003eec:	2301      	movs	r3, #1
 8003eee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ef2:	e000      	b.n	8003ef6 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003ef4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d10a      	bne.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003efe:	4b5a      	ldr	r3, [pc, #360]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f02:	f023 0103 	bic.w	r1, r3, #3
 8003f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f0c:	4a56      	ldr	r2, [pc, #344]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f0e:	430b      	orrs	r3, r1
 8003f10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f12:	e003      	b.n	8003f1c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f14:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f24:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003f28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003f32:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003f36:	460b      	mov	r3, r1
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	f000 809f 	beq.w	800407c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f3e:	4b4b      	ldr	r3, [pc, #300]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a4a      	ldr	r2, [pc, #296]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f48:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003f4a:	f7fd fc29 	bl	80017a0 <HAL_GetTick>
 8003f4e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f52:	e00b      	b.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f54:	f7fd fc24 	bl	80017a0 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003f5e:	1ad3      	subs	r3, r2, r3
 8003f60:	2b64      	cmp	r3, #100	@ 0x64
 8003f62:	d903      	bls.n	8003f6c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003f64:	2303      	movs	r3, #3
 8003f66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003f6a:	e005      	b.n	8003f78 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003f6c:	4b3f      	ldr	r3, [pc, #252]	@ (800406c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d0ed      	beq.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003f78:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d179      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003f80:	4b39      	ldr	r3, [pc, #228]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f82:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003f84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f8c:	4053      	eors	r3, r2
 8003f8e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d015      	beq.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003f96:	4b34      	ldr	r3, [pc, #208]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f9e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003fa2:	4b31      	ldr	r3, [pc, #196]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fa4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa6:	4a30      	ldr	r2, [pc, #192]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fa8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fac:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003fae:	4b2e      	ldr	r3, [pc, #184]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fb2:	4a2d      	ldr	r2, [pc, #180]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fb4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003fb8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003fba:	4a2b      	ldr	r2, [pc, #172]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003fbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003fc0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003fca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003fce:	d118      	bne.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fd0:	f7fd fbe6 	bl	80017a0 <HAL_GetTick>
 8003fd4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003fd8:	e00d      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003fda:	f7fd fbe1 	bl	80017a0 <HAL_GetTick>
 8003fde:	4602      	mov	r2, r0
 8003fe0:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003fe4:	1ad2      	subs	r2, r2, r3
 8003fe6:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003fea:	429a      	cmp	r2, r3
 8003fec:	d903      	bls.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003fee:	2303      	movs	r3, #3
 8003ff0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003ff4:	e005      	b.n	8004002 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003ff6:	4b1c      	ldr	r3, [pc, #112]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ff8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0eb      	beq.n	8003fda <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004006:	2b00      	cmp	r3, #0
 8004008:	d129      	bne.n	800405e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800400a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004012:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004016:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800401a:	d10e      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 800401c:	4b12      	ldr	r3, [pc, #72]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800401e:	691b      	ldr	r3, [r3, #16]
 8004020:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004028:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800402c:	091a      	lsrs	r2, r3, #4
 800402e:	4b10      	ldr	r3, [pc, #64]	@ (8004070 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004030:	4013      	ands	r3, r2
 8004032:	4a0d      	ldr	r2, [pc, #52]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004034:	430b      	orrs	r3, r1
 8004036:	6113      	str	r3, [r2, #16]
 8004038:	e005      	b.n	8004046 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 800403a:	4b0b      	ldr	r3, [pc, #44]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	4a0a      	ldr	r2, [pc, #40]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004040:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004044:	6113      	str	r3, [r2, #16]
 8004046:	4b08      	ldr	r3, [pc, #32]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004048:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800404a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800404e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004052:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004056:	4a04      	ldr	r2, [pc, #16]	@ (8004068 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004058:	430b      	orrs	r3, r1
 800405a:	6713      	str	r3, [r2, #112]	@ 0x70
 800405c:	e00e      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800405e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004062:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004066:	e009      	b.n	800407c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004068:	58024400 	.word	0x58024400
 800406c:	58024800 	.word	0x58024800
 8004070:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004074:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004078:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800407c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004084:	f002 0301 	and.w	r3, r2, #1
 8004088:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800408c:	2300      	movs	r3, #0
 800408e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004092:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004096:	460b      	mov	r3, r1
 8004098:	4313      	orrs	r3, r2
 800409a:	f000 8089 	beq.w	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800409e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80040a4:	2b28      	cmp	r3, #40	@ 0x28
 80040a6:	d86b      	bhi.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80040a8:	a201      	add	r2, pc, #4	@ (adr r2, 80040b0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80040aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040ae:	bf00      	nop
 80040b0:	08004189 	.word	0x08004189
 80040b4:	08004181 	.word	0x08004181
 80040b8:	08004181 	.word	0x08004181
 80040bc:	08004181 	.word	0x08004181
 80040c0:	08004181 	.word	0x08004181
 80040c4:	08004181 	.word	0x08004181
 80040c8:	08004181 	.word	0x08004181
 80040cc:	08004181 	.word	0x08004181
 80040d0:	08004155 	.word	0x08004155
 80040d4:	08004181 	.word	0x08004181
 80040d8:	08004181 	.word	0x08004181
 80040dc:	08004181 	.word	0x08004181
 80040e0:	08004181 	.word	0x08004181
 80040e4:	08004181 	.word	0x08004181
 80040e8:	08004181 	.word	0x08004181
 80040ec:	08004181 	.word	0x08004181
 80040f0:	0800416b 	.word	0x0800416b
 80040f4:	08004181 	.word	0x08004181
 80040f8:	08004181 	.word	0x08004181
 80040fc:	08004181 	.word	0x08004181
 8004100:	08004181 	.word	0x08004181
 8004104:	08004181 	.word	0x08004181
 8004108:	08004181 	.word	0x08004181
 800410c:	08004181 	.word	0x08004181
 8004110:	08004189 	.word	0x08004189
 8004114:	08004181 	.word	0x08004181
 8004118:	08004181 	.word	0x08004181
 800411c:	08004181 	.word	0x08004181
 8004120:	08004181 	.word	0x08004181
 8004124:	08004181 	.word	0x08004181
 8004128:	08004181 	.word	0x08004181
 800412c:	08004181 	.word	0x08004181
 8004130:	08004189 	.word	0x08004189
 8004134:	08004181 	.word	0x08004181
 8004138:	08004181 	.word	0x08004181
 800413c:	08004181 	.word	0x08004181
 8004140:	08004181 	.word	0x08004181
 8004144:	08004181 	.word	0x08004181
 8004148:	08004181 	.word	0x08004181
 800414c:	08004181 	.word	0x08004181
 8004150:	08004189 	.word	0x08004189
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004158:	3308      	adds	r3, #8
 800415a:	2101      	movs	r1, #1
 800415c:	4618      	mov	r0, r3
 800415e:	f000 fd05 	bl	8004b6c <RCCEx_PLL2_Config>
 8004162:	4603      	mov	r3, r0
 8004164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004168:	e00f      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800416a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800416e:	3328      	adds	r3, #40	@ 0x28
 8004170:	2101      	movs	r1, #1
 8004172:	4618      	mov	r0, r3
 8004174:	f000 fdac 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004178:	4603      	mov	r3, r0
 800417a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800417e:	e004      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004180:	2301      	movs	r3, #1
 8004182:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004186:	e000      	b.n	800418a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800418a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800418e:	2b00      	cmp	r3, #0
 8004190:	d10a      	bne.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004192:	4bbf      	ldr	r3, [pc, #764]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004196:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800419a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80041a0:	4abb      	ldr	r2, [pc, #748]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041a2:	430b      	orrs	r3, r1
 80041a4:	6553      	str	r3, [r2, #84]	@ 0x54
 80041a6:	e003      	b.n	80041b0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 80041b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041b8:	f002 0302 	and.w	r3, r2, #2
 80041bc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80041c0:	2300      	movs	r3, #0
 80041c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80041c6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 80041ca:	460b      	mov	r3, r1
 80041cc:	4313      	orrs	r3, r2
 80041ce:	d041      	beq.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80041d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80041d6:	2b05      	cmp	r3, #5
 80041d8:	d824      	bhi.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 80041da:	a201      	add	r2, pc, #4	@ (adr r2, 80041e0 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 80041dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e0:	0800422d 	.word	0x0800422d
 80041e4:	080041f9 	.word	0x080041f9
 80041e8:	0800420f 	.word	0x0800420f
 80041ec:	0800422d 	.word	0x0800422d
 80041f0:	0800422d 	.word	0x0800422d
 80041f4:	0800422d 	.word	0x0800422d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80041f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041fc:	3308      	adds	r3, #8
 80041fe:	2101      	movs	r1, #1
 8004200:	4618      	mov	r0, r3
 8004202:	f000 fcb3 	bl	8004b6c <RCCEx_PLL2_Config>
 8004206:	4603      	mov	r3, r0
 8004208:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800420c:	e00f      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800420e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004212:	3328      	adds	r3, #40	@ 0x28
 8004214:	2101      	movs	r1, #1
 8004216:	4618      	mov	r0, r3
 8004218:	f000 fd5a 	bl	8004cd0 <RCCEx_PLL3_Config>
 800421c:	4603      	mov	r3, r0
 800421e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004222:	e004      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800422a:	e000      	b.n	800422e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800422c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800422e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004232:	2b00      	cmp	r3, #0
 8004234:	d10a      	bne.n	800424c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004236:	4b96      	ldr	r3, [pc, #600]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004238:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800423a:	f023 0107 	bic.w	r1, r3, #7
 800423e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004242:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004244:	4a92      	ldr	r2, [pc, #584]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004246:	430b      	orrs	r3, r1
 8004248:	6553      	str	r3, [r2, #84]	@ 0x54
 800424a:	e003      	b.n	8004254 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800424c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004250:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800425c:	f002 0304 	and.w	r3, r2, #4
 8004260:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004264:	2300      	movs	r3, #0
 8004266:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800426a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800426e:	460b      	mov	r3, r1
 8004270:	4313      	orrs	r3, r2
 8004272:	d044      	beq.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004278:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800427c:	2b05      	cmp	r3, #5
 800427e:	d825      	bhi.n	80042cc <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004280:	a201      	add	r2, pc, #4	@ (adr r2, 8004288 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004282:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004286:	bf00      	nop
 8004288:	080042d5 	.word	0x080042d5
 800428c:	080042a1 	.word	0x080042a1
 8004290:	080042b7 	.word	0x080042b7
 8004294:	080042d5 	.word	0x080042d5
 8004298:	080042d5 	.word	0x080042d5
 800429c:	080042d5 	.word	0x080042d5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a4:	3308      	adds	r3, #8
 80042a6:	2101      	movs	r1, #1
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 fc5f 	bl	8004b6c <RCCEx_PLL2_Config>
 80042ae:	4603      	mov	r3, r0
 80042b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80042b4:	e00f      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80042b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ba:	3328      	adds	r3, #40	@ 0x28
 80042bc:	2101      	movs	r1, #1
 80042be:	4618      	mov	r0, r3
 80042c0:	f000 fd06 	bl	8004cd0 <RCCEx_PLL3_Config>
 80042c4:	4603      	mov	r3, r0
 80042c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80042ca:	e004      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042cc:	2301      	movs	r3, #1
 80042ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80042d2:	e000      	b.n	80042d6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80042d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d10b      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80042de:	4b6c      	ldr	r3, [pc, #432]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042e2:	f023 0107 	bic.w	r1, r3, #7
 80042e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80042ee:	4a68      	ldr	r2, [pc, #416]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042f0:	430b      	orrs	r3, r1
 80042f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80042f4:	e003      	b.n	80042fe <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042fa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80042fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004306:	f002 0320 	and.w	r3, r2, #32
 800430a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800430e:	2300      	movs	r3, #0
 8004310:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004314:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004318:	460b      	mov	r3, r1
 800431a:	4313      	orrs	r3, r2
 800431c:	d055      	beq.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004322:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004326:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800432a:	d033      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800432c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004330:	d82c      	bhi.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004332:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004336:	d02f      	beq.n	8004398 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004338:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800433c:	d826      	bhi.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800433e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004342:	d02b      	beq.n	800439c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004344:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004348:	d820      	bhi.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800434a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800434e:	d012      	beq.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004350:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004354:	d81a      	bhi.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004356:	2b00      	cmp	r3, #0
 8004358:	d022      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800435a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800435e:	d115      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004360:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004364:	3308      	adds	r3, #8
 8004366:	2100      	movs	r1, #0
 8004368:	4618      	mov	r0, r3
 800436a:	f000 fbff 	bl	8004b6c <RCCEx_PLL2_Config>
 800436e:	4603      	mov	r3, r0
 8004370:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004374:	e015      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004376:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800437a:	3328      	adds	r3, #40	@ 0x28
 800437c:	2102      	movs	r1, #2
 800437e:	4618      	mov	r0, r3
 8004380:	f000 fca6 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004384:	4603      	mov	r3, r0
 8004386:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800438a:	e00a      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800438c:	2301      	movs	r3, #1
 800438e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004392:	e006      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004394:	bf00      	nop
 8004396:	e004      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004398:	bf00      	nop
 800439a:	e002      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800439c:	bf00      	nop
 800439e:	e000      	b.n	80043a2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80043a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80043a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d10b      	bne.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043aa:	4b39      	ldr	r3, [pc, #228]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ae:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80043b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80043ba:	4a35      	ldr	r2, [pc, #212]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80043bc:	430b      	orrs	r3, r1
 80043be:	6553      	str	r3, [r2, #84]	@ 0x54
 80043c0:	e003      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80043ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043d2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80043d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80043da:	2300      	movs	r3, #0
 80043dc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80043e0:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80043e4:	460b      	mov	r3, r1
 80043e6:	4313      	orrs	r3, r2
 80043e8:	d058      	beq.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80043ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80043f2:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043f6:	d033      	beq.n	8004460 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 80043f8:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80043fc:	d82c      	bhi.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 80043fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004402:	d02f      	beq.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004404:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004408:	d826      	bhi.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800440a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800440e:	d02b      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004410:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004414:	d820      	bhi.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004416:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800441a:	d012      	beq.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800441c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004420:	d81a      	bhi.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004422:	2b00      	cmp	r3, #0
 8004424:	d022      	beq.n	800446c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004426:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800442a:	d115      	bne.n	8004458 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800442c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004430:	3308      	adds	r3, #8
 8004432:	2100      	movs	r1, #0
 8004434:	4618      	mov	r0, r3
 8004436:	f000 fb99 	bl	8004b6c <RCCEx_PLL2_Config>
 800443a:	4603      	mov	r3, r0
 800443c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004440:	e015      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004442:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004446:	3328      	adds	r3, #40	@ 0x28
 8004448:	2102      	movs	r1, #2
 800444a:	4618      	mov	r0, r3
 800444c:	f000 fc40 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004450:	4603      	mov	r3, r0
 8004452:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004456:	e00a      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004458:	2301      	movs	r3, #1
 800445a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800445e:	e006      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004460:	bf00      	nop
 8004462:	e004      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004464:	bf00      	nop
 8004466:	e002      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004468:	bf00      	nop
 800446a:	e000      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800446c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800446e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004472:	2b00      	cmp	r3, #0
 8004474:	d10e      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004476:	4b06      	ldr	r3, [pc, #24]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800447a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800447e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004486:	4a02      	ldr	r2, [pc, #8]	@ (8004490 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004488:	430b      	orrs	r3, r1
 800448a:	6593      	str	r3, [r2, #88]	@ 0x58
 800448c:	e006      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800448e:	bf00      	nop
 8004490:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004494:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004498:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044a4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80044a8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80044ac:	2300      	movs	r3, #0
 80044ae:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80044b2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80044b6:	460b      	mov	r3, r1
 80044b8:	4313      	orrs	r3, r2
 80044ba:	d055      	beq.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80044bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044c0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80044c4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80044c8:	d033      	beq.n	8004532 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80044ca:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80044ce:	d82c      	bhi.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044d0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044d4:	d02f      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80044d6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044da:	d826      	bhi.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044dc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044e0:	d02b      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80044e2:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80044e6:	d820      	bhi.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044ec:	d012      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80044ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044f2:	d81a      	bhi.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d022      	beq.n	800453e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 80044f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80044fc:	d115      	bne.n	800452a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80044fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004502:	3308      	adds	r3, #8
 8004504:	2100      	movs	r1, #0
 8004506:	4618      	mov	r0, r3
 8004508:	f000 fb30 	bl	8004b6c <RCCEx_PLL2_Config>
 800450c:	4603      	mov	r3, r0
 800450e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004512:	e015      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004518:	3328      	adds	r3, #40	@ 0x28
 800451a:	2102      	movs	r1, #2
 800451c:	4618      	mov	r0, r3
 800451e:	f000 fbd7 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004522:	4603      	mov	r3, r0
 8004524:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004528:	e00a      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800452a:	2301      	movs	r3, #1
 800452c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004530:	e006      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004532:	bf00      	nop
 8004534:	e004      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004536:	bf00      	nop
 8004538:	e002      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800453a:	bf00      	nop
 800453c:	e000      	b.n	8004540 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800453e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004540:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10b      	bne.n	8004560 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004548:	4ba1      	ldr	r3, [pc, #644]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800454a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800454c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004554:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004558:	4a9d      	ldr	r2, [pc, #628]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800455a:	430b      	orrs	r3, r1
 800455c:	6593      	str	r3, [r2, #88]	@ 0x58
 800455e:	e003      	b.n	8004568 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004560:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004564:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004568:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800456c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004570:	f002 0308 	and.w	r3, r2, #8
 8004574:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004578:	2300      	movs	r3, #0
 800457a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800457e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8004582:	460b      	mov	r3, r1
 8004584:	4313      	orrs	r3, r2
 8004586:	d01e      	beq.n	80045c6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004588:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800458c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004590:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004594:	d10c      	bne.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004596:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800459a:	3328      	adds	r3, #40	@ 0x28
 800459c:	2102      	movs	r1, #2
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 fb96 	bl	8004cd0 <RCCEx_PLL3_Config>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d002      	beq.n	80045b0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80045b0:	4b87      	ldr	r3, [pc, #540]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045b4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80045b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80045c0:	4a83      	ldr	r2, [pc, #524]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045c2:	430b      	orrs	r3, r1
 80045c4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80045c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045ce:	f002 0310 	and.w	r3, r2, #16
 80045d2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80045d6:	2300      	movs	r3, #0
 80045d8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80045dc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80045e0:	460b      	mov	r3, r1
 80045e2:	4313      	orrs	r3, r2
 80045e4:	d01e      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80045e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80045ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045f2:	d10c      	bne.n	800460e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80045f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045f8:	3328      	adds	r3, #40	@ 0x28
 80045fa:	2102      	movs	r1, #2
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 fb67 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004602:	4603      	mov	r3, r0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d002      	beq.n	800460e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800460e:	4b70      	ldr	r3, [pc, #448]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004612:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004616:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800461e:	4a6c      	ldr	r2, [pc, #432]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004620:	430b      	orrs	r3, r1
 8004622:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004628:	e9d3 2300 	ldrd	r2, r3, [r3]
 800462c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004630:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004634:	2300      	movs	r3, #0
 8004636:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800463a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800463e:	460b      	mov	r3, r1
 8004640:	4313      	orrs	r3, r2
 8004642:	d03e      	beq.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004644:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004648:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800464c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004650:	d022      	beq.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004652:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004656:	d81b      	bhi.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004658:	2b00      	cmp	r3, #0
 800465a:	d003      	beq.n	8004664 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800465c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004660:	d00b      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004662:	e015      	b.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004668:	3308      	adds	r3, #8
 800466a:	2100      	movs	r1, #0
 800466c:	4618      	mov	r0, r3
 800466e:	f000 fa7d 	bl	8004b6c <RCCEx_PLL2_Config>
 8004672:	4603      	mov	r3, r0
 8004674:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004678:	e00f      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800467a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467e:	3328      	adds	r3, #40	@ 0x28
 8004680:	2102      	movs	r1, #2
 8004682:	4618      	mov	r0, r3
 8004684:	f000 fb24 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004688:	4603      	mov	r3, r0
 800468a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800468e:	e004      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004690:	2301      	movs	r3, #1
 8004692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004696:	e000      	b.n	800469a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004698:	bf00      	nop
    }

    if (ret == HAL_OK)
 800469a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d10b      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80046a2:	4b4b      	ldr	r3, [pc, #300]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046a6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80046aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ae:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80046b2:	4a47      	ldr	r2, [pc, #284]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80046b4:	430b      	orrs	r3, r1
 80046b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80046b8:	e003      	b.n	80046c2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80046c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ca:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80046ce:	67bb      	str	r3, [r7, #120]	@ 0x78
 80046d0:	2300      	movs	r3, #0
 80046d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80046d4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80046d8:	460b      	mov	r3, r1
 80046da:	4313      	orrs	r3, r2
 80046dc:	d03b      	beq.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80046de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046ea:	d01f      	beq.n	800472c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80046ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80046f0:	d818      	bhi.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80046f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80046f6:	d003      	beq.n	8004700 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 80046f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046fc:	d007      	beq.n	800470e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 80046fe:	e011      	b.n	8004724 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004700:	4b33      	ldr	r3, [pc, #204]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004704:	4a32      	ldr	r2, [pc, #200]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004706:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800470a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800470c:	e00f      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800470e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004712:	3328      	adds	r3, #40	@ 0x28
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f000 fada 	bl	8004cd0 <RCCEx_PLL3_Config>
 800471c:	4603      	mov	r3, r0
 800471e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004722:	e004      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004724:	2301      	movs	r3, #1
 8004726:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800472a:	e000      	b.n	800472e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800472c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800472e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10b      	bne.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004736:	4b26      	ldr	r3, [pc, #152]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800473a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800473e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004742:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004746:	4a22      	ldr	r2, [pc, #136]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004748:	430b      	orrs	r3, r1
 800474a:	6553      	str	r3, [r2, #84]	@ 0x54
 800474c:	e003      	b.n	8004756 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004752:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004756:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800475a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004762:	673b      	str	r3, [r7, #112]	@ 0x70
 8004764:	2300      	movs	r3, #0
 8004766:	677b      	str	r3, [r7, #116]	@ 0x74
 8004768:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800476c:	460b      	mov	r3, r1
 800476e:	4313      	orrs	r3, r2
 8004770:	d034      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004772:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004776:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800477c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004780:	d007      	beq.n	8004792 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004782:	e011      	b.n	80047a8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004784:	4b12      	ldr	r3, [pc, #72]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004788:	4a11      	ldr	r2, [pc, #68]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800478a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800478e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004790:	e00e      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004792:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004796:	3308      	adds	r3, #8
 8004798:	2102      	movs	r1, #2
 800479a:	4618      	mov	r0, r3
 800479c:	f000 f9e6 	bl	8004b6c <RCCEx_PLL2_Config>
 80047a0:	4603      	mov	r3, r0
 80047a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80047a6:	e003      	b.n	80047b0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047b0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10d      	bne.n	80047d4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80047b8:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047bc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80047c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047c6:	4a02      	ldr	r2, [pc, #8]	@ (80047d0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80047c8:	430b      	orrs	r3, r1
 80047ca:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80047cc:	e006      	b.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80047ce:	bf00      	nop
 80047d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047d8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80047dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80047e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80047ea:	2300      	movs	r3, #0
 80047ec:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80047ee:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80047f2:	460b      	mov	r3, r1
 80047f4:	4313      	orrs	r3, r2
 80047f6:	d00c      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80047f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fc:	3328      	adds	r3, #40	@ 0x28
 80047fe:	2102      	movs	r1, #2
 8004800:	4618      	mov	r0, r3
 8004802:	f000 fa65 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004806:	4603      	mov	r3, r0
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004812:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800481a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800481e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004820:	2300      	movs	r3, #0
 8004822:	667b      	str	r3, [r7, #100]	@ 0x64
 8004824:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004828:	460b      	mov	r3, r1
 800482a:	4313      	orrs	r3, r2
 800482c:	d038      	beq.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004832:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004836:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800483a:	d018      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800483c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004840:	d811      	bhi.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004842:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004846:	d014      	beq.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004848:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800484c:	d80b      	bhi.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800484e:	2b00      	cmp	r3, #0
 8004850:	d011      	beq.n	8004876 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004852:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004856:	d106      	bne.n	8004866 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004858:	4bc3      	ldr	r3, [pc, #780]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800485a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485c:	4ac2      	ldr	r2, [pc, #776]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800485e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004862:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004864:	e008      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800486c:	e004      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800486e:	bf00      	nop
 8004870:	e002      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004872:	bf00      	nop
 8004874:	e000      	b.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004876:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004878:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10b      	bne.n	8004898 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004880:	4bb9      	ldr	r3, [pc, #740]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004882:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004884:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004888:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004890:	4ab5      	ldr	r2, [pc, #724]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004892:	430b      	orrs	r3, r1
 8004894:	6553      	str	r3, [r2, #84]	@ 0x54
 8004896:	e003      	b.n	80048a0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004898:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800489c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80048a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80048ac:	65bb      	str	r3, [r7, #88]	@ 0x58
 80048ae:	2300      	movs	r3, #0
 80048b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80048b2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80048b6:	460b      	mov	r3, r1
 80048b8:	4313      	orrs	r3, r2
 80048ba:	d009      	beq.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80048bc:	4baa      	ldr	r3, [pc, #680]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048c0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80048c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80048ca:	4aa7      	ldr	r2, [pc, #668]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048cc:	430b      	orrs	r3, r1
 80048ce:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80048d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048d8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80048dc:	653b      	str	r3, [r7, #80]	@ 0x50
 80048de:	2300      	movs	r3, #0
 80048e0:	657b      	str	r3, [r7, #84]	@ 0x54
 80048e2:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80048e6:	460b      	mov	r3, r1
 80048e8:	4313      	orrs	r3, r2
 80048ea:	d00a      	beq.n	8004902 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80048ec:	4b9e      	ldr	r3, [pc, #632]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048ee:	691b      	ldr	r3, [r3, #16]
 80048f0:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80048f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f8:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80048fc:	4a9a      	ldr	r2, [pc, #616]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80048fe:	430b      	orrs	r3, r1
 8004900:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004902:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800490e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004910:	2300      	movs	r3, #0
 8004912:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004914:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004918:	460b      	mov	r3, r1
 800491a:	4313      	orrs	r3, r2
 800491c:	d009      	beq.n	8004932 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800491e:	4b92      	ldr	r3, [pc, #584]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004920:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004922:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004926:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800492a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800492c:	4a8e      	ldr	r2, [pc, #568]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800492e:	430b      	orrs	r3, r1
 8004930:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004932:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800493e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004940:	2300      	movs	r3, #0
 8004942:	647b      	str	r3, [r7, #68]	@ 0x44
 8004944:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004948:	460b      	mov	r3, r1
 800494a:	4313      	orrs	r3, r2
 800494c:	d00e      	beq.n	800496c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800494e:	4b86      	ldr	r3, [pc, #536]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004950:	691b      	ldr	r3, [r3, #16]
 8004952:	4a85      	ldr	r2, [pc, #532]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004954:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004958:	6113      	str	r3, [r2, #16]
 800495a:	4b83      	ldr	r3, [pc, #524]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800495c:	6919      	ldr	r1, [r3, #16]
 800495e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004962:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004966:	4a80      	ldr	r2, [pc, #512]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004968:	430b      	orrs	r3, r1
 800496a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800496c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004974:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004978:	63bb      	str	r3, [r7, #56]	@ 0x38
 800497a:	2300      	movs	r3, #0
 800497c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800497e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004982:	460b      	mov	r3, r1
 8004984:	4313      	orrs	r3, r2
 8004986:	d009      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004988:	4b77      	ldr	r3, [pc, #476]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800498a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800498c:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004990:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004996:	4a74      	ldr	r2, [pc, #464]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004998:	430b      	orrs	r3, r1
 800499a:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800499c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049a4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80049a8:	633b      	str	r3, [r7, #48]	@ 0x30
 80049aa:	2300      	movs	r3, #0
 80049ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80049ae:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80049b2:	460b      	mov	r3, r1
 80049b4:	4313      	orrs	r3, r2
 80049b6:	d00a      	beq.n	80049ce <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80049b8:	4b6b      	ldr	r3, [pc, #428]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80049bc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80049c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049c8:	4a67      	ldr	r2, [pc, #412]	@ (8004b68 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80049ca:	430b      	orrs	r3, r1
 80049cc:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80049ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d6:	2100      	movs	r1, #0
 80049d8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80049da:	f003 0301 	and.w	r3, r3, #1
 80049de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049e0:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80049e4:	460b      	mov	r3, r1
 80049e6:	4313      	orrs	r3, r2
 80049e8:	d011      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80049ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ee:	3308      	adds	r3, #8
 80049f0:	2100      	movs	r1, #0
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 f8ba 	bl	8004b6c <RCCEx_PLL2_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80049fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d003      	beq.n	8004a0e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a16:	2100      	movs	r1, #0
 8004a18:	6239      	str	r1, [r7, #32]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a20:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004a24:	460b      	mov	r3, r1
 8004a26:	4313      	orrs	r3, r2
 8004a28:	d011      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a2e:	3308      	adds	r3, #8
 8004a30:	2101      	movs	r1, #1
 8004a32:	4618      	mov	r0, r3
 8004a34:	f000 f89a 	bl	8004b6c <RCCEx_PLL2_Config>
 8004a38:	4603      	mov	r3, r0
 8004a3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d003      	beq.n	8004a4e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004a4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a56:	2100      	movs	r1, #0
 8004a58:	61b9      	str	r1, [r7, #24]
 8004a5a:	f003 0304 	and.w	r3, r3, #4
 8004a5e:	61fb      	str	r3, [r7, #28]
 8004a60:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004a64:	460b      	mov	r3, r1
 8004a66:	4313      	orrs	r3, r2
 8004a68:	d011      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004a6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a6e:	3308      	adds	r3, #8
 8004a70:	2102      	movs	r1, #2
 8004a72:	4618      	mov	r0, r3
 8004a74:	f000 f87a 	bl	8004b6c <RCCEx_PLL2_Config>
 8004a78:	4603      	mov	r3, r0
 8004a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004a7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d003      	beq.n	8004a8e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a96:	2100      	movs	r1, #0
 8004a98:	6139      	str	r1, [r7, #16]
 8004a9a:	f003 0308 	and.w	r3, r3, #8
 8004a9e:	617b      	str	r3, [r7, #20]
 8004aa0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	d011      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aae:	3328      	adds	r3, #40	@ 0x28
 8004ab0:	2100      	movs	r1, #0
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f000 f90c 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004ab8:	4603      	mov	r3, r0
 8004aba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 8004abe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d003      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ac6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004aca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004ace:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad6:	2100      	movs	r1, #0
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	f003 0310 	and.w	r3, r3, #16
 8004ade:	60fb      	str	r3, [r7, #12]
 8004ae0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004ae4:	460b      	mov	r3, r1
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	d011      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004aea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004aee:	3328      	adds	r3, #40	@ 0x28
 8004af0:	2101      	movs	r1, #1
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 f8ec 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004af8:	4603      	mov	r3, r0
 8004afa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004afe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d003      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b06:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b0a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b16:	2100      	movs	r1, #0
 8004b18:	6039      	str	r1, [r7, #0]
 8004b1a:	f003 0320 	and.w	r3, r3, #32
 8004b1e:	607b      	str	r3, [r7, #4]
 8004b20:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004b24:	460b      	mov	r3, r1
 8004b26:	4313      	orrs	r3, r2
 8004b28:	d011      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004b2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b2e:	3328      	adds	r3, #40	@ 0x28
 8004b30:	2102      	movs	r1, #2
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 f8cc 	bl	8004cd0 <RCCEx_PLL3_Config>
 8004b38:	4603      	mov	r3, r0
 8004b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8004b3e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d003      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b4a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8004b4e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d101      	bne.n	8004b5a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004b56:	2300      	movs	r3, #0
 8004b58:	e000      	b.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004b62:	46bd      	mov	sp, r7
 8004b64:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b68:	58024400 	.word	0x58024400

08004b6c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004b76:	2300      	movs	r3, #0
 8004b78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004b7a:	4b53      	ldr	r3, [pc, #332]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b7e:	f003 0303 	and.w	r3, r3, #3
 8004b82:	2b03      	cmp	r3, #3
 8004b84:	d101      	bne.n	8004b8a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e099      	b.n	8004cbe <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004b8a:	4b4f      	ldr	r3, [pc, #316]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a4e      	ldr	r2, [pc, #312]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004b90:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004b94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b96:	f7fc fe03 	bl	80017a0 <HAL_GetTick>
 8004b9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b9c:	e008      	b.n	8004bb0 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b9e:	f7fc fdff 	bl	80017a0 <HAL_GetTick>
 8004ba2:	4602      	mov	r2, r0
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	1ad3      	subs	r3, r2, r3
 8004ba8:	2b02      	cmp	r3, #2
 8004baa:	d901      	bls.n	8004bb0 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e086      	b.n	8004cbe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004bb0:	4b45      	ldr	r3, [pc, #276]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d1f0      	bne.n	8004b9e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004bbc:	4b42      	ldr	r3, [pc, #264]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bc0:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	031b      	lsls	r3, r3, #12
 8004bca:	493f      	ldr	r1, [pc, #252]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	628b      	str	r3, [r1, #40]	@ 0x28
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	689b      	ldr	r3, [r3, #8]
 8004bde:	3b01      	subs	r3, #1
 8004be0:	025b      	lsls	r3, r3, #9
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	431a      	orrs	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	3b01      	subs	r3, #1
 8004bec:	041b      	lsls	r3, r3, #16
 8004bee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004bf2:	431a      	orrs	r2, r3
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	3b01      	subs	r3, #1
 8004bfa:	061b      	lsls	r3, r3, #24
 8004bfc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c00:	4931      	ldr	r1, [pc, #196]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c02:	4313      	orrs	r3, r2
 8004c04:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004c06:	4b30      	ldr	r3, [pc, #192]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	695b      	ldr	r3, [r3, #20]
 8004c12:	492d      	ldr	r1, [pc, #180]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c14:	4313      	orrs	r3, r2
 8004c16:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004c18:	4b2b      	ldr	r3, [pc, #172]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1c:	f023 0220 	bic.w	r2, r3, #32
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	699b      	ldr	r3, [r3, #24]
 8004c24:	4928      	ldr	r1, [pc, #160]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004c2a:	4b27      	ldr	r3, [pc, #156]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2e:	4a26      	ldr	r2, [pc, #152]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c30:	f023 0310 	bic.w	r3, r3, #16
 8004c34:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004c36:	4b24      	ldr	r3, [pc, #144]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c38:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c3a:	4b24      	ldr	r3, [pc, #144]	@ (8004ccc <RCCEx_PLL2_Config+0x160>)
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	69d2      	ldr	r2, [r2, #28]
 8004c42:	00d2      	lsls	r2, r2, #3
 8004c44:	4920      	ldr	r1, [pc, #128]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c46:	4313      	orrs	r3, r2
 8004c48:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004c4a:	4b1f      	ldr	r3, [pc, #124]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c4e:	4a1e      	ldr	r2, [pc, #120]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c50:	f043 0310 	orr.w	r3, r3, #16
 8004c54:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d106      	bne.n	8004c6a <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004c5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c60:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c62:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c66:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c68:	e00f      	b.n	8004c8a <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d106      	bne.n	8004c7e <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004c70:	4b15      	ldr	r3, [pc, #84]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c74:	4a14      	ldr	r2, [pc, #80]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004c7c:	e005      	b.n	8004c8a <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004c7e:	4b12      	ldr	r3, [pc, #72]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c82:	4a11      	ldr	r2, [pc, #68]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c84:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004c88:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004c8a:	4b0f      	ldr	r3, [pc, #60]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a0e      	ldr	r2, [pc, #56]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004c90:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004c94:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004c96:	f7fc fd83 	bl	80017a0 <HAL_GetTick>
 8004c9a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004c9c:	e008      	b.n	8004cb0 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004c9e:	f7fc fd7f 	bl	80017a0 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d901      	bls.n	8004cb0 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	e006      	b.n	8004cbe <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004cb0:	4b05      	ldr	r3, [pc, #20]	@ (8004cc8 <RCCEx_PLL2_Config+0x15c>)
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d0f0      	beq.n	8004c9e <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004cbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cbe:	4618      	mov	r0, r3
 8004cc0:	3710      	adds	r7, #16
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bd80      	pop	{r7, pc}
 8004cc6:	bf00      	nop
 8004cc8:	58024400 	.word	0x58024400
 8004ccc:	ffff0007 	.word	0xffff0007

08004cd0 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b084      	sub	sp, #16
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004cda:	2300      	movs	r3, #0
 8004cdc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004cde:	4b53      	ldr	r3, [pc, #332]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004ce0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ce2:	f003 0303 	and.w	r3, r3, #3
 8004ce6:	2b03      	cmp	r3, #3
 8004ce8:	d101      	bne.n	8004cee <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e099      	b.n	8004e22 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004cee:	4b4f      	ldr	r3, [pc, #316]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a4e      	ldr	r2, [pc, #312]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004cf4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004cf8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cfa:	f7fc fd51 	bl	80017a0 <HAL_GetTick>
 8004cfe:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d00:	e008      	b.n	8004d14 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004d02:	f7fc fd4d 	bl	80017a0 <HAL_GetTick>
 8004d06:	4602      	mov	r2, r0
 8004d08:	68bb      	ldr	r3, [r7, #8]
 8004d0a:	1ad3      	subs	r3, r2, r3
 8004d0c:	2b02      	cmp	r3, #2
 8004d0e:	d901      	bls.n	8004d14 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004d10:	2303      	movs	r3, #3
 8004d12:	e086      	b.n	8004e22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004d14:	4b45      	ldr	r3, [pc, #276]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d1f0      	bne.n	8004d02 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004d20:	4b42      	ldr	r3, [pc, #264]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d24:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	051b      	lsls	r3, r3, #20
 8004d2e:	493f      	ldr	r1, [pc, #252]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d30:	4313      	orrs	r3, r2
 8004d32:	628b      	str	r3, [r1, #40]	@ 0x28
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	689b      	ldr	r3, [r3, #8]
 8004d42:	3b01      	subs	r3, #1
 8004d44:	025b      	lsls	r3, r3, #9
 8004d46:	b29b      	uxth	r3, r3
 8004d48:	431a      	orrs	r2, r3
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	041b      	lsls	r3, r3, #16
 8004d52:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004d56:	431a      	orrs	r2, r3
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	691b      	ldr	r3, [r3, #16]
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	061b      	lsls	r3, r3, #24
 8004d60:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004d64:	4931      	ldr	r1, [pc, #196]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004d6a:	4b30      	ldr	r3, [pc, #192]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d6e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	695b      	ldr	r3, [r3, #20]
 8004d76:	492d      	ldr	r1, [pc, #180]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004d7c:	4b2b      	ldr	r3, [pc, #172]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d80:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	699b      	ldr	r3, [r3, #24]
 8004d88:	4928      	ldr	r1, [pc, #160]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d8a:	4313      	orrs	r3, r2
 8004d8c:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004d8e:	4b27      	ldr	r3, [pc, #156]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d92:	4a26      	ldr	r2, [pc, #152]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d98:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004d9a:	4b24      	ldr	r3, [pc, #144]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004d9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d9e:	4b24      	ldr	r3, [pc, #144]	@ (8004e30 <RCCEx_PLL3_Config+0x160>)
 8004da0:	4013      	ands	r3, r2
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	69d2      	ldr	r2, [r2, #28]
 8004da6:	00d2      	lsls	r2, r2, #3
 8004da8:	4920      	ldr	r1, [pc, #128]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004daa:	4313      	orrs	r3, r2
 8004dac:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004dae:	4b1f      	ldr	r3, [pc, #124]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db2:	4a1e      	ldr	r2, [pc, #120]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004db8:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d106      	bne.n	8004dce <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004dc0:	4b1a      	ldr	r3, [pc, #104]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc4:	4a19      	ldr	r2, [pc, #100]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004dc6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004dca:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004dcc:	e00f      	b.n	8004dee <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d106      	bne.n	8004de2 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004dd4:	4b15      	ldr	r3, [pc, #84]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004dd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd8:	4a14      	ldr	r2, [pc, #80]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004dda:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004dde:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004de0:	e005      	b.n	8004dee <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004de2:	4b12      	ldr	r3, [pc, #72]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004de4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004de6:	4a11      	ldr	r2, [pc, #68]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004de8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004dec:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004dee:	4b0f      	ldr	r3, [pc, #60]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a0e      	ldr	r2, [pc, #56]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004df8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004dfa:	f7fc fcd1 	bl	80017a0 <HAL_GetTick>
 8004dfe:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e00:	e008      	b.n	8004e14 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004e02:	f7fc fccd 	bl	80017a0 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e006      	b.n	8004e22 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004e14:	4b05      	ldr	r3, [pc, #20]	@ (8004e2c <RCCEx_PLL3_Config+0x15c>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3710      	adds	r7, #16
 8004e26:	46bd      	mov	sp, r7
 8004e28:	bd80      	pop	{r7, pc}
 8004e2a:	bf00      	nop
 8004e2c:	58024400 	.word	0x58024400
 8004e30:	ffff0007 	.word	0xffff0007

08004e34 <memcmp>:
 8004e34:	b510      	push	{r4, lr}
 8004e36:	3901      	subs	r1, #1
 8004e38:	4402      	add	r2, r0
 8004e3a:	4290      	cmp	r0, r2
 8004e3c:	d101      	bne.n	8004e42 <memcmp+0xe>
 8004e3e:	2000      	movs	r0, #0
 8004e40:	e005      	b.n	8004e4e <memcmp+0x1a>
 8004e42:	7803      	ldrb	r3, [r0, #0]
 8004e44:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004e48:	42a3      	cmp	r3, r4
 8004e4a:	d001      	beq.n	8004e50 <memcmp+0x1c>
 8004e4c:	1b18      	subs	r0, r3, r4
 8004e4e:	bd10      	pop	{r4, pc}
 8004e50:	3001      	adds	r0, #1
 8004e52:	e7f2      	b.n	8004e3a <memcmp+0x6>

08004e54 <memset>:
 8004e54:	4402      	add	r2, r0
 8004e56:	4603      	mov	r3, r0
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d100      	bne.n	8004e5e <memset+0xa>
 8004e5c:	4770      	bx	lr
 8004e5e:	f803 1b01 	strb.w	r1, [r3], #1
 8004e62:	e7f9      	b.n	8004e58 <memset+0x4>

08004e64 <__libc_init_array>:
 8004e64:	b570      	push	{r4, r5, r6, lr}
 8004e66:	4d0d      	ldr	r5, [pc, #52]	@ (8004e9c <__libc_init_array+0x38>)
 8004e68:	4c0d      	ldr	r4, [pc, #52]	@ (8004ea0 <__libc_init_array+0x3c>)
 8004e6a:	1b64      	subs	r4, r4, r5
 8004e6c:	10a4      	asrs	r4, r4, #2
 8004e6e:	2600      	movs	r6, #0
 8004e70:	42a6      	cmp	r6, r4
 8004e72:	d109      	bne.n	8004e88 <__libc_init_array+0x24>
 8004e74:	4d0b      	ldr	r5, [pc, #44]	@ (8004ea4 <__libc_init_array+0x40>)
 8004e76:	4c0c      	ldr	r4, [pc, #48]	@ (8004ea8 <__libc_init_array+0x44>)
 8004e78:	f000 f818 	bl	8004eac <_init>
 8004e7c:	1b64      	subs	r4, r4, r5
 8004e7e:	10a4      	asrs	r4, r4, #2
 8004e80:	2600      	movs	r6, #0
 8004e82:	42a6      	cmp	r6, r4
 8004e84:	d105      	bne.n	8004e92 <__libc_init_array+0x2e>
 8004e86:	bd70      	pop	{r4, r5, r6, pc}
 8004e88:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e8c:	4798      	blx	r3
 8004e8e:	3601      	adds	r6, #1
 8004e90:	e7ee      	b.n	8004e70 <__libc_init_array+0xc>
 8004e92:	f855 3b04 	ldr.w	r3, [r5], #4
 8004e96:	4798      	blx	r3
 8004e98:	3601      	adds	r6, #1
 8004e9a:	e7f2      	b.n	8004e82 <__libc_init_array+0x1e>
 8004e9c:	08004edc 	.word	0x08004edc
 8004ea0:	08004edc 	.word	0x08004edc
 8004ea4:	08004edc 	.word	0x08004edc
 8004ea8:	08004ee0 	.word	0x08004ee0

08004eac <_init>:
 8004eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eae:	bf00      	nop
 8004eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004eb2:	bc08      	pop	{r3}
 8004eb4:	469e      	mov	lr, r3
 8004eb6:	4770      	bx	lr

08004eb8 <_fini>:
 8004eb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004eba:	bf00      	nop
 8004ebc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ebe:	bc08      	pop	{r3}
 8004ec0:	469e      	mov	lr, r3
 8004ec2:	4770      	bx	lr
