Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.2 (lin64) Build 6299465 Fri Nov 14 12:34:56 MST 2025
| Date              : Fri Dec 26 19:40:57 2025
| Host              : dan-alencar running 64-bit Linux Mint 22.2
| Command           : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fpga_unified_top_timing_summary_routed.rpt -pb fpga_unified_top_timing_summary_routed.pb -rpx fpga_unified_top_timing_summary_routed.rpx -warn_on_violation
| Design            : fpga_unified_top
| Device            : xcau15p-ffvb676
| Speed File        : -1  PRODUCTION 1.30 03-14-2023
| Design State      : Routed
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 16          
LUTAR-1    Warning           LUT drives async reset alert                1           
TIMING-18  Warning           Missing input or output delay               4           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: clock_gen/inst/mmcme4_adv_inst/PSDONE (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.226        0.000                      0                  709        0.039        0.000                      0                  709        2.000        0.000                       0                   279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_p             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {2.778 7.778}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out3_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                               2.000        0.000                       0                     2  
  clk_out1_clk_wiz_0                                                                                                                                                    4.725        0.000                       0                     3  
  clk_out2_clk_wiz_0                                                                                                                                                    4.725        0.000                       0                     3  
  clk_out3_clk_wiz_0        1.268        0.000                      0                  444        0.039        0.000                      0                  444        3.400        0.000                       0                   271  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0  clk_out1_clk_wiz_0        1.911        0.000                      0                    1        6.933        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        1.985        0.000                      0                    1        6.819        0.000                      0                    1  
clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        1.226        0.000                      0                    1        2.893        0.000                      0                    1  
clk_out1_clk_wiz_0  clk_out3_clk_wiz_0        6.121        0.000                      0                    1        2.669        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out3_clk_wiz_0  clk_out1_clk_wiz_0        1.239        0.000                      0                    1        7.263        0.000                      0                    1  
**async_default**   clk_out3_clk_wiz_0  clk_out2_clk_wiz_0        8.163        0.000                      0                    1        0.172        0.000                      0                    1  
**async_default**   clk_out3_clk_wiz_0  clk_out3_clk_wiz_0        8.238        0.000                      0                  261        0.125        0.000                      0                  261  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out3_clk_wiz_0                      
(none)                                  clk_out3_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I           n/a            1.499         10.000      8.501      BUFGCE_X0Y21  clock_gen/inst/clkin1_bufg1/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0     clock_gen/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 2.778 7.778 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y22   clock_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X38Y159  sns/FF3/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y159  sns/FF3/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y159  sns/FF3/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y159  sns/FF3/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y159  sns/FF3/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y16   clock_gen/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X38Y160  sns/FF1/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y160  sns/FF1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y160  sns/FF1/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y160  sns/FF1/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X38Y160  sns/FF1/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 3.571ns (41.283%)  route 5.079ns (58.717%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 14.114 - 10.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.296ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.009ns (routing 0.786ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.715ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.009     3.849    dly/clk_out3
    SLICE_X38Y161        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.945 r  dly/start_reg/Q
                         net (fo=1, routed)           0.111     4.056    dly/start_reg_n_0
    SLICE_X38Y161        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.120 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.046     4.166    dly/connection_1
    SLICE_X38Y161        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.204 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.098     4.302    dly/connection_2
    SLICE_X37Y161        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.340 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.048     4.388    dly/connection_3
    SLICE_X37Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.427 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.102     4.529    dly/connection_4
    SLICE_X37Y161        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     4.591 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.099     4.690    dly/connection_5
    SLICE_X38Y161        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.729 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.109     4.838    dly/connection_6
    SLICE_X39Y161        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     4.877 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.108     4.985    dly/connection_7
    SLICE_X39Y161        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.023 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.105     5.128    dly/connection_8
    SLICE_X39Y160        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.168 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.052     5.220    dly/connection_9
    SLICE_X39Y160        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     5.346 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.189     5.535    dly/connection_10
    SLICE_X39Y160        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     5.597 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.173     5.770    dly/connection_11
    SLICE_X39Y160        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     5.836 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.050     5.886    dly/connection_12
    SLICE_X39Y160        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     5.925 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.053     5.978    dly/connection_13
    SLICE_X39Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     6.091 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.051     6.142    dly/connection_14
    SLICE_X39Y160        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.243 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.106     6.349    dly/connection_15
    SLICE_X39Y160        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     6.467 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.137     6.604    dly/connection_16
    SLICE_X40Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     6.668 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.048     6.716    dly/connection_17
    SLICE_X40Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.755 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.094     6.849    dly/connection_18
    SLICE_X39Y160        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.091     6.940 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.166     7.106    dly/connection_19
    SLICE_X38Y160        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.145 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.047     7.192    dly/connection_20
    SLICE_X38Y160        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.231 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.096     7.327    dly/connection_21
    SLICE_X37Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.365 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.096     7.461    dly/connection_22
    SLICE_X38Y160        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     7.525 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.046     7.571    dly/connection_23
    SLICE_X38Y160        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.609 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.103     7.712    dly/connection_24
    SLICE_X38Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.751 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.047     7.798    dly/connection_25
    SLICE_X38Y160        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     7.898 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.046     7.944    dly/connection_26
    SLICE_X38Y160        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     7.982 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.099     8.081    dly/connection_27
    SLICE_X38Y161        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     8.120 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.106     8.226    dly/connection_28
    SLICE_X38Y160        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.085     8.311 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.134     8.445    dly/connection_29
    SLICE_X38Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.485 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.046     8.531    dly/connection_30
    SLICE_X38Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     8.569 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.053     8.622    dly/connection_31
    SLICE_X38Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     8.736 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.098     8.834    dly/connection_32
    SLICE_X38Y159        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     8.897 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.098     8.995    dly/connection_33
    SLICE_X38Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     9.058 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.049     9.107    dly/connection_34
    SLICE_X38Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     9.207 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.049     9.256    dly/connection_35
    SLICE_X38Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.320 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.183     9.503    dly/connection_36
    SLICE_X39Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     9.620 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.050     9.670    dly/connection_37
    SLICE_X39Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     9.734 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.053     9.787    dly/connection_38
    SLICE_X39Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     9.900 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.051     9.951    dly/connection_39
    SLICE_X39Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    10.052 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.106    10.158    dly/connection_40
    SLICE_X39Y159        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118    10.276 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.241    10.517    dly/connection_41
    SLICE_X39Y159        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122    10.639 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.213    10.852    dly/connection_42
    SLICE_X39Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    10.914 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.100    11.014    dly/connection_43
    SLICE_X39Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    11.076 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.046    11.122    dly/connection_44
    SLICE_X39Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.222 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.054    11.276    dly/connection_45
    SLICE_X39Y159        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    11.340 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.119    11.459    dly/connection_46
    SLICE_X39Y159        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120    11.579 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.216    11.795    dly/connection_47
    SLICE_X39Y159        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136    11.931 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.157    12.088    dly/connection_48
    SLICE_X38Y159        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    12.127 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.100    12.227    dly/connection_49
    SLICE_X38Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040    12.267 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.232    12.499    sns/in_sensor
    SLICE_X37Y160        FDCE                                         r  sns/FF2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.780    14.114    sns/clk_out3
    SLICE_X37Y160        FDCE                                         r  sns/FF2/C
                         clock pessimism             -0.296    13.818    
                         clock uncertainty           -0.077    13.741    
    SLICE_X37Y160        FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.027    13.768    sns/FF2
  -------------------------------------------------------------------
                         required time                         13.768    
                         arrival time                         -12.499    
  -------------------------------------------------------------------
                         slack                                  1.268    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.195ns (58.464%)  route 1.559ns (41.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.715ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.104     7.712    u_mon/reg_temp[0]
    SLICE_X43Y154        FDCE                                         r  u_mon/reg_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.831    14.165    u_mon/clk_out3
    SLICE_X43Y154        FDCE                                         r  u_mon/reg_temp_reg[0]/C
                         clock pessimism             -0.354    13.811    
                         clock uncertainty           -0.077    13.734    
    SLICE_X43Y154        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.043    13.691    u_mon/reg_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.195ns (58.464%)  route 1.559ns (41.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.715ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.104     7.712    u_mon/reg_temp[0]
    SLICE_X43Y154        FDCE                                         r  u_mon/reg_temp_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.831    14.165    u_mon/clk_out3
    SLICE_X43Y154        FDCE                                         r  u_mon/reg_temp_reg[12]/C
                         clock pessimism             -0.354    13.811    
                         clock uncertainty           -0.077    13.734    
    SLICE_X43Y154        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.043    13.691    u_mon/reg_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 2.195ns (58.464%)  route 1.559ns (41.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.165ns = ( 14.165 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.715ns, distribution 1.116ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.104     7.712    u_mon/reg_temp[0]
    SLICE_X43Y154        FDCE                                         r  u_mon/reg_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.831    14.165    u_mon/clk_out3
    SLICE_X43Y154        FDCE                                         r  u_mon/reg_temp_reg[4]/C
                         clock pessimism             -0.354    13.811    
                         clock uncertainty           -0.077    13.734    
    SLICE_X43Y154        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.043    13.691    u_mon/reg_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         13.691    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.195ns (58.601%)  route 1.551ns (41.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.095     7.703    u_mon/reg_temp[0]
    SLICE_X44Y156        FDCE                                         r  u_mon/reg_temp_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_mon/clk_out3
    SLICE_X44Y156        FDCE                                         r  u_mon/reg_temp_reg[15]/C
                         clock pessimism             -0.354    13.816    
                         clock uncertainty           -0.077    13.739    
    SLICE_X44Y156        FDCE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.042    13.697    u_mon/reg_temp_reg[15]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.195ns (58.601%)  route 1.551ns (41.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.095     7.703    u_mon/reg_temp[0]
    SLICE_X44Y156        FDCE                                         r  u_mon/reg_temp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_mon/clk_out3
    SLICE_X44Y156        FDCE                                         r  u_mon/reg_temp_reg[7]/C
                         clock pessimism             -0.354    13.816    
                         clock uncertainty           -0.077    13.739    
    SLICE_X44Y156        FDCE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.042    13.697    u_mon/reg_temp_reg[7]
  -------------------------------------------------------------------
                         required time                         13.697    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 2.195ns (60.083%)  route 1.458ns (39.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.168ns = ( 14.168 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.715ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.003     7.611    u_mon/reg_temp[0]
    SLICE_X45Y155        FDCE                                         r  u_mon/reg_temp_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.834    14.168    u_mon/clk_out3
    SLICE_X45Y155        FDCE                                         r  u_mon/reg_temp_reg[14]/C
                         clock pessimism             -0.354    13.814    
                         clock uncertainty           -0.077    13.737    
    SLICE_X45Y155        FDCE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.042    13.695    u_mon/reg_temp_reg[14]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 2.195ns (60.083%)  route 1.458ns (39.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.168ns = ( 14.168 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.715ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.003     7.611    u_mon/reg_temp[0]
    SLICE_X45Y155        FDCE                                         r  u_mon/reg_temp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.834    14.168    u_mon/clk_out3
    SLICE_X45Y155        FDCE                                         r  u_mon/reg_temp_reg[8]/C
                         clock pessimism             -0.354    13.814    
                         clock uncertainty           -0.077    13.737    
    SLICE_X45Y155        FDCE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.042    13.695    u_mon/reg_temp_reg[8]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/reg_temp_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 2.195ns (60.083%)  route 1.458ns (39.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.168ns = ( 14.168 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.834ns (routing 0.715ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 r  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.456     6.544    u_mon/drdy
    SLICE_X42Y159        LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.064     6.608 r  u_mon/reg_temp[15]_i_1/O
                         net (fo=16, routed)          1.003     7.611    u_mon/reg_temp[0]
    SLICE_X45Y155        FDCE                                         r  u_mon/reg_temp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.834    14.168    u_mon/clk_out3
    SLICE_X45Y155        FDCE                                         r  u_mon/reg_temp_reg[9]/C
                         clock pessimism             -0.354    13.814    
                         clock uncertainty           -0.077    13.737    
    SLICE_X45Y155        FDCE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.042    13.695    u_mon/reg_temp_reg[9]
  -------------------------------------------------------------------
                         required time                         13.695    
                         arrival time                          -7.611    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 u_mon/sysmon_inst/inst/inst_sysmon/DCLK
                            (rising edge-triggered cell SYSMONE4 clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/daddr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.719ns  (logic 2.415ns (64.939%)  route 1.304ns (35.061%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.177ns = ( 14.177 - 10.000 ) 
    Source Clock Delay      (SCD):    3.957ns
    Clock Pessimism Removal (CPR):    -0.354ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 0.786ns, distribution 1.331ns)
  Clock Net Delay (Destination): 1.843ns (routing 0.715ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.117     3.957    u_mon/sysmon_inst/inst/dclk_in
    SYSMONE4_X0Y0        SYSMONE4                                     r  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
  -------------------------------------------------------------------    -------------------
    SYSMONE4_X0Y0        SYSMONE4 (Prop_SYSMONE4_DCLK_DRDY)
                                                      2.131     6.088 f  u_mon/sysmon_inst/inst/inst_sysmon/DRDY
                         net (fo=14, routed)          0.413     6.501    u_mon/drdy
    SLICE_X42Y158        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     6.649 r  u_mon/daddr[0]_i_2/O
                         net (fo=2, routed)           0.597     7.246    u_mon/daddr[0]_i_2_n_0
    SLICE_X43Y157        LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     7.382 r  u_mon/daddr[0]_i_1/O
                         net (fo=1, routed)           0.294     7.676    u_mon/daddr[0]_i_1_n_0
    SLICE_X44Y157        FDCE                                         r  u_mon/daddr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.843    14.177    u_mon/clk_out3
    SLICE_X44Y157        FDCE                                         r  u_mon/daddr_reg[0]/C
                         clock pessimism             -0.354    13.823    
                         clock uncertainty           -0.077    13.746    
    SLICE_X44Y157        FDCE (Setup_GFF_SLICEM_C_D)
                                                      0.027    13.773    u_mon/daddr_reg[0]
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                          -7.676    
  -------------------------------------------------------------------
                         slack                                  6.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 u_arb/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.059ns (64.343%)  route 0.033ns (35.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    2.300ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.038ns (routing 0.397ns, distribution 0.641ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.442ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.038     2.300    u_arb/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_arb/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.339 f  u_arb/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.027     2.366    u_arb/state[0]
    SLICE_X45Y157        LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     2.386 r  u_arb/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.006     2.392    u_arb/state__0[1]
    SLICE_X45Y157        FDCE                                         r  u_arb/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.169     2.132    u_arb/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_arb/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.174     2.306    
    SLICE_X45Y157        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.353    u_arb/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.392    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 u_arb/croc_idle_timer_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.474%)  route 0.041ns (43.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.032ns (routing 0.397ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.032     2.294    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.333 r  u_arb/croc_idle_timer_reg[3]/Q
                         net (fo=5, routed)           0.025     2.358    u_arb/croc_idle_timer[3]
    SLICE_X46Y161        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     2.372 r  u_arb/croc_idle_timer[3]_i_1/O
                         net (fo=1, routed)           0.016     2.388    u_arb/croc_idle_timer[3]_i_1_n_0
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.162     2.124    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[3]/C
                         clock pessimism              0.176     2.300    
    SLICE_X46Y161        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.346    u_arb/croc_idle_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mon/baud_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/baud_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.079%)  route 0.048ns (47.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    2.299ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.037ns (routing 0.397ns, distribution 0.640ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.442ns, distribution 0.726ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.037     2.299    u_mon/clk_out3
    SLICE_X44Y160        FDCE                                         r  u_mon/baud_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y160        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.337 r  u_mon/baud_counter_reg[4]/Q
                         net (fo=3, routed)           0.027     2.364    u_mon/baud_counter_reg_n_0_[4]
    SLICE_X44Y160        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     2.378 r  u_mon/baud_counter[4]_i_1/O
                         net (fo=1, routed)           0.021     2.399    u_mon/baud_counter[4]
    SLICE_X44Y160        FDCE                                         r  u_mon/baud_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.168     2.131    u_mon/clk_out3
    SLICE_X44Y160        FDCE                                         r  u_mon/baud_counter_reg[4]/C
                         clock pessimism              0.174     2.305    
    SLICE_X44Y160        FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.351    u_mon/baud_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.351    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 u_mon/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/FSM_sequential_tx_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.059ns (58.475%)  route 0.042ns (41.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    2.305ns
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Net Delay (Source):      1.043ns (routing 0.397ns, distribution 0.646ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.442ns, distribution 0.733ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.043     2.305    u_mon/clk_out3
    SLICE_X45Y159        FDCE                                         r  u_mon/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y159        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.344 r  u_mon/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=25, routed)          0.036     2.380    u_mon/tx_state__0[0]
    SLICE_X45Y159        LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.020     2.400 r  u_mon/FSM_sequential_tx_state[1]_i_1/O
                         net (fo=1, routed)           0.006     2.406    u_mon/tx_state__1[1]
    SLICE_X45Y159        FDCE                                         r  u_mon/FSM_sequential_tx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.175     2.137    u_mon/clk_out3
    SLICE_X45Y159        FDCE                                         r  u_mon/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.174     2.311    
    SLICE_X45Y159        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.358    u_mon/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 u_mon/tx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_mon/tx_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.059ns (52.679%)  route 0.053ns (47.321%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    -0.182ns
  Clock Net Delay (Source):      1.030ns (routing 0.397ns, distribution 0.633ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.442ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.030     2.292    u_mon/clk_out3
    SLICE_X43Y156        FDPE                                         r  u_mon/tx_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y156        FDPE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.331 r  u_mon/tx_shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.046     2.377    u_mon/tx_shift_reg_reg_n_0_[1]
    SLICE_X43Y156        LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.020     2.397 r  u_mon/tx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.007     2.404    u_mon/tx_shift_reg[0]
    SLICE_X43Y156        FDPE                                         r  u_mon/tx_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.163     2.126    u_mon/clk_out3
    SLICE_X43Y156        FDPE                                         r  u_mon/tx_shift_reg_reg[0]/C
                         clock pessimism              0.182     2.307    
    SLICE_X43Y156        FDPE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.354    u_mon/tx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.354    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_arb/croc_idle_timer_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.053ns (52.153%)  route 0.049ns (47.847%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.294ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.032ns (routing 0.397ns, distribution 0.635ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.032     2.294    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y161        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.333 r  u_arb/croc_idle_timer_reg[4]/Q
                         net (fo=4, routed)           0.032     2.365    u_arb/croc_idle_timer[4]
    SLICE_X46Y161        LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     2.379 r  u_arb/croc_idle_timer[4]_i_1/O
                         net (fo=1, routed)           0.017     2.396    u_arb/croc_idle_timer[4]_i_1_n_0
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.162     2.124    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[4]/C
                         clock pessimism              0.176     2.300    
    SLICE_X46Y161        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.346    u_arb/croc_idle_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 u_arb/croc_idle_timer_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.062ns (60.729%)  route 0.040ns (39.271%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    2.298ns
    Clock Pessimism Removal (CPR):    -0.175ns
  Clock Net Delay (Source):      1.036ns (routing 0.397ns, distribution 0.639ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.442ns, distribution 0.724ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.036     2.298    u_arb/clk_out3
    SLICE_X46Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y160        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.337 r  u_arb/croc_idle_timer_reg[10]/Q
                         net (fo=3, routed)           0.025     2.362    u_arb/croc_idle_timer[10]
    SLICE_X46Y160        LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     2.385 r  u_arb/croc_idle_timer[10]_i_1/O
                         net (fo=1, routed)           0.015     2.400    u_arb/p_1_in[10]
    SLICE_X46Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.166     2.129    u_arb/clk_out3
    SLICE_X46Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[10]/C
                         clock pessimism              0.175     2.304    
    SLICE_X46Y160        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     2.350    u_arb/croc_idle_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mgr/send_pulse_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/send_pulse_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    2.273ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.011ns (routing 0.397ns, distribution 0.614ns)
  Clock Net Delay (Destination): 1.139ns (routing 0.442ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.011     2.273    mgr/clk_out3
    SLICE_X40Y160        FDCE                                         r  mgr/send_pulse_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y160        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.312 r  mgr/send_pulse_cnt_reg[1]/Q
                         net (fo=6, routed)           0.027     2.339    mgr/send_pulse_cnt_reg_n_0_[1]
    SLICE_X40Y160        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.372 r  mgr/send_pulse_cnt[2]_i_1/O
                         net (fo=1, routed)           0.006     2.378    mgr/send_pulse_cnt[2]_i_1_n_0
    SLICE_X40Y160        FDCE                                         r  mgr/send_pulse_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.139     2.102    mgr/clk_out3
    SLICE_X40Y160        FDCE                                         r  mgr/send_pulse_cnt_reg[2]/C
                         clock pessimism              0.177     2.279    
    SLICE_X40Y160        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.326    mgr/send_pulse_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_arb/croc_idle_timer_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    2.296ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.034ns (routing 0.397ns, distribution 0.637ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.442ns, distribution 0.721ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.034     2.296    u_arb/clk_out3
    SLICE_X45Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y160        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.335 r  u_arb/croc_idle_timer_reg[11]/Q
                         net (fo=3, routed)           0.027     2.361    u_arb/croc_idle_timer[11]
    SLICE_X45Y160        LUT5 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.033     2.394 r  u_arb/croc_idle_timer[12]_i_2/O
                         net (fo=1, routed)           0.006     2.400    u_arb/croc_idle_timer[12]_i_2_n_0
    SLICE_X45Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.163     2.126    u_arb/clk_out3
    SLICE_X45Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[12]/C
                         clock pessimism              0.176     2.302    
    SLICE_X45Y160        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.349    u_arb/croc_idle_timer_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 u_arb/croc_idle_timer_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.779%)  route 0.033ns (31.221%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.295ns
    Clock Pessimism Removal (CPR):    -0.177ns
  Clock Net Delay (Source):      1.033ns (routing 0.397ns, distribution 0.636ns)
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.033     2.295    u_arb/clk_out3
    SLICE_X45Y166        FDCE                                         r  u_arb/croc_idle_timer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y166        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.334 r  u_arb/croc_idle_timer_reg[1]/Q
                         net (fo=6, routed)           0.027     2.361    u_arb/croc_idle_timer[1]
    SLICE_X45Y166        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     2.394 r  u_arb/croc_idle_timer[2]_i_1/O
                         net (fo=1, routed)           0.006     2.400    u_arb/croc_idle_timer[2]_i_1_n_0
    SLICE_X45Y166        FDCE                                         r  u_arb/croc_idle_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.162     2.124    u_arb/clk_out3
    SLICE_X45Y166        FDCE                                         r  u_arb/croc_idle_timer_reg[2]/C
                         clock pessimism              0.177     2.301    
    SLICE_X45Y166        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.348    u_arb/croc_idle_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.348    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     SYSMONE4/DCLK       n/a            4.000         10.000      6.000      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
Min Period        n/a     MMCME4_ADV/PSCLK    n/a            2.222         10.000      7.778      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y14   clock_gen/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.250         10.000      8.750      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y154  heartbeat_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y155  heartbeat_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y155  heartbeat_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y155  heartbeat_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y155  heartbeat_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         10.000      9.450      SLICE_X41Y155  heartbeat_reg[14]/C
Low Pulse Width   Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
Low Pulse Width   Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
Low Pulse Width   Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y154  heartbeat_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y154  heartbeat_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[11]/C
High Pulse Width  Slow    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
High Pulse Width  Fast    SYSMONE4/DCLK       n/a            1.600         5.000       3.400      SYSMONE4_X0Y0  u_mon/sysmon_inst/inst/inst_sysmon/DCLK
High Pulse Width  Slow    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Fast    MMCME4_ADV/PSCLK    n/a            1.111         5.000       3.889      MMCM_X0Y0      clock_gen/inst/mmcme4_adv_inst/PSCLK
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y154  heartbeat_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y154  heartbeat_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X41Y155  heartbeat_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.911ns  (required time - arrival time)
  Source:                 sns/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.262ns (58.352%)  route 0.187ns (41.648%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 7.050 - 2.778 ) 
    Source Clock Delay      (SCD):    3.992ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.148ns (routing 1.250ns, distribution 0.898ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.150ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.262     1.816    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.844 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.148     3.992    sns/psclk
    SLICE_X38Y160        FDCE                                         r  sns/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.098     4.090 r  sns/FF1/Q
                         net (fo=1, routed)           0.165     4.255    sns/ff1
    SLICE_X38Y159        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     4.419 r  sns/XOR1/O
                         net (fo=1, routed)           0.022     4.441    sns/xor_out
    SLICE_X38Y159        FDCE                                         r  sns/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.939     7.050    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
                         clock pessimism             -0.527     6.523    
                         clock uncertainty           -0.197     6.326    
    SLICE_X38Y159        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.353    sns/FF3
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -4.441    
  -------------------------------------------------------------------
                         slack                                  1.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.933ns  (arrival time - required time)
  Source:                 sns/FF1/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out2_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.263ns  (logic 0.166ns (63.118%)  route 0.097ns (36.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 6.798 - 2.778 ) 
    Source Clock Delay      (SCD):    4.247ns = ( 14.247 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.909ns (routing 1.142ns, distribution 0.767ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.259ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.909    14.247    sns/psclk
    SLICE_X38Y160        FDCE                                         r  sns/FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y160        FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071    14.318 r  sns/FF1/Q
                         net (fo=1, routed)           0.086    14.404    sns/ff1
    SLICE_X38Y159        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.095    14.499 r  sns/XOR1/O
                         net (fo=1, routed)           0.011    14.510    sns/xor_out
    SLICE_X38Y159        FDCE                                         r  sns/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.182     6.798    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
                         clock pessimism              0.527     7.325    
                         clock uncertainty            0.197     7.522    
    SLICE_X38Y159        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     7.577    sns/FF3
  -------------------------------------------------------------------
                         required time                         -7.577    
                         arrival time                          14.510    
  -------------------------------------------------------------------
                         slack                                  6.933    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.985ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.819ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 sns/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.233ns (45.068%)  route 0.284ns (54.932%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 7.050 - 2.778 ) 
    Source Clock Delay      (SCD):    3.850ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.010ns (routing 0.786ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.150ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.010     3.850    sns/clk_out3
    SLICE_X37Y160        FDCE                                         r  sns/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     3.947 r  sns/FF2/Q
                         net (fo=1, routed)           0.262     4.209    sns/FF2_n_0
    SLICE_X38Y159        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.136     4.345 r  sns/XOR1/O
                         net (fo=1, routed)           0.022     4.367    sns/xor_out
    SLICE_X38Y159        FDCE                                         r  sns/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.939     7.050    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
                         clock pessimism             -0.527     6.523    
                         clock uncertainty           -0.197     6.326    
    SLICE_X38Y159        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.027     6.353    sns/FF3
  -------------------------------------------------------------------
                         required time                          6.353    
                         arrival time                          -4.367    
  -------------------------------------------------------------------
                         slack                                  1.985    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.819ns  (arrival time - required time)
  Source:                 sns/FF2/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF3/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.282ns  (logic 0.148ns (52.482%)  route 0.134ns (47.518%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.020ns = ( 6.798 - 2.778 ) 
    Source Clock Delay      (SCD):    4.114ns = ( 14.114 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.780ns (routing 0.715ns, distribution 1.065ns)
  Clock Net Delay (Destination): 2.182ns (routing 1.259ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.780    14.114    sns/clk_out3
    SLICE_X37Y160        FDCE                                         r  sns/FF2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y160        FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.071    14.185 r  sns/FF2/Q
                         net (fo=1, routed)           0.123    14.308    sns/FF2_n_0
    SLICE_X38Y159        LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.077    14.385 r  sns/XOR1/O
                         net (fo=1, routed)           0.011    14.396    sns/xor_out
    SLICE_X38Y159        FDCE                                         r  sns/FF3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.182     6.798    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
                         clock pessimism              0.527     7.325    
                         clock uncertainty            0.197     7.522    
    SLICE_X38Y159        FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.055     7.577    sns/FF3
  -------------------------------------------------------------------
                         required time                         -7.577    
                         arrival time                          14.396    
  -------------------------------------------------------------------
                         slack                                  6.819    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.893ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 3.571ns (42.136%)  route 4.904ns (57.864%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    3.849ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.009ns (routing 0.786ns, distribution 1.223ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.142ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.009     3.849    dly/clk_out3
    SLICE_X38Y161        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     3.945 r  dly/start_reg/Q
                         net (fo=1, routed)           0.111     4.056    dly/start_reg_n_0
    SLICE_X38Y161        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     4.120 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.046     4.166    dly/connection_1
    SLICE_X38Y161        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     4.204 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.098     4.302    dly/connection_2
    SLICE_X37Y161        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     4.340 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.048     4.388    dly/connection_3
    SLICE_X37Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.427 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.102     4.529    dly/connection_4
    SLICE_X37Y161        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062     4.591 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.099     4.690    dly/connection_5
    SLICE_X38Y161        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039     4.729 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.109     4.838    dly/connection_6
    SLICE_X39Y161        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.039     4.877 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.108     4.985    dly/connection_7
    SLICE_X39Y161        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     5.023 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.105     5.128    dly/connection_8
    SLICE_X39Y160        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.040     5.168 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.052     5.220    dly/connection_9
    SLICE_X39Y160        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.126     5.346 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.189     5.535    dly/connection_10
    SLICE_X39Y160        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062     5.597 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.173     5.770    dly/connection_11
    SLICE_X39Y160        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.066     5.836 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.050     5.886    dly/connection_12
    SLICE_X39Y160        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     5.925 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.053     5.978    dly/connection_13
    SLICE_X39Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     6.091 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.051     6.142    dly/connection_14
    SLICE_X39Y160        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101     6.243 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.106     6.349    dly/connection_15
    SLICE_X39Y160        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118     6.467 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.137     6.604    dly/connection_16
    SLICE_X40Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.064     6.668 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.048     6.716    dly/connection_17
    SLICE_X40Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     6.755 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.094     6.849    dly/connection_18
    SLICE_X39Y160        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.091     6.940 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.166     7.106    dly/connection_19
    SLICE_X38Y160        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     7.145 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.047     7.192    dly/connection_20
    SLICE_X38Y160        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     7.231 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.096     7.327    dly/connection_21
    SLICE_X37Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     7.365 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.096     7.461    dly/connection_22
    SLICE_X38Y160        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.064     7.525 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.046     7.571    dly/connection_23
    SLICE_X38Y160        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     7.609 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.103     7.712    dly/connection_24
    SLICE_X38Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     7.751 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.047     7.798    dly/connection_25
    SLICE_X38Y160        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     7.898 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.046     7.944    dly/connection_26
    SLICE_X38Y160        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     7.982 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.099     8.081    dly/connection_27
    SLICE_X38Y161        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.039     8.120 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.106     8.226    dly/connection_28
    SLICE_X38Y160        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.085     8.311 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.134     8.445    dly/connection_29
    SLICE_X38Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.040     8.485 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.046     8.531    dly/connection_30
    SLICE_X38Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     8.569 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.053     8.622    dly/connection_31
    SLICE_X38Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     8.736 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.098     8.834    dly/connection_32
    SLICE_X38Y159        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     8.897 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.098     8.995    dly/connection_33
    SLICE_X38Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.063     9.058 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.049     9.107    dly/connection_34
    SLICE_X38Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     9.207 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.049     9.256    dly/connection_35
    SLICE_X38Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     9.320 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.183     9.503    dly/connection_36
    SLICE_X39Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     9.620 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.050     9.670    dly/connection_37
    SLICE_X39Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.064     9.734 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.053     9.787    dly/connection_38
    SLICE_X39Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.113     9.900 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.051     9.951    dly/connection_39
    SLICE_X39Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.101    10.052 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.106    10.158    dly/connection_40
    SLICE_X39Y159        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.118    10.276 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.241    10.517    dly/connection_41
    SLICE_X39Y159        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.122    10.639 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.213    10.852    dly/connection_42
    SLICE_X39Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.062    10.914 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.100    11.014    dly/connection_43
    SLICE_X39Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062    11.076 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.046    11.122    dly/connection_44
    SLICE_X39Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100    11.222 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.054    11.276    dly/connection_45
    SLICE_X39Y159        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.064    11.340 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.119    11.459    dly/connection_46
    SLICE_X39Y159        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120    11.579 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.216    11.795    dly/connection_47
    SLICE_X39Y159        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136    11.931 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.157    12.088    dly/connection_48
    SLICE_X38Y159        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.039    12.127 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.100    12.227    dly/connection_49
    SLICE_X38Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040    12.267 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.057    12.324    sns/in_sensor
    SLICE_X38Y160        FDCE                                         r  sns/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.909    14.247    sns/psclk
    SLICE_X38Y160        FDCE                                         r  sns/FF1/C
                         clock pessimism             -0.527    13.720    
                         clock uncertainty           -0.197    13.523    
    SLICE_X38Y160        FDCE (Setup_BFF2_SLICEL_C_D)
                                                      0.027    13.550    sns/FF1
  -------------------------------------------------------------------
                         required time                         13.550    
                         arrival time                         -12.324    
  -------------------------------------------------------------------
                         slack                                  1.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.893ns  (arrival time - required time)
  Source:                 dly/start_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 1.206ns (35.691%)  route 2.173ns (64.309%))
  Logic Levels:           50  (LUT1=50)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.004ns (routing 0.397ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.703ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.004     2.266    dly/clk_out3
    SLICE_X38Y161        FDRE                                         r  dly/start_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y161        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.305 r  dly/start_reg/Q
                         net (fo=1, routed)           0.047     2.352    dly/start_reg_n_0
    SLICE_X38Y161        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.375 f  dly/lut_chain[0].INV/O
                         net (fo=1, routed)           0.021     2.396    dly/connection_1
    SLICE_X38Y161        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     2.410 r  dly/lut_chain[1].INV/O
                         net (fo=1, routed)           0.044     2.454    dly/connection_2
    SLICE_X37Y161        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.468 f  dly/lut_chain[2].INV/O
                         net (fo=1, routed)           0.023     2.491    dly/connection_3
    SLICE_X37Y161        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     2.505 r  dly/lut_chain[3].INV/O
                         net (fo=1, routed)           0.044     2.549    dly/connection_4
    SLICE_X37Y161        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.571 f  dly/lut_chain[4].INV/O
                         net (fo=1, routed)           0.044     2.615    dly/connection_5
    SLICE_X38Y161        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     2.629 r  dly/lut_chain[5].INV/O
                         net (fo=1, routed)           0.049     2.678    dly/connection_6
    SLICE_X39Y161        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     2.692 f  dly/lut_chain[6].INV/O
                         net (fo=1, routed)           0.044     2.736    dly/connection_7
    SLICE_X39Y161        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     2.750 r  dly/lut_chain[7].INV/O
                         net (fo=1, routed)           0.048     2.798    dly/connection_8
    SLICE_X39Y160        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     2.812 f  dly/lut_chain[8].INV/O
                         net (fo=1, routed)           0.024     2.836    dly/connection_9
    SLICE_X39Y160        LUT1 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.034     2.870 r  dly/lut_chain[9].INV/O
                         net (fo=1, routed)           0.083     2.953    dly/connection_10
    SLICE_X39Y160        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     2.975 f  dly/lut_chain[10].INV/O
                         net (fo=1, routed)           0.072     3.047    dly/connection_11
    SLICE_X39Y160        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     3.070 r  dly/lut_chain[11].INV/O
                         net (fo=1, routed)           0.024     3.094    dly/connection_12
    SLICE_X39Y160        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     3.108 f  dly/lut_chain[12].INV/O
                         net (fo=1, routed)           0.025     3.133    dly/connection_13
    SLICE_X39Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     3.173 r  dly/lut_chain[13].INV/O
                         net (fo=1, routed)           0.024     3.197    dly/connection_14
    SLICE_X39Y160        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     3.232 f  dly/lut_chain[14].INV/O
                         net (fo=1, routed)           0.047     3.279    dly/connection_15
    SLICE_X39Y160        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     3.312 r  dly/lut_chain[15].INV/O
                         net (fo=1, routed)           0.062     3.374    dly/connection_16
    SLICE_X40Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     3.397 f  dly/lut_chain[16].INV/O
                         net (fo=1, routed)           0.023     3.420    dly/connection_17
    SLICE_X40Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     3.434 r  dly/lut_chain[17].INV/O
                         net (fo=1, routed)           0.043     3.477    dly/connection_18
    SLICE_X39Y160        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024     3.501 f  dly/lut_chain[18].INV/O
                         net (fo=1, routed)           0.073     3.574    dly/connection_19
    SLICE_X38Y160        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     3.588 r  dly/lut_chain[19].INV/O
                         net (fo=1, routed)           0.023     3.611    dly/connection_20
    SLICE_X38Y160        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     3.625 f  dly/lut_chain[20].INV/O
                         net (fo=1, routed)           0.043     3.668    dly/connection_21
    SLICE_X37Y160        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     3.682 r  dly/lut_chain[21].INV/O
                         net (fo=1, routed)           0.042     3.724    dly/connection_22
    SLICE_X38Y160        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     3.747 f  dly/lut_chain[22].INV/O
                         net (fo=1, routed)           0.021     3.768    dly/connection_23
    SLICE_X38Y160        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     3.782 r  dly/lut_chain[23].INV/O
                         net (fo=1, routed)           0.043     3.825    dly/connection_24
    SLICE_X38Y160        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.014     3.839 f  dly/lut_chain[24].INV/O
                         net (fo=1, routed)           0.023     3.862    dly/connection_25
    SLICE_X38Y160        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.897 r  dly/lut_chain[25].INV/O
                         net (fo=1, routed)           0.022     3.919    dly/connection_26
    SLICE_X38Y160        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.933 f  dly/lut_chain[26].INV/O
                         net (fo=1, routed)           0.046     3.979    dly/connection_27
    SLICE_X38Y161        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     3.993 r  dly/lut_chain[27].INV/O
                         net (fo=1, routed)           0.046     4.039    dly/connection_28
    SLICE_X38Y160        LUT1 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.020     4.059 f  dly/lut_chain[28].INV/O
                         net (fo=1, routed)           0.062     4.121    dly/connection_29
    SLICE_X38Y159        LUT1 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     4.136 r  dly/lut_chain[29].INV/O
                         net (fo=1, routed)           0.021     4.157    dly/connection_30
    SLICE_X38Y159        LUT1 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     4.171 f  dly/lut_chain[30].INV/O
                         net (fo=1, routed)           0.025     4.196    dly/connection_31
    SLICE_X38Y159        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     4.236 r  dly/lut_chain[31].INV/O
                         net (fo=1, routed)           0.041     4.277    dly/connection_32
    SLICE_X38Y159        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     4.299 f  dly/lut_chain[32].INV/O
                         net (fo=1, routed)           0.042     4.341    dly/connection_33
    SLICE_X38Y159        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     4.363 r  dly/lut_chain[33].INV/O
                         net (fo=1, routed)           0.022     4.385    dly/connection_34
    SLICE_X38Y159        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     4.421 f  dly/lut_chain[34].INV/O
                         net (fo=1, routed)           0.023     4.444    dly/connection_35
    SLICE_X38Y159        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.022     4.466 r  dly/lut_chain[35].INV/O
                         net (fo=1, routed)           0.078     4.544    dly/connection_36
    SLICE_X39Y159        LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     4.585 f  dly/lut_chain[36].INV/O
                         net (fo=1, routed)           0.024     4.609    dly/connection_37
    SLICE_X39Y159        LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     4.631 r  dly/lut_chain[37].INV/O
                         net (fo=1, routed)           0.025     4.656    dly/connection_38
    SLICE_X39Y159        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     4.696 f  dly/lut_chain[38].INV/O
                         net (fo=1, routed)           0.024     4.720    dly/connection_39
    SLICE_X39Y159        LUT1 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.035     4.755 r  dly/lut_chain[39].INV/O
                         net (fo=1, routed)           0.047     4.802    dly/connection_40
    SLICE_X39Y159        LUT1 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.033     4.835 f  dly/lut_chain[40].INV/O
                         net (fo=1, routed)           0.104     4.939    dly/connection_41
    SLICE_X39Y159        LUT1 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.035     4.974 r  dly/lut_chain[41].INV/O
                         net (fo=1, routed)           0.096     5.070    dly/connection_42
    SLICE_X39Y159        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     5.092 f  dly/lut_chain[42].INV/O
                         net (fo=1, routed)           0.042     5.134    dly/connection_43
    SLICE_X39Y159        LUT1 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     5.156 r  dly/lut_chain[43].INV/O
                         net (fo=1, routed)           0.022     5.178    dly/connection_44
    SLICE_X39Y159        LUT1 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     5.213 f  dly/lut_chain[44].INV/O
                         net (fo=1, routed)           0.025     5.238    dly/connection_45
    SLICE_X39Y159        LUT1 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     5.261 r  dly/lut_chain[45].INV/O
                         net (fo=1, routed)           0.052     5.313    dly/connection_46
    SLICE_X39Y159        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.037     5.350 f  dly/lut_chain[46].INV/O
                         net (fo=1, routed)           0.094     5.444    dly/connection_47
    SLICE_X39Y159        LUT1 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     5.485 r  dly/lut_chain[47].INV/O
                         net (fo=1, routed)           0.069     5.554    dly/connection_48
    SLICE_X38Y159        LUT1 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.014     5.568 f  dly/lut_chain[48].INV/O
                         net (fo=1, routed)           0.047     5.615    dly/connection_49
    SLICE_X38Y160        LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     5.630 r  dly/lut_chain[49].INV/O
                         net (fo=2, routed)           0.015     5.645    sns/in_sensor
    SLICE_X38Y160        FDCE                                         r  sns/FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.947    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.966 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.220     2.186    sns/psclk
    SLICE_X38Y160        FDCE                                         r  sns/FF1/C
                         clock pessimism              0.322     2.508    
                         clock uncertainty            0.197     2.706    
    SLICE_X38Y160        FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     2.753    sns/FF1
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           5.645    
  -------------------------------------------------------------------
                         slack                                  2.893    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 sns/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/held_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.222ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.505ns  (logic 0.262ns (51.881%)  route 0.243ns (48.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.121ns = ( 14.121 - 10.000 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 6.798 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.182ns (routing 1.259ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.715ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     3.399 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.449    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.449 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     3.784    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     3.812 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     4.438    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     4.332 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.256     4.588    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.616 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           2.182     6.798    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y159        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     6.896 r  sns/FF3/Q
                         net (fo=1, routed)           0.221     7.117    sns/raw_alarm
    SLICE_X40Y158        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.164     7.281 r  sns/held_i_1/O
                         net (fo=1, routed)           0.022     7.303    hld/held_reg_0
    SLICE_X40Y158        FDCE                                         r  hld/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.787    14.121    hld/clk_out3
    SLICE_X40Y158        FDCE                                         r  hld/held_reg/C
                         clock pessimism             -0.527    13.594    
                         clock uncertainty           -0.197    13.397    
    SLICE_X40Y158        FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.027    13.424    hld/held_reg
  -------------------------------------------------------------------
                         required time                         13.424    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  6.121    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.669ns  (arrival time - required time)
  Source:                 sns/FF3/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Destination:            hld/held_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.778ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@2.778ns)
  Data Path Delay:        0.192ns  (logic 0.088ns (45.833%)  route 0.104ns (54.167%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    2.365ns = ( 5.143 - 2.778 ) 
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.642ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.137ns (routing 0.442ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     3.129 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.169    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.169 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     3.313    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.330 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     3.647    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     3.877 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     4.023    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     4.040 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.103     5.143    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y159        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     5.184 r  sns/FF3/Q
                         net (fo=1, routed)           0.098     5.282    sns/raw_alarm
    SLICE_X40Y158        LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.047     5.329 r  sns/held_i_1/O
                         net (fo=1, routed)           0.006     5.335    hld/held_reg_0
    SLICE_X40Y158        FDCE                                         r  hld/held_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.137     2.100    hld/clk_out3
    SLICE_X40Y158        FDCE                                         r  hld/held_reg/C
                         clock pessimism              0.322     2.421    
                         clock uncertainty            0.197     2.619    
    SLICE_X40Y158        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.666    hld/held_reg
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           5.335    
  -------------------------------------------------------------------
                         slack                                  2.669    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.263ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.239ns  (required time - arrival time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF3/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.778ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.184ns (16.148%)  route 0.955ns (83.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.272ns = ( 7.050 - 2.778 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.035ns (routing 0.786ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.939ns (routing 1.150ns, distribution 0.789ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.035     3.875    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.968 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.569     4.537    mgr/sweep_rst_n
    SLICE_X39Y159        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.091     4.628 f  mgr/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.387     5.015    sns/lopt
    SLICE_X38Y159        FDCE                                         f  sns/FF3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     2.857    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     3.297 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.337    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.337 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.633    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.657 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     4.215    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644     4.859 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.228     5.087    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.111 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.939     7.050    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
                         clock pessimism             -0.527     6.523    
                         clock uncertainty           -0.197     6.326    
    SLICE_X38Y159        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072     6.254    sns/FF3
  -------------------------------------------------------------------
                         required time                          6.254    
                         arrival time                          -5.015    
  -------------------------------------------------------------------
                         slack                                  1.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.263ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF3/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@2.778ns fall@7.778ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -7.222ns  (clk_out1_clk_wiz_0 rise@2.778ns - clk_out3_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.467ns  (logic 0.062ns (13.267%)  route 0.405ns (86.733%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns = ( 4.981 - 2.778 ) 
    Source Clock Delay      (SCD):    2.276ns = ( 12.276 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.712ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272    10.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144    10.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    10.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317    10.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230    11.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146    11.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    11.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014    12.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    12.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.254    12.568    mgr/sweep_rst_n
    SLICE_X39Y159        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024    12.592 f  mgr/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.151    12.743    sns/lopt
    SLICE_X38Y159        FDCE                                         f  sns/FF3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      2.778     2.778 r  
    AD20                                              0.000     2.778 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     2.878    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     3.248 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     3.298    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.298 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     3.479    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.498 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     3.850    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     3.555 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     3.721    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     3.740 r  clock_gen/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.241     4.981    sns/clk_en
    SLICE_X38Y159        FDCE                                         r  sns/FF3/C
                         clock pessimism              0.322     5.303    
                         clock uncertainty            0.197     5.500    
    SLICE_X38Y159        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     5.480    sns/FF3
  -------------------------------------------------------------------
                         required time                         -5.480    
                         arrival time                          12.743    
  -------------------------------------------------------------------
                         slack                                  7.263    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.163ns  (required time - arrival time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.184ns (13.025%)  route 1.229ns (86.975%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 14.247 - 10.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.527ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.035ns (routing 0.786ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.909ns (routing 1.142ns, distribution 0.767ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.035     3.875    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.968 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.569     4.537    mgr/sweep_rst_n
    SLICE_X39Y159        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.091     4.628 f  mgr/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.660     5.288    sns/lopt
    SLICE_X38Y160        FDCE                                         f  sns/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.233    12.314    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.338 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.909    14.247    sns/psclk
    SLICE_X38Y160        FDCE                                         r  sns/FF1/C
                         clock pessimism             -0.527    13.720    
                         clock uncertainty           -0.197    13.523    
    SLICE_X38Y160        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    13.451    sns/FF1
  -------------------------------------------------------------------
                         required time                         13.451    
                         arrival time                          -5.288    
  -------------------------------------------------------------------
                         slack                                  8.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF1/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.062ns (10.652%)  route 0.520ns (89.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.186ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.322ns
  Clock Uncertainty:      0.197ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.703ns, distribution 0.517ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.254     2.568    mgr/sweep_rst_n
    SLICE_X39Y159        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.024     2.592 f  mgr/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.266     2.858    sns/lopt
    SLICE_X38Y160        FDCE                                         f  sns/FF1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.947    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCE_X0Y16         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.966 r  clock_gen/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=1, routed)           1.220     2.186    sns/psclk
    SLICE_X38Y160        FDCE                                         r  sns/FF1/C
                         clock pessimism              0.322     2.508    
                         clock uncertainty            0.197     2.706    
    SLICE_X38Y160        FDCE (Remov_BFF2_SLICEL_C_CLR)
                                                     -0.020     2.686    sns/FF1
  -------------------------------------------------------------------
                         required time                         -2.686    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.172    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.264ns (16.682%)  route 1.319ns (83.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.256     5.429    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X45Y166        FDCE                                         f  u_arb/croc_idle_timer_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_arb/clk_out3
    SLICE_X45Y166        FDCE                                         r  u_arb/croc_idle_timer_reg[1]/C
                         clock pessimism             -0.353    13.817    
                         clock uncertainty           -0.077    13.739    
    SLICE_X45Y166        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    13.667    u_arb/croc_idle_timer_reg[1]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.238ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.583ns  (logic 0.264ns (16.682%)  route 1.319ns (83.318%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.256     5.429    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X45Y166        FDCE                                         f  u_arb/croc_idle_timer_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_arb/clk_out3
    SLICE_X45Y166        FDCE                                         r  u_arb/croc_idle_timer_reg[2]/C
                         clock pessimism             -0.353    13.817    
                         clock uncertainty           -0.077    13.739    
    SLICE_X45Y166        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    13.667    u_arb/croc_idle_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -5.429    
  -------------------------------------------------------------------
                         slack                                  8.238    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.264ns (16.952%)  route 1.293ns (83.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 14.172 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.715ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.230     5.404    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y159        FDCE                                         f  u_arb/croc_idle_timer_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.838    14.172    u_arb/clk_out3
    SLICE_X46Y159        FDCE                                         r  u_arb/croc_idle_timer_reg[6]/C
                         clock pessimism             -0.353    13.819    
                         clock uncertainty           -0.077    13.741    
    SLICE_X46Y159        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072    13.669    u_arb/croc_idle_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.266ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.264ns (16.952%)  route 1.293ns (83.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.172ns = ( 14.172 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.715ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.230     5.404    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y159        FDCE                                         f  u_arb/croc_idle_timer_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.838    14.172    u_arb/clk_out3
    SLICE_X46Y159        FDCE                                         r  u_arb/croc_idle_timer_reg[7]/C
                         clock pessimism             -0.353    13.819    
                         clock uncertainty           -0.077    13.741    
    SLICE_X46Y159        FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072    13.669    u_arb/croc_idle_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         13.669    
                         arrival time                          -5.404    
  -------------------------------------------------------------------
                         slack                                  8.266    

Slack (MET) :             8.307ns  (required time - arrival time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sns/FF2/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.430ns  (logic 0.184ns (12.870%)  route 1.246ns (87.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 14.114 - 10.000 ) 
    Source Clock Delay      (SCD):    3.875ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.035ns (routing 0.786ns, distribution 1.249ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.715ns, distribution 1.065ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.035     3.875    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.968 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.569     4.537    mgr/sweep_rst_n
    SLICE_X39Y159        LUT1 (Prop_F5LUT_SLICEM_I0_O)
                                                      0.091     4.628 f  mgr/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.677     5.305    sns/lopt
    SLICE_X37Y160        FDCE                                         f  sns/FF2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.780    14.114    sns/clk_out3
    SLICE_X37Y160        FDCE                                         r  sns/FF2/C
                         clock pessimism             -0.353    13.761    
                         clock uncertainty           -0.077    13.683    
    SLICE_X37Y160        FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072    13.611    sns/FF2
  -------------------------------------------------------------------
                         required time                         13.611    
                         arrival time                          -5.305    
  -------------------------------------------------------------------
                         slack                                  8.307    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.264ns (17.540%)  route 1.241ns (82.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.178     5.351    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y161        FDCE                                         f  u_arb/croc_idle_timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[0]/C
                         clock pessimism             -0.353    13.817    
                         clock uncertainty           -0.077    13.739    
    SLICE_X46Y161        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    13.667    u_arb/croc_idle_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.264ns (17.540%)  route 1.241ns (82.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.178     5.351    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y161        FDCE                                         f  u_arb/croc_idle_timer_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[3]/C
                         clock pessimism             -0.353    13.817    
                         clock uncertainty           -0.077    13.739    
    SLICE_X46Y161        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.072    13.667    u_arb/croc_idle_timer_reg[3]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.264ns (17.540%)  route 1.241ns (82.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.178     5.351    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y161        FDCE                                         f  u_arb/croc_idle_timer_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[4]/C
                         clock pessimism             -0.353    13.817    
                         clock uncertainty           -0.077    13.739    
    SLICE_X46Y161        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.072    13.667    u_arb/croc_idle_timer_reg[4]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.316ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.264ns (17.540%)  route 1.241ns (82.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.170ns = ( 14.170 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.178     5.351    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y161        FDCE                                         f  u_arb/croc_idle_timer_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836    14.170    u_arb/clk_out3
    SLICE_X46Y161        FDCE                                         r  u_arb/croc_idle_timer_reg[5]/C
                         clock pessimism             -0.353    13.817    
                         clock uncertainty           -0.077    13.739    
    SLICE_X46Y161        FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    13.667    u_arb/croc_idle_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         13.667    
                         arrival time                          -5.351    
  -------------------------------------------------------------------
                         slack                                  8.316    

Slack (MET) :             8.333ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_arb/croc_idle_timer_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_clk_wiz_0 rise@10.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.264ns (17.692%)  route 1.228ns (82.308%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 14.174 - 10.000 ) 
    Source Clock Delay      (SCD):    3.846ns
    Clock Pessimism Removal (CPR):    -0.353ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.786ns, distribution 1.220ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.715ns, distribution 1.125ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.006     3.846    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     3.942 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.063     4.005    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     4.173 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         1.165     5.339    u_arb/FSM_sequential_state_reg[1]_0
    SLICE_X46Y160        FDCE                                         f  u_arb/croc_idle_timer_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AD20                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079    10.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440    10.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296    10.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558    11.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644    12.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229    12.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.840    14.174    u_arb/clk_out3
    SLICE_X46Y160        FDCE                                         r  u_arb/croc_idle_timer_reg[10]/C
                         clock pessimism             -0.353    13.821    
                         clock uncertainty           -0.077    13.743    
    SLICE_X46Y160        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    13.671    u_arb/croc_idle_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         13.671    
                         arrival time                          -5.339    
  -------------------------------------------------------------------
                         slack                                  8.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[4]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.442ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.082     2.395    mgr/sweep_rst_n
    SLICE_X42Y153        FDCE                                         f  mgr/display_value_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.145     2.108    mgr/clk_out3
    SLICE_X42Y153        FDCE                                         r  mgr/display_value_reg[4]/C
                         clock pessimism              0.183     2.290    
    SLICE_X42Y153        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     2.270    mgr/display_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[8]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.038ns (31.750%)  route 0.082ns (68.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.183ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.145ns (routing 0.442ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.082     2.395    mgr/sweep_rst_n
    SLICE_X42Y153        FDCE                                         f  mgr/display_value_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.145     2.108    mgr/clk_out3
    SLICE_X42Y153        FDCE                                         r  mgr/display_value_reg[8]/C
                         clock pessimism              0.183     2.290    
    SLICE_X42Y153        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     2.270    mgr/display_value_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[10]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.038ns (18.700%)  route 0.165ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.165     2.479    mgr/sweep_rst_n
    SLICE_X42Y157        FDCE                                         f  mgr/display_value_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[10]/C
                         clock pessimism              0.189     2.297    
    SLICE_X42Y157        FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     2.277    mgr/display_value_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[11]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.038ns (18.700%)  route 0.165ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.165     2.479    mgr/sweep_rst_n
    SLICE_X42Y157        FDCE                                         f  mgr/display_value_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[11]/C
                         clock pessimism              0.189     2.297    
    SLICE_X42Y157        FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     2.277    mgr/display_value_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.038ns (18.700%)  route 0.165ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.165     2.479    mgr/sweep_rst_n
    SLICE_X42Y157        FDCE                                         f  mgr/display_value_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[2]/C
                         clock pessimism              0.189     2.297    
    SLICE_X42Y157        FDCE (Remov_FFF_SLICEM_C_CLR)
                                                     -0.020     2.277    mgr/display_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.038ns (18.700%)  route 0.165ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.165     2.479    mgr/sweep_rst_n
    SLICE_X42Y157        FDCE                                         f  mgr/display_value_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[3]/C
                         clock pessimism              0.189     2.297    
    SLICE_X42Y157        FDCE (Remov_FFF2_SLICEM_C_CLR)
                                                     -0.020     2.277    mgr/display_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[5]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.038ns (18.700%)  route 0.165ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.165     2.479    mgr/sweep_rst_n
    SLICE_X42Y157        FDCE                                         f  mgr/display_value_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[5]/C
                         clock pessimism              0.189     2.297    
    SLICE_X42Y157        FDCE (Remov_GFF_SLICEM_C_CLR)
                                                     -0.020     2.277    mgr/display_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/display_value_reg[9]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.038ns (18.700%)  route 0.165ns (81.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.165     2.479    mgr/sweep_rst_n
    SLICE_X42Y157        FDCE                                         f  mgr/display_value_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[9]/C
                         clock pessimism              0.189     2.297    
    SLICE_X42Y157        FDCE (Remov_GFF2_SLICEM_C_CLR)
                                                     -0.020     2.277    mgr/display_value_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.479    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 sweep_rst_n_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mgr/send_pulse_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.038ns (16.758%)  route 0.189ns (83.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    -0.189ns
  Clock Net Delay (Source):      1.014ns (routing 0.397ns, distribution 0.617ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.442ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.014     2.276    clk_sys
    SLICE_X42Y153        FDCE                                         r  sweep_rst_n_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.314 r  sweep_rst_n_reg/Q
                         net (fo=73, routed)          0.189     2.502    mgr/sweep_rst_n
    SLICE_X42Y159        FDCE                                         f  mgr/send_pulse_cnt_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.147     2.110    mgr/clk_out3
    SLICE_X42Y159        FDCE                                         r  mgr/send_pulse_cnt_reg[3]/C
                         clock pessimism              0.189     2.298    
    SLICE_X42Y159        FDCE (Remov_HFF_SLICEM_C_CLR)
                                                     -0.020     2.278    mgr/send_pulse_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            heartbeat_reg[12]/CLR
                            (removal check against rising-edge clock clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@0.000ns - clk_out3_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.087ns (33.541%)  route 0.172ns (66.459%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    -0.215ns
  Clock Net Delay (Source):      1.004ns (routing 0.397ns, distribution 0.607ns)
  Clock Net Delay (Destination): 1.142ns (routing 0.442ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.004     2.266    clk_sys
    SLICE_X40Y155        FDCE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.305 r  reset_sync_reg[2]/Q
                         net (fo=1, routed)           0.029     2.334    u_mon/tx_out_reg_0[0]
    SLICE_X40Y155        LUT2 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.048     2.382 f  u_mon/sysmon_inst_i_1/O
                         net (fo=205, routed)         0.143     2.526    u_mon_n_0
    SLICE_X41Y155        FDCE                                         f  heartbeat_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.142     2.105    clk_sys
    SLICE_X41Y155        FDCE                                         r  heartbeat_reg[12]/C
                         clock pessimism              0.215     2.320    
    SLICE_X41Y155        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.300    heartbeat_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.300    
                         arrival time                           2.526    
  -------------------------------------------------------------------
                         slack                                  0.226    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fpga_uart_rx
                            (input port)
  Destination:            mcu_usart1_rx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 3.787ns (66.092%)  route 1.943ns (33.908%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W26                                               0.000     0.000 r  fpga_uart_rx (IN)
                         net (fo=0)                   0.000     0.000    fpga_uart_rx_IBUF_inst/I
    W26                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.663     0.663 r  fpga_uart_rx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.663    fpga_uart_rx_IBUF_inst/OUT
    W26                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.663 r  fpga_uart_rx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.943     2.606    mcu_usart1_rx_OBUF
    W12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.125     5.730 r  mcu_usart1_rx_OBUF_inst/O
                         net (fo=0)                   0.000     5.730    mcu_usart1_rx
    W12                                                               r  mcu_usart1_rx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.893ns  (logic 0.437ns (48.942%)  route 0.456ns (51.058%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.145     0.862 r  mgr/inc_count_safe_reg[15]_i_1/O[5]
                         net (fo=1, routed)           0.031     0.893    mgr/inc_count_safe_reg[15]_i_1_n_10
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.878ns  (logic 0.421ns (47.955%)  route 0.457ns (52.045%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     0.846 r  mgr/inc_count_safe_reg[15]_i_1/O[6]
                         net (fo=1, routed)           0.032     0.878    mgr/inc_count_safe_reg[15]_i_1_n_9
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.856ns  (logic 0.401ns (46.851%)  route 0.455ns (53.149%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.109     0.826 r  mgr/inc_count_safe_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.030     0.856    mgr/inc_count_safe_reg[15]_i_1_n_11
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.853ns  (logic 0.396ns (46.430%)  route 0.457ns (53.570%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.104     0.821 r  mgr/inc_count_safe_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.032     0.853    mgr/inc_count_safe_reg[15]_i_1_n_12
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.845ns  (logic 0.389ns (46.041%)  route 0.456ns (53.959%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     0.814 r  mgr/inc_count_safe_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.031     0.845    mgr/inc_count_safe_reg[15]_i_1_n_14
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.835ns  (logic 0.378ns (45.275%)  route 0.457ns (54.725%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     0.803 r  mgr/inc_count_safe_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.032     0.835    mgr/inc_count_safe_reg[15]_i_1_n_13
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.819ns  (logic 0.364ns (44.450%)  route 0.455ns (55.550%))
  Logic Levels:           3  (CARRY8=2 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.194     0.689 r  mgr/inc_count_safe_reg[8]_i_1/CO[7]
                         net (fo=1, routed)           0.028     0.717    mgr/inc_count_safe_reg[8]_i_1_n_0
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     0.789 r  mgr/inc_count_safe_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.030     0.819    mgr/inc_count_safe_reg[15]_i_1_n_15
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.814ns  (logic 0.386ns (47.426%)  route 0.428ns (52.574%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.288     0.783 r  mgr/inc_count_safe_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.031     0.814    mgr/inc_count_safe_reg[8]_i_1_n_8
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.811ns  (logic 0.383ns (47.232%)  route 0.428ns (52.768%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.397     0.495    mgr/inc_count_safe[0]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.285     0.780 r  mgr/inc_count_safe_reg[8]_i_1/O[5]
                         net (fo=1, routed)           0.031     0.811    mgr/inc_count_safe_reg[8]_i_1_n_10
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[10]/C
    SLICE_X42Y156        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[10]/Q
                         net (fo=2, routed)           0.055     0.093    mgr/inc_count_safe[10]
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.111 r  mgr/inc_count_safe_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.118    mgr/inc_count_safe_reg[15]_i_1_n_14
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.118ns  (logic 0.056ns (47.585%)  route 0.062ns (52.415%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[2]/C
    SLICE_X42Y155        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[2]/Q
                         net (fo=2, routed)           0.055     0.093    mgr/inc_count_safe[2]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     0.111 r  mgr/inc_count_safe_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.007     0.118    mgr/inc_count_safe_reg[8]_i_1_n_14
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[11]/C
    SLICE_X42Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[11]/Q
                         net (fo=2, routed)           0.058     0.096    mgr/inc_count_safe[11]
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  mgr/inc_count_safe_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.122    mgr/inc_count_safe_reg[15]_i_1_n_13
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.122ns  (logic 0.057ns (46.843%)  route 0.065ns (53.157%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[3]/C
    SLICE_X42Y155        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[3]/Q
                         net (fo=2, routed)           0.058     0.096    mgr/inc_count_safe[3]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     0.115 r  mgr/inc_count_safe_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.007     0.122    mgr/inc_count_safe_reg[8]_i_1_n_13
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.123ns  (logic 0.057ns (46.461%)  route 0.066ns (53.539%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[8]/C
    SLICE_X42Y155        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_safe_reg[8]/Q
                         net (fo=2, routed)           0.059     0.098    mgr/inc_count_safe[8]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     0.116 r  mgr/inc_count_safe_reg[8]_i_1/O[7]
                         net (fo=1, routed)           0.007     0.123    mgr/inc_count_safe_reg[8]_i_1_n_8
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.059ns (47.320%)  route 0.066ns (52.680%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[12]/C
    SLICE_X42Y156        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_safe_reg[12]/Q
                         net (fo=2, routed)           0.059     0.098    mgr/inc_count_safe[12]
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.118 r  mgr/inc_count_safe_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.125    mgr/inc_count_safe_reg[15]_i_1_n_12
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.125ns  (logic 0.059ns (47.320%)  route 0.066ns (52.680%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[4]/C
    SLICE_X42Y155        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_safe_reg[4]/Q
                         net (fo=2, routed)           0.059     0.098    mgr/inc_count_safe[4]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.020     0.118 r  mgr/inc_count_safe_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.007     0.125    mgr/inc_count_safe_reg[8]_i_1_n_12
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.128ns  (logic 0.057ns (44.642%)  route 0.071ns (55.358%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[1]/C
    SLICE_X42Y155        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[1]/Q
                         net (fo=2, routed)           0.064     0.102    mgr/inc_count_safe[1]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     0.121 r  mgr/inc_count_safe_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.007     0.128    mgr/inc_count_safe_reg[8]_i_1_n_15
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.056ns (40.091%)  route 0.084ns (59.909%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[13]/C
    SLICE_X42Y156        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[13]/Q
                         net (fo=2, routed)           0.077     0.115    mgr/inc_count_safe[13]
    SLICE_X42Y156        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.133 r  mgr/inc_count_safe_reg[15]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.140    mgr/inc_count_safe_reg[15]_i_1_n_11
    SLICE_X42Y156        FDCE                                         r  mgr/inc_count_safe_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/inc_count_safe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.056ns (40.091%)  route 0.084ns (59.909%))
  Logic Levels:           2  (CARRY8=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[5]/C
    SLICE_X42Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[5]/Q
                         net (fo=2, routed)           0.077     0.115    mgr/inc_count_safe[5]
    SLICE_X42Y155        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     0.133 r  mgr/inc_count_safe_reg[8]_i_1/O[4]
                         net (fo=1, routed)           0.007     0.140    mgr/inc_count_safe_reg[8]_i_1_n_11
    SLICE_X42Y155        FDCE                                         r  mgr/inc_count_safe_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 heartbeat_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.897ns  (logic 3.355ns (56.889%)  route 2.542ns (43.111%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.034ns (routing 0.786ns, distribution 1.248ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.034     3.874    clk_sys
    SLICE_X41Y156        FDCE                                         r  heartbeat_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y156        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.970 r  heartbeat_reg[23]/Q
                         net (fo=2, routed)           0.216     4.186    hld/heartbeat_reg[0]
    SLICE_X40Y155        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.113     4.299 r  hld/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.326     6.625    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      3.146     9.771 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.771    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_router/FSM_sequential_tx_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.499ns  (logic 1.066ns (23.698%)  route 3.433ns (76.302%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      2.035ns (routing 0.786ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     0.621 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.671    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.006    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.034 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.626     1.660    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.106     1.554 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.258     1.812    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.840 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         2.035     3.875    u_router/clk_out3
    SLICE_X42Y153        FDCE                                         r  u_router/FSM_sequential_tx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y153        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.970 f  u_router/FSM_sequential_tx_state_reg[1]/Q
                         net (fo=49, routed)          0.680     4.650    u_arb/tx_state[0]
    SLICE_X45Y157        LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.100     4.750 r  u_arb/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.753     7.503    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.871     8.374 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.374    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_arb/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fpga_uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.699ns  (logic 0.453ns (26.670%)  route 1.246ns (73.330%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.038ns (routing 0.397ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.038     2.300    u_arb/clk_out3
    SLICE_X45Y157        FDCE                                         r  u_arb/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y157        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.339 r  u_arb/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.027     2.366    u_arb/state[0]
    SLICE_X45Y157        LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     2.388 r  u_arb/fpga_uart_tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.219     3.607    fpga_uart_tx_OBUF
    Y26                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.392     3.999 r  fpga_uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.999    fpga_uart_tx
    Y26                                                               r  fpga_uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hld/held_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            status_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.521ns (56.192%)  route 1.186ns (43.808%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Source):      1.010ns (routing 0.397ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.272     0.351 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.391    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.391 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.535    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.552 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.317     0.869    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.099 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.146     1.245    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.262 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.010     2.272    hld/clk_out3
    SLICE_X40Y158        FDCE                                         r  hld/held_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y158        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.311 r  hld/held_reg/Q
                         net (fo=4, routed)           0.083     2.393    hld/alarm_latched
    SLICE_X40Y155        LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.022     2.415 r  hld/status_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.103     3.518    status_o_OBUF
    AF14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.460     4.978 r  status_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.978    status_o
    AF14                                                              r  status_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mcu_usart1_tx
                            (input port)
  Destination:            u_router/stm_tx_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.102ns  (logic 1.311ns (31.966%)  route 2.791ns (68.035%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.798ns (routing 0.715ns, distribution 1.083ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  mcu_usart1_tx (IN)
                         net (fo=0)                   0.000     0.000    mcu_usart1_tx_IBUF_inst/I
    AB16                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.311     1.311 r  mcu_usart1_tx_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.311    mcu_usart1_tx_IBUF_inst/OUT
    AB16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.311 r  mcu_usart1_tx_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.791     4.102    u_router/mcu_usart1_tx_IBUF
    SLICE_X42Y152        FDRE                                         r  u_router/stm_tx_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.798     4.132    u_router/clk_out3
    SLICE_X42Y152        FDRE                                         r  u_router/stm_tx_sync_reg/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.878ns  (logic 0.098ns (11.160%)  route 0.780ns (88.840%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[0]/C
    SLICE_X40Y155        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     0.098 r  mgr/inc_count_safe_reg[0]/Q
                         net (fo=3, routed)           0.780     0.878    mgr/inc_count_safe[0]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.832     4.166    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[0]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.782ns  (logic 0.095ns (12.146%)  route 0.687ns (87.854%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[7]/C
    SLICE_X42Y155        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  mgr/inc_count_safe_reg[7]/Q
                         net (fo=2, routed)           0.687     0.782    mgr/inc_count_safe[7]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.832     4.166    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[7]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.095ns (13.228%)  route 0.623ns (86.772%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.836ns (routing 0.715ns, distribution 1.121ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[15]/C
    SLICE_X42Y156        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     0.095 r  mgr/inc_count_safe_reg[15]/Q
                         net (fo=2, routed)           0.623     0.718    mgr/inc_count_safe[15]
    SLICE_X44Y156        FDCE                                         r  mgr/display_value_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.836     4.170    mgr/clk_out3
    SLICE_X44Y156        FDCE                                         r  mgr/display_value_reg[15]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.686ns  (logic 0.093ns (13.549%)  route 0.593ns (86.451%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[1]/C
    SLICE_X42Y155        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.093     0.093 r  mgr/inc_count_safe_reg[1]/Q
                         net (fo=2, routed)           0.593     0.686    mgr/inc_count_safe[1]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.832     4.166    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[1]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.654ns  (logic 0.094ns (14.365%)  route 0.560ns (85.635%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[14]/C
    SLICE_X42Y156        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  mgr/inc_count_safe_reg[14]/Q
                         net (fo=2, routed)           0.560     0.654    mgr/inc_count_safe[14]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.832     4.166    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[14]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.631ns  (logic 0.093ns (14.730%)  route 0.538ns (85.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[13]/C
    SLICE_X42Y156        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     0.093 r  mgr/inc_count_safe_reg[13]/Q
                         net (fo=2, routed)           0.538     0.631    mgr/inc_count_safe[13]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.832     4.166    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[13]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.589ns  (logic 0.094ns (15.949%)  route 0.495ns (84.051%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.832ns (routing 0.715ns, distribution 1.117ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[6]/C
    SLICE_X42Y155        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     0.094 r  mgr/inc_count_safe_reg[6]/Q
                         net (fo=2, routed)           0.495     0.589    mgr/inc_count_safe[6]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.832     4.166    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[6]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.095ns (17.419%)  route 0.450ns (82.581%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[10]/C
    SLICE_X42Y156        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  mgr/inc_count_safe_reg[10]/Q
                         net (fo=2, routed)           0.450     0.545    mgr/inc_count_safe[10]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.805     4.139    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[10]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.524ns  (logic 0.095ns (18.117%)  route 0.429ns (81.883%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.805ns (routing 0.715ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[2]/C
    SLICE_X42Y155        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.095     0.095 r  mgr/inc_count_safe_reg[2]/Q
                         net (fo=2, routed)           0.429     0.524    mgr/inc_count_safe[2]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.079     0.079    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.440     0.519 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.559    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.855    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.879 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.558     1.437    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.644     2.081 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.229     2.310    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.334 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.805     4.139    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.039ns (32.475%)  route 0.081ns (67.525%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.143ns (routing 0.442ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[12]/C
    SLICE_X42Y156        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_safe_reg[12]/Q
                         net (fo=2, routed)           0.081     0.120    mgr/inc_count_safe[12]
    SLICE_X42Y154        FDCE                                         r  mgr/display_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.143     2.106    mgr/clk_out3
    SLICE_X42Y154        FDCE                                         r  mgr/display_value_reg[12]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.211%)  route 0.090ns (69.789%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.145ns (routing 0.442ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[8]/C
    SLICE_X42Y155        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_safe_reg[8]/Q
                         net (fo=2, routed)           0.090     0.129    mgr/inc_count_safe[8]
    SLICE_X42Y153        FDCE                                         r  mgr/display_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.145     2.108    mgr/clk_out3
    SLICE_X42Y153        FDCE                                         r  mgr/display_value_reg[8]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.038ns (29.302%)  route 0.092ns (70.698%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[9]/C
    SLICE_X42Y156        FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[9]/Q
                         net (fo=2, routed)           0.092     0.130    mgr/inc_count_safe[9]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[9]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.039ns (27.255%)  route 0.104ns (72.745%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.145ns (routing 0.442ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[4]/C
    SLICE_X42Y155        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     0.039 r  mgr/inc_count_safe_reg[4]/Q
                         net (fo=2, routed)           0.104     0.143    mgr/inc_count_safe[4]
    SLICE_X42Y153        FDCE                                         r  mgr/display_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.145     2.108    mgr/clk_out3
    SLICE_X42Y153        FDCE                                         r  mgr/display_value_reg[4]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.145ns  (logic 0.038ns (26.190%)  route 0.107ns (73.810%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[5]/C
    SLICE_X42Y155        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[5]/Q
                         net (fo=2, routed)           0.107     0.145    mgr/inc_count_safe[5]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[5]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.038ns (24.822%)  route 0.115ns (75.178%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[3]/C
    SLICE_X42Y155        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[3]/Q
                         net (fo=2, routed)           0.115     0.153    mgr/inc_count_safe[3]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[3]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.160ns  (logic 0.038ns (23.736%)  route 0.122ns (76.264%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[11]/C
    SLICE_X42Y156        FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[11]/Q
                         net (fo=2, routed)           0.122     0.160    mgr/inc_count_safe[11]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[11]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.038ns (18.438%)  route 0.168ns (81.562%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[2]/C
    SLICE_X42Y155        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[2]/Q
                         net (fo=2, routed)           0.168     0.206    mgr/inc_count_safe[2]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[2]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.214ns  (logic 0.038ns (17.749%)  route 0.176ns (82.251%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.146ns (routing 0.442ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y156        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[10]/C
    SLICE_X42Y156        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  mgr/inc_count_safe_reg[10]/Q
                         net (fo=2, routed)           0.176     0.214    mgr/inc_count_safe[10]
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.146     2.109    mgr/clk_out3
    SLICE_X42Y157        FDCE                                         r  mgr/display_value_reg[10]/C

Slack:                    inf
  Source:                 mgr/inc_count_safe_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mgr/display_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.037ns (14.854%)  route 0.212ns (85.146%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.179ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.105ns
  Clock Net Delay (Destination): 1.162ns (routing 0.442ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y155        FDCE                         0.000     0.000 r  mgr/inc_count_safe_reg[6]/C
    SLICE_X42Y155        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.037 r  mgr/inc_count_safe_reg[6]/Q
                         net (fo=2, routed)           0.212     0.249    mgr/inc_count_safe[6]
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AD20                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.100     0.100    clock_gen/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.370     0.470 r  clock_gen/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.520    clock_gen/inst/clkin1_ibufds/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clock_gen/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.701    clock_gen/inst/clk_in1_clk_wiz_0_buf
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.720 r  clock_gen/inst/clkin1_bufg1/O
                         net (fo=1, routed)           0.352     1.072    clock_gen/inst/clk_in1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.777 r  clock_gen/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.166     0.943    clock_gen/inst/clk_out3_clk_wiz_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.962 r  clock_gen/inst/clkout3_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=269, routed)         1.162     2.125    mgr/clk_out3
    SLICE_X43Y155        FDCE                                         r  mgr/display_value_reg[6]/C





