Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu May 12 16:21:07 2022
| Host         : DESKTOP-7Q8KQ0A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file v1_timing_summary_routed.rpt -pb v1_timing_summary_routed.pb -rpx v1_timing_summary_routed.rpx -warn_on_violation
| Design       : v1
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                220         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
TIMING-20  Warning           Non-clocked latch                          4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (246)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (373)
5. checking no_input_delay (6)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (246)
--------------------------
 There are 87 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clock/clk_100hz_reg/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: clock/clk_1khz_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: clock/clk_4Hz_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clock/clk_8Hz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: relase_flag_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: tank1_control/shell_sht_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u1/num_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_mytank_control/shell_sht_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (373)
--------------------------------------------------
 There are 373 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.572        0.000                      0                  298        0.111        0.000                      0                  298        7.000        0.000                       0                   128  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
A/inst/clk_in1        {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.101}     20.202          49.500          
  clkfbout_clk_wiz_0  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
A/inst/clk_in1                                                                                                                                                          7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        8.572        0.000                      0                  298        0.111        0.000                      0                  298        9.601        0.000                       0                   124  
  clkfbout_clk_wiz_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  A/inst/clk_in1
  To Clock:  A/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         A/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { A/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.601ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.572ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.456ns  (logic 3.639ns (31.764%)  route 7.817ns (68.236%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.453ns = ( 21.655 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         1.956     6.605    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.757 r  u_driver_VGA/VGA_data[7]_i_7/O
                         net (fo=16, routed)          1.240     7.997    u_driver_VGA/VGA_ypos[2]
    SLICE_X9Y5           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.615     8.612 f  u_driver_VGA/addra_reg[12]_i_29__0/O[1]
                         net (fo=2, routed)           0.640     9.252    u_driver_VGA/vcnt_reg[8]_3[8]
    SLICE_X12Y3          LUT1 (Prop_lut1_I0_O)        0.303     9.555 r  u_driver_VGA/addra[12]_i_30__0/O
                         net (fo=1, routed)           0.000     9.555    u_driver_VGA/addra[12]_i_30__0_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     9.785 r  u_driver_VGA/addra_reg[12]_i_9__0/O[1]
                         net (fo=2, routed)           0.464    10.250    u_driver_VGA_n_137
    SLICE_X11Y3          LUT2 (Prop_lut2_I0_O)        0.306    10.556 r  addra[12]_i_12__0/O
                         net (fo=1, routed)           0.000    10.556    u_driver_VGA/addra_reg[12]_0[1]
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.136 r  u_driver_VGA/addra_reg[12]_i_5__0/O[2]
                         net (fo=4, routed)           0.854    11.990    tank1_display/addra_reg[12]_3[2]
    SLICE_X8Y4           LUT6 (Prop_lut6_I5_O)        0.302    12.292 r  tank1_display/addra[11]_i_4__0/O
                         net (fo=1, routed)           0.680    12.972    tank1_control/addra_reg[11]_1
    SLICE_X8Y4           LUT6 (Prop_lut6_I3_O)        0.124    13.096 r  tank1_control/addra[11]_i_1__0/O
                         net (fo=1, routed)           0.000    13.096    tank1_display/D[11]
    SLICE_X8Y4           FDRE                                         r  tank1_display/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.450    21.655    tank1_display/clk
    SLICE_X8Y4           FDRE                                         r  tank1_display/addra_reg[11]/C
                         clock pessimism              0.079    21.734    
                         clock uncertainty           -0.144    21.591    
    SLICE_X8Y4           FDRE (Setup_fdre_C_D)        0.077    21.668    tank1_display/addra_reg[11]
  -------------------------------------------------------------------
                         required time                         21.668    
                         arrival time                         -13.096    
  -------------------------------------------------------------------
                         slack                                  8.572    

Slack (MET) :             8.633ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.397ns  (logic 4.288ns (37.623%)  route 7.109ns (62.377%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.455ns = ( 21.657 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.150     5.602 r  u_driver_VGA/VGA_data[7]_i_49/O
                         net (fo=18, routed)          1.112     6.714    u_driver_VGA/VGA_xpos[1]
    SLICE_X10Y5          LUT2 (Prop_lut2_I0_O)        0.326     7.040 r  u_driver_VGA/addra[12]_i_41__0/O
                         net (fo=1, routed)           0.000     7.040    u_driver_VGA/addra[12]_i_41__0_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.573 r  u_driver_VGA/addra_reg[12]_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     7.573    u_driver_VGA/addra_reg[12]_i_19__0_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.896 f  u_driver_VGA/addra_reg[12]_i_37__0/O[1]
                         net (fo=2, routed)           0.830     8.726    C[10]
    SLICE_X14Y3          LUT1 (Prop_lut1_I0_O)        0.306     9.032 r  addra[12]_i_43__0/O
                         net (fo=1, routed)           0.000     9.032    u_driver_VGA/addra[12]_i_28__0[1]
    SLICE_X14Y3          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.610 r  u_driver_VGA/addra_reg[12]_i_24__0/O[2]
                         net (fo=2, routed)           0.627    10.237    u_driver_VGA/addra[12]_i_44__0[2]
    SLICE_X13Y3          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.615    10.852 r  u_driver_VGA/addra_reg[12]_i_8__0/O[3]
                         net (fo=1, routed)           1.197    12.048    tank1_display/addra0[7]
    SLICE_X10Y1          LUT6 (Prop_lut6_I3_O)        0.306    12.354 r  tank1_display/addra[12]_i_4__0/O
                         net (fo=1, routed)           0.558    12.913    tank1_control/addra_reg[12]_1
    SLICE_X10Y1          LUT6 (Prop_lut6_I3_O)        0.124    13.037 r  tank1_control/addra[12]_i_1__0/O
                         net (fo=1, routed)           0.000    13.037    tank1_display/D[12]
    SLICE_X10Y1          FDRE                                         r  tank1_display/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.452    21.657    tank1_display/clk
    SLICE_X10Y1          FDRE                                         r  tank1_display/addra_reg[12]/C
                         clock pessimism              0.079    21.736    
                         clock uncertainty           -0.144    21.593    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)        0.077    21.670    tank1_display/addra_reg[12]
  -------------------------------------------------------------------
                         required time                         21.670    
                         arrival time                         -13.037    
  -------------------------------------------------------------------
                         slack                                  8.633    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.309ns  (logic 4.288ns (37.917%)  route 7.021ns (62.083%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.648 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.150     5.602 r  u_driver_VGA/VGA_data[7]_i_49/O
                         net (fo=18, routed)          1.416     7.018    u_driver_VGA/VGA_xpos[1]
    SLICE_X10Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.344 r  u_driver_VGA/addra[12]_i_41/O
                         net (fo=1, routed)           0.000     7.344    u_driver_VGA/addra[12]_i_41_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.877 r  u_driver_VGA/addra_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000     7.877    u_driver_VGA/addra_reg[12]_i_19_n_0
    SLICE_X10Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.200 f  u_driver_VGA/addra_reg[12]_i_37/O[1]
                         net (fo=2, routed)           0.743     8.943    C_5[10]
    SLICE_X14Y11         LUT1 (Prop_lut1_I0_O)        0.306     9.249 r  addra[12]_i_43/O
                         net (fo=1, routed)           0.000     9.249    u_driver_VGA/addra[12]_i_28[1]
    SLICE_X14Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.827 r  u_driver_VGA/addra_reg[12]_i_24/O[2]
                         net (fo=2, routed)           0.673    10.500    u_driver_VGA/addra[12]_i_44[2]
    SLICE_X13Y11         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.615    11.115 r  u_driver_VGA/addra_reg[12]_i_8/O[3]
                         net (fo=1, routed)           1.000    12.115    mytank_display/addra0[7]
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.306    12.421 r  mytank_display/addra[12]_i_4/O
                         net (fo=1, routed)           0.403    12.824    u_mytank_control/addra_reg[12]_1
    SLICE_X13Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.948 r  u_mytank_control/addra[12]_i_1/O
                         net (fo=1, routed)           0.000    12.948    mytank_display/D[12]
    SLICE_X13Y16         FDRE                                         r  mytank_display/addra_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.443    21.648    mytank_display/clk_out1
    SLICE_X13Y16         FDRE                                         r  mytank_display/addra_reg[12]/C
                         clock pessimism              0.079    21.727    
                         clock uncertainty           -0.144    21.584    
    SLICE_X13Y16         FDRE (Setup_fdre_C_D)        0.029    21.613    mytank_display/addra_reg[12]
  -------------------------------------------------------------------
                         required time                         21.613    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.345ns  (logic 4.230ns (37.284%)  route 7.115ns (62.716%))
  Logic Levels:           12  (CARRY4=4 LUT1=1 LUT2=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 21.648 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.150     5.602 r  u_driver_VGA/VGA_data[7]_i_49/O
                         net (fo=18, routed)          1.416     7.018    u_driver_VGA/VGA_xpos[1]
    SLICE_X10Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.344 r  u_driver_VGA/addra[12]_i_41/O
                         net (fo=1, routed)           0.000     7.344    u_driver_VGA/addra[12]_i_41_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     7.922 f  u_driver_VGA/addra_reg[12]_i_19/O[2]
                         net (fo=2, routed)           0.588     8.511    u_driver_VGA/hcnt_reg[8]_0[5]
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.301     8.812 r  u_driver_VGA/addra[8]_i_37/O
                         net (fo=1, routed)           0.000     8.812    u_driver_VGA/addra[8]_i_37_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     9.192 r  u_driver_VGA/addra_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000     9.192    u_driver_VGA/addra_reg[8]_i_21_n_0
    SLICE_X14Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.515 r  u_driver_VGA/addra_reg[12]_i_24/O[1]
                         net (fo=2, routed)           0.526    10.041    u_driver_VGA/addra[12]_i_44[1]
    SLICE_X13Y11         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.719    10.760 r  u_driver_VGA/addra_reg[12]_i_8/O[2]
                         net (fo=1, routed)           1.119    11.879    mytank_display/addra0[6]
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.302    12.181 r  mytank_display/addra[11]_i_4/O
                         net (fo=1, routed)           0.680    12.861    u_mytank_control/addra_reg[11]_1
    SLICE_X12Y16         LUT6 (Prop_lut6_I3_O)        0.124    12.985 r  u_mytank_control/addra[11]_i_1/O
                         net (fo=1, routed)           0.000    12.985    mytank_display/D[11]
    SLICE_X12Y16         FDRE                                         r  mytank_display/addra_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.443    21.648    mytank_display/clk_out1
    SLICE_X12Y16         FDRE                                         r  mytank_display/addra_reg[11]/C
                         clock pessimism              0.079    21.727    
                         clock uncertainty           -0.144    21.584    
    SLICE_X12Y16         FDRE (Setup_fdre_C_D)        0.077    21.661    mytank_display/addra_reg[11]
  -------------------------------------------------------------------
                         required time                         21.661    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 2.796ns (26.138%)  route 7.901ns (73.862%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 21.652 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 r  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 f  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.576 f  u_driver_VGA/addra[0]_i_5/O
                         net (fo=15, routed)          1.357     6.934    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.058 r  u_driver_VGA/addra[8]_i_26/O
                         net (fo=4, routed)           1.250     8.308    u_driver_VGA/addra[8]_i_26_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.903 r  u_driver_VGA/douta0_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.903    u_mytank_control/douta0_reg[11]_i_12_0[0]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.020 r  u_mytank_control/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.020    u_mytank_control/douta0_reg[11]_i_29_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.177 f  u_mytank_control/douta0_reg[11]_i_12/CO[1]
                         net (fo=28, routed)          1.170    10.347    u_mytank_control/y_rel_pos_out_reg[4]_3[0]
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.326    10.673 r  u_mytank_control/douta0[11]_i_3/O
                         net (fo=1, routed)           0.433    11.106    u_mytank_control/douta0[11]_i_3_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I1_O)        0.326    11.432 r  u_mytank_control/douta0[11]_i_1/O
                         net (fo=25, routed)          0.904    12.336    mytank_display/E[0]
    SLICE_X15Y11         FDRE                                         r  mytank_display/addra_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.447    21.652    mytank_display/clk_out1
    SLICE_X15Y11         FDRE                                         r  mytank_display/addra_reg[3]/C
                         clock pessimism              0.079    21.731    
                         clock uncertainty           -0.144    21.588    
    SLICE_X15Y11         FDRE (Setup_fdre_C_CE)      -0.205    21.383    mytank_display/addra_reg[3]
  -------------------------------------------------------------------
                         required time                         21.383    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.046ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.697ns  (logic 2.796ns (26.138%)  route 7.901ns (73.862%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 21.652 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 r  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 f  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.576 f  u_driver_VGA/addra[0]_i_5/O
                         net (fo=15, routed)          1.357     6.934    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.058 r  u_driver_VGA/addra[8]_i_26/O
                         net (fo=4, routed)           1.250     8.308    u_driver_VGA/addra[8]_i_26_n_0
    SLICE_X8Y11          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     8.903 r  u_driver_VGA/douta0_reg[11]_i_50/CO[3]
                         net (fo=1, routed)           0.000     8.903    u_mytank_control/douta0_reg[11]_i_12_0[0]
    SLICE_X8Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.020 r  u_mytank_control/douta0_reg[11]_i_29/CO[3]
                         net (fo=1, routed)           0.000     9.020    u_mytank_control/douta0_reg[11]_i_29_n_0
    SLICE_X8Y13          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.177 f  u_mytank_control/douta0_reg[11]_i_12/CO[1]
                         net (fo=28, routed)          1.170    10.347    u_mytank_control/y_rel_pos_out_reg[4]_3[0]
    SLICE_X11Y16         LUT3 (Prop_lut3_I0_O)        0.326    10.673 r  u_mytank_control/douta0[11]_i_3/O
                         net (fo=1, routed)           0.433    11.106    u_mytank_control/douta0[11]_i_3_n_0
    SLICE_X11Y16         LUT6 (Prop_lut6_I1_O)        0.326    11.432 r  u_mytank_control/douta0[11]_i_1/O
                         net (fo=25, routed)          0.904    12.336    mytank_display/E[0]
    SLICE_X15Y11         FDRE                                         r  mytank_display/addra_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.447    21.652    mytank_display/clk_out1
    SLICE_X15Y11         FDRE                                         r  mytank_display/addra_reg[4]/C
                         clock pessimism              0.079    21.731    
                         clock uncertainty           -0.144    21.588    
    SLICE_X15Y11         FDRE (Setup_fdre_C_CE)      -0.205    21.383    mytank_display/addra_reg[4]
  -------------------------------------------------------------------
                         required time                         21.383    
                         arrival time                         -12.336    
  -------------------------------------------------------------------
                         slack                                  9.046    

Slack (MET) :             9.126ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/addra_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.898ns  (logic 4.035ns (37.026%)  route 6.863ns (62.974%))
  Logic Levels:           13  (CARRY4=4 LUT1=1 LUT2=3 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 21.650 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.150     5.602 r  u_driver_VGA/VGA_data[7]_i_49/O
                         net (fo=18, routed)          1.416     7.018    u_driver_VGA/VGA_xpos[1]
    SLICE_X10Y11         LUT2 (Prop_lut2_I0_O)        0.326     7.344 r  u_driver_VGA/addra[12]_i_41/O
                         net (fo=1, routed)           0.000     7.344    u_driver_VGA/addra[12]_i_41_n_0
    SLICE_X10Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230     7.574 f  u_driver_VGA/addra_reg[12]_i_19/O[1]
                         net (fo=5, routed)           0.763     8.337    u_driver_VGA/mytank_display/C[6]
    SLICE_X14Y10         LUT1 (Prop_lut1_I0_O)        0.306     8.643 r  u_driver_VGA/addra[8]_i_38/O
                         net (fo=1, routed)           0.000     8.643    u_driver_VGA/addra[8]_i_38_n_0
    SLICE_X14Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.286 r  u_driver_VGA/addra_reg[8]_i_21/O[3]
                         net (fo=2, routed)           0.456     9.742    u_driver_VGA_n_77
    SLICE_X13Y10         LUT2 (Prop_lut2_I0_O)        0.307    10.049 r  addra[8]_i_22/O
                         net (fo=1, routed)           0.000    10.049    u_driver_VGA/addra[5]_i_4_0[1]
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.450 r  u_driver_VGA/addra_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000    10.450    u_driver_VGA/addra_reg[8]_i_8_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.672 r  u_driver_VGA/addra_reg[12]_i_8/O[0]
                         net (fo=1, routed)           0.762    11.434    mytank_display/addra0[4]
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.299    11.733 r  mytank_display/addra[9]_i_4/O
                         net (fo=1, routed)           0.680    12.413    u_mytank_control/addra_reg[9]_1
    SLICE_X14Y14         LUT6 (Prop_lut6_I3_O)        0.124    12.537 r  u_mytank_control/addra[9]_i_1/O
                         net (fo=1, routed)           0.000    12.537    mytank_display/D[9]
    SLICE_X14Y14         FDRE                                         r  mytank_display/addra_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.445    21.650    mytank_display/clk_out1
    SLICE_X14Y14         FDRE                                         r  mytank_display/addra_reg[9]/C
                         clock pessimism              0.079    21.729    
                         clock uncertainty           -0.144    21.586    
    SLICE_X14Y14         FDRE (Setup_fdre_C_D)        0.077    21.663    mytank_display/addra_reg[9]
  -------------------------------------------------------------------
                         required time                         21.663    
                         arrival time                         -12.537    
  -------------------------------------------------------------------
                         slack                                  9.126    

Slack (MET) :             9.127ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/addra_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.956ns  (logic 2.961ns (27.025%)  route 7.995ns (72.975%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 f  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 r  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         1.956     6.605    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X1Y9           LUT5 (Prop_lut5_I0_O)        0.152     6.757 r  u_driver_VGA/VGA_data[7]_i_7/O
                         net (fo=16, routed)          1.288     8.045    tank1_control/VGA_ypos[2]
    SLICE_X8Y7           LUT3 (Prop_lut3_I1_O)        0.332     8.377 r  tank1_control/douta0[11]_i_40__0/O
                         net (fo=1, routed)           0.000     8.377    tank1_control/douta0[11]_i_40__0_n_0
    SLICE_X8Y7           CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     8.951 r  tank1_control/douta0_reg[11]_i_14__0/CO[2]
                         net (fo=28, routed)          1.665    10.617    tank1_control/CO[0]
    SLICE_X8Y0           LUT4 (Prop_lut4_I0_O)        0.336    10.953 r  tank1_control/addra[0]_i_2__0/O
                         net (fo=9, routed)           1.103    12.056    tank1_control/addra[0]_i_2__0_n_0
    SLICE_X7Y1           LUT5 (Prop_lut5_I2_O)        0.328    12.384 r  tank1_control/addra[1]_i_2__0/O
                         net (fo=1, routed)           0.000    12.384    tank1_control/addra[1]_i_2__0_n_0
    SLICE_X7Y1           MUXF7 (Prop_muxf7_I0_O)      0.212    12.596 r  tank1_control/addra_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    12.596    tank1_display/D[1]
    SLICE_X7Y1           FDRE                                         r  tank1_display/addra_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518    21.723    tank1_display/clk
    SLICE_X7Y1           FDRE                                         r  tank1_display/addra_reg[1]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X7Y1           FDRE (Setup_fdre_C_D)        0.064    21.723    tank1_display/addra_reg[1]
  -------------------------------------------------------------------
                         required time                         21.723    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  9.127    

Slack (MET) :             9.133ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/addra_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.681ns  (logic 2.775ns (25.980%)  route 7.906ns (74.020%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 r  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 f  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.576 f  u_driver_VGA/addra[0]_i_5/O
                         net (fo=15, routed)          1.357     6.934    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.058 r  u_driver_VGA/addra[8]_i_26/O
                         net (fo=4, routed)           1.196     8.254    u_driver_VGA/addra[8]_i_26_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.834 r  u_driver_VGA/douta0_reg[11]_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     8.834    tank1_control/douta0_reg[11]_i_12__0_0[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  tank1_control/douta0_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     8.948    tank1_control/douta0_reg[11]_i_29__0_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.105 f  tank1_control/douta0_reg[11]_i_12__0/CO[1]
                         net (fo=28, routed)          0.744     9.849    tank1_control/y_rel_pos_out_reg[4]_0[0]
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.321    10.170 r  tank1_control/douta0[11]_i_3__0/O
                         net (fo=1, routed)           0.452    10.622    tank1_control/douta0[11]_i_3__0_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.328    10.950 r  tank1_control/douta0[11]_i_1__0/O
                         net (fo=25, routed)          1.371    12.321    tank1_display/E[0]
    SLICE_X7Y1           FDRE                                         r  tank1_display/addra_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518    21.723    tank1_display/clk
    SLICE_X7Y1           FDRE                                         r  tank1_display/addra_reg[0]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    21.454    tank1_display/addra_reg[0]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  9.133    

Slack (MET) :             9.133ns  (required time - arrival time)
  Source:                 u_driver_VGA/vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/addra_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.202ns  (clk_out1_clk_wiz_0 rise@20.202ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.681ns  (logic 2.775ns (25.980%)  route 7.906ns (74.020%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.521ns = ( 21.723 - 20.202 ) 
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.278ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.577     1.577    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.637     1.639    u_driver_VGA/clk_out1
    SLICE_X2Y8           FDRE                                         r  u_driver_VGA/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.478     2.117 r  u_driver_VGA/vcnt_reg[7]/Q
                         net (fo=10, routed)          0.705     2.823    u_driver_VGA/vcnt_reg_n_0_[7]
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.301     3.124 r  u_driver_VGA/vga_vs_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.462     3.586    u_driver_VGA/vga_vs_OBUF_inst_i_3_n_0
    SLICE_X2Y9           LUT6 (Prop_lut6_I2_O)        0.124     3.710 r  u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3/O
                         net (fo=2, routed)           0.815     4.525    u_driver_VGA/vga_rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X4Y6           LUT6 (Prop_lut6_I0_O)        0.124     4.649 f  u_driver_VGA/addra[0]_i_6/O
                         net (fo=158, routed)         0.804     5.452    u_driver_VGA/addra[0]_i_6_n_0
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.124     5.576 f  u_driver_VGA/addra[0]_i_5/O
                         net (fo=15, routed)          1.357     6.934    u_driver_VGA/vcnt_reg[0]_0
    SLICE_X7Y1           LUT1 (Prop_lut1_I0_O)        0.124     7.058 r  u_driver_VGA/addra[8]_i_26/O
                         net (fo=4, routed)           1.196     8.254    u_driver_VGA/addra[8]_i_26_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.834 r  u_driver_VGA/douta0_reg[11]_i_50__0/CO[3]
                         net (fo=1, routed)           0.000     8.834    tank1_control/douta0_reg[11]_i_12__0_0[0]
    SLICE_X9Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.948 r  tank1_control/douta0_reg[11]_i_29__0/CO[3]
                         net (fo=1, routed)           0.000     8.948    tank1_control/douta0_reg[11]_i_29__0_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.105 f  tank1_control/douta0_reg[11]_i_12__0/CO[1]
                         net (fo=28, routed)          0.744     9.849    tank1_control/y_rel_pos_out_reg[4]_0[0]
    SLICE_X12Y7          LUT3 (Prop_lut3_I0_O)        0.321    10.170 r  tank1_control/douta0[11]_i_3__0/O
                         net (fo=1, routed)           0.452    10.622    tank1_control/douta0[11]_i_3__0_n_0
    SLICE_X12Y7          LUT6 (Prop_lut6_I1_O)        0.328    10.950 r  tank1_control/douta0[11]_i_1__0/O
                         net (fo=25, routed)          1.371    12.321    tank1_display/E[0]
    SLICE_X7Y1           FDRE                                         r  tank1_display/addra_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.202    20.202 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.202 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.460    21.662    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.533 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    20.114    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.205 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         1.518    21.723    tank1_display/clk
    SLICE_X7Y1           FDRE                                         r  tank1_display/addra_reg[1]/C
                         clock pessimism              0.079    21.802    
                         clock uncertainty           -0.144    21.659    
    SLICE_X7Y1           FDRE (Setup_fdre_C_CE)      -0.205    21.454    tank1_display/addra_reg[1]
  -------------------------------------------------------------------
                         required time                         21.454    
                         arrival time                         -12.321    
  -------------------------------------------------------------------
                         slack                                  9.133    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 tank1_display/addra_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.956%)  route 0.230ns (62.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.567     0.569    tank1_display/clk
    SLICE_X11Y0          FDRE                                         r  tank1_display/addra_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDRE (Prop_fdre_C_Q)         0.141     0.710 r  tank1_display/addra_reg[8]/Q
                         net (fo=3, routed)           0.230     0.940    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878     0.880    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.646    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.829    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 mytank_display/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.290%)  route 0.259ns (64.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.562     0.564    mytank_display/clk_out1
    SLICE_X11Y15         FDRE                                         r  mytank_display/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y15         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  mytank_display/addra_reg[0]/Q
                         net (fo=3, routed)           0.259     0.963    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y3          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.869     0.871    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.234     0.637    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.820    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 tank1_display/addra_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.496%)  route 0.222ns (57.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.567     0.569    tank1_display/clk
    SLICE_X8Y1           FDRE                                         r  tank1_display/addra_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  tank1_display/addra_reg[4]/Q
                         net (fo=3, routed)           0.222     0.955    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878     0.880    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.809    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 tank1_display/addra_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.277%)  route 0.224ns (57.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.567     0.569    tank1_display/clk
    SLICE_X8Y1           FDRE                                         r  tank1_display/addra_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y1           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  tank1_display/addra_reg[3]/Q
                         net (fo=3, routed)           0.224     0.957    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878     0.880    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.809    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/douta0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.563    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y16          FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          0.098     0.801    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.846 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.000     0.846    mytank_display/douta[8]
    SLICE_X8Y16          FDRE                                         r  mytank_display/douta0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.829     0.831    mytank_display/clk_out1
    SLICE_X8Y16          FDRE                                         r  mytank_display/douta0_reg[8]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.121     0.697    mytank_display/douta0_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 tank1_display/addra_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.012%)  route 0.226ns (57.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.567     0.569    tank1_display/clk
    SLICE_X8Y0           FDRE                                         r  tank1_display/addra_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y0           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  tank1_display/addra_reg[5]/Q
                         net (fo=3, routed)           0.226     0.959    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878     0.880    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.809    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/douta0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.563    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y16          FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.704 f  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=12, routed)          0.100     0.803    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y16          LUT5 (Prop_lut5_I2_O)        0.045     0.848 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     0.848    mytank_display/douta[6]
    SLICE_X8Y16          FDRE                                         r  mytank_display/douta0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.829     0.831    mytank_display/clk_out1
    SLICE_X8Y16          FDRE                                         r  mytank_display/douta0_reg[6]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.121     0.697    mytank_display/douta0_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.848    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 tank1_display/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.344%)  route 0.233ns (58.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.567     0.569    tank1_display/clk
    SLICE_X8Y2           FDRE                                         r  tank1_display/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.733 r  tank1_display/addra_reg[7]/Q
                         net (fo=3, routed)           0.233     0.965    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.878     0.880    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.626    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.809    tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mytank_display/douta0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/VGA_data_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.560     0.562    mytank_display/clk_out1
    SLICE_X9Y17          FDRE                                         r  mytank_display/douta0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  mytank_display/douta0_reg[5]/Q
                         net (fo=1, routed)           0.117     0.819    mytank_display/douta0[5]
    SLICE_X10Y17         FDSE                                         r  mytank_display/VGA_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.828     0.830    mytank_display/clk_out1
    SLICE_X10Y17         FDSE                                         r  mytank_display/VGA_data_reg[5]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X10Y17         FDSE (Hold_fdse_C_D)         0.063     0.659    mytank_display/VGA_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Destination:            mytank_display/douta0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.101ns period=20.202ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.482%)  route 0.112ns (37.518%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.551     0.551    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.561     0.563    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X9Y16          FDRE                                         r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=12, routed)          0.112     0.815    mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.045     0.860 r  mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.860    mytank_display/douta[4]
    SLICE_X8Y16          FDRE                                         r  mytank_display/douta0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.819     0.819    A/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  A/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    A/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  A/inst/clkout1_buf/O
                         net (fo=122, routed)         0.829     0.831    mytank_display/clk_out1
    SLICE_X8Y16          FDRE                                         r  mytank_display/douta0_reg[4]/C
                         clock pessimism             -0.255     0.576    
    SLICE_X8Y16          FDRE (Hold_fdre_C_D)         0.121     0.697    mytank_display/douta0_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.101 }
Period(ns):         20.202
Sources:            { A/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y3      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y3      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y4      mytank_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB36_X0Y1      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y5      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.202      17.626     RAMB18_X0Y5      tank1_display/UUT1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.202      193.158    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X8Y15      mytank_display/VGA_data_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X8Y15      mytank_display/VGA_data_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[10]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y18     mytank_display/VGA_data_reg[11]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X10Y17     mytank_display/VGA_data_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X8Y15      mytank_display/VGA_data_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.101      9.601      SLICE_X8Y15      mytank_display/VGA_data_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { A/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    A/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  A/inst/mmcm_adv_inst/CLKFBOUT



