// Seed: 1104905470
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_3
  );
  logic id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2
  );
  inout wor id_2;
  input wire id_1;
  assign id_2 = 1'd0;
  assign id_3 = id_2;
endmodule
