// megafunction wizard: %LPM_COMPARE%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: LPM_COMPARE 

// ============================================================
// File Name: CMP32_ZERO.v
// Megafunction Name(s):
// 			LPM_COMPARE
//
// Simulation Library Files(s):
// 			lpm
// ============================================================
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 13.1.0 Build 162 10/23/2013 SJ Web Edition
// ************************************************************


//Copyright (C) 1991-2013 Altera Corporation
//Your use of Altera Corporation's design tools, logic functions 
//and other software and tools, and its AMPP partner logic 
//functions, and any output files from any of the foregoing 
//(including device programming or simulation files), and any 
//associated documentation or information are expressly subject 
//to the terms and conditions of the Altera Program License 
//Subscription Agreement, Altera MegaCore Function License 
//Agreement, or other applicable license agreement, including, 
//without limitation, that your use is for the sole purpose of 
//programming logic devices manufactured by Altera and sold by 
//Altera or its authorized distributors.  Please refer to the 
//applicable agreement for further details.


//lpm_compare DEVICE_FAMILY="Cyclone III" LPM_REPRESENTATION="UNSIGNED" LPM_WIDTH=32 ONE_INPUT_IS_CONSTANT="YES" aeb dataa datab
//VERSION_BEGIN 13.1 cbx_cycloneii 2013:10:23:18:05:48:SJ cbx_lpm_add_sub 2013:10:23:18:05:48:SJ cbx_lpm_compare 2013:10:23:18:05:48:SJ cbx_mgl 2013:10:23:18:06:54:SJ cbx_stratix 2013:10:23:18:05:48:SJ cbx_stratixii 2013:10:23:18:05:48:SJ  VERSION_END
// synthesis VERILOG_INPUT_VERSION VERILOG_2001
// altera message_off 10463


//synthesis_resources = 
//synopsys translate_off
`timescale 1 ps / 1 ps
//synopsys translate_on
module  CMP32_ZERO_cmpr
	( 
	aeb,
	dataa,
	datab) /* synthesis synthesis_clearbox=1 */;
	output   aeb;
	input   [31:0]  dataa;
	input   [31:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
`endif
	tri0   [31:0]  dataa;
	tri0   [31:0]  datab;
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
`endif

	wire  [0:0]  aeb_result_wire;
	wire  [0:0]  aneb_result_wire;
	wire  [83:0]  data_wire;
	wire  eq_wire;

	assign
		aeb = eq_wire,
		aeb_result_wire = (~ aneb_result_wire),
		aneb_result_wire = (((data_wire[0] | data_wire[1]) | data_wire[2]) | data_wire[3]),
		data_wire = {datab[31], dataa[31], datab[30], dataa[30], datab[29], dataa[29], datab[28], dataa[28], datab[27], dataa[27], datab[26], dataa[26], datab[25], dataa[25], datab[24], dataa[24], datab[23], dataa[23], datab[22], dataa[22], datab[21], dataa[21], datab[20], dataa[20], datab[19], dataa[19], datab[18], dataa[18], datab[17], dataa[17], datab[16], dataa[16], datab[15], dataa[15], datab[14], dataa[14], datab[13], dataa[13], datab[12], dataa[12], datab[11], dataa[11], datab[10], dataa[10], datab[9], dataa[9], datab[8], dataa[8], datab[7], dataa[7], datab[6], dataa[6], datab[5], dataa[5], datab[4], dataa[4], datab[3], dataa[3], datab[2], dataa[2], datab[1], dataa[1], datab[0], dataa[0], ((data_wire[80] ^ data_wire[81]) | (data_wire[82] ^ data_wire[83])), ((data_wire[76] ^ data_wire[77]) | (data_wire[78] ^ data_wire[79])), ((data_wire[72] ^ data_wire[73]) | (data_wire[74] ^ data_wire[75])), ((data_wire[68] ^ data_wire[69]) | (data_wire[70] ^ data_wire[71])), ((data_wire[64] ^ data_wire[65]) | (data_wire[66] ^ data_wire[67])), ((data_wire[60] ^ data_wire[61]) | (data_wire[62] ^ data_wire[63])), ((data_wire[56] ^ data_wire[57]) | (data_wire[58] ^ data_wire[59])), ((data_wire[52] ^ data_wire[53]) | (data_wire[54] ^ data_wire[55])), ((data_wire[48] ^ data_wire[49]) | (data_wire[50] ^ data_wire[51])), ((data_wire[44] ^ data_wire[45]) | (data_wire[46] ^ data_wire[47])), ((data_wire[40] ^ data_wire[41]) | (data_wire[42] ^ data_wire[43])), ((data_wire[36] ^ data_wire[37]) | (data_wire[38] ^ data_wire[39])), ((data_wire[32] ^ data_wire[33]) | (data_wire[34] ^ data_wire[35])), ((data_wire[28] ^ data_wire[29]) | (data_wire[30] ^ data_wire[31])), ((data_wire[24] ^ data_wire[25]) | (data_wire[26] ^ data_wire[27])), ((data_wire[20] ^ data_wire[21]) | (data_wire[22] ^ data_wire[23])), ((data_wire[16] | data_wire[17]) | (data_wire[18] | data_wire[19])), (((data_wire[12] | data_wire[13]) | data_wire[14]) | data_wire[15]), (((data_wire[8] | data_wire[9]) | data_wire[10]) | data_wire[11]), (((data_wire[4] | data_wire[5]) | data_wire[6]
) | data_wire[7])},
		eq_wire = aeb_result_wire;
endmodule //CMP32_ZERO_cmpr
//VALID FILE


// synopsys translate_off
`timescale 1 ps / 1 ps
// synopsys translate_on
module CMP32_ZERO (
	dataa,
	aeb)/* synthesis synthesis_clearbox = 1 */;

	input	[31:0]  dataa;
	output	  aeb;

	wire  sub_wire0;
	wire [31:0] sub_wire1 = 32'h00000000;
	wire  aeb = sub_wire0;

	CMP32_ZERO_cmpr	CMP32_ZERO_cmpr_component (
				.dataa (dataa),
				.datab (sub_wire1),
				.aeb (sub_wire0));

endmodule

// ============================================================
// CNX file retrieval info
// ============================================================
// Retrieval info: PRIVATE: AeqB NUMERIC "1"
// Retrieval info: PRIVATE: AgeB NUMERIC "0"
// Retrieval info: PRIVATE: AgtB NUMERIC "0"
// Retrieval info: PRIVATE: AleB NUMERIC "0"
// Retrieval info: PRIVATE: AltB NUMERIC "0"
// Retrieval info: PRIVATE: AneB NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone III"
// Retrieval info: PRIVATE: LPM_PIPELINE NUMERIC "0"
// Retrieval info: PRIVATE: Latency NUMERIC "0"
// Retrieval info: PRIVATE: PortBValue NUMERIC "0"
// Retrieval info: PRIVATE: Radix NUMERIC "10"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "1"
// Retrieval info: PRIVATE: SignedCompare NUMERIC "0"
// Retrieval info: PRIVATE: aclr NUMERIC "0"
// Retrieval info: PRIVATE: clken NUMERIC "0"
// Retrieval info: PRIVATE: isPortBConstant NUMERIC "1"
// Retrieval info: PRIVATE: nBit NUMERIC "32"
// Retrieval info: PRIVATE: new_diagram STRING "1"
// Retrieval info: LIBRARY: lpm lpm.lpm_components.all
// Retrieval info: CONSTANT: LPM_HINT STRING "ONE_INPUT_IS_CONSTANT=YES"
// Retrieval info: CONSTANT: LPM_REPRESENTATION STRING "UNSIGNED"
// Retrieval info: CONSTANT: LPM_TYPE STRING "LPM_COMPARE"
// Retrieval info: CONSTANT: LPM_WIDTH NUMERIC "32"
// Retrieval info: USED_PORT: aeb 0 0 0 0 OUTPUT NODEFVAL "aeb"
// Retrieval info: USED_PORT: dataa 0 0 32 0 INPUT NODEFVAL "dataa[31..0]"
// Retrieval info: CONNECT: @dataa 0 0 32 0 dataa 0 0 32 0
// Retrieval info: CONNECT: @datab 0 0 32 0 0 0 0 32 0
// Retrieval info: CONNECT: aeb 0 0 0 0 @aeb 0 0 0 0
// Retrieval info: GEN_FILE: TYPE_NORMAL CMP32_ZERO.vhd TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL CMP32_ZERO.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL CMP32_ZERO.cmp TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL CMP32_ZERO.bsf TRUE
// Retrieval info: GEN_FILE: TYPE_NORMAL CMP32_ZERO_inst.vhd FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL CMP32_ZERO_syn.v TRUE
// Retrieval info: LIB_FILE: lpm
