---
layout: default
title: "Career Summary"
description: "Cross-disciplinary career summary in semiconductors, control, inkjet, and education"
---

---

# ðŸ› ï¸ Career Summary

[![Back to Samizo-AITL Portal](https://img.shields.io/badge/Back%20to-Samizo--AITL%20Portal-brightgreen)](https://samizo-aitl.github.io/)

Shinichi Samizo is an engineer who has continuously deepened his expertise from  
**control theory & electromagnetic analysis**, through **semiconductor device development**  
and **PZT actuators**, to the **commercialization of PrecisionCore printheads** â€”  
evolving from **technology â†’ systems â†’ education**.

---

## ðŸ“˜ Career Phases

### âš¡ Phase 0ï½œControl Design & Electromagnetic Analysis (1994â€“1997)
- Experienced **control design using MATLAB / Simulink** as an undergraduate.  
  [ðŸ“˜ Digital Hâˆž Control](https://samizo-aitl.github.io/EduController/part04_digital/theory/06_digital_hinf_control.html)

- Graduate research in **electromagnetic field analysis**.  
  **Episode: Thin-Film Microreactor Analysis (1996â€“1997)**  
  Analyzed DC-DC converter reactors using ferrite-based magnetic materials and Al spiral coil structures.  
  Presented **guidelines for Q-factor degradation and Al/Cu material selection at 500kHzâ€“1MHz**.  
  [ðŸ”¬ Thin-Film Microreactor 1996](https://samizo-aitl.github.io/Edusemi-Plus/archive/in1996/thinfilm_microreactor/)

---

### ðŸ’¾ Phase 1ï½œSemiconductor Device Development (1997â€“2006)
- **1997**: Joined Seiko Epson Corporation.  
  Engaged in **logic, memory, and high-voltage process integration** (0.35â€“0.18Î¼m generations).

- **DRAM/VSRAM Technology Archive**  
  Participated in ramp-up of 0.25Âµm DRAM (1998) and VSRAM (2001).  
  **Led process setup, defect analysis, and yield improvement.**  
  [ðŸ“Ž DRAM/VSRAM Technology Archive](https://samizo-aitl.github.io/Edusemi-Plus/archive/paper/dram_vsram/)  
  *Documentation of ramp-up activities for DRAM and VSRAM, including process setup methods, case studies of defect analysis, and yield improvement practices.*

- Developed **high-voltage embedded technology (30V transistors)**, applied to a-TFT driver ICs.  
  - [âš™ï¸ 0.18Î¼m CMOS Embedded Front-End Process](https://samizo-aitl.github.io/Edusemi-v4x/chapter3_process_evolution/docs/0.18um_1.8V_3.3V_5V)  
    *Developed high-voltage embedded front-end technology (30V devices) integrated into standard CMOS flow, applied to a-TFT driver ICs.*
  - [ðŸ“‘ LCD Driver IC Specification](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter2_high_voltage_devices/lcd_driver)  
    *Specification for LCD Panel Driver IC (concept model: power rails, I/Os, gamma reference, temperature compensation, timing, pixel circuit).*  
    
---

### ðŸŽ›ï¸ Phase 2ï½œPiezoelectric Materials & Actuators (2007â€“2012)
- Started with **PZT process evaluation for FeRAM**, later applied to thin-film piezo actuators.  
  [ðŸ”§ 0.18Î¼m FeRAM Process Flow](https://samizo-aitl.github.io/Edusemi-v4x/d_chapter1_memory_technologies/doc_FeRAM/0.18um_FeRAM_ProcessFlow)

- Contributed to **structural analysis and reliability evaluation of PZT films**, establishing the foundation of **PrecisionCore technology**.

- Overcame thin-film reliability issues through **defect analysis and surface treatment optimization**.

---

### ðŸ–¨ï¸ Phase 3ï½œPrecisionCore Commercialization & Education (2012â€“)
- Led **COF implementation and driver IC integration** for PrecisionCore printheads.  
  [ðŸ”¥ SystemDK: Thermal / Stress / Noise Constraints](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter2a_systemdk/)

- Responsible for **scheduling and execution** from development to mass production.

- Promoted **BOM management, ISO training, and knowledge transfer**, transforming them into structured educational content.  
  [ðŸ“‘ Design-to-Mass Production Ordering Flow](https://samizo-aitl.github.io/EduMecha/08_production_process/production_process_flow.html)

---

## ðŸŽ¯ Current Activities
- Building and sharing **Samizo-AITL**, an open framework for education, prompt design, and AI-integrated control.

- Publishing structured educational resources integrating experiences from **semiconductors, control, and inkjet**.  
  [ðŸ“„ FinFET / GAA Node Parameter Comparison](https://samizo-aitl.github.io/Edusemi-v4x/f_chapter1_finfet_gaa/appendixf1_05_node_params)

---

### ðŸ“‘ Papers & Research Works

#### ðŸ§© Historical Case Study: 0.25-Âµm DRAM & VSRAM  
**Case study of 0.25 Âµm DRAM ramp-up and VSRAM mass production.**  
Analyzes process transfer at Epsonâ€™s Sakata Fab, yield-improvement cycles, and defect analysis.  
Provides historical insights into process migration and mobile memory development.  
[ðŸ“„ DRAM & VSRAM History Paper (PDF)](../docs/dram_vsram_history.pdf)

#### ðŸ§ª Historical Case Study on Ti Silicide (TiSiâ‚‚) Reliability Issues  
**Reliability study of TiSiâ‚‚ phase-transition instability at 0.25 Âµm CMOS.**  
Examines incomplete C49â†’C54 transformation, boron absorption, and SRAM yield loss.  
Highlights redundancy limitations, etch/RTA countermeasures, and scaling risks.  
[ðŸ“„ TiSiâ‚‚ Reliability Case Paper (PDF)](../docs/tisalicide_case.pdf)

#### ðŸŽ¯ Process-Based Differentiation for Analog CMOS  
**Process-based approach reducing MOSFET 1/f noise by >50% at 0.18 Âµm CMOS.**  
Uses epi substrate, optimized doping, oxide control, Hâ‚‚ annealing, and geometry tuning.  
Demonstrates robustness across temperature/aging, with impact on analog/sensor ICs.  
[ðŸ“„ CMOS 0.18 Âµm Noise Reduction Paper (PDF)](../docs/cmos018_noise.pdf)

#### ðŸ”‹ Low-Cost Integration of 1.8-V FeFET on 0.18-Âµm CMOS  
**FeFET integrated into 0.18 Âµm CMOS with +1 mask and ALD process.**  
Shows endurance >10âµ cycles and retention >10 years at 85 Â°C.  
Enables IoT/automotive non-volatile memory for backup and secure key storage.  
[ðŸ“„ FeFET CMOS Reliability Paper (PDF)](../docs/fefet_cmos018_reliability.pdf)

#### âš¡ On-Chip Magnetic-Laminated Inductor in 0.18-Âµm CMOS  
**On-chip laminated inductor with PGS integrated into 0.18 Âµm CMOS.**  
Implemented in hybrid Buckâ€“LDO regulator achieving >80% efficiency and wideband response.  
Provides competitive alternative to external inductors for IoT and automotive SoCs.  
[ðŸ“„ CMOS018 Inductor + LDO Paper (PDF)](../docs/cmos018_inductor_ldo.pdf)

#### ðŸ–¨ï¸ Inkjet Tutorial Paper  
**Comprehensive tutorial on inkjet principles, materials, and applications.**  
Covers actuation modes, droplet physics, ink chemistry, system/device design, and analysis.  
Outlines future directions: Pb-free piezoelectrics, low-voltage actuation, and bio-integration.  
[ðŸ“„ Inkjet Tutorial Paper (PDF)](../docs/inkjet_tutorial.pdf)

#### ðŸŒŠ ScAlN MEMS Ultrasonic Sensor Study  
**Pb-free ScAlN MEMS integrated with 65 nm SiGe CMOS via SiP.**  
Demonstrates eco-friendly, high-sensitivity ultrasonic MEMS arrays.  
Targets next-generation medical imaging and non-destructive sensing.  
[ðŸ“„ ScAlN Ultrasonic Paper (PDF)](../docs/scaln_ultrasonic.pdf)

#### ðŸ–¨ï¸ KNN Bio-Inkjet Printing Study  
**Bio-Inkjet system using Pb-free KNN actuators under Â±50 V drive.**  
Achieves picoliter-scale droplet generation for biological samples.  
Enables safe, sustainable bio-printing of cells and proteins.  
[ðŸ“„ Bio-Inkjet Paper (PDF)](../docs/bioinkjet_knn.pdf)

#### ðŸ–¥ï¸ SystemDK for 3D-IC  
**Constraint-driven DTCO framework integrating multi-physics into EDA.**  
Maps FEM thermal/stress and EMI analysis into STA/placement constraints.  
Validated on TSV stacks: 87% slack recovery, 11 Â°C hotspot reduction, 23% eye-opening gain.  
[ðŸ“„ SystemDK for 3D-IC Paper (PDF)](../docs/systemdk_3dic.pdf)

#### ðŸ’¾ LPDDR+FeRAM Chiplet Integration  
**Hybrid memory combining low-power LPDDR with FeRAM chiplets.**  
SystemDK co-design enables reduced standby power and instant resume.  
Applies to IoT/automotive systems requiring efficient, reliable memory.  
[ðŸ“„ LPDDR+FeRAM Integration (PDF)](../docs/LPDDR_FeRAM.pdf)

#### ðŸ“˜ Educational Tutorial Paper on CFET  
**Educational overview of Complementary FET (CFET) technology.**  
Reviews device evolution: Planar â†’ FinFET â†’ GAA â†’ CFET.  
Highlights design/manufacturing challenges and teaching applications.  
[ðŸ“„ CFET Tutorial Paper (PDF)](../docs/cfet_tutorial_main.pdf)

#### ðŸ–¥ï¸ SystemDK with AITL Paper  
**Runtime-aware DTCO framework with PID+FSM+LLM control loops.**  
Real-time compensation of RC delay, thermal, and EMI variability.  
Reduces guardbands and enhances sub-2nm reliability.  
[ðŸ“„ SystemDK+AITL Main Paper (PDF)](../docs/systemdk_aitl2025.pdf)

#### âš™ï¸ Control-Integrated CFET Study  
**Proof-of-concept for cross-layer CFET control.**  
Applies PID+FSM+LLM for delay and thermal compensation in nanoscale nodes.  
Demonstrates dynamic reliability improvement in sub-2nm ICs.  
[ðŸ“„ CFET Control Main Paper (PDF)](../docs/cfet_ctrl2025.pdf)

#### ðŸ¤– Humanoid Control Architecture Research  
**Control framework integrating LLM, FSM, PID, and state-space methods.**  
Validated via cross-node SoC and SystemDK co-design.  
Supports next-generation humanoid robots with adaptive control.  
[ðŸ“„ Humanoid TCST Paper (PDF)](../docs/humanoid_tcst2025.pdf)

#### ðŸš€ AITL on Space  
**Adaptive Intelligent Triple-Layer (AITL) control with Tri-NVM hierarchy.**  
Combines Hâˆž control, FSM, and AI re-design on 22 nm FDSOI SoC.  
Enables long-duration spacecraft autonomy and reliability.  
[ðŸ“„ AITL on Space Main Paper (PDF)](../docs/aitl_space.pdf)

#### âœˆï¸ SkyEdge High-Altitude Drone Platform  
**Reference design for secure high-altitude UAV with Hâˆž control.**  
Features sensor fusion, variable-pitch rotor, PQC security, and FSM/LLM control.  
Ensures robust performance and reliable operation up to 10 km.  
[ðŸ“„ SkyEdge Drone Paper (PDF)](../docs/skyedge_drone.pdf)

#### ðŸ§® Post-CFET Device Architectures  
**Comprehensive survey of post-CFET device architectures (2030â€“2045).**  
Compares 2D FETs, monolithic 3D, spintronics, and quantum devices.  
Provides roadmap on materials, integration, reliability, and EDA/PDK needs.  
[ðŸ“„ Post-CFET Main Paper (PDF)](../docs/post_cfet.pdf)

---

> âš ï¸ **Note**  
> The process information described here is based on **conceptual models for educational purposes**  
> and is not related to actual manufacturing flows or confidential data.
