#######################################################
#                                                     
#  Innovus Command Logging File                     
#  Created on Sun Mar 12 22:31:00 2023                
#                                                     
#######################################################

#@(#)CDS: Innovus v19.16-s053_1 (64bit) 08/31/2020 13:16 (Linux 2.6.32-431.11.2.el6.x86_64)
#@(#)CDS: NanoRoute 19.16-s053_1 NR200827-1939/19_16-UB (database version 18.20, 510.7.1) {superthreading v1.53}
#@(#)CDS: AAE 19.16-s019 (64bit) 08/31/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
#@(#)CDS: CTE 19.16-s019_1 () Aug 22 2020 00:37:42 ( )
#@(#)CDS: SYNTECH 19.16-s010_1 () Aug 17 2020 09:10:13 ( )
#@(#)CDS: CPE v19.16-s038
#@(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)

alias fs set top_design fifo1_sram
alias f set top_design fifo1
alias o set top_design ORCA_TOP
alias e set top_design ExampleRocketSystem
set_table_style -name report_timing -max_widths { 8,6,23,70} -no_frame_fix_width
set_global report_timing_format  {delay arrival slew cell hpin}
set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
suppressMessage ENCEXT-2799
win
e
setMultiCpuUsage -localCpu 4
set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
set search_path {}
set init_lef_file {../../cadence_cap_tech/tech.lef saed32nm_rvt_1p9m.lef saed32nm_hvt_1p9m.lef saed32nm_lvt_1p9m.lef saed32_PLL.lef}
set init_mmmc_file mmmc.tcl
set init_design_netlisttype Verilog
set init_verilog ../../syn/outputs/ExampleRocketSystem.genus.vg
set init_top_cell ExampleRocketSystem
set init_pwr_net VDD
set init_gnd_net VSS
init_design
all_constraint_modes -active
set_interactive_constraint_modes [all_constraint_modes -active]
floorPlan -s 1850 1380 10 10 10 10 -flip s -coreMarginsBy io
setNanoRouteMode -drouteEndIteration 10
setPinAssignMode -pinEditInBatch true
get_message -id GLOBAL-100 -suppress
get_message -id GLOBAL-100 -suppress
editPin -edge 3 -pin {clock reset debug_clockeddmi_dmi_req_ready debug_clockeddmi_dmi_req_valid debug_clockeddmi_dmi_req_bits_addr[6] debug_clockeddmi_dmi_req_bits_addr[5] debug_clockeddmi_dmi_req_bits_addr[4] debug_clockeddmi_dmi_req_bits_addr[3] debug_clockeddmi_dmi_req_bits_addr[2] debug_clockeddmi_dmi_req_bits_addr[1] debug_clockeddmi_dmi_req_bits_addr[0] debug_clockeddmi_dmi_req_bits_data[31] debug_clockeddmi_dmi_req_bits_data[30] debug_clockeddmi_dmi_req_bits_data[29] debug_clockeddmi_dmi_req_bits_data[28] debug_clockeddmi_dmi_req_bits_data[27] debug_clockeddmi_dmi_req_bits_data[26] debug_clockeddmi_dmi_req_bits_data[25] debug_clockeddmi_dmi_req_bits_data[24] debug_clockeddmi_dmi_req_bits_data[23] debug_clockeddmi_dmi_req_bits_data[22] debug_clockeddmi_dmi_req_bits_data[21] debug_clockeddmi_dmi_req_bits_data[20] debug_clockeddmi_dmi_req_bits_data[19] debug_clockeddmi_dmi_req_bits_data[18] debug_clockeddmi_dmi_req_bits_data[17] debug_clockeddmi_dmi_req_bits_data[16] debug_clockeddmi_dmi_req_bits_data[15] debug_clockeddmi_dmi_req_bits_data[14] debug_clockeddmi_dmi_req_bits_data[13] debug_clockeddmi_dmi_req_bits_data[12] debug_clockeddmi_dmi_req_bits_data[11] debug_clockeddmi_dmi_req_bits_data[10] debug_clockeddmi_dmi_req_bits_data[9] debug_clockeddmi_dmi_req_bits_data[8] debug_clockeddmi_dmi_req_bits_data[7] debug_clockeddmi_dmi_req_bits_data[6] debug_clockeddmi_dmi_req_bits_data[5] debug_clockeddmi_dmi_req_bits_data[4] debug_clockeddmi_dmi_req_bits_data[3] debug_clockeddmi_dmi_req_bits_data[2] debug_clockeddmi_dmi_req_bits_data[1] debug_clockeddmi_dmi_req_bits_data[0] debug_clockeddmi_dmi_req_bits_op[1] debug_clockeddmi_dmi_req_bits_op[0] debug_clockeddmi_dmi_resp_ready debug_clockeddmi_dmi_resp_valid debug_clockeddmi_dmi_resp_bits_data[31] debug_clockeddmi_dmi_resp_bits_data[30] debug_clockeddmi_dmi_resp_bits_data[29] debug_clockeddmi_dmi_resp_bits_data[28] debug_clockeddmi_dmi_resp_bits_data[27] debug_clockeddmi_dmi_resp_bits_data[26] debug_clockeddmi_dmi_resp_bits_data[25] debug_clockeddmi_dmi_resp_bits_data[24] debug_clockeddmi_dmi_resp_bits_data[23] debug_clockeddmi_dmi_resp_bits_data[22] debug_clockeddmi_dmi_resp_bits_data[21] debug_clockeddmi_dmi_resp_bits_data[20] debug_clockeddmi_dmi_resp_bits_data[19] debug_clockeddmi_dmi_resp_bits_data[18] debug_clockeddmi_dmi_resp_bits_data[17] debug_clockeddmi_dmi_resp_bits_data[16] debug_clockeddmi_dmi_resp_bits_data[15] debug_clockeddmi_dmi_resp_bits_data[14] debug_clockeddmi_dmi_resp_bits_data[13] debug_clockeddmi_dmi_resp_bits_data[12] debug_clockeddmi_dmi_resp_bits_data[11] debug_clockeddmi_dmi_resp_bits_data[10] debug_clockeddmi_dmi_resp_bits_data[9] debug_clockeddmi_dmi_resp_bits_data[8] debug_clockeddmi_dmi_resp_bits_data[7] debug_clockeddmi_dmi_resp_bits_data[6] debug_clockeddmi_dmi_resp_bits_data[5] debug_clockeddmi_dmi_resp_bits_data[4] debug_clockeddmi_dmi_resp_bits_data[3] debug_clockeddmi_dmi_resp_bits_data[2] debug_clockeddmi_dmi_resp_bits_data[1] debug_clockeddmi_dmi_resp_bits_data[0] debug_clockeddmi_dmi_resp_bits_resp[1] debug_clockeddmi_dmi_resp_bits_resp[0] debug_clockeddmi_dmiClock debug_clockeddmi_dmiReset debug_ndreset debug_dmactive interrupts[1] interrupts[0] mem_axi4_0_aw_ready mem_axi4_0_aw_valid mem_axi4_0_aw_bits_id[3] mem_axi4_0_aw_bits_id[2] mem_axi4_0_aw_bits_id[1] mem_axi4_0_aw_bits_id[0] mem_axi4_0_aw_bits_addr[31] mem_axi4_0_aw_bits_addr[30] mem_axi4_0_aw_bits_addr[29] mem_axi4_0_aw_bits_addr[28] mem_axi4_0_aw_bits_addr[27] mem_axi4_0_aw_bits_addr[26] mem_axi4_0_aw_bits_addr[25] mem_axi4_0_aw_bits_addr[24] mem_axi4_0_aw_bits_addr[23] mem_axi4_0_aw_bits_addr[22] mem_axi4_0_aw_bits_addr[21] mem_axi4_0_aw_bits_addr[20] mem_axi4_0_aw_bits_addr[19] mem_axi4_0_aw_bits_addr[18] mem_axi4_0_aw_bits_addr[17] mem_axi4_0_aw_bits_addr[16] mem_axi4_0_aw_bits_addr[15] mem_axi4_0_aw_bits_addr[14] mem_axi4_0_aw_bits_addr[13] mem_axi4_0_aw_bits_addr[12] mem_axi4_0_aw_bits_addr[11] mem_axi4_0_aw_bits_addr[10] mem_axi4_0_aw_bits_addr[9] mem_axi4_0_aw_bits_addr[8] mem_axi4_0_aw_bits_addr[7] mem_axi4_0_aw_bits_addr[6] mem_axi4_0_aw_bits_addr[5] mem_axi4_0_aw_bits_addr[4] mem_axi4_0_aw_bits_addr[3] mem_axi4_0_aw_bits_addr[2] mem_axi4_0_aw_bits_addr[1] mem_axi4_0_aw_bits_addr[0] mem_axi4_0_aw_bits_len[7] mem_axi4_0_aw_bits_len[6] mem_axi4_0_aw_bits_len[5] mem_axi4_0_aw_bits_len[4] mem_axi4_0_aw_bits_len[3] mem_axi4_0_aw_bits_len[2] mem_axi4_0_aw_bits_len[1] mem_axi4_0_aw_bits_len[0] mem_axi4_0_aw_bits_size[2] mem_axi4_0_aw_bits_size[1] mem_axi4_0_aw_bits_size[0] mem_axi4_0_aw_bits_burst[1] mem_axi4_0_aw_bits_burst[0] mem_axi4_0_aw_bits_lock mem_axi4_0_aw_bits_cache[3] mem_axi4_0_aw_bits_cache[2] mem_axi4_0_aw_bits_cache[1] mem_axi4_0_aw_bits_cache[0] mem_axi4_0_aw_bits_prot[2] mem_axi4_0_aw_bits_prot[1] mem_axi4_0_aw_bits_prot[0] mem_axi4_0_aw_bits_qos[3] mem_axi4_0_aw_bits_qos[2] mem_axi4_0_aw_bits_qos[1] mem_axi4_0_aw_bits_qos[0] mem_axi4_0_w_ready mem_axi4_0_w_valid mem_axi4_0_w_bits_data[63] mem_axi4_0_w_bits_data[62] mem_axi4_0_w_bits_data[61] mem_axi4_0_w_bits_data[60] mem_axi4_0_w_bits_data[59] mem_axi4_0_w_bits_data[58] mem_axi4_0_w_bits_data[57] mem_axi4_0_w_bits_data[56] mem_axi4_0_w_bits_data[55] mem_axi4_0_w_bits_data[54] mem_axi4_0_w_bits_data[53] mem_axi4_0_w_bits_data[52] mem_axi4_0_w_bits_data[51] mem_axi4_0_w_bits_data[50] mem_axi4_0_w_bits_data[49] mem_axi4_0_w_bits_data[48] mem_axi4_0_w_bits_data[47] mem_axi4_0_w_bits_data[46] mem_axi4_0_w_bits_data[45] mem_axi4_0_w_bits_data[44] mem_axi4_0_w_bits_data[43] mem_axi4_0_w_bits_data[42] mem_axi4_0_w_bits_data[41] mem_axi4_0_w_bits_data[40] mem_axi4_0_w_bits_data[39] mem_axi4_0_w_bits_data[38] mem_axi4_0_w_bits_data[37] mem_axi4_0_w_bits_data[36] mem_axi4_0_w_bits_data[35] mem_axi4_0_w_bits_data[34] mem_axi4_0_w_bits_data[33] mem_axi4_0_w_bits_data[32] mem_axi4_0_w_bits_data[31] mem_axi4_0_w_bits_data[30] mem_axi4_0_w_bits_data[29] mem_axi4_0_w_bits_data[28] mem_axi4_0_w_bits_data[27] mem_axi4_0_w_bits_data[26] mem_axi4_0_w_bits_data[25] mem_axi4_0_w_bits_data[24] mem_axi4_0_w_bits_data[23] mem_axi4_0_w_bits_data[22] mem_axi4_0_w_bits_data[21] mem_axi4_0_w_bits_data[20] mem_axi4_0_w_bits_data[19] mem_axi4_0_w_bits_data[18] mem_axi4_0_w_bits_data[17] mem_axi4_0_w_bits_data[16] mem_axi4_0_w_bits_data[15] mem_axi4_0_w_bits_data[14] mem_axi4_0_w_bits_data[13] mem_axi4_0_w_bits_data[12] mem_axi4_0_w_bits_data[11] mem_axi4_0_w_bits_data[10] mem_axi4_0_w_bits_data[9] mem_axi4_0_w_bits_data[8] mem_axi4_0_w_bits_data[7] mem_axi4_0_w_bits_data[6] mem_axi4_0_w_bits_data[5] mem_axi4_0_w_bits_data[4] mem_axi4_0_w_bits_data[3] mem_axi4_0_w_bits_data[2] mem_axi4_0_w_bits_data[1] mem_axi4_0_w_bits_data[0] mem_axi4_0_w_bits_strb[7] mem_axi4_0_w_bits_strb[6] mem_axi4_0_w_bits_strb[5] mem_axi4_0_w_bits_strb[4] mem_axi4_0_w_bits_strb[3] mem_axi4_0_w_bits_strb[2] mem_axi4_0_w_bits_strb[1] mem_axi4_0_w_bits_strb[0] mem_axi4_0_w_bits_last mem_axi4_0_b_ready mem_axi4_0_b_valid mem_axi4_0_b_bits_id[3] mem_axi4_0_b_bits_id[2] mem_axi4_0_b_bits_id[1] mem_axi4_0_b_bits_id[0] mem_axi4_0_b_bits_resp[1] mem_axi4_0_b_bits_resp[0] mem_axi4_0_ar_ready mem_axi4_0_ar_valid mem_axi4_0_ar_bits_id[3] mem_axi4_0_ar_bits_id[2] mem_axi4_0_ar_bits_id[1] mem_axi4_0_ar_bits_id[0] mem_axi4_0_ar_bits_addr[31] mem_axi4_0_ar_bits_addr[30] mem_axi4_0_ar_bits_addr[29] mem_axi4_0_ar_bits_addr[28] mem_axi4_0_ar_bits_addr[27] mem_axi4_0_ar_bits_addr[26] mem_axi4_0_ar_bits_addr[25] mem_axi4_0_ar_bits_addr[24] mem_axi4_0_ar_bits_addr[23] mem_axi4_0_ar_bits_addr[22] mem_axi4_0_ar_bits_addr[21] mem_axi4_0_ar_bits_addr[20] mem_axi4_0_ar_bits_addr[19] mem_axi4_0_ar_bits_addr[18] mem_axi4_0_ar_bits_addr[17] mem_axi4_0_ar_bits_addr[16] mem_axi4_0_ar_bits_addr[15] mem_axi4_0_ar_bits_addr[14] mem_axi4_0_ar_bits_addr[13] mem_axi4_0_ar_bits_addr[12] mem_axi4_0_ar_bits_addr[11] mem_axi4_0_ar_bits_addr[10] mem_axi4_0_ar_bits_addr[9] mem_axi4_0_ar_bits_addr[8] mem_axi4_0_ar_bits_addr[7] mem_axi4_0_ar_bits_addr[6] mem_axi4_0_ar_bits_addr[5] mem_axi4_0_ar_bits_addr[4] mem_axi4_0_ar_bits_addr[3] mem_axi4_0_ar_bits_addr[2] mem_axi4_0_ar_bits_addr[1] mem_axi4_0_ar_bits_addr[0] mem_axi4_0_ar_bits_len[7] mem_axi4_0_ar_bits_len[6] mem_axi4_0_ar_bits_len[5] mem_axi4_0_ar_bits_len[4] mem_axi4_0_ar_bits_len[3] mem_axi4_0_ar_bits_len[2] mem_axi4_0_ar_bits_len[1] mem_axi4_0_ar_bits_len[0] mem_axi4_0_ar_bits_size[2] mem_axi4_0_ar_bits_size[1] mem_axi4_0_ar_bits_size[0] mem_axi4_0_ar_bits_burst[1] mem_axi4_0_ar_bits_burst[0] mem_axi4_0_ar_bits_lock mem_axi4_0_ar_bits_cache[3] mem_axi4_0_ar_bits_cache[2] mem_axi4_0_ar_bits_cache[1] mem_axi4_0_ar_bits_cache[0] mem_axi4_0_ar_bits_prot[2] mem_axi4_0_ar_bits_prot[1] mem_axi4_0_ar_bits_prot[0] mem_axi4_0_ar_bits_qos[3] mem_axi4_0_ar_bits_qos[2] mem_axi4_0_ar_bits_qos[1] mem_axi4_0_ar_bits_qos[0] mem_axi4_0_r_ready mem_axi4_0_r_valid mem_axi4_0_r_bits_id[3] mem_axi4_0_r_bits_id[2] mem_axi4_0_r_bits_id[1] mem_axi4_0_r_bits_id[0] mem_axi4_0_r_bits_data[63] mem_axi4_0_r_bits_data[62] mem_axi4_0_r_bits_data[61] mem_axi4_0_r_bits_data[60] mem_axi4_0_r_bits_data[59] mem_axi4_0_r_bits_data[58] mem_axi4_0_r_bits_data[57] mem_axi4_0_r_bits_data[56] mem_axi4_0_r_bits_data[55] mem_axi4_0_r_bits_data[54] mem_axi4_0_r_bits_data[53] mem_axi4_0_r_bits_data[52] mem_axi4_0_r_bits_data[51] mem_axi4_0_r_bits_data[50] mem_axi4_0_r_bits_data[49] mem_axi4_0_r_bits_data[48] mem_axi4_0_r_bits_data[47] mem_axi4_0_r_bits_data[46] mem_axi4_0_r_bits_data[45] mem_axi4_0_r_bits_data[44] mem_axi4_0_r_bits_data[43] mem_axi4_0_r_bits_data[42] mem_axi4_0_r_bits_data[41] mem_axi4_0_r_bits_data[40] mem_axi4_0_r_bits_data[39] mem_axi4_0_r_bits_data[38] mem_axi4_0_r_bits_data[37] mem_axi4_0_r_bits_data[36] mem_axi4_0_r_bits_data[35] mem_axi4_0_r_bits_data[34] mem_axi4_0_r_bits_data[33] mem_axi4_0_r_bits_data[32] mem_axi4_0_r_bits_data[31] mem_axi4_0_r_bits_data[30] mem_axi4_0_r_bits_data[29] mem_axi4_0_r_bits_data[28] mem_axi4_0_r_bits_data[27] mem_axi4_0_r_bits_data[26] mem_axi4_0_r_bits_data[25] mem_axi4_0_r_bits_data[24] mem_axi4_0_r_bits_data[23] mem_axi4_0_r_bits_data[22] mem_axi4_0_r_bits_data[21] mem_axi4_0_r_bits_data[20] mem_axi4_0_r_bits_data[19] mem_axi4_0_r_bits_data[18] mem_axi4_0_r_bits_data[17] mem_axi4_0_r_bits_data[16] mem_axi4_0_r_bits_data[15] mem_axi4_0_r_bits_data[14] mem_axi4_0_r_bits_data[13] mem_axi4_0_r_bits_data[12] mem_axi4_0_r_bits_data[11] mem_axi4_0_r_bits_data[10] mem_axi4_0_r_bits_data[9] mem_axi4_0_r_bits_data[8] mem_axi4_0_r_bits_data[7] mem_axi4_0_r_bits_data[6] mem_axi4_0_r_bits_data[5] mem_axi4_0_r_bits_data[4] mem_axi4_0_r_bits_data[3] mem_axi4_0_r_bits_data[2] mem_axi4_0_r_bits_data[1] mem_axi4_0_r_bits_data[0] mem_axi4_0_r_bits_resp[1] mem_axi4_0_r_bits_resp[0] mem_axi4_0_r_bits_last mmio_axi4_0_aw_ready mmio_axi4_0_aw_valid mmio_axi4_0_aw_bits_id[3] mmio_axi4_0_aw_bits_id[2] mmio_axi4_0_aw_bits_id[1] mmio_axi4_0_aw_bits_id[0] mmio_axi4_0_aw_bits_addr[30] mmio_axi4_0_aw_bits_addr[29] mmio_axi4_0_aw_bits_addr[28] mmio_axi4_0_aw_bits_addr[27] mmio_axi4_0_aw_bits_addr[26] mmio_axi4_0_aw_bits_addr[25] mmio_axi4_0_aw_bits_addr[24] mmio_axi4_0_aw_bits_addr[23] mmio_axi4_0_aw_bits_addr[22] mmio_axi4_0_aw_bits_addr[21] mmio_axi4_0_aw_bits_addr[20] mmio_axi4_0_aw_bits_addr[19] mmio_axi4_0_aw_bits_addr[18] mmio_axi4_0_aw_bits_addr[17] mmio_axi4_0_aw_bits_addr[16] mmio_axi4_0_aw_bits_addr[15] mmio_axi4_0_aw_bits_addr[14] mmio_axi4_0_aw_bits_addr[13] mmio_axi4_0_aw_bits_addr[12] mmio_axi4_0_aw_bits_addr[11] mmio_axi4_0_aw_bits_addr[10] mmio_axi4_0_aw_bits_addr[9] mmio_axi4_0_aw_bits_addr[8] mmio_axi4_0_aw_bits_addr[7] mmio_axi4_0_aw_bits_addr[6] mmio_axi4_0_aw_bits_addr[5] mmio_axi4_0_aw_bits_addr[4] mmio_axi4_0_aw_bits_addr[3] mmio_axi4_0_aw_bits_addr[2] mmio_axi4_0_aw_bits_addr[1] mmio_axi4_0_aw_bits_addr[0] mmio_axi4_0_aw_bits_len[7] mmio_axi4_0_aw_bits_len[6] mmio_axi4_0_aw_bits_len[5] mmio_axi4_0_aw_bits_len[4] mmio_axi4_0_aw_bits_len[3] mmio_axi4_0_aw_bits_len[2] mmio_axi4_0_aw_bits_len[1] mmio_axi4_0_aw_bits_len[0] mmio_axi4_0_aw_bits_size[2] mmio_axi4_0_aw_bits_size[1] mmio_axi4_0_aw_bits_size[0] mmio_axi4_0_aw_bits_burst[1] mmio_axi4_0_aw_bits_burst[0] mmio_axi4_0_aw_bits_lock mmio_axi4_0_aw_bits_cache[3] mmio_axi4_0_aw_bits_cache[2] mmio_axi4_0_aw_bits_cache[1] mmio_axi4_0_aw_bits_cache[0] mmio_axi4_0_aw_bits_prot[2] mmio_axi4_0_aw_bits_prot[1] mmio_axi4_0_aw_bits_prot[0] mmio_axi4_0_aw_bits_qos[3] mmio_axi4_0_aw_bits_qos[2] mmio_axi4_0_aw_bits_qos[1] mmio_axi4_0_aw_bits_qos[0] mmio_axi4_0_w_ready mmio_axi4_0_w_valid mmio_axi4_0_w_bits_data[63] mmio_axi4_0_w_bits_data[62] mmio_axi4_0_w_bits_data[61] mmio_axi4_0_w_bits_data[60] mmio_axi4_0_w_bits_data[59] mmio_axi4_0_w_bits_data[58] mmio_axi4_0_w_bits_data[57] mmio_axi4_0_w_bits_data[56] mmio_axi4_0_w_bits_data[55] mmio_axi4_0_w_bits_data[54] mmio_axi4_0_w_bits_data[53] mmio_axi4_0_w_bits_data[52] mmio_axi4_0_w_bits_data[51] mmio_axi4_0_w_bits_data[50] mmio_axi4_0_w_bits_data[49] mmio_axi4_0_w_bits_data[48] mmio_axi4_0_w_bits_data[47] mmio_axi4_0_w_bits_data[46] mmio_axi4_0_w_bits_data[45] mmio_axi4_0_w_bits_data[44] mmio_axi4_0_w_bits_data[43] mmio_axi4_0_w_bits_data[42] mmio_axi4_0_w_bits_data[41] mmio_axi4_0_w_bits_data[40] mmio_axi4_0_w_bits_data[39] mmio_axi4_0_w_bits_data[38] mmio_axi4_0_w_bits_data[37] mmio_axi4_0_w_bits_data[36] mmio_axi4_0_w_bits_data[35] mmio_axi4_0_w_bits_data[34] mmio_axi4_0_w_bits_data[33] mmio_axi4_0_w_bits_data[32] mmio_axi4_0_w_bits_data[31] mmio_axi4_0_w_bits_data[30] mmio_axi4_0_w_bits_data[29] mmio_axi4_0_w_bits_data[28] mmio_axi4_0_w_bits_data[27] mmio_axi4_0_w_bits_data[26] mmio_axi4_0_w_bits_data[25] mmio_axi4_0_w_bits_data[24] mmio_axi4_0_w_bits_data[23]} -layer M6 -spreadDirection counterclockwise -spreadType START -offsetStart 900 -spacing 1 -unit MICRON -fixedPin 1
get_message -id GLOBAL-100 -suppress
get_message -id GLOBAL-100 -suppress
editPin -edge 3 -pin {mmio_axi4_0_w_bits_data[22] mmio_axi4_0_w_bits_data[21] mmio_axi4_0_w_bits_data[20] mmio_axi4_0_w_bits_data[19] mmio_axi4_0_w_bits_data[18] mmio_axi4_0_w_bits_data[17] mmio_axi4_0_w_bits_data[16] mmio_axi4_0_w_bits_data[15] mmio_axi4_0_w_bits_data[14] mmio_axi4_0_w_bits_data[13] mmio_axi4_0_w_bits_data[12] mmio_axi4_0_w_bits_data[11] mmio_axi4_0_w_bits_data[10] mmio_axi4_0_w_bits_data[9] mmio_axi4_0_w_bits_data[8] mmio_axi4_0_w_bits_data[7] mmio_axi4_0_w_bits_data[6] mmio_axi4_0_w_bits_data[5] mmio_axi4_0_w_bits_data[4] mmio_axi4_0_w_bits_data[3] mmio_axi4_0_w_bits_data[2] mmio_axi4_0_w_bits_data[1] mmio_axi4_0_w_bits_data[0] mmio_axi4_0_w_bits_strb[7] mmio_axi4_0_w_bits_strb[6] mmio_axi4_0_w_bits_strb[5] mmio_axi4_0_w_bits_strb[4] mmio_axi4_0_w_bits_strb[3] mmio_axi4_0_w_bits_strb[2] mmio_axi4_0_w_bits_strb[1] mmio_axi4_0_w_bits_strb[0] mmio_axi4_0_w_bits_last mmio_axi4_0_b_ready mmio_axi4_0_b_valid mmio_axi4_0_b_bits_id[3] mmio_axi4_0_b_bits_id[2] mmio_axi4_0_b_bits_id[1] mmio_axi4_0_b_bits_id[0] mmio_axi4_0_b_bits_resp[1] mmio_axi4_0_b_bits_resp[0] mmio_axi4_0_ar_ready mmio_axi4_0_ar_valid mmio_axi4_0_ar_bits_id[3] mmio_axi4_0_ar_bits_id[2] mmio_axi4_0_ar_bits_id[1] mmio_axi4_0_ar_bits_id[0] mmio_axi4_0_ar_bits_addr[30] mmio_axi4_0_ar_bits_addr[29] mmio_axi4_0_ar_bits_addr[28] mmio_axi4_0_ar_bits_addr[27] mmio_axi4_0_ar_bits_addr[26] mmio_axi4_0_ar_bits_addr[25] mmio_axi4_0_ar_bits_addr[24] mmio_axi4_0_ar_bits_addr[23] mmio_axi4_0_ar_bits_addr[22] mmio_axi4_0_ar_bits_addr[21] mmio_axi4_0_ar_bits_addr[20] mmio_axi4_0_ar_bits_addr[19] mmio_axi4_0_ar_bits_addr[18] mmio_axi4_0_ar_bits_addr[17] mmio_axi4_0_ar_bits_addr[16] mmio_axi4_0_ar_bits_addr[15] mmio_axi4_0_ar_bits_addr[14] mmio_axi4_0_ar_bits_addr[13] mmio_axi4_0_ar_bits_addr[12] mmio_axi4_0_ar_bits_addr[11] mmio_axi4_0_ar_bits_addr[10] mmio_axi4_0_ar_bits_addr[9] mmio_axi4_0_ar_bits_addr[8] mmio_axi4_0_ar_bits_addr[7] mmio_axi4_0_ar_bits_addr[6] mmio_axi4_0_ar_bits_addr[5] mmio_axi4_0_ar_bits_addr[4] mmio_axi4_0_ar_bits_addr[3] mmio_axi4_0_ar_bits_addr[2] mmio_axi4_0_ar_bits_addr[1] mmio_axi4_0_ar_bits_addr[0] mmio_axi4_0_ar_bits_len[7] mmio_axi4_0_ar_bits_len[6] mmio_axi4_0_ar_bits_len[5] mmio_axi4_0_ar_bits_len[4] mmio_axi4_0_ar_bits_len[3] mmio_axi4_0_ar_bits_len[2] mmio_axi4_0_ar_bits_len[1] mmio_axi4_0_ar_bits_len[0] mmio_axi4_0_ar_bits_size[2] mmio_axi4_0_ar_bits_size[1] mmio_axi4_0_ar_bits_size[0] mmio_axi4_0_ar_bits_burst[1] mmio_axi4_0_ar_bits_burst[0] mmio_axi4_0_ar_bits_lock mmio_axi4_0_ar_bits_cache[3] mmio_axi4_0_ar_bits_cache[2] mmio_axi4_0_ar_bits_cache[1] mmio_axi4_0_ar_bits_cache[0] mmio_axi4_0_ar_bits_prot[2] mmio_axi4_0_ar_bits_prot[1] mmio_axi4_0_ar_bits_prot[0] mmio_axi4_0_ar_bits_qos[3] mmio_axi4_0_ar_bits_qos[2] mmio_axi4_0_ar_bits_qos[1] mmio_axi4_0_ar_bits_qos[0] mmio_axi4_0_r_ready mmio_axi4_0_r_valid mmio_axi4_0_r_bits_id[3] mmio_axi4_0_r_bits_id[2] mmio_axi4_0_r_bits_id[1] mmio_axi4_0_r_bits_id[0] mmio_axi4_0_r_bits_data[63] mmio_axi4_0_r_bits_data[62] mmio_axi4_0_r_bits_data[61] mmio_axi4_0_r_bits_data[60] mmio_axi4_0_r_bits_data[59] mmio_axi4_0_r_bits_data[58] mmio_axi4_0_r_bits_data[57] mmio_axi4_0_r_bits_data[56] mmio_axi4_0_r_bits_data[55] mmio_axi4_0_r_bits_data[54] mmio_axi4_0_r_bits_data[53] mmio_axi4_0_r_bits_data[52] mmio_axi4_0_r_bits_data[51] mmio_axi4_0_r_bits_data[50] mmio_axi4_0_r_bits_data[49] mmio_axi4_0_r_bits_data[48] mmio_axi4_0_r_bits_data[47] mmio_axi4_0_r_bits_data[46] mmio_axi4_0_r_bits_data[45] mmio_axi4_0_r_bits_data[44] mmio_axi4_0_r_bits_data[43] mmio_axi4_0_r_bits_data[42] mmio_axi4_0_r_bits_data[41] mmio_axi4_0_r_bits_data[40] mmio_axi4_0_r_bits_data[39] mmio_axi4_0_r_bits_data[38] mmio_axi4_0_r_bits_data[37] mmio_axi4_0_r_bits_data[36] mmio_axi4_0_r_bits_data[35] mmio_axi4_0_r_bits_data[34] mmio_axi4_0_r_bits_data[33] mmio_axi4_0_r_bits_data[32] mmio_axi4_0_r_bits_data[31] mmio_axi4_0_r_bits_data[30] mmio_axi4_0_r_bits_data[29] mmio_axi4_0_r_bits_data[28] mmio_axi4_0_r_bits_data[27] mmio_axi4_0_r_bits_data[26] mmio_axi4_0_r_bits_data[25] mmio_axi4_0_r_bits_data[24] mmio_axi4_0_r_bits_data[23] mmio_axi4_0_r_bits_data[22] mmio_axi4_0_r_bits_data[21] mmio_axi4_0_r_bits_data[20] mmio_axi4_0_r_bits_data[19] mmio_axi4_0_r_bits_data[18] mmio_axi4_0_r_bits_data[17] mmio_axi4_0_r_bits_data[16] mmio_axi4_0_r_bits_data[15] mmio_axi4_0_r_bits_data[14] mmio_axi4_0_r_bits_data[13] mmio_axi4_0_r_bits_data[12] mmio_axi4_0_r_bits_data[11] mmio_axi4_0_r_bits_data[10] mmio_axi4_0_r_bits_data[9] mmio_axi4_0_r_bits_data[8] mmio_axi4_0_r_bits_data[7] mmio_axi4_0_r_bits_data[6] mmio_axi4_0_r_bits_data[5] mmio_axi4_0_r_bits_data[4] mmio_axi4_0_r_bits_data[3] mmio_axi4_0_r_bits_data[2] mmio_axi4_0_r_bits_data[1] mmio_axi4_0_r_bits_data[0] mmio_axi4_0_r_bits_resp[1] mmio_axi4_0_r_bits_resp[0] mmio_axi4_0_r_bits_last l2_frontend_bus_axi4_0_aw_ready l2_frontend_bus_axi4_0_aw_valid l2_frontend_bus_axi4_0_aw_bits_id[7] l2_frontend_bus_axi4_0_aw_bits_id[6] l2_frontend_bus_axi4_0_aw_bits_id[5] l2_frontend_bus_axi4_0_aw_bits_id[4] l2_frontend_bus_axi4_0_aw_bits_id[3] l2_frontend_bus_axi4_0_aw_bits_id[2] l2_frontend_bus_axi4_0_aw_bits_id[1] l2_frontend_bus_axi4_0_aw_bits_id[0] l2_frontend_bus_axi4_0_aw_bits_addr[31] l2_frontend_bus_axi4_0_aw_bits_addr[30] l2_frontend_bus_axi4_0_aw_bits_addr[29] l2_frontend_bus_axi4_0_aw_bits_addr[28] l2_frontend_bus_axi4_0_aw_bits_addr[27] l2_frontend_bus_axi4_0_aw_bits_addr[26] l2_frontend_bus_axi4_0_aw_bits_addr[25] l2_frontend_bus_axi4_0_aw_bits_addr[24] l2_frontend_bus_axi4_0_aw_bits_addr[23] l2_frontend_bus_axi4_0_aw_bits_addr[22] l2_frontend_bus_axi4_0_aw_bits_addr[21] l2_frontend_bus_axi4_0_aw_bits_addr[20] l2_frontend_bus_axi4_0_aw_bits_addr[19] l2_frontend_bus_axi4_0_aw_bits_addr[18] l2_frontend_bus_axi4_0_aw_bits_addr[17] l2_frontend_bus_axi4_0_aw_bits_addr[16] l2_frontend_bus_axi4_0_aw_bits_addr[15] l2_frontend_bus_axi4_0_aw_bits_addr[14] l2_frontend_bus_axi4_0_aw_bits_addr[13] l2_frontend_bus_axi4_0_aw_bits_addr[12] l2_frontend_bus_axi4_0_aw_bits_addr[11] l2_frontend_bus_axi4_0_aw_bits_addr[10] l2_frontend_bus_axi4_0_aw_bits_addr[9] l2_frontend_bus_axi4_0_aw_bits_addr[8] l2_frontend_bus_axi4_0_aw_bits_addr[7] l2_frontend_bus_axi4_0_aw_bits_addr[6] l2_frontend_bus_axi4_0_aw_bits_addr[5] l2_frontend_bus_axi4_0_aw_bits_addr[4] l2_frontend_bus_axi4_0_aw_bits_addr[3] l2_frontend_bus_axi4_0_aw_bits_addr[2] l2_frontend_bus_axi4_0_aw_bits_addr[1] l2_frontend_bus_axi4_0_aw_bits_addr[0] l2_frontend_bus_axi4_0_aw_bits_len[7] l2_frontend_bus_axi4_0_aw_bits_len[6] l2_frontend_bus_axi4_0_aw_bits_len[5] l2_frontend_bus_axi4_0_aw_bits_len[4] l2_frontend_bus_axi4_0_aw_bits_len[3] l2_frontend_bus_axi4_0_aw_bits_len[2] l2_frontend_bus_axi4_0_aw_bits_len[1] l2_frontend_bus_axi4_0_aw_bits_len[0] l2_frontend_bus_axi4_0_aw_bits_size[2] l2_frontend_bus_axi4_0_aw_bits_size[1] l2_frontend_bus_axi4_0_aw_bits_size[0] l2_frontend_bus_axi4_0_aw_bits_burst[1] l2_frontend_bus_axi4_0_aw_bits_burst[0] l2_frontend_bus_axi4_0_aw_bits_lock l2_frontend_bus_axi4_0_aw_bits_cache[3] l2_frontend_bus_axi4_0_aw_bits_cache[2] l2_frontend_bus_axi4_0_aw_bits_cache[1] l2_frontend_bus_axi4_0_aw_bits_cache[0] l2_frontend_bus_axi4_0_aw_bits_prot[2] l2_frontend_bus_axi4_0_aw_bits_prot[1] l2_frontend_bus_axi4_0_aw_bits_prot[0] l2_frontend_bus_axi4_0_aw_bits_qos[3] l2_frontend_bus_axi4_0_aw_bits_qos[2] l2_frontend_bus_axi4_0_aw_bits_qos[1] l2_frontend_bus_axi4_0_aw_bits_qos[0] l2_frontend_bus_axi4_0_w_ready l2_frontend_bus_axi4_0_w_valid l2_frontend_bus_axi4_0_w_bits_data[63] l2_frontend_bus_axi4_0_w_bits_data[62] l2_frontend_bus_axi4_0_w_bits_data[61] l2_frontend_bus_axi4_0_w_bits_data[60] l2_frontend_bus_axi4_0_w_bits_data[59] l2_frontend_bus_axi4_0_w_bits_data[58] l2_frontend_bus_axi4_0_w_bits_data[57] l2_frontend_bus_axi4_0_w_bits_data[56] l2_frontend_bus_axi4_0_w_bits_data[55] l2_frontend_bus_axi4_0_w_bits_data[54] l2_frontend_bus_axi4_0_w_bits_data[53] l2_frontend_bus_axi4_0_w_bits_data[52] l2_frontend_bus_axi4_0_w_bits_data[51] l2_frontend_bus_axi4_0_w_bits_data[50] l2_frontend_bus_axi4_0_w_bits_data[49] l2_frontend_bus_axi4_0_w_bits_data[48] l2_frontend_bus_axi4_0_w_bits_data[47] l2_frontend_bus_axi4_0_w_bits_data[46] l2_frontend_bus_axi4_0_w_bits_data[45] l2_frontend_bus_axi4_0_w_bits_data[44] l2_frontend_bus_axi4_0_w_bits_data[43] l2_frontend_bus_axi4_0_w_bits_data[42] l2_frontend_bus_axi4_0_w_bits_data[41] l2_frontend_bus_axi4_0_w_bits_data[40] l2_frontend_bus_axi4_0_w_bits_data[39] l2_frontend_bus_axi4_0_w_bits_data[38] l2_frontend_bus_axi4_0_w_bits_data[37] l2_frontend_bus_axi4_0_w_bits_data[36] l2_frontend_bus_axi4_0_w_bits_data[35] l2_frontend_bus_axi4_0_w_bits_data[34] l2_frontend_bus_axi4_0_w_bits_data[33] l2_frontend_bus_axi4_0_w_bits_data[32] l2_frontend_bus_axi4_0_w_bits_data[31] l2_frontend_bus_axi4_0_w_bits_data[30] l2_frontend_bus_axi4_0_w_bits_data[29] l2_frontend_bus_axi4_0_w_bits_data[28] l2_frontend_bus_axi4_0_w_bits_data[27] l2_frontend_bus_axi4_0_w_bits_data[26] l2_frontend_bus_axi4_0_w_bits_data[25] l2_frontend_bus_axi4_0_w_bits_data[24] l2_frontend_bus_axi4_0_w_bits_data[23] l2_frontend_bus_axi4_0_w_bits_data[22] l2_frontend_bus_axi4_0_w_bits_data[21] l2_frontend_bus_axi4_0_w_bits_data[20] l2_frontend_bus_axi4_0_w_bits_data[19] l2_frontend_bus_axi4_0_w_bits_data[18] l2_frontend_bus_axi4_0_w_bits_data[17] l2_frontend_bus_axi4_0_w_bits_data[16] l2_frontend_bus_axi4_0_w_bits_data[15] l2_frontend_bus_axi4_0_w_bits_data[14] l2_frontend_bus_axi4_0_w_bits_data[13] l2_frontend_bus_axi4_0_w_bits_data[12] l2_frontend_bus_axi4_0_w_bits_data[11] l2_frontend_bus_axi4_0_w_bits_data[10] l2_frontend_bus_axi4_0_w_bits_data[9] l2_frontend_bus_axi4_0_w_bits_data[8] l2_frontend_bus_axi4_0_w_bits_data[7] l2_frontend_bus_axi4_0_w_bits_data[6] l2_frontend_bus_axi4_0_w_bits_data[5] l2_frontend_bus_axi4_0_w_bits_data[4] l2_frontend_bus_axi4_0_w_bits_data[3] l2_frontend_bus_axi4_0_w_bits_data[2] l2_frontend_bus_axi4_0_w_bits_data[1] l2_frontend_bus_axi4_0_w_bits_data[0] l2_frontend_bus_axi4_0_w_bits_strb[7] l2_frontend_bus_axi4_0_w_bits_strb[6] l2_frontend_bus_axi4_0_w_bits_strb[5] l2_frontend_bus_axi4_0_w_bits_strb[4] l2_frontend_bus_axi4_0_w_bits_strb[3] l2_frontend_bus_axi4_0_w_bits_strb[2] l2_frontend_bus_axi4_0_w_bits_strb[1] l2_frontend_bus_axi4_0_w_bits_strb[0] l2_frontend_bus_axi4_0_w_bits_last l2_frontend_bus_axi4_0_b_ready l2_frontend_bus_axi4_0_b_valid l2_frontend_bus_axi4_0_b_bits_id[7] l2_frontend_bus_axi4_0_b_bits_id[6] l2_frontend_bus_axi4_0_b_bits_id[5] l2_frontend_bus_axi4_0_b_bits_id[4] l2_frontend_bus_axi4_0_b_bits_id[3] l2_frontend_bus_axi4_0_b_bits_id[2] l2_frontend_bus_axi4_0_b_bits_id[1] l2_frontend_bus_axi4_0_b_bits_id[0] l2_frontend_bus_axi4_0_b_bits_resp[1] l2_frontend_bus_axi4_0_b_bits_resp[0] l2_frontend_bus_axi4_0_ar_ready l2_frontend_bus_axi4_0_ar_valid l2_frontend_bus_axi4_0_ar_bits_id[7] l2_frontend_bus_axi4_0_ar_bits_id[6] l2_frontend_bus_axi4_0_ar_bits_id[5] l2_frontend_bus_axi4_0_ar_bits_id[4] l2_frontend_bus_axi4_0_ar_bits_id[3] l2_frontend_bus_axi4_0_ar_bits_id[2] l2_frontend_bus_axi4_0_ar_bits_id[1] l2_frontend_bus_axi4_0_ar_bits_id[0] l2_frontend_bus_axi4_0_ar_bits_addr[31] l2_frontend_bus_axi4_0_ar_bits_addr[30] l2_frontend_bus_axi4_0_ar_bits_addr[29] l2_frontend_bus_axi4_0_ar_bits_addr[28] l2_frontend_bus_axi4_0_ar_bits_addr[27] l2_frontend_bus_axi4_0_ar_bits_addr[26] l2_frontend_bus_axi4_0_ar_bits_addr[25] l2_frontend_bus_axi4_0_ar_bits_addr[24] l2_frontend_bus_axi4_0_ar_bits_addr[23] l2_frontend_bus_axi4_0_ar_bits_addr[22] l2_frontend_bus_axi4_0_ar_bits_addr[21] l2_frontend_bus_axi4_0_ar_bits_addr[20] l2_frontend_bus_axi4_0_ar_bits_addr[19] l2_frontend_bus_axi4_0_ar_bits_addr[18] l2_frontend_bus_axi4_0_ar_bits_addr[17] l2_frontend_bus_axi4_0_ar_bits_addr[16] l2_frontend_bus_axi4_0_ar_bits_addr[15] l2_frontend_bus_axi4_0_ar_bits_addr[14] l2_frontend_bus_axi4_0_ar_bits_addr[13] l2_frontend_bus_axi4_0_ar_bits_addr[12] l2_frontend_bus_axi4_0_ar_bits_addr[11] l2_frontend_bus_axi4_0_ar_bits_addr[10] l2_frontend_bus_axi4_0_ar_bits_addr[9] l2_frontend_bus_axi4_0_ar_bits_addr[8] l2_frontend_bus_axi4_0_ar_bits_addr[7] l2_frontend_bus_axi4_0_ar_bits_addr[6] l2_frontend_bus_axi4_0_ar_bits_addr[5] l2_frontend_bus_axi4_0_ar_bits_addr[4] l2_frontend_bus_axi4_0_ar_bits_addr[3] l2_frontend_bus_axi4_0_ar_bits_addr[2] l2_frontend_bus_axi4_0_ar_bits_addr[1] l2_frontend_bus_axi4_0_ar_bits_addr[0] l2_frontend_bus_axi4_0_ar_bits_len[7] l2_frontend_bus_axi4_0_ar_bits_len[6] l2_frontend_bus_axi4_0_ar_bits_len[5] l2_frontend_bus_axi4_0_ar_bits_len[4] l2_frontend_bus_axi4_0_ar_bits_len[3] l2_frontend_bus_axi4_0_ar_bits_len[2] l2_frontend_bus_axi4_0_ar_bits_len[1] l2_frontend_bus_axi4_0_ar_bits_len[0] l2_frontend_bus_axi4_0_ar_bits_size[2] l2_frontend_bus_axi4_0_ar_bits_size[1] l2_frontend_bus_axi4_0_ar_bits_size[0] l2_frontend_bus_axi4_0_ar_bits_burst[1] l2_frontend_bus_axi4_0_ar_bits_burst[0] l2_frontend_bus_axi4_0_ar_bits_lock l2_frontend_bus_axi4_0_ar_bits_cache[3] l2_frontend_bus_axi4_0_ar_bits_cache[2] l2_frontend_bus_axi4_0_ar_bits_cache[1] l2_frontend_bus_axi4_0_ar_bits_cache[0] l2_frontend_bus_axi4_0_ar_bits_prot[2] l2_frontend_bus_axi4_0_ar_bits_prot[1] l2_frontend_bus_axi4_0_ar_bits_prot[0] l2_frontend_bus_axi4_0_ar_bits_qos[3] l2_frontend_bus_axi4_0_ar_bits_qos[2] l2_frontend_bus_axi4_0_ar_bits_qos[1] l2_frontend_bus_axi4_0_ar_bits_qos[0] l2_frontend_bus_axi4_0_r_ready l2_frontend_bus_axi4_0_r_valid l2_frontend_bus_axi4_0_r_bits_id[7] l2_frontend_bus_axi4_0_r_bits_id[6] l2_frontend_bus_axi4_0_r_bits_id[5] l2_frontend_bus_axi4_0_r_bits_id[4] l2_frontend_bus_axi4_0_r_bits_id[3] l2_frontend_bus_axi4_0_r_bits_id[2] l2_frontend_bus_axi4_0_r_bits_id[1] l2_frontend_bus_axi4_0_r_bits_id[0] l2_frontend_bus_axi4_0_r_bits_data[63] l2_frontend_bus_axi4_0_r_bits_data[62] l2_frontend_bus_axi4_0_r_bits_data[61] l2_frontend_bus_axi4_0_r_bits_data[60] l2_frontend_bus_axi4_0_r_bits_data[59] l2_frontend_bus_axi4_0_r_bits_data[58] l2_frontend_bus_axi4_0_r_bits_data[57] l2_frontend_bus_axi4_0_r_bits_data[56] l2_frontend_bus_axi4_0_r_bits_data[55] l2_frontend_bus_axi4_0_r_bits_data[54] l2_frontend_bus_axi4_0_r_bits_data[53] l2_frontend_bus_axi4_0_r_bits_data[52] l2_frontend_bus_axi4_0_r_bits_data[51] l2_frontend_bus_axi4_0_r_bits_data[50] l2_frontend_bus_axi4_0_r_bits_data[49] l2_frontend_bus_axi4_0_r_bits_data[48] l2_frontend_bus_axi4_0_r_bits_data[47] l2_frontend_bus_axi4_0_r_bits_data[46] l2_frontend_bus_axi4_0_r_bits_data[45] l2_frontend_bus_axi4_0_r_bits_data[44] l2_frontend_bus_axi4_0_r_bits_data[43] l2_frontend_bus_axi4_0_r_bits_data[42] l2_frontend_bus_axi4_0_r_bits_data[41] l2_frontend_bus_axi4_0_r_bits_data[40] l2_frontend_bus_axi4_0_r_bits_data[39] l2_frontend_bus_axi4_0_r_bits_data[38] l2_frontend_bus_axi4_0_r_bits_data[37] l2_frontend_bus_axi4_0_r_bits_data[36] l2_frontend_bus_axi4_0_r_bits_data[35] l2_frontend_bus_axi4_0_r_bits_data[34] l2_frontend_bus_axi4_0_r_bits_data[33] l2_frontend_bus_axi4_0_r_bits_data[32] l2_frontend_bus_axi4_0_r_bits_data[31] l2_frontend_bus_axi4_0_r_bits_data[30] l2_frontend_bus_axi4_0_r_bits_data[29] l2_frontend_bus_axi4_0_r_bits_data[28] l2_frontend_bus_axi4_0_r_bits_data[27] l2_frontend_bus_axi4_0_r_bits_data[26] l2_frontend_bus_axi4_0_r_bits_data[25] l2_frontend_bus_axi4_0_r_bits_data[24] l2_frontend_bus_axi4_0_r_bits_data[23] l2_frontend_bus_axi4_0_r_bits_data[22] l2_frontend_bus_axi4_0_r_bits_data[21] l2_frontend_bus_axi4_0_r_bits_data[20] l2_frontend_bus_axi4_0_r_bits_data[19] l2_frontend_bus_axi4_0_r_bits_data[18] l2_frontend_bus_axi4_0_r_bits_data[17] l2_frontend_bus_axi4_0_r_bits_data[16] l2_frontend_bus_axi4_0_r_bits_data[15] l2_frontend_bus_axi4_0_r_bits_data[14] l2_frontend_bus_axi4_0_r_bits_data[13] l2_frontend_bus_axi4_0_r_bits_data[12] l2_frontend_bus_axi4_0_r_bits_data[11] l2_frontend_bus_axi4_0_r_bits_data[10] l2_frontend_bus_axi4_0_r_bits_data[9] l2_frontend_bus_axi4_0_r_bits_data[8] l2_frontend_bus_axi4_0_r_bits_data[7] l2_frontend_bus_axi4_0_r_bits_data[6] l2_frontend_bus_axi4_0_r_bits_data[5] l2_frontend_bus_axi4_0_r_bits_data[4] l2_frontend_bus_axi4_0_r_bits_data[3] l2_frontend_bus_axi4_0_r_bits_data[2] l2_frontend_bus_axi4_0_r_bits_data[1] l2_frontend_bus_axi4_0_r_bits_data[0] l2_frontend_bus_axi4_0_r_bits_resp[1] l2_frontend_bus_axi4_0_r_bits_resp[0] l2_frontend_bus_axi4_0_r_bits_last} -layer M8 -spreadDirection counterclockwise -spreadType START -offsetStart 900 -spacing 1 -unit MICRON -fixedPin 1
setPinAssignMode -pinEditInBatch false
placeAIO -onlyAIO
setMultiCpuUsage -localCpu 4
