C:\Users\jgucciardi\rust\rget\target\debug\deps\libstrsim-79a90525db0fc6d8.rlib: C:\Users\jgucciardi\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs

C:\Users\jgucciardi\rust\rget\target\debug\deps\strsim-79a90525db0fc6d8.d: C:\Users\jgucciardi\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs

C:\Users\jgucciardi\.cargo\registry\src\github.com-1ecc6299db9ec823\strsim-0.7.0\src\lib.rs:
