{"author": "Zhiyuan Li <lizhiyuan@uniartisan.com>", "date": "2024-11-07 18:19:10", "title": "Optimize RWKV6 Operator Naming and Implement Multi-core CPU/ SYCL Acceleration", "pr_id": "10133", "files": ["docs/backend/SYCL.md", "ggml/include/ggml.h", "ggml/src/ggml-cpu.c", "ggml/src/ggml-cuda.cu", "ggml/src/ggml-cuda/rwkv-wkv.cuh", "ggml/src/ggml-cuda/wkv6.cu", "ggml/src/ggml-cuda/wkv6.cuh", "ggml/src/ggml-sycl.cpp", "ggml/src/ggml-sycl/backend.hpp", "ggml/src/ggml-sycl/common.cpp", "ggml/src/ggml-sycl/common.hpp", "ggml/src/ggml-sycl/concat.cpp", "ggml/src/ggml-sycl/element_wise.cpp", "ggml/src/ggml-sycl/element_wise.hpp", "ggml/src/ggml-sycl/outprod.cpp", "ggml/src/ggml-sycl/outprod.hpp", "ggml/src/ggml-sycl/presets.hpp", "ggml/src/ggml-sycl/wkv6.cpp", "ggml/src/ggml-sycl/wkv6.hpp", "ggml/src/ggml.c", "src/llama.cpp", "tests/test-backend-ops.cpp"]}