/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [39:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [11:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [7:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [7:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [10:0] celloutsig_0_47z;
  reg [27:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire [9:0] celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_59z;
  wire celloutsig_0_60z;
  wire celloutsig_0_62z;
  wire [4:0] celloutsig_0_65z;
  wire [5:0] celloutsig_0_66z;
  wire [7:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire [7:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire [2:0] celloutsig_0_87z;
  wire celloutsig_0_88z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire celloutsig_0_90z;
  wire [2:0] celloutsig_0_95z;
  wire celloutsig_0_96z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_7z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = celloutsig_0_7z[5] ? celloutsig_0_37z : celloutsig_0_15z;
  assign celloutsig_0_6z = celloutsig_0_3z ? celloutsig_0_0z : celloutsig_0_1z;
  assign celloutsig_0_38z = ~(celloutsig_0_2z & celloutsig_0_36z[0]);
  assign celloutsig_0_90z = ~(celloutsig_0_28z & celloutsig_0_75z);
  assign celloutsig_1_0z = ~(in_data[181] & in_data[171]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z & celloutsig_1_3z[2]);
  assign celloutsig_0_18z = ~(celloutsig_0_3z & celloutsig_0_12z);
  assign celloutsig_0_27z = ~(celloutsig_0_22z & celloutsig_0_25z[0]);
  assign celloutsig_0_42z = !(celloutsig_0_34z[2] ? celloutsig_0_23z : celloutsig_0_31z);
  assign celloutsig_0_62z = !(celloutsig_0_52z[6] ? celloutsig_0_42z : celloutsig_0_55z);
  assign celloutsig_0_88z = !(celloutsig_0_4z[16] ? celloutsig_0_75z : celloutsig_0_26z);
  assign celloutsig_0_89z = !(celloutsig_0_67z[4] ? celloutsig_0_34z[4] : celloutsig_0_85z);
  assign celloutsig_1_19z = !(celloutsig_1_3z[2] ? celloutsig_1_10z : celloutsig_1_4z);
  assign celloutsig_0_19z = !(celloutsig_0_7z[0] ? celloutsig_0_16z : celloutsig_0_0z);
  assign celloutsig_0_85z = ~(celloutsig_0_9z | celloutsig_0_9z);
  assign celloutsig_0_15z = ~(in_data[70] | celloutsig_0_0z);
  assign celloutsig_0_21z = ~(celloutsig_0_13z | celloutsig_0_2z);
  assign celloutsig_0_55z = ~((celloutsig_0_2z | celloutsig_0_40z[7]) & (celloutsig_0_13z | celloutsig_0_23z));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_2z) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_0_22z = ~((celloutsig_0_15z | celloutsig_0_8z) & (celloutsig_0_1z | celloutsig_0_6z));
  assign celloutsig_0_67z = { celloutsig_0_66z[4:1], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_50z, celloutsig_0_60z } + { celloutsig_0_40z[10:9], celloutsig_0_0z, celloutsig_0_22z, celloutsig_0_29z, celloutsig_0_15z };
  assign celloutsig_0_14z = { celloutsig_0_7z[2:1], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_1z } + celloutsig_0_4z[18:12];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } & in_data[140:138];
  assign celloutsig_0_33z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_26z, celloutsig_0_6z, celloutsig_0_3z } / { 1'h1, celloutsig_0_4z[11:6], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_24z };
  assign celloutsig_0_34z = celloutsig_0_14z[5:0] / { 1'h1, celloutsig_0_17z[16:12] };
  assign celloutsig_0_66z = { celloutsig_0_65z[3:1], celloutsig_0_46z, celloutsig_0_31z, celloutsig_0_27z } / { 1'h1, celloutsig_0_39z[0], celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_38z };
  assign celloutsig_0_87z = celloutsig_0_66z[5:3] / { 1'h1, celloutsig_0_10z[2:1] };
  assign celloutsig_0_47z = { celloutsig_0_25z[3:1], celloutsig_0_14z, celloutsig_0_26z } / { 1'h1, celloutsig_0_40z[10:4], celloutsig_0_26z, celloutsig_0_28z, celloutsig_0_27z };
  assign celloutsig_0_37z = { celloutsig_0_29z[2:1], celloutsig_0_31z, celloutsig_0_23z } >= { celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_12z };
  assign celloutsig_0_24z = ! { celloutsig_0_10z[3:0], celloutsig_0_8z };
  assign celloutsig_1_18z = in_data[146] & ~(celloutsig_1_7z[9]);
  assign celloutsig_0_36z = celloutsig_0_33z[8:0] % { 1'h1, celloutsig_0_29z[0], celloutsig_0_16z, celloutsig_0_25z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_40z = { celloutsig_0_2z, celloutsig_0_27z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_29z, celloutsig_0_16z } % { 1'h1, celloutsig_0_39z[6:1], celloutsig_0_21z, celloutsig_0_38z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_65z = { celloutsig_0_10z[3:0], celloutsig_0_62z } % { 1'h1, celloutsig_0_47z[6:3] };
  assign celloutsig_0_29z = celloutsig_0_14z[5:3] % { 1'h1, celloutsig_0_17z[9], celloutsig_0_12z };
  assign celloutsig_0_39z = { celloutsig_0_19z, celloutsig_0_27z, celloutsig_0_31z, celloutsig_0_27z, celloutsig_0_32z, celloutsig_0_6z, celloutsig_0_21z, celloutsig_0_27z } * { celloutsig_0_4z[22:16], celloutsig_0_12z };
  assign celloutsig_0_45z = celloutsig_0_4z[19:12] * celloutsig_0_4z[27:20];
  assign celloutsig_1_7z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } * { in_data[141:136], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_17z = { in_data[83:46], celloutsig_0_12z, celloutsig_0_3z } * { celloutsig_0_7z[2:0], celloutsig_0_14z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_25z = { celloutsig_0_22z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_21z } * { celloutsig_0_7z[0], celloutsig_0_24z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_52z = celloutsig_0_18z ? { celloutsig_0_47z[8], celloutsig_0_39z, celloutsig_0_26z } : celloutsig_0_33z[11:2];
  assign celloutsig_0_9z = { in_data[19:5], celloutsig_0_1z } != { celloutsig_0_7z[2:0], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_7z };
  assign celloutsig_0_11z = { in_data[68], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_10z } != { celloutsig_0_10z[4:2], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_19z } != { in_data[68:66], celloutsig_0_0z };
  assign celloutsig_0_7z = - { in_data[28:22], celloutsig_0_3z };
  assign celloutsig_0_96z = | { celloutsig_0_10z[3:0], celloutsig_0_46z, celloutsig_0_16z, celloutsig_0_59z, celloutsig_0_89z };
  assign celloutsig_1_2z = | { in_data[164:161], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_13z = | { celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_0_50z = celloutsig_0_28z & celloutsig_0_23z;
  assign celloutsig_0_60z = celloutsig_0_28z & celloutsig_0_56z;
  assign celloutsig_1_10z = celloutsig_1_3z[1] & celloutsig_1_0z;
  assign celloutsig_0_2z = in_data[64] & celloutsig_0_1z;
  assign celloutsig_0_26z = celloutsig_0_17z[32] & celloutsig_0_18z;
  assign celloutsig_0_30z = celloutsig_0_18z & celloutsig_0_29z[0];
  assign celloutsig_0_59z = | { celloutsig_0_34z, in_data[55:35], celloutsig_0_0z };
  assign celloutsig_0_16z = | in_data[90:86];
  assign celloutsig_0_20z = | { celloutsig_0_8z, celloutsig_0_4z[26:4] };
  assign celloutsig_0_28z = | celloutsig_0_25z[2:0];
  assign celloutsig_0_0z = ~^ in_data[51:45];
  assign celloutsig_1_1z = ~^ in_data[185:169];
  assign celloutsig_0_12z = ~^ { in_data[80:75], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_75z = ^ celloutsig_0_47z[10:1];
  assign celloutsig_0_8z = ^ { in_data[5], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_95z = { celloutsig_0_66z[1], celloutsig_0_88z, celloutsig_0_90z } >>> celloutsig_0_87z;
  always_latch
    if (!clkin_data[64]) celloutsig_0_4z = 28'h0000000;
    else if (!celloutsig_1_19z) celloutsig_0_4z = { in_data[64:38], celloutsig_0_3z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_10z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_0_32z = ~((celloutsig_0_24z & celloutsig_0_31z) | (celloutsig_0_12z & celloutsig_0_6z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z & in_data[14]) | (celloutsig_0_1z & in_data[39]));
  assign celloutsig_0_46z = ~((celloutsig_0_11z & celloutsig_0_30z) | (celloutsig_0_45z[3] & celloutsig_0_27z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[47]) | (in_data[36] & in_data[47]));
  assign celloutsig_0_23z = ~((celloutsig_0_11z & celloutsig_0_19z) | (celloutsig_0_4z[25] & celloutsig_0_12z));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_95z, celloutsig_0_96z };
endmodule
