
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 24 y = 24
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 96 y = 96
Auto-sizing FPGA, try x = 48 y = 48
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 60 y = 60
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 69 y = 69
Auto-sizing FPGA, try x = 70 y = 70
Auto-sizing FPGA, try x = 71 y = 71
Auto-sizing FPGA, try x = 71 y = 71
FPGA auto-sized to, x = 72 y = 72

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      285	blocks of type .io
Architecture 288	blocks of type .io
Netlist      287	blocks of type .clb
Architecture 5184	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 72 x 72 array of clbs.

Netlist num_nets:  412
Netlist num_blocks:  572
Netlist inputs pins:  125
Netlist output pins:  160

73 68 0
73 66 0
47 72 0
1 58 0
68 73 0
0 69 0
1 55 0
0 60 0
0 64 0
73 64 0
59 1 0
4 10 0
4 6 0
2 19 0
38 73 0
39 2 0
17 1 0
26 1 0
28 1 0
5 18 0
31 1 0
34 1 0
42 1 0
73 57 0
72 27 0
72 26 0
1 8 0
1 9 0
39 45 0
1 7 0
46 0 0
2 8 0
3 8 0
1 10 0
3 10 0
1 11 0
4 9 0
4 17 0
6 9 0
3 22 0
71 48 0
24 1 0
4 23 0
2 26 0
5 8 0
5 22 0
8 11 0
1 22 0
6 10 0
4 12 0
4 8 0
7 9 0
7 10 0
5 10 0
0 7 0
3 24 0
7 11 0
22 0 0
21 0 0
30 0 0
25 0 0
5 21 0
72 39 0
72 62 0
1 20 0
40 18 0
4 21 0
0 61 0
26 0 0
3 12 0
63 73 0
73 40 0
73 71 0
73 63 0
0 36 0
4 24 0
1 23 0
4 11 0
0 72 0
5 9 0
42 0 0
0 58 0
42 2 0
7 2 0
7 3 0
5 3 0
5 5 0
73 67 0
2 7 0
0 56 0
24 0 0
9 4 0
28 19 0
13 0 0
9 5 0
0 44 0
4 4 0
0 11 0
5 4 0
12 1 0
57 4 0
27 19 0
55 3 0
11 1 0
49 3 0
0 10 0
59 4 0
2 2 0
47 0 0
12 0 0
8 7 0
6 19 0
3 16 0
30 35 0
1 15 0
0 45 0
56 1 0
59 2 0
3 21 0
9 0 0
73 8 0
4 7 0
54 0 0
60 1 0
60 3 0
53 2 0
57 1 0
48 0 0
3 7 0
1 17 0
44 1 0
2 21 0
0 16 0
2 22 0
50 3 0
3 6 0
4 16 0
4 13 0
36 0 0
35 73 0
73 51 0
2 5 0
52 1 0
9 8 0
7 7 0
61 3 0
59 0 0
46 1 0
4 20 0
3 19 0
37 0 0
23 0 0
50 2 0
1 21 0
62 1 0
53 3 0
0 24 0
53 4 0
39 0 0
53 1 0
0 3 0
3 1 0
54 3 0
55 5 0
5 7 0
3 18 0
3 15 0
0 35 0
0 9 0
7 8 0
5 1 0
8 6 0
72 10 0
10 5 0
49 2 0
9 1 0
10 0 0
1 14 0
66 73 0
58 1 0
9 6 0
41 0 0
1 16 0
73 2 0
1 26 0
60 0 0
55 0 0
56 3 0
0 14 0
51 4 0
29 1 0
9 10 0
3 3 0
55 4 0
38 0 0
49 1 0
51 3 0
10 7 0
1 4 0
41 20 0
22 1 0
52 2 0
58 0 0
10 4 0
51 1 0
61 0 0
50 0 0
7 22 0
51 0 0
4 14 0
9 7 0
12 3 0
54 4 0
9 3 0
5 24 0
8 0 0
13 1 0
63 2 0
0 2 0
0 30 0
66 2 0
6 1 0
43 0 0
11 3 0
1 13 0
64 4 0
55 1 0
73 62 0
24 10 0
65 0 0
50 1 0
52 4 0
62 0 0
8 9 0
48 2 0
23 1 0
10 6 0
61 1 0
0 5 0
0 19 0
54 5 0
55 2 0
38 1 0
48 1 0
64 2 0
39 1 0
2 17 0
51 2 0
56 2 0
66 0 0
40 1 0
62 2 0
4 22 0
2 3 0
73 9 0
57 3 0
56 4 0
43 1 0
47 1 0
41 1 0
48 3 0
37 1 0
56 0 0
49 0 0
63 0 0
73 25 0
61 4 0
57 0 0
0 8 0
61 2 0
7 0 0
7 4 0
45 1 0
8 1 0
52 3 0
36 1 0
28 0 0
1 5 0
9 2 0
16 0 0
6 11 0
0 1 0
0 31 0
2 0 0
3 0 0
3 5 0
2 11 0
25 73 0
11 0 0
11 2 0
0 6 0
60 2 0
3 9 0
0 4 0
8 10 0
10 1 0
6 8 0
5 14 0
57 2 0
7 6 0
1 6 0
4 5 0
3 20 0
4 3 0
0 26 0
6 4 0
5 2 0
54 72 0
15 0 0
2 4 0
3 14 0
62 3 0
31 0 0
2 9 0
52 73 0
58 2 0
63 1 0
58 4 0
4 19 0
58 3 0
52 0 0
54 73 0
11 4 0
53 5 0
0 29 0
2 20 0
54 2 0
19 0 0
4 18 0
3 11 0
11 6 0
53 0 0
3 4 0
6 13 0
5 11 0
0 21 0
17 0 0
5 13 0
47 73 0
10 3 0
5 15 0
2 13 0
0 23 0
2 1 0
0 17 0
2 25 0
0 20 0
65 1 0
0 18 0
0 33 0
73 37 0
0 27 0
0 25 0
5 17 0
72 70 0
1 25 0
6 6 0
0 28 0
54 1 0
2 14 0
6 0 0
1 18 0
73 61 0
14 0 0
2 23 0
47 20 0
2 18 0
1 19 0
73 69 0
2 16 0
0 13 0
1 33 0
1 28 0
6 16 0
73 17 0
4 0 0
40 0 0
12 2 0
5 19 0
35 1 0
8 4 0
31 18 0
64 1 0
2 15 0
25 45 0
1 24 0
1 12 0
73 47 0
3 13 0
28 14 0
35 0 0
2 10 0
3 17 0
0 12 0
55 73 0
5 0 0
29 0 0
34 0 0
73 44 0
0 15 0
1 73 0
73 26 0
7 5 0
7 1 0
70 73 0
0 22 0
6 5 0
3 2 0
4 2 0
6 2 0
73 3 0
1 2 0
30 30 0
59 3 0
6 3 0
20 0 0
1 1 0
4 1 0
18 0 0
8 3 0
73 43 0
73 29 0
8 5 0
10 2 0
8 2 0
56 73 0
0 71 0
0 70 0
73 15 0
53 73 0
73 46 0
0 65 0
69 73 0
32 0 0
64 73 0
64 0 0
70 0 0
73 35 0
0 37 0
0 32 0
43 73 0
0 41 0
13 73 0
0 40 0
40 73 0
0 38 0
9 73 0
41 73 0
50 73 0
73 54 0
6 73 0
0 51 0
12 73 0
30 73 0
32 73 0
0 48 0
73 31 0
73 18 0
29 73 0
44 73 0
3 73 0
10 73 0
17 73 0
73 42 0
73 65 0
0 54 0
73 41 0
36 73 0
33 73 0
73 39 0
0 63 0
46 73 0
28 73 0
65 73 0
11 73 0
61 73 0
62 73 0
73 13 0
73 20 0
45 73 0
8 73 0
0 68 0
2 73 0
73 50 0
19 73 0
31 73 0
73 10 0
73 14 0
0 57 0
73 5 0
48 73 0
73 27 0
72 0 0
73 34 0
0 39 0
67 0 0
0 59 0
73 55 0
73 52 0
73 23 0
22 73 0
0 34 0
51 73 0
27 0 0
34 73 0
37 73 0
73 7 0
24 73 0
60 73 0
73 48 0
33 0 0
73 4 0
16 73 0
0 55 0
73 28 0
73 32 0
73 38 0
73 24 0
45 0 0
69 0 0
44 0 0
0 46 0
42 73 0
68 0 0
26 73 0
0 42 0
73 16 0
73 30 0
73 56 0
73 45 0
73 22 0
73 36 0
15 73 0
21 73 0
57 73 0
0 43 0
4 73 0
67 73 0
73 53 0
20 73 0
73 59 0
73 6 0
73 19 0
0 49 0
71 0 0
73 33 0
39 73 0
73 12 0
0 66 0
73 1 0
14 73 0
73 70 0
49 73 0
0 53 0
73 21 0
0 62 0
0 52 0
0 67 0
7 73 0
58 73 0
5 73 0
18 73 0
23 73 0
0 50 0
73 49 0
0 47 0
59 73 0
27 73 0
73 60 0
73 58 0
1 0 0
73 11 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.51801e-08.
T_crit: 1.51813e-08.
T_crit: 1.51801e-08.
T_crit: 1.51902e-08.
T_crit: 1.51864e-08.
T_crit: 1.51826e-08.
T_crit: 1.51826e-08.
T_crit: 1.51826e-08.
T_crit: 1.51826e-08.
T_crit: 1.51851e-08.
T_crit: 1.51851e-08.
T_crit: 1.51839e-08.
T_crit: 1.51826e-08.
T_crit: 1.51826e-08.
T_crit: 1.51851e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.51226e-08.
T_crit: 1.50176e-08.
T_crit: 1.57169e-08.
T_crit: 1.56218e-08.
T_crit: 1.57203e-08.
T_crit: 1.53017e-08.
T_crit: 1.53017e-08.
T_crit: 1.53017e-08.
T_crit: 1.6267e-08.
T_crit: 1.61491e-08.
T_crit: 1.6059e-08.
T_crit: 1.6059e-08.
T_crit: 1.59423e-08.
T_crit: 1.6789e-08.
T_crit: 1.69566e-08.
T_crit: 1.53957e-08.
T_crit: 1.5279e-08.
T_crit: 1.51851e-08.
T_crit: 1.53932e-08.
T_crit: 1.53932e-08.
T_crit: 1.53932e-08.
T_crit: 1.52822e-08.
T_crit: 1.59487e-08.
T_crit: 1.54978e-08.
Routing failed.
low, high, current 8 -1 16
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.51776e-08.
T_crit: 1.51788e-08.
T_crit: 1.51776e-08.
T_crit: 1.51813e-08.
T_crit: 1.51813e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
T_crit: 1.51801e-08.
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 16 12
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.5121e-08.
T_crit: 1.50176e-08.
T_crit: 1.50176e-08.
T_crit: 1.50554e-08.
T_crit: 1.49525e-08.
T_crit: 1.50567e-08.
T_crit: 1.50567e-08.
T_crit: 1.50554e-08.
T_crit: 1.50554e-08.
T_crit: 1.50554e-08.
T_crit: 1.50554e-08.
T_crit: 1.50554e-08.
T_crit: 1.50554e-08.
Successfully routed after 14 routing iterations.
Completed net delay value cross check successfully.
low, high, current 8 12 10
Warning (check_all_tracks_reach_pins):  track 8 does not 
	connect to any FB IPINs.
Warning (check_all_tracks_reach_pins):  track 9 does not 
	connect to any FB IPINs.
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 1.52206e-08.
T_crit: 1.51159e-08.
T_crit: 1.51159e-08.
T_crit: 1.50402e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50094e-08.
T_crit: 1.50402e-08.
T_crit: 1.49683e-08.
T_crit: 1.50107e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50428e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.50402e-08.
T_crit: 1.5039e-08.
T_crit: 1.50402e-08.
T_crit: 1.5561e-08.
T_crit: 1.5039e-08.
T_crit: 1.5039e-08.
T_crit: 1.5039e-08.
T_crit: 1.50402e-08.
T_crit: 1.5039e-08.
T_crit: 1.50402e-08.
T_crit: 1.5561e-08.
T_crit: 1.63855e-08.
T_crit: 1.63855e-08.
T_crit: 1.59732e-08.
T_crit: 1.59732e-08.
T_crit: 1.5972e-08.
T_crit: 1.5972e-08.
T_crit: 1.5972e-08.
T_crit: 1.5972e-08.
T_crit: 1.5972e-08.
T_crit: 1.5972e-08.
T_crit: 1.5972e-08.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1941942321
Best routing used a channel width factor of 12.


Average number of bends per net: 5.26214  Maximum # of bends: 90


The number of routed nets (nonglobal): 412
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 17319   Average net length: 42.0364
	Maximum net length: 432

Wirelength results in terms of physical segments:
	Total wiring segments used: 8811   Av. wire segments per net: 21.3859
	Maximum segments used by a net: 219


X - Directed channels:

j	max occ	av_occ		capacity
0	12	8.22222  	12
1	12	7.23611  	12
2	11	6.36111  	12
3	11	5.76389  	12
4	10	5.11111  	12
5	9	3.36111  	12
6	11	3.23611  	12
7	9	3.09722  	12
8	10	3.08333  	12
9	10	3.40278  	12
10	9	2.86111  	12
11	9	2.86111  	12
12	10	2.05556  	12
13	10	2.69444  	12
14	8	2.19444  	12
15	6	1.31944  	12
16	9	1.62500  	12
17	8	4.73611  	12
18	11	2.31944  	12
19	9	3.19444  	12
20	10	1.43056  	12
21	8	1.98611  	12
22	8	1.59722  	12
23	7	3.30556  	12
24	7	0.638889 	12
25	8	1.18056  	12
26	5	0.708333 	12
27	5	0.583333 	12
28	2	0.138889 	12
29	3	0.847222 	12
30	3	0.847222 	12
31	1	0.625000 	12
32	4	0.861111 	12
33	2	0.430556 	12
34	3	0.611111 	12
35	2	0.125000 	12
36	2	0.125000 	12
37	2	0.208333 	12
38	3	0.319444 	12
39	2	0.0972222	12
40	1	0.0138889	12
41	1	0.0555556	12
42	1	0.0416667	12
43	2	0.319444 	12
44	4	1.68056  	12
45	3	1.44444  	12
46	2	0.708333 	12
47	5	1.09722  	12
48	1	0.0555556	12
49	2	0.111111 	12
50	3	0.625000 	12
51	1	0.0416667	12
52	2	0.250000 	12
53	2	0.194444 	12
54	5	0.375000 	12
55	3	0.152778 	12
56	0	0.00000  	12
57	2	0.152778 	12
58	1	0.0138889	12
59	2	0.680556 	12
60	2	0.0555556	12
61	3	0.0972222	12
62	1	0.0138889	12
63	0	0.00000  	12
64	2	0.0416667	12
65	1	0.0138889	12
66	2	0.0416667	12
67	3	0.916667 	12
68	3	0.291667 	12
69	4	1.23611  	12
70	3	0.819444 	12
71	5	2.30556  	12
72	8	4.65278  	12

Y - Directed channels:

i	max occ	av_occ		capacity
0	12	8.00000  	12
1	11	6.43056  	12
2	12	4.95833  	12
3	11	4.62500  	12
4	12	4.94444  	12
5	10	4.19444  	12
6	9	4.19444  	12
7	9	5.58333  	12
8	9	5.40278  	12
9	8	3.36111  	12
10	10	2.40278  	12
11	9	4.16667  	12
12	6	3.20833  	12
13	4	1.18056  	12
14	4	1.23611  	12
15	2	0.777778 	12
16	3	1.61111  	12
17	3	1.02778  	12
18	3	0.166667 	12
19	2	0.777778 	12
20	3	0.208333 	12
21	3	1.04167  	12
22	2	0.138889 	12
23	2	0.944444 	12
24	3	1.19444  	12
25	5	2.48611  	12
26	4	0.930556 	12
27	4	1.47222  	12
28	4	2.37500  	12
29	3	1.25000  	12
30	2	0.819444 	12
31	4	0.666667 	12
32	2	0.902778 	12
33	2	1.02778  	12
34	3	0.236111 	12
35	7	0.236111 	12
36	5	1.86111  	12
37	5	0.819444 	12
38	7	1.34722  	12
39	5	0.833333 	12
40	3	1.62500  	12
41	6	1.73611  	12
42	3	0.152778 	12
43	5	0.222222 	12
44	2	0.125000 	12
45	4	0.0833333	12
46	5	0.166667 	12
47	9	0.541667 	12
48	7	0.361111 	12
49	7	1.75000  	12
50	9	2.09722  	12
51	8	1.20833  	12
52	9	0.708333 	12
53	8	1.81944  	12
54	10	2.29167  	12
55	8	2.16667  	12
56	8	0.527778 	12
57	8	2.40278  	12
58	8	1.26389  	12
59	8	1.61111  	12
60	9	1.30556  	12
61	9	2.06944  	12
62	8	1.30556  	12
63	6	0.375000 	12
64	6	2.04167  	12
65	5	0.444444 	12
66	1	0.0555556	12
67	2	0.361111 	12
68	1	0.930556 	12
69	5	1.13889  	12
70	3	0.736111 	12
71	7	3.25000  	12
72	8	4.72222  	12

Total Tracks in X-direction: 876  in Y-direction: 876

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.5552e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 8.64188e+06  Per logic tile: 1667.03

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.138

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.138

Critical Path: 1.50554e-08 (s)

Time elapsed (PLACE&ROUTE): 250400.343000 ms


Time elapsed (Fernando): 250400.400000 ms

