{"peripheral_accesses":[{"accesses":[{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":379}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":387}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":391}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":398}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_29"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":398}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":407}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_29"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":407}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":411}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_28"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":411}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":420}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_10"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":420}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":421}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_11"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CheckAndClearError","line":421}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":460}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":463}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":468}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Initialize XSPI2 controller","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Init","line":468}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1123}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1123}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1127}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableModule","line":1127}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearAhbBuffer","line":2150}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_16"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearAhbBuffer","line":2150}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearAhbBuffer","line":2151}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearTxBuffer","line":1650}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_11"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearTxBuffer","line":1650}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearRxBuffer","line":1702}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_10"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearRxBuffer","line":1702}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1252}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_15"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1252}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1256}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_15"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableDozeMode","line":1256}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2756}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14","bit_15"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2756}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2766}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessConfig","line":2766}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":577}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":578}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":583}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":587}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateLUT","line":588}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetBusIdleStatus","line":1565}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":606}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":606}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":613}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ResetSfmAndAhbDomain","line":613}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetHyperBusX16Mode","line":641}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetHyperBusX16Mode","line":641}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckModuleEnabled","line":1141}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":679}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":679}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":680}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":680}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":681}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_14"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":681}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":699}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_3","bit_4","bit_5","bit_6","bit_7","bit_8","bit_9","bit_10","bit_11","bit_16","bit_17","bit_18","bit_19"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":699}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":703}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_1","bit_2"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":703}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":705}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":705}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":709}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":709}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":711}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":714}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":714}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":742}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_1","bit_4","bit_12","bit_13","bit_14","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_30"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":742}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":746}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_2","bit_3"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":746}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":748}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":748}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":752}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":752}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":753}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":753}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":754}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":754}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDllValue","line":755}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDataLearningConfig","line":791}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDataLearningConfig","line":791}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDataLearningConfig","line":795}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckAhbReadAccessAsserted","line":1578}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckIPAccessAsserted","line":1895}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckAhbWriteAccessAsserted","line":1591}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":831}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":830}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":835}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_16"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":835}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":836}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_21"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateDeviceAddrMode","line":836}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":890}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_26"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":890}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":894}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_26"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":894}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":901}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_4"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":901}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":902}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":902}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":907}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":907}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":914}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_4"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":914}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":915}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":915}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":919}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":919}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":925}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":924}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":929}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_21"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":929}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":933}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":932}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":948}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":948}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":950}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":950}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":952}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_7"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":952}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":956}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_7"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":956}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":961}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":964}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":973}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":975}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_5","bit_6"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":975}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":979}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_5"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":979}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":984}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_6"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetDeviceConfig","line":984}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetPPWBFromPageSize","line":184}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1230}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_8"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1230}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1234}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_8"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableVariableLatency","line":1234}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetSFMStatusRegInfo","line":2616}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetSFMStatusRegInfo","line":2623}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetSFMStatusRegInfo","line":2630}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_7","bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateRxBufferWaterMark","line":1035}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_8","bit_9","bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateTxBufferWaterMark","line":1064}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1130}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_29","bit_31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1130}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1152}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_27","bit_31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1152}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1193}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_27","bit_29","bit_31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPConfig","line":1193}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateSFPArbitrationLockTimeoutCounter","line":1239}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckGlobalConfigLocked","line":1184}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateIPAccessTimeoutCounter","line":1265}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetMdadErrorReason","line":1284}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetMdadErrorReason","line":1288}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1368}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1371}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1382}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccess","line":1398}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearErrorStatusFlags","line":1525}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckIpRequestGranted","line":1553}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1441}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1445}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":8,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1478}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":8,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_StartIpAccessNonBlocking","line":1483}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1417}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1417}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1418}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableInterrupts","line":1418}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1429}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1429}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1430}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_DisableInterrupts","line":1430}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearIPAccessSeqPointer","line":1905}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_8"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearIPAccessSeqPointer","line":1905}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1546}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1550}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1561}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1564}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1581}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1584}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_WriteBlocking","line":1591}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckTxBuffLockOpen","line":1681}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1615}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1632}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1632}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1637}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1639}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1642}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1657}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1670}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1685}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReadBlocking","line":1695}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_CheckFSMValid","line":1976}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetRxBufferAvailableBytesCount","line":1779}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetRxBufferRemovedBytesCount","line":1791}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_TriggerRxBufferPopEvent","line":1732}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Transfer data via XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_TransferBlocking","line":1734}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Transfer data via XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_TransferBlocking","line":1740}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Transfer data via XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_TransferBlocking","line":1848}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ResetTgQueue","line":1160}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_9"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ResetTgQueue","line":1160}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessBoundary","line":2050}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessBoundary","line":2050}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadDataSeqId","line":2083}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadDataSeqId","line":2083}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbWriteDataSeqId","line":2115}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbWriteDataSeqId","line":2115}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2173}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2179}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2179}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2184}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2184}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2190}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_30"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2190}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2201}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2201}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbBufferConfig","line":2214}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1","bit_2","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbBufferSize","line":2664}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1","bit_2","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbBufferSize","line":2665}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0","bit_1","bit_2","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbBufferSize","line":2666}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferPerfMonitor","line":2705}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferPerfMonitor","line":2712}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2264}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_8"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2264}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2268}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_8"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2268}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2269}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbAccessSplitSize","line":2269}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdateAhbHreadyTimeOutValue","line":2300}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbErrorPayload","line":2332}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbErrorPayload","line":2333}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReturnAhbReadErrorInfo","line":2349}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_ReturnAhbReadErrorInfo","line":2350}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetAhbRequestSuspendInfo","line":2366}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetAhbRequestSuspendInfo","line":2382}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2417}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_21"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2417}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2421}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_21"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_EnableAhbBufferWriteFlush","line":2421}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_BlockAccessAfterAhbWrite","line":2472}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Write data to XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_BlockAccessAfterAhbWrite","line":2476}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2513}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_20"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2513}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2517}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_20"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SelectPPWFlagClearPolicy","line":2517}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdatePageWaitTimeCounter","line":2546}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_UpdatePageWaitTimeCounter","line":2551}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadStatusRegSeqId","line":2586}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_SetAhbReadStatusRegSeqId","line":2586}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_GetAhbSubBufferStatus","line":2690}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2470}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_17"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2470}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2474}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_17"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_EnableAhbReadPrefetch","line":2474}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-7"],"data_size":8,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2805}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-7"],"data_size":8,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2813}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2842}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2848}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2863}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2884}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2896}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2910}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_CommonIRQHandler","line":2918}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_EnableCache","line":3000}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_EnableCache","line":3006}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Enable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_EnableCache","line":3006}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3036}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_24","bit_26","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3036}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3039}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3044}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_24","bit_26"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCache","line":3044}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_DisableCache","line":3018}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_DisableCache","line":3024}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Disable XSPI2 functionality","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_DisableCache","line":3024}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3102}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_25","bit_27","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3102}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3105}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3110}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_25","bit_27"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCache","line":3110}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3077}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3078}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3083}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_InvalidateCacheByRange","line":3086}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3143}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3144}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3149}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanCacheByRange","line":3152}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3168}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_24","bit_25","bit_26","bit_27","bit_31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3168}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3172}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3177}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_24","bit_25","bit_26","bit_27"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateCache","line":3177}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3211}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3212}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3217}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_CleanInvalidateByRange","line":3220}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3241}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_24","bit_25","bit_27"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3241}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3242}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_26"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3242}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0"],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3244}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3245}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Read data from XSPI2","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_ReadCache","line":3248}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_SetRegionConfig","line":3290}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_10","bit_11","bit_12","bit_13","bit_14","bit_15","bit_16","bit_17","bit_18","bit_19","bit_20","bit_21","bit_22","bit_23","bit_24","bit_25","bit_26","bit_27","bit_28","bit_29","bit_30","bit_31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_SetRegionConfig","line":3291}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Configure XSPI2 settings","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.c","function":"XSPI_Cache64_SetRegionConfig","line":3293}},{"access_type":"volatile_write","address":"0x1078005760","bits_modified":["bit_0-31"],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_ClearCmdExecutionArbitrationStatusFlags","line":1615}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetErrorStatusFlags","line":1514}},{"access_type":"volatile_read","address":"0x1078005760","bits_modified":[],"data_size":32,"purpose":"Module configuration","register_name":"MCR","source_location":{"file":"mimxrt700evk_xspi_psram_polling_transfer_cm33_core0/__repo__/devices/MIMXRT798S/drivers/fsl_xspi.h","function":"XSPI_GetCmdExecutionArbitrationStatusFlags","line":1604}}],"base_address":"0x1078005760","peripheral_name":"XSPI2"}]}
