var F2837xD__cla_8h =
[
    [ "MCTL_BITS", "structMCTL__BITS.html", "structMCTL__BITS" ],
    [ "MCTL_REG", "unionMCTL__REG.html", "unionMCTL__REG" ],
    [ "MIFR_BITS", "structMIFR__BITS.html", "structMIFR__BITS" ],
    [ "MIFR_REG", "unionMIFR__REG.html", "unionMIFR__REG" ],
    [ "MIOVF_BITS", "structMIOVF__BITS.html", "structMIOVF__BITS" ],
    [ "MIOVF_REG", "unionMIOVF__REG.html", "unionMIOVF__REG" ],
    [ "MIFRC_BITS", "structMIFRC__BITS.html", "structMIFRC__BITS" ],
    [ "MIFRC_REG", "unionMIFRC__REG.html", "unionMIFRC__REG" ],
    [ "MICLR_BITS", "structMICLR__BITS.html", "structMICLR__BITS" ],
    [ "MICLR_REG", "unionMICLR__REG.html", "unionMICLR__REG" ],
    [ "MICLROVF_BITS", "structMICLROVF__BITS.html", "structMICLROVF__BITS" ],
    [ "MICLROVF_REG", "unionMICLROVF__REG.html", "unionMICLROVF__REG" ],
    [ "MIER_BITS", "structMIER__BITS.html", "structMIER__BITS" ],
    [ "MIER_REG", "unionMIER__REG.html", "unionMIER__REG" ],
    [ "MIRUN_BITS", "structMIRUN__BITS.html", "structMIRUN__BITS" ],
    [ "MIRUN_REG", "unionMIRUN__REG.html", "unionMIRUN__REG" ],
    [ "_MSTF_BITS", "struct__MSTF__BITS.html", "struct__MSTF__BITS" ],
    [ "_MSTF_REG", "union__MSTF__REG.html", "union__MSTF__REG" ],
    [ "MR_REG", "unionMR__REG.html", "unionMR__REG" ],
    [ "CLA_REGS", "structCLA__REGS.html", "structCLA__REGS" ],
    [ "SOFTINTEN_BITS", "structSOFTINTEN__BITS.html", "structSOFTINTEN__BITS" ],
    [ "SOFTINTEN_REG", "unionSOFTINTEN__REG.html", "unionSOFTINTEN__REG" ],
    [ "SOFTINTFRC_BITS", "structSOFTINTFRC__BITS.html", "structSOFTINTFRC__BITS" ],
    [ "SOFTINTFRC_REG", "unionSOFTINTFRC__REG.html", "unionSOFTINTFRC__REG" ],
    [ "CLA_SOFTINT_REGS", "structCLA__SOFTINT__REGS.html", "structCLA__SOFTINT__REGS" ]
];