{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606394030738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606394030739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 09:33:50 2020 " "Processing started: Thu Nov 26 09:33:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606394030739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606394030739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off divisao -c divisao " "Command: quartus_map --read_settings_files=on --write_settings_files=off divisao -c divisao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606394030739 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606394031113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_master-tb " "Found design unit 1: testbench_master-tb" {  } { { "testbench_master.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/testbench_master.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031661 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_master " "Found entity 1: testbench_master" {  } { { "testbench_master.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/testbench_master.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo/mux2para1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo/mux2para1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2para1-comportamento " "Found design unit 1: mux2para1-comportamento" {  } { { "BO/mux2para1.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/mux2para1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031664 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2para1 " "Found entity 1: mux2para1" {  } { { "BO/mux2para1.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/mux2para1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "BO/registrador.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031668 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "BO/registrador.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo/subtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo/subtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtrator-estrutura " "Found design unit 1: subtrator-estrutura" {  } { { "BO/subtrator.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/subtrator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031672 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtrator " "Found entity 1: subtrator" {  } { { "BO/subtrator.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/subtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo/somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo/somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-estrutura " "Found design unit 1: somador-estrutura" {  } { { "BO/somador.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031675 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "BO/somador.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/somador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo/bo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo/bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bo-estrutura " "Found design unit 1: bo-estrutura" {  } { { "BO/bo.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031679 ""} { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "BO/bo.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bo/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-estrutura " "Found design unit 1: comparador-estrutura" {  } { { "BO/comparador.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/comparador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031682 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "BO/comparador.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc/bc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bc/bc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bc-estrutura " "Found design unit 1: bc-estrutura" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031686 ""} { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisao-bhv " "Found design unit 1: divisao-bhv" {  } { { "divisao.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/divisao.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031690 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisao " "Found entity 1: divisao" {  } { { "divisao.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/divisao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisao_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisao_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisao_tb-tb " "Found design unit 1: divisao_tb-tb" {  } { { "divisao_tb.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/divisao_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031694 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisao_tb " "Found entity 1: divisao_tb" {  } { { "divisao_tb.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/divisao_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606394031694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606394031694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "divisao " "Elaborating entity \"divisao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606394031751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:BOportMap " "Elaborating entity \"bo\" for hierarchy \"bo:BOportMap\"" {  } { { "divisao.vhd" "BOportMap" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/divisao.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2para1 bo:BOportMap\|mux2para1:mux1 " "Elaborating entity \"mux2para1\" for hierarchy \"bo:BOportMap\|mux2para1:mux1\"" {  } { { "BO/bo.vhd" "mux1" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador bo:BOportMap\|registrador:registradorA " "Elaborating entity \"registrador\" for hierarchy \"bo:BOportMap\|registrador:registradorA\"" {  } { { "BO/bo.vhd" "registradorA" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador bo:BOportMap\|comparador:comparadorAB " "Elaborating entity \"comparador\" for hierarchy \"bo:BOportMap\|comparador:comparadorAB\"" {  } { { "BO/bo.vhd" "comparadorAB" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtrator bo:BOportMap\|subtrator:subtratorAB " "Elaborating entity \"subtrator\" for hierarchy \"bo:BOportMap\|subtrator:subtratorAB\"" {  } { { "BO/bo.vhd" "subtratorAB" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador bo:BOportMap\|somador:somaContador " "Elaborating entity \"somador\" for hierarchy \"bo:BOportMap\|somador:somaContador\"" {  } { { "BO/bo.vhd" "somaContador" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BO/bo.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:BCportMap " "Elaborating entity \"bc\" for hierarchy \"bc:BCportMap\"" {  } { { "divisao.vhd" "BCportMap" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/divisao.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394031798 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pronto bc.vhd(48) " "VHDL Process Statement warning at bc.vhd(48): inferring latch(es) for signal or variable \"pronto\", which holds its previous value in one or more paths through the process" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mA bc.vhd(48) " "VHDL Process Statement warning at bc.vhd(48): inferring latch(es) for signal or variable \"mA\", which holds its previous value in one or more paths through the process" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cB bc.vhd(48) " "VHDL Process Statement warning at bc.vhd(48): inferring latch(es) for signal or variable \"cB\", which holds its previous value in one or more paths through the process" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cResto bc.vhd(48) " "VHDL Process Statement warning at bc.vhd(48): inferring latch(es) for signal or variable \"cResto\", which holds its previous value in one or more paths through the process" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mQuociente bc.vhd(48) " "VHDL Process Statement warning at bc.vhd(48): inferring latch(es) for signal or variable \"mQuociente\", which holds its previous value in one or more paths through the process" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cResultado bc.vhd(48) " "VHDL Process Statement warning at bc.vhd(48): inferring latch(es) for signal or variable \"cResultado\", which holds its previous value in one or more paths through the process" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cResultado bc.vhd(48) " "Inferred latch for \"cResultado\" at bc.vhd(48)" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mQuociente bc.vhd(48) " "Inferred latch for \"mQuociente\" at bc.vhd(48)" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cResto bc.vhd(48) " "Inferred latch for \"cResto\" at bc.vhd(48)" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cB bc.vhd(48) " "Inferred latch for \"cB\" at bc.vhd(48)" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mA bc.vhd(48) " "Inferred latch for \"mA\" at bc.vhd(48)" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pronto bc.vhd(48) " "Inferred latch for \"pronto\" at bc.vhd(48)" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606394031799 "|divisao|bc:BCportMap"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bc:BCportMap\|mQuociente bc:BCportMap\|mA " "Duplicate LATCH primitive \"bc:BCportMap\|mQuociente\" merged with LATCH primitive \"bc:BCportMap\|mA\"" {  } { { "BC/bc.vhd" "" { Text "C:/Users/antho/Desktop/Anthony/UFSC/2020.1/SD/Prática/Trabalho_Divisao/BC/bc.vhd" 8 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606394032289 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1606394032289 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606394032528 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606394032528 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "97 " "Implemented 97 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606394032593 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606394032593 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606394032593 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606394032593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4634 " "Peak virtual memory: 4634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606394032642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 09:33:52 2020 " "Processing ended: Thu Nov 26 09:33:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606394032642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606394032642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606394032642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606394032642 ""}
