(kicad_pcb
	(version 20240108)
	(generator "pcbnew")
	(generator_version "8.0")
	(general
		(thickness 1.6)
		(legacy_teardrops no)
	)
	(paper "A3")
	(title_block
		(title "UFI - Universal Flux Interface")
		(date "2026-01-17")
		(rev "0.2")
		(company "UFT Project")
		(comment 1 "CM5 Carrier + STM32H723 Flux Engine")
		(comment 2 "4-Layer PCB, 160x100mm")
	)
	(layers
		(0 "F.Cu" signal)
		(1 "In1.Cu" signal)
		(2 "In2.Cu" signal)
		(31 "B.Cu" signal)
		(32 "B.Adhes" user "B.Adhesive")
		(33 "F.Adhes" user "F.Adhesive")
		(34 "B.Paste" user)
		(35 "F.Paste" user)
		(36 "B.SilkS" user "B.Silkscreen")
		(37 "F.SilkS" user "F.Silkscreen")
		(38 "B.Mask" user)
		(39 "F.Mask" user)
		(40 "Dwgs.User" user "User.Drawings")
		(41 "Cmts.User" user "User.Comments")
		(42 "Eco1.User" user "User.Eco1")
		(43 "Eco2.User" user "User.Eco2")
		(44 "Edge.Cuts" user)
		(45 "Margin" user)
		(46 "B.CrtYd" user "B.Courtyard")
		(47 "F.CrtYd" user "F.Courtyard")
		(48 "B.Fab" user)
		(49 "F.Fab" user)
		(50 "User.1" user)
		(51 "User.2" user)
		(52 "User.3" user)
		(53 "User.4" user)
		(54 "User.5" user)
		(55 "User.6" user)
		(56 "User.7" user)
		(57 "User.8" user)
		(58 "User.9" user)
	)
	(setup
		(stackup
			(layer "F.SilkS" (type "Top Silk Screen"))
			(layer "F.Paste" (type "Top Solder Paste"))
			(layer "F.Mask" (type "Top Solder Mask") (thickness 0.01))
			(layer "F.Cu" (type "copper") (thickness 0.035))
			(layer "dielectric 1" (type "prepreg") (thickness 0.2) (material "FR4") (epsilon_r 4.5) (loss_tangent 0.02))
			(layer "In1.Cu" (type "copper") (thickness 0.035))
			(layer "dielectric 2" (type "core") (thickness 1.065) (material "FR4") (epsilon_r 4.5) (loss_tangent 0.02))
			(layer "In2.Cu" (type "copper") (thickness 0.035))
			(layer "dielectric 3" (type "prepreg") (thickness 0.2) (material "FR4") (epsilon_r 4.5) (loss_tangent 0.02))
			(layer "B.Cu" (type "copper") (thickness 0.035))
			(layer "B.Mask" (type "Bottom Solder Mask") (thickness 0.01))
			(layer "B.Paste" (type "Bottom Solder Paste"))
			(layer "B.SilkS" (type "Bottom Silk Screen"))
			(copper_finish "ENIG")
			(dielectric_constraints no)
		)
		(pad_to_mask_clearance 0.05)
		(allow_soldermask_bridges_in_footprints no)
		(pcbplotparams
			(layerselection 0x00010fc_ffffffff)
			(plot_on_all_layers_selection 0x0000000_00000000)
			(disableapertmacros no)
			(usegerberextensions no)
			(usegerberattributes yes)
			(usegerberadvancedattributes yes)
			(creategerberjobfile yes)
			(dashed_line_dash_ratio 12.000000)
			(dashed_line_gap_ratio 3.000000)
			(svgprecision 4)
			(plotframeref no)
			(viasonmask no)
			(mode 1)
			(useauxorigin no)
			(hpglpennumber 1)
			(hpglpenspeed 20)
			(hpglpendiameter 15.000000)
			(pdf_front_fp_property_popups yes)
			(pdf_back_fp_property_popups yes)
			(dxfpolygonmode yes)
			(dxfimperialunits yes)
			(dxfusepcbnewfont yes)
			(psnegative no)
			(psa4output no)
			(plotreference yes)
			(plotvalue yes)
			(plotfptext yes)
			(plotinvisibletext no)
			(sketchpadsonfab no)
			(subtractmaskfromsilk no)
			(outputformat 1)
			(mirror no)
			(drillshape 1)
			(scaleselection 1)
			(outputdirectory "")
		)
	)
	(net 0 "")
	(net 1 "GND")
	(net 2 "+3V3")
	(net 3 "+5V")
	(net 4 "+12V")
	(net 5 "USB_DP")
	(net 6 "USB_DM")
	(net 7 "ETH_TXP")
	(net 8 "ETH_TXN")
	(net 9 "ETH_RXP")
	(net 10 "ETH_RXN")
	(net 11 "FLUX_IN")
	(net 12 "FLUX_OUT")
	(net 13 "MOTOR_EN")
	(net 14 "DIR_SEL")
	(net 15 "STEP")
	(net 16 "WGATE")
	(net 17 "WDATA")
	(net 18 "RDATA")
	(net 19 "INDEX")
	(net 20 "TRACK0")
	(net 21 "WPROT")
	(net 22 "IEC_ATN")
	(net 23 "IEC_CLK")
	(net 24 "IEC_DATA")
	(net 25 "IEC_SRQ")
	(net 26 "IEC_RST")
	(net 27 "I2C_SDA")
	(net 28 "I2C_SCL")
	(net 29 "SPI_MOSI")
	(net 30 "SPI_MISO")
	(net 31 "SPI_CLK")
	(net 32 "SPI_CS")
	(net 33 "UART_TX")
	(net 34 "UART_RX")
	(net 35 "HDMI_D0P")
	(net 36 "HDMI_D0N")
	(net 37 "HDMI_D1P")
	(net 38 "HDMI_D1N")
	(net 39 "HDMI_D2P")
	(net 40 "HDMI_D2N")
	(net 41 "HDMI_CLKP")
	(net 42 "HDMI_CLKN")
	(net 43 "PCIE_TXP")
	(net 44 "PCIE_TXN")
	(net 45 "PCIE_RXP")
	(net 46 "PCIE_RXN")
	(net 47 "PCIE_CLK")

	(gr_rect
		(start 0 0)
		(end 160 100)
		(stroke
			(width 0.15)
			(type default)
		)
		(fill none)
		(layer "Edge.Cuts")
		(uuid "board-outline")
	)

	(gr_circle
		(center 4 4)
		(end 6.5 4)
		(stroke
			(width 0.15)
			(type default)
		)
		(fill none)
		(layer "Edge.Cuts")
		(uuid "mount1")
	)
	(gr_circle
		(center 156 4)
		(end 158.5 4)
		(stroke
			(width 0.15)
			(type default)
		)
		(fill none)
		(layer "Edge.Cuts")
		(uuid "mount2")
	)
	(gr_circle
		(center 4 96)
		(end 6.5 96)
		(stroke
			(width 0.15)
			(type default)
		)
		(fill none)
		(layer "Edge.Cuts")
		(uuid "mount3")
	)
	(gr_circle
		(center 156 96)
		(end 158.5 96)
		(stroke
			(width 0.15)
			(type default)
		)
		(fill none)
		(layer "Edge.Cuts")
		(uuid "mount4")
	)

	(gr_text "UFI - UNIVERSAL FLUX INTERFACE"
		(at 80 10 0)
		(layer "F.SilkS")
		(uuid "title-text")
		(effects
			(font
				(size 3 3)
				(thickness 0.4)
			)
			(justify left)
		)
	)

	(gr_text "CM5 + STM32H723 | Rev 0.2 | 2026"
		(at 80 90 0)
		(layer "F.SilkS")
		(uuid "rev-text")
		(effects
			(font
				(size 1.5 1.5)
				(thickness 0.2)
			)
			(justify left)
		)
	)

	(gr_text "┌─────────────────────────────────────────────────────────────────────────────────────────────┐\n│                              UFI MAINBOARD - PCB LAYOUT GUIDE                               │\n├─────────────────────────────────────────────────────────────────────────────────────────────┤\n│                                                                                             │\n│  LAYER STACKUP (4-Layer, 1.6mm):                                                            │\n│  ┌──────────────────────────────────────────────────────────────────────────────────────┐   │\n│  │  Layer   │ Thickness │ Material │ Purpose                                           │   │\n│  ├──────────┼───────────┼──────────┼─────────────────────────────────────────────────────┤   │\n│  │  F.Cu    │ 35µm      │ Copper   │ Signal + Components                               │   │\n│  │  Prepreg │ 0.2mm     │ FR4      │ Dielectric                                        │   │\n│  │  In1.Cu  │ 35µm      │ Copper   │ GND Plane                                         │   │\n│  │  Core    │ 1.065mm   │ FR4      │ Dielectric (main structural)                      │   │\n│  │  In2.Cu  │ 35µm      │ Copper   │ Power Plane (+3V3, +5V, +12V)                     │   │\n│  │  Prepreg │ 0.2mm     │ FR4      │ Dielectric                                        │   │\n│  │  B.Cu    │ 35µm      │ Copper   │ Signal + Components                               │   │\n│  └──────────┴───────────┴──────────┴─────────────────────────────────────────────────────┘   │\n│                                                                                             │\n│  COMPONENT PLACEMENT ZONES:                                                                  │\n│  ┌──────────────────────────────────────────────────────────────────────────────────────┐   │\n│  │                                                                                      │   │\n│  │     ┌─────────────────────────────────────────────────────────────────────────┐     │   │\n│  │     │                        CONNECTOR ZONE (TOP)                             │     │   │\n│  │     │  [J1-J2: 34-pin FDD]  [J3: Apple 19-pin]  [J4: DB-23 Amiga]  [J5: DIN-6]│     │   │\n│  │     └─────────────────────────────────────────────────────────────────────────┘     │   │\n│  │                                                                                      │   │\n│  │     ┌───────────────────────────────┐  ┌────────────────────────────────────┐       │   │\n│  │     │   CM5 MODULE ZONE             │  │   STM32H723 ZONE                   │       │   │\n│  │     │                               │  │                                    │       │   │\n│  │     │   [2x Hirose DF40C-100DP]    │  │   [U1: STM32H723ZGT6]              │       │   │\n│  │     │                               │  │   [Crystal, Decoupling]            │       │   │\n│  │     │   Keep-out under CM5 for      │  │   [USB HS PHY]                     │       │   │\n│  │     │   heat dissipation            │  │                                    │       │   │\n│  │     │                               │  │                                    │       │   │\n│  │     └───────────────────────────────┘  └────────────────────────────────────┘       │   │\n│  │                                                                                      │   │\n│  │     ┌───────────────────────────────┐  ┌────────────────────────────────────┐       │   │\n│  │     │   POWER ZONE                  │  │   INTERFACE ZONE                   │       │   │\n│  │     │                               │  │                                    │       │   │\n│  │     │   [DC Jack / USB-C Power]     │  │   [M.2 NVMe Slot]                  │       │   │\n│  │     │   [Buck Regulators]           │  │   [40-pin Expansion Header]        │       │   │\n│  │     │   [Bulk Capacitors]           │  │   [USB-C Data]                     │       │   │\n│  │     │                               │  │   [RJ45 Ethernet]                  │       │   │\n│  │     └───────────────────────────────┘  └────────────────────────────────────┘       │   │\n│  │                                                                                      │   │\n│  └──────────────────────────────────────────────────────────────────────────────────────┘   │\n│                                                                                             │\n│  DESIGN RULES:                                                                              │\n│  • Min Track Width: 0.15mm (signal), 0.5mm (power)                                         │\n│  • Min Clearance: 0.15mm                                                                    │\n│  • Min Via: 0.4mm pad, 0.2mm drill                                                         │\n│  • Impedance: 50Ω single-ended, 90Ω differential (USB)                                     │\n│  • ENIG finish recommended for fine-pitch CM5 connector                                    │\n│                                                                                             │\n│  CRITICAL SIGNALS:                                                                          │\n│  • USB HS: Match D+/D- length within 0.1mm, 90Ω diff                                       │\n│  • Ethernet: Match TX/RX pairs within 0.5mm                                                │\n│  • PCIe: Match TX/RX within 0.5mm, 100Ω diff                                               │\n│  • HDMI: Match data lanes within 0.5mm, 100Ω diff                                          │\n│                                                                                             │\n└─────────────────────────────────────────────────────────────────────────────────────────────┘"
		(at 200 50 0)
		(layer "Cmts.User")
		(uuid "layout-guide")
		(effects
			(font
				(size 1.2 1.2)
				(thickness 0.15)
			)
			(justify left)
		)
	)
)
