<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-3</Part>
        <TopModelName>fmm_reduce_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>9.532</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>fmm_hls_greedy_potential.cpp:302</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>258</BRAM_18K>
            <DSP>39</DSP>
            <FF>12850</FF>
            <LUT>21500</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_AWADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_WSTRB</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_ARADDR</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RDATA</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_RRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BVALID</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BREADY</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_r_BRESP</name>
            <Object>control_r</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fmm_reduce_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fmm_reduce_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fmm_reduce_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>fmm_reduce_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>210</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry_proc_1_U0</InstName>
                    <ModuleName>Block_entry_proc_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>229</ID>
                    <BindInstances>mul_32s_32s_64_1_1_U11 icmp_ln305_fu_128_p2 icmp_ln305_1_fu_133_p2 and_ln305_fu_138_p2 xor_ln306_fu_110_p2 icmp_ln306_fu_116_p2 and_ln306_fu_122_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Block_entry_proc_U0</InstName>
                    <ModuleName>Block_entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>242</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_load_matrix_from_dram_safe_fu_174</InstName>
                            <ModuleName>load_matrix_from_dram_safe</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>174</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2_fu_72</InstName>
                                    <ModuleName>load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>72</ID>
                                    <BindInstances>icmp_ln49_fu_84_p2 add_ln49_1_fu_90_p2 add_ln49_fu_102_p2 icmp_ln51_fu_108_p2 select_ln49_fu_114_p3 select_ln49_1_fu_122_p3 add_ln51_fu_166_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_78</InstName>
                                    <ModuleName>load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>78</ID>
                                    <BindInstances>icmp_ln59_fu_189_p2 icmp_ln58_fu_194_p2 add_ln58_1_fu_199_p2 add_ln58_fu_208_p2 select_ln58_fu_214_p3 select_ln58_1_fu_222_p3 add_ln65_1_fu_254_p2 mul_32s_31ns_62_1_1_U20 add_ln65_fu_293_p2 add_ln61_fu_305_p2 icmp_ln62_fu_320_p2 add_ln63_fu_334_p2 add_ln59_fu_268_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_41_fu_115_p2 smax_fu_121_p3 empty_42_fu_129_p2 smax2_fu_135_p3 mul_31ns_31ns_62_1_1_U28</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_greedy_potential_reduce_with_debug_fu_198</InstName>
                            <ModuleName>greedy_potential_reduce_with_debug</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>198</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1_fu_895</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>895</ID>
                                    <BindInstances>icmp_ln92_fu_133_p2 icmp_ln106_fu_252_p2 add_ln106_fu_258_p2 select_ln106_fu_264_p3 s_12_fu_276_p2 icmp_ln103_fu_138_p2 add_ln103_2_fu_143_p2 add_ln103_fu_210_p2 select_ln103_fu_149_p3 select_ln103_1_fu_283_p3 select_ln103_2_fu_216_p3 select_ln103_3_fu_290_p3 add_ln94_3_fu_181_p2 add_ln94_2_fu_227_p2 icmp_ln94_fu_297_p2 add_ln94_fu_303_p2 cnt_4_fu_309_p3 add_ln92_fu_191_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1_fu_904</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>904</ID>
                                    <BindInstances>icmp_ln115_fu_135_p2 add_ln115_fu_141_p2 add_ln117_fu_151_p2 icmp_ln118_fu_201_p2 icmp_ln120_fu_207_p2 icmp_ln121_fu_212_p2 p_7_fu_217_p2 sub_ln122_fu_226_p2 icmp_ln122_fu_236_p2 add_ln122_fu_242_p2 n_8_fu_248_p3 or_ln120_fu_256_p2 xor_ln121_fu_262_p2 or_ln121_fu_268_p2 p_3_fu_274_p3 or_ln121_1_fu_282_p2 n_2_fu_288_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13_fu_915</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>915</ID>
                                    <BindInstances>icmp_ln115_fu_113_p2 add_ln115_fu_119_p2 add_ln117_fu_129_p2 icmp_ln118_fu_177_p2 icmp_ln120_fu_183_p2 icmp_ln121_fu_189_p2 and_ln120_fu_195_p2 add_ln121_fu_201_p2 select_ln120_fu_207_p3 p_4_fu_215_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>925</ID>
                                    <BindInstances>icmp_ln135_fu_106_p2 add_ln135_fu_112_p2 add_ln137_fu_122_p2 add_ln139_fu_133_p2 add_ln144_fu_139_p2 icmp_ln138_fu_158_p2 icmp_ln140_fu_164_p2 icmp_ln141_fu_170_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1_fu_935</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>935</ID>
                                    <BindInstances>icmp_ln115_fu_196_p2 icmp_ln196_fu_328_p2 s_7_fu_346_p3 icmp_ln197_fu_364_p2 s_9_fu_382_p3 icmp_ln192_fu_201_p2 add_ln192_fu_206_p2 add_ln192_1_fu_215_p2 select_ln193_fu_221_p3 select_ln193_1_fu_391_p3 select_ln193_2_fu_398_p3 select_ln192_fu_229_p3 select_ln192_1_fu_405_p3 add_ln117_fu_290_p2 icmp_ln118_fu_412_p2 icmp_ln120_fu_418_p2 icmp_ln121_fu_424_p2 p_5_fu_430_p2 sub_ln122_fu_440_p2 icmp_ln122_fu_450_p2 add_ln122_fu_456_p2 n_4_fu_462_p3 or_ln120_fu_470_p2 or_ln121_fu_476_p2 n_5_fu_482_p3 xor_ln121_fu_490_p2 or_ln121_2_fu_496_p2 p_6_fu_502_p3 add_ln115_fu_249_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1_fu_948</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>948</ID>
                                    <BindInstances>icmp_ln157_fu_102_p2 add_ln157_fu_108_p2 add_ln159_2_fu_138_p2 add_ln159_fu_148_p2 icmp_ln160_fu_159_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2_fu_957</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>957</ID>
                                    <BindInstances>add_ln165_2_fu_153_p2 add_ln165_fu_163_p2 icmp_ln166_fu_196_p2 move_type_4_fu_202_p3 row2_4_fu_211_p3 add_ln163_fu_178_p2 icmp_ln163_fu_184_p2 or_cond284_i_fu_219_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>968</ID>
                                    <BindInstances>cmp80_i_i431_i_i_fu_105_p2 icmp_ln174_fu_123_p2 add_ln174_fu_129_p2 add_ln176_fu_139_p2 add_ln179_fu_161_p2 add_ln181_fu_170_p2 icmp_ln177_fu_155_p2 v2_fu_179_p2 v2_2_fu_184_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14_fu_979</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>979</ID>
                                    <BindInstances>icmp_ln115_fu_115_p2 add_ln115_fu_121_p2 add_ln117_fu_131_p2 icmp_ln118_fu_178_p2 icmp_ln120_fu_184_p2 icmp_ln121_fu_189_p2 sub_ln122_fu_197_p2 icmp_ln122_fu_207_p2 add_ln122_fu_213_p2 n_6_fu_219_p3 or_ln120_fu_227_p2 or_ln120_1_fu_233_p2 n_7_fu_239_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15_fu_989</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>989</ID>
                                    <BindInstances>icmp_ln135_fu_113_p2 add_ln135_fu_119_p2 add_ln137_fu_129_p2 add_ln139_fu_145_p2 add_ln144_fu_154_p2 grp_fu_95_p2 grp_fu_95_p2 sub_ln141_fu_167_p2 icmp_ln141_fu_176_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16_fu_999</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>999</ID>
                                    <BindInstances>icmp_ln115_fu_196_p2 icmp_ln196_fu_328_p2 s_3_fu_346_p3 icmp_ln197_fu_364_p2 s_5_fu_382_p3 icmp_ln192_fu_201_p2 add_ln192_fu_206_p2 add_ln192_1_fu_215_p2 select_ln193_fu_221_p3 select_ln193_1_fu_391_p3 select_ln193_2_fu_398_p3 select_ln192_fu_229_p3 select_ln192_1_fu_405_p3 add_ln117_fu_290_p2 icmp_ln118_fu_412_p2 icmp_ln120_fu_418_p2 icmp_ln121_fu_424_p2 p_2_fu_430_p2 sub_ln122_fu_440_p2 icmp_ln122_fu_450_p2 add_ln122_fu_456_p2 n_2_fu_462_p3 or_ln120_fu_470_p2 or_ln121_fu_476_p2 n_3_fu_482_p3 xor_ln121_fu_490_p2 or_ln121_1_fu_496_p2 p_3_fu_502_p3 add_ln115_fu_249_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17_fu_1012</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1012</ID>
                                    <BindInstances>icmp_ln157_fu_102_p2 add_ln157_fu_108_p2 add_ln159_fu_138_p2 add_ln159_1_fu_148_p2 icmp_ln160_fu_159_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28_fu_1021</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1021</ID>
                                    <BindInstances>add_ln165_fu_153_p2 add_ln165_1_fu_163_p2 icmp_ln166_fu_196_p2 move_type_4_out row2_4_out add_ln163_fu_178_p2 icmp_ln163_fu_184_p2 or_cond285_i_fu_219_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1032</ID>
                                    <BindInstances>cmp80_i_i_i_i_fu_105_p2 icmp_ln174_fu_123_p2 add_ln174_fu_129_p2 add_ln176_fu_139_p2 add_ln179_fu_161_p2 add_ln181_fu_170_p2 icmp_ln177_fu_155_p2 v2_fu_179_p2 v2_1_fu_184_p3</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110_fu_1043</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1043</ID>
                                    <BindInstances>icmp_ln135_fu_131_p2 add_ln135_fu_137_p2 add_ln137_fu_147_p2 add_ln139_fu_163_p2 add_ln144_fu_172_p2 grp_fu_113_p2 grp_fu_113_p2 icmp_ln141_fu_181_p2 and_ln141_fu_186_p2 or_ln141_fu_191_p2 sub_ln141_fu_200_p2 icmp_ln141_1_fu_209_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111_fu_1055</InstName>
                                    <ModuleName>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>1055</ID>
                                    <BindInstances>icmp_ln92_fu_133_p2 icmp_ln106_fu_252_p2 add_ln106_fu_258_p2 select_ln106_fu_264_p3 s_10_fu_276_p2 icmp_ln103_fu_138_p2 add_ln103_fu_143_p2 add_ln103_1_fu_210_p2 select_ln103_fu_149_p3 select_ln103_1_fu_283_p3 select_ln103_2_fu_216_p3 select_ln103_3_fu_290_p3 add_ln94_fu_181_p2 add_ln94_2_fu_227_p2 icmp_ln94_fu_297_p2 add_ln94_1_fu_303_p2 cnt_2_fu_309_p3 add_ln92_fu_191_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>icmp_ln244_fu_1105_p2 mul_32ns_34ns_64_1_1_U128 rec_capacity_fu_1125_p3 icmp_ln248_fu_1132_p2 add_ln251_fu_1177_p2 add_ln252_fu_1251_p2 add_ln253_fu_1284_p2 total_cols_fu_1203_p2 total_rows_fu_1213_p2 empty_43_fu_1223_p2 smax_fu_1229_p3 empty_44_fu_1237_p2 smax1_fu_1243_p3 mul_31ns_31ns_62_1_1_U127 add_ln254_fu_1309_p2 cmp2_i140_i_i_fu_1342_p2 empty_45_fu_1351_p2 smax3_fu_1356_p3 R_fu_1377_p2 icmp_ln224_fu_1390_p2 add_ln224_fu_1395_p2 add_ln117_fu_1429_p2 icmp_ln224_1_fu_1518_p2 icmp_ln228_fu_1550_p2 icmp_ln208_fu_1570_p2 mul_32s_32s_32_1_1_U129 icmp_ln129_1_fu_1580_p2 new_col_fu_1585_p2 new_row_1_fu_1590_p2 add_ln132_1_fu_1599_p2 add_ln119_fu_1633_p2 add_ln133_1_fu_1639_p2 add_ln135_1_fu_1668_p2 add_ln147_1_fu_1675_p2 R_1_fu_1688_p2 add_ln191_2_fu_1697_p2 icmp_ln192_fu_1707_p2 add_ln192_fu_1712_p2 add_ln117_1_fu_1746_p2 mul_64ns_31ns_95_3_1_U130 add_ln191_fu_1756_p2 icmp_ln152_fu_1762_p2 t_old_fu_1768_p2 rowt_fu_1785_p2 colt_fu_1790_p2 add_ln176_fu_1823_p2 r_fu_1836_p2 icmp_ln163_fu_1841_p2 xor_ln171_fu_1866_p2 icmp_ln171_fu_1872_p2 and_ln171_fu_1877_p2 empty_47_fu_1883_p2 empty_48_fu_1889_p2 empty_49_fu_1895_p2 add_ln172_2_fu_1923_p2 add_ln172_fu_1933_p2 add_ln173_2_fu_1967_p2 add_ln173_fu_1982_p2 mul_32s_32s_32_1_1_U129 score_1_fu_1991_p2 icmp_ln230_fu_1995_p2 r1_2_fu_2001_p3 r2_2_fu_2013_p3 sign_2_fu_2022_p3 best_score_2_fu_2031_p3 icmp_ln232_fu_2049_p2 icmp_ln208_1_fu_2069_p2 mul_32s_32s_32_1_1_U129 icmp_ln129_2_fu_2079_p2 new_col_2_fu_2084_p2 new_row_2_fu_2089_p2 add_ln132_2_fu_2098_p2 add_ln119_5_fu_2132_p2 add_ln133_2_fu_2138_p2 add_ln135_2_fu_2167_p2 add_ln147_2_fu_2174_p2 R_2_fu_2187_p2 add_ln191_3_fu_2196_p2 icmp_ln192_1_fu_2206_p2 add_ln192_2_fu_2211_p2 add_ln117_2_fu_2245_p2 mul_64ns_31ns_95_3_1_U130 add_ln191_1_fu_2255_p2 icmp_ln152_1_fu_2261_p2 t_old_1_fu_2267_p2 rowt_1_fu_2284_p2 colt_1_fu_2289_p2 add_ln176_1_fu_2322_p2 r_4_fu_2332_p2 icmp_ln163_1_fu_2341_p2 xor_ln171_1_fu_2365_p2 icmp_ln171_1_fu_2371_p2 and_ln171_1_fu_2376_p2 empty_51_fu_2382_p2 empty_52_fu_2388_p2 empty_53_fu_2394_p2 add_ln172_3_fu_2422_p2 add_ln172_1_fu_2432_p2 add_ln173_3_fu_2466_p2 add_ln173_1_fu_2481_p2 mul_32s_32s_32_1_1_U129 score_3_fu_2490_p2 icmp_ln234_fu_2495_p2 r1_4_fu_2501_p3 r2_4_fu_2513_p3 sign_4_fu_2522_p3 best_score_4_fu_2531_p3 add_ln224_1_fu_2540_p2 add_ln223_fu_1528_p2 icmp_ln262_fu_1449_p2 icmp_ln129_fu_1459_p2 new_col_3_fu_1464_p2 new_row_fu_2546_p2 add_ln132_3_fu_1493_p2 add_ln132_fu_1507_p2 icmp_ln133_fu_2550_p2 select_ln133_fu_2556_p3 add_ln133_3_fu_2589_p2 add_ln133_fu_2599_p2 cmp34_i_i_fu_2609_p2 add_ln135_fu_2634_p2 add_ln147_fu_2641_p2 icmp_ln265_fu_2656_p2 base_fu_2667_p2 add_ln267_fu_2685_p2 add_ln268_fu_2767_p2 add_ln268_1_fu_2784_p2 add_ln269_fu_2809_p2 add_ln269_1_fu_2826_p2 add_ln270_fu_2851_p2 add_ln270_1_fu_2868_p2 total_cols_1_fu_2710_p2 total_rows_1_fu_2719_p2 empty_55_fu_2728_p2 smax21_fu_2734_p3 empty_56_fu_2742_p2 smax22_fu_2748_p3 mul_31ns_31ns_62_1_1_U127 add_ln271_fu_2901_p2 add_ln271_1_fu_2918_p2 rec_idx_2_fu_2756_p2 add_ln274_fu_2947_p2 icmp_ln274_fu_2976_p2 add_ln259_fu_2982_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_store_matrix_to_dram_safe_fu_218</InstName>
                            <ModuleName>store_matrix_to_dram_safe</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>218</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2_fu_40</InstName>
                                    <ModuleName>store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>40</ID>
                                    <BindInstances>icmp_ln77_fu_190_p2 icmp_ln76_fu_195_p2 add_ln76_1_fu_200_p2 add_ln76_fu_209_p2 select_ln76_fu_215_p3 select_ln76_1_fu_223_p3 add_ln81_2_fu_255_p2 mul_32s_31ns_62_1_1_U144 add_ln81_1_fu_294_p2 add_ln79_fu_305_p2 icmp_ln80_fu_320_p2 add_ln81_fu_334_p2 add_ln77_fu_269_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>empty_fu_73_p2 smax_fu_79_p3 empty_39_fu_87_p2 smax1_fu_93_p3 mul_31ns_31ns_62_1_1_U151</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>and_ln307_fu_231_p2 icmp_ln308_fu_237_p2 select_ln309_fu_243_p3 M_e_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_dram_c_U t_capacity_c_U k1_c_U k2_c_U debug_dram_c_U rows_c_U cols_c_U debug_capacity_c_U spec_select_loc_channel_U p_loc_channel_U control_s_axi_U control_r_s_axi_U gmem_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.226</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>56</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry_proc_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.210</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:304</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>68</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>259</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_64_1_1_U11" SOURCE="fmm_hls_greedy_potential.cpp:304" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln304" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln305_fu_128_p2" SOURCE="fmm_hls_greedy_potential.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln305_1_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln305_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln305_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:305" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln305" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln306_fu_110_p2" SOURCE="fmm_hls_greedy_potential.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln306_fu_116_p2" SOURCE="fmm_hls_greedy_potential.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln306" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln306_fu_122_p2" SOURCE="fmm_hls_greedy_potential.cpp:306" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln306" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2</Name>
            <Loops>
                <VITIS_LOOP_49_1_VITIS_LOOP_51_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.218</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102402</Best-caseLatency>
                    <Average-caseLatency>102402</Average-caseLatency>
                    <Worst-caseLatency>102402</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.024 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.024 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.024 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102401</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_49_1_VITIS_LOOP_51_2>
                        <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>102400</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>102400</Latency>
                        <AbsoluteTimeLatency>1.024 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_49_1_VITIS_LOOP_51_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:51</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_49_1_VITIS_LOOP_51_2>
                            <Name>VITIS_LOOP_49_1_VITIS_LOOP_51_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:49</SourceLocation>
                        </VITIS_LOOP_49_1_VITIS_LOOP_51_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>56</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>204</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln49_fu_84_p2" SOURCE="fmm_hls_greedy_potential.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_90_p2" SOURCE="fmm_hls_greedy_potential.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_102_p2" SOURCE="fmm_hls_greedy_potential.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_108_p2" SOURCE="fmm_hls_greedy_potential.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_114_p3" SOURCE="fmm_hls_greedy_potential.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_122_p3" SOURCE="fmm_hls_greedy_potential.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_49_1_VITIS_LOOP_51_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_166_p2" SOURCE="fmm_hls_greedy_potential.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_matrix_from_dram_safe_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4</Name>
            <Loops>
                <VITIS_LOOP_58_3_VITIS_LOOP_59_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_58_3_VITIS_LOOP_59_4>
                        <Name>VITIS_LOOP_58_3_VITIS_LOOP_59_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_58_3_VITIS_LOOP_59_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_58_3_VITIS_LOOP_59_4>
                            <Name>VITIS_LOOP_58_3_VITIS_LOOP_59_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:59</SourceLocation>
                        </VITIS_LOOP_58_3_VITIS_LOOP_59_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1118</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>763</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln59_fu_189_p2" SOURCE="fmm_hls_greedy_potential.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln58_fu_194_p2" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_1_fu_199_p2" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_208_p2" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln58" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_fu_214_p3" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln58_1_fu_222_p3" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln58_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_254_p2" SOURCE="fmm_hls_greedy_potential.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_31ns_62_1_1_U20" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_293_p2" SOURCE="fmm_hls_greedy_potential.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_305_p2" SOURCE="fmm_hls_greedy_potential.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_320_p2" SOURCE="fmm_hls_greedy_potential.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_334_p2" SOURCE="fmm_hls_greedy_potential.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_3_VITIS_LOOP_59_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln59_fu_268_p2" SOURCE="fmm_hls_greedy_potential.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln59" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>load_matrix_from_dram_safe</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:44</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1304</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1204</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_41_fu_115_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_121_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_42_fu_129_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax2_fu_135_p3" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="smax2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U28" SOURCE="fmm_hls_greedy_potential.cpp:58" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln58" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_1</Name>
            <Loops>
                <VITIS_LOOP_103_1_VITIS_LOOP_92_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.590</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                        <Name>VITIS_LOOP_103_1_VITIS_LOOP_92_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:91~fmm_hls_greedy_potential.cpp:105~fmm_hls_greedy_potential.cpp:254</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                            <Name>VITIS_LOOP_103_1_VITIS_LOOP_92_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:92~fmm_hls_greedy_potential.cpp:105~fmm_hls_greedy_potential.cpp:254</SourceLocation>
                        </VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>210</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln92_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln106_fu_252_p2" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_258_p2" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_fu_264_p3" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="s_12_fu_276_p2" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="s_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_2_fu_143_p2" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_210_p2" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_149_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_283_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_2_fu_216_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_3_fu_290_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_3_fu_181_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_2_fu_227_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_fu_297_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_303_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_4_fu_309_p3" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_191_p2" SOURCE="fmm_hls_greedy_potential.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1</Name>
            <Loops>
                <VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.903</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:226~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:115~fmm_hls_greedy_potential.cpp:227~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>570</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln115_fu_135_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_141_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_151_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_207_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_212_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="p_7_fu_217_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="p_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_fu_226_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_236_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_242_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_8_fu_248_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="n_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln120_fu_256_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln121_fu_262_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_268_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="p_3_fu_274_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="p_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_1_fu_282_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln121_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_2_fu_288_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="n_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13</Name>
            <Loops>
                <VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:205~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:115~fmm_hls_greedy_potential.cpp:206~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>404</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln115_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_119_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_177_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln120_fu_183_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_189_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln120_fu_195_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln120_fu_207_p3" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="p_4_fu_215_p3" SOURCE="fmm_hls_greedy_potential.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="p_4" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1</Name>
            <Loops>
                <VITIS_LOOP_135_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.750</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_135_1>
                        <Name>VITIS_LOOP_135_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_135_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:135~fmm_hls_greedy_potential.cpp:211~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_135_1>
                            <Name>VITIS_LOOP_135_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:135~fmm_hls_greedy_potential.cpp:211~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_135_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>158</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>382</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_fu_106_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_112_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_122_p2" SOURCE="fmm_hls_greedy_potential.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_139_p2" SOURCE="fmm_hls_greedy_potential.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_158_p2" SOURCE="fmm_hls_greedy_potential.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln140_fu_164_p2" SOURCE="fmm_hls_greedy_potential.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_170_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1</Name>
            <Loops>
                <VITIS_LOOP_192_2_VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>9.532</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_192_2_VITIS_LOOP_115_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:194~fmm_hls_greedy_potential.cpp:212~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_192_2_VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:197~fmm_hls_greedy_potential.cpp:212~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>334</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1331</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln115_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln196_fu_328_p2" SOURCE="fmm_hls_greedy_potential.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="s_7_fu_346_p3" SOURCE="fmm_hls_greedy_potential.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="s_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln197_fu_364_p2" SOURCE="fmm_hls_greedy_potential.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="s_9_fu_382_p3" SOURCE="fmm_hls_greedy_potential.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="s_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_206_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_215_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_221_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_1_fu_391_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_2_fu_398_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_fu_229_p3" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_1_fu_405_p3" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_290_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_412_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_418_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_424_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="p_5_fu_430_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="p_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_fu_440_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_450_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_456_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_4_fu_462_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="n_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln120_fu_470_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_476_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_5_fu_482_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="n_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln121_fu_490_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_2_fu_496_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln121_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="p_6_fu_502_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="p_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_249_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1</Name>
            <Loops>
                <VITIS_LOOP_157_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_157_1>
                        <Name>VITIS_LOOP_157_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_157_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:156~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_157_1>
                            <Name>VITIS_LOOP_157_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:157~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_157_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>129</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>231</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln157_fu_102_p2" SOURCE="fmm_hls_greedy_potential.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_108_p2" SOURCE="fmm_hls_greedy_potential.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_2_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_148_p2" SOURCE="fmm_hls_greedy_potential.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_159_p2" SOURCE="fmm_hls_greedy_potential.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2</Name>
            <Loops>
                <VITIS_LOOP_163_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_2>
                        <Name>VITIS_LOOP_163_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_163_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:156~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_2>
                            <Name>VITIS_LOOP_163_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:166~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_163_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_2_fu_153_p2" SOURCE="fmm_hls_greedy_potential.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_163_p2" SOURCE="fmm_hls_greedy_potential.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="select" PRAGMA="" RTLNAME="move_type_4_fu_202_p3" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="move_type_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="select" PRAGMA="" RTLNAME="row2_4_fu_211_p3" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="row2_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_178_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln163_fu_184_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="and" PRAGMA="" RTLNAME="or_cond284_i_fu_219_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="or_cond284_i" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3</Name>
            <Loops>
                <VITIS_LOOP_174_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.750</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_3>
                        <Name>VITIS_LOOP_174_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_174_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:174~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_174_3>
                            <Name>VITIS_LOOP_174_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:174~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_174_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>154</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>368</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp80_i_i431_i_i_fu_105_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp80_i_i431_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln174_fu_123_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_139_p2" SOURCE="fmm_hls_greedy_potential.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_161_p2" SOURCE="fmm_hls_greedy_potential.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_170_p2" SOURCE="fmm_hls_greedy_potential.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_155_p2" SOURCE="fmm_hls_greedy_potential.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="sub" PRAGMA="" RTLNAME="v2_fu_179_p2" SOURCE="fmm_hls_greedy_potential.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="v2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="select" PRAGMA="" RTLNAME="v2_2_fu_184_p3" SOURCE="fmm_hls_greedy_potential.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="v2_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14</Name>
            <Loops>
                <VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.845</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_115_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:205~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:115~fmm_hls_greedy_potential.cpp:206~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>118</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>486</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln115_fu_115_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_121_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_131_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_178_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_184_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_189_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_fu_197_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_207_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_213_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_6_fu_219_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="n_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln120_fu_227_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln120_1_fu_233_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln120_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_7_fu_239_p3" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="n_7" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15</Name>
            <Loops>
                <VITIS_LOOP_135_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.285</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_135_1>
                        <Name>VITIS_LOOP_135_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_135_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:135~fmm_hls_greedy_potential.cpp:211~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_135_1>
                            <Name>VITIS_LOOP_135_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:135~fmm_hls_greedy_potential.cpp:211~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_135_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>191</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>375</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_119_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_145_p2" SOURCE="fmm_hls_greedy_potential.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_154_p2" SOURCE="fmm_hls_greedy_potential.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_95_p2" SOURCE="fmm_hls_greedy_potential.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_95_p2" SOURCE="fmm_hls_greedy_potential.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_fu_167_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_176_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16</Name>
            <Loops>
                <VITIS_LOOP_192_2_VITIS_LOOP_115_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>9.532</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                        <Name>VITIS_LOOP_192_2_VITIS_LOOP_115_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:194~fmm_hls_greedy_potential.cpp:212~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                            <Name>VITIS_LOOP_192_2_VITIS_LOOP_115_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:197~fmm_hls_greedy_potential.cpp:212~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_192_2_VITIS_LOOP_115_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>334</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1331</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln115_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln196_fu_328_p2" SOURCE="fmm_hls_greedy_potential.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="s_3_fu_346_p3" SOURCE="fmm_hls_greedy_potential.cpp:196" STORAGESUBTYPE="" URAM="0" VARIABLE="s_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln197_fu_364_p2" SOURCE="fmm_hls_greedy_potential.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="s_5_fu_382_p3" SOURCE="fmm_hls_greedy_potential.cpp:197" STORAGESUBTYPE="" URAM="0" VARIABLE="s_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln192_fu_201_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_206_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_1_fu_215_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_fu_221_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_1_fu_391_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln193_2_fu_398_p3" SOURCE="fmm_hls_greedy_potential.cpp:193" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln193_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_fu_229_p3" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln192_1_fu_405_p3" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln192_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_290_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_412_p2" SOURCE="fmm_hls_greedy_potential.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln120_fu_418_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln121_fu_424_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="p_2_fu_430_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="p_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln122_fu_440_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln122_fu_450_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln122_fu_456_p2" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_2_fu_462_p3" SOURCE="fmm_hls_greedy_potential.cpp:122" STORAGESUBTYPE="" URAM="0" VARIABLE="n_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln120_fu_470_p2" SOURCE="fmm_hls_greedy_potential.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_fu_476_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="n_3_fu_482_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="n_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln121_fu_490_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln121_1_fu_496_p2" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln121_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="select" PRAGMA="" RTLNAME="p_3_fu_502_p3" SOURCE="fmm_hls_greedy_potential.cpp:121" STORAGESUBTYPE="" URAM="0" VARIABLE="p_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_192_2_VITIS_LOOP_115_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_249_p2" SOURCE="fmm_hls_greedy_potential.cpp:115" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln115" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17</Name>
            <Loops>
                <VITIS_LOOP_157_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_157_1>
                        <Name>VITIS_LOOP_157_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_157_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:156~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_157_1>
                            <Name>VITIS_LOOP_157_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:157~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_157_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>129</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>231</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln157_fu_102_p2" SOURCE="fmm_hls_greedy_potential.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln157" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln157_fu_108_p2" SOURCE="fmm_hls_greedy_potential.cpp:157" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln159_1_fu_148_p2" SOURCE="fmm_hls_greedy_potential.cpp:159" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln159_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_157_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln160_fu_159_p2" SOURCE="fmm_hls_greedy_potential.cpp:160" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln160" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28</Name>
            <Loops>
                <VITIS_LOOP_163_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.240</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>3</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_163_2>
                        <Name>VITIS_LOOP_163_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>0</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1</Latency>
                        <AbsoluteTimeLatency>10.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_163_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:156~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_163_2>
                            <Name>VITIS_LOOP_163_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:166~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_163_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>313</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_153_p2" SOURCE="fmm_hls_greedy_potential.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_163_p2" SOURCE="fmm_hls_greedy_potential.cpp:165" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln165_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln166_fu_196_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="select" PRAGMA="" RTLNAME="move_type_4_out" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="move_type_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="select" PRAGMA="" RTLNAME="row2_4_out" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="row2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln163_fu_178_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln163_fu_184_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_163_2" OPTYPE="and" PRAGMA="" RTLNAME="or_cond285_i_fu_219_p2" SOURCE="fmm_hls_greedy_potential.cpp:166" STORAGESUBTYPE="" URAM="0" VARIABLE="or_cond285_i" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39</Name>
            <Loops>
                <VITIS_LOOP_174_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.750</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_174_3>
                        <Name>VITIS_LOOP_174_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_174_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:174~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_174_3>
                            <Name>VITIS_LOOP_174_3</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:174~fmm_hls_greedy_potential.cpp:213~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                        </VITIS_LOOP_174_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>154</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>368</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="cmp80_i_i_i_i_fu_105_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp80_i_i_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln174_fu_123_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln174_fu_129_p2" SOURCE="fmm_hls_greedy_potential.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_139_p2" SOURCE="fmm_hls_greedy_potential.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln179_fu_161_p2" SOURCE="fmm_hls_greedy_potential.cpp:179" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln179" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln181_fu_170_p2" SOURCE="fmm_hls_greedy_potential.cpp:181" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln181" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln177_fu_155_p2" SOURCE="fmm_hls_greedy_potential.cpp:177" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln177" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="sub" PRAGMA="" RTLNAME="v2_fu_179_p2" SOURCE="fmm_hls_greedy_potential.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="v2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_174_3" OPTYPE="select" PRAGMA="" RTLNAME="v2_1_fu_184_p3" SOURCE="fmm_hls_greedy_potential.cpp:180" STORAGESUBTYPE="" URAM="0" VARIABLE="v2_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110</Name>
            <Loops>
                <VITIS_LOOP_135_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.285</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_135_1>
                        <Name>VITIS_LOOP_135_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>3</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_135_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:135~fmm_hls_greedy_potential.cpp:263</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_135_1>
                            <Name>VITIS_LOOP_135_1</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:135~fmm_hls_greedy_potential.cpp:263</SourceLocation>
                        </VITIS_LOOP_135_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>194</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>420</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln135_fu_131_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_137_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_147_p2" SOURCE="fmm_hls_greedy_potential.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_163_p2" SOURCE="fmm_hls_greedy_potential.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln144_fu_172_p2" SOURCE="fmm_hls_greedy_potential.cpp:144" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln144" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_113_p2" SOURCE="fmm_hls_greedy_potential.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_fu_181_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln141_fu_186_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln141_fu_191_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln141_fu_200_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln141" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_135_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln141_1_fu_209_p2" SOURCE="fmm_hls_greedy_potential.cpp:141" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln141_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111</Name>
            <Loops>
                <VITIS_LOOP_103_1_VITIS_LOOP_92_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.590</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                        <Name>VITIS_LOOP_103_1_VITIS_LOOP_92_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:91~fmm_hls_greedy_potential.cpp:105~fmm_hls_greedy_potential.cpp:271</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                            <Name>VITIS_LOOP_103_1_VITIS_LOOP_92_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:92~fmm_hls_greedy_potential.cpp:105~fmm_hls_greedy_potential.cpp:271</SourceLocation>
                        </VITIS_LOOP_103_1_VITIS_LOOP_92_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>210</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>776</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln92_fu_133_p2" SOURCE="fmm_hls_greedy_potential.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln106_fu_252_p2" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_258_p2" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln106_fu_264_p3" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="s_10_fu_276_p2" SOURCE="fmm_hls_greedy_potential.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="s_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln103_fu_138_p2" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_143_p2" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_210_p2" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln103_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_fu_149_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_1_fu_283_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_2_fu_216_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln103_3_fu_290_p3" SOURCE="fmm_hls_greedy_potential.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln103_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_fu_181_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_2_fu_227_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln94_fu_297_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln94_1_fu_303_p2" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln94_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="select" PRAGMA="" RTLNAME="cnt_2_fu_309_p3" SOURCE="fmm_hls_greedy_potential.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="cnt_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_103_1_VITIS_LOOP_92_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_191_p2" SOURCE="fmm_hls_greedy_potential.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>greedy_potential_reduce_with_debug</Name>
            <Loops>
                <VITIS_LOOP_259_1>
                    <VITIS_LOOP_223_1>
                        <VITIS_LOOP_224_2>
                            <VITIS_LOOP_191_1/>
                            <VITIS_LOOP_191_1/>
                        </VITIS_LOOP_224_2>
                    </VITIS_LOOP_223_1>
                </VITIS_LOOP_259_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.532</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_259_1>
                        <Name>VITIS_LOOP_259_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_110_fu_1043</Instance>
                            <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_103_1_VITIS_LOOP_92_111_fu_1055</Instance>
                        </InstanceList>
                        <VITIS_LOOP_223_1>
                            <Name>VITIS_LOOP_223_1</Name>
                            <Slack>7.30</Slack>
                            <TripCount>undef</TripCount>
                            <isPerfectNested>0</isPerfectNested>
                            <Latency>undef</Latency>
                            <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                            <IterationLatency>undef</IterationLatency>
                            <PipelineDepth>undef</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                            <VITIS_LOOP_224_2>
                                <Name>VITIS_LOOP_224_2</Name>
                                <Slack>7.30</Slack>
                                <TripCount>0</TripCount>
                                <isPerfectNested>0</isPerfectNested>
                                <Latency>undef</Latency>
                                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                <IterationLatency>undef</IterationLatency>
                                <PipelineDepth>undef</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <PerformancePragma>-</PerformancePragma>
                                <InstanceList>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_1_fu_904</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_13_fu_915</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_1_fu_925</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_1_fu_948</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_2_fu_957</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_3_fu_968</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_115_14_fu_979</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_135_15_fu_989</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_157_17_fu_1012</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_163_28_fu_1021</Instance>
                                    <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_174_39_fu_1032</Instance>
                                </InstanceList>
                                <VITIS_LOOP_191_1>
                                    <Name>VITIS_LOOP_191_1</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>undef</TripCount>
                                    <isPerfectNested>0</isPerfectNested>
                                    <Latency>undef</Latency>
                                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                    <IterationLatency>undef</IterationLatency>
                                    <PipelineDepth>undef</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <PerformancePragma>-</PerformancePragma>
                                    <InstanceList>
                                        <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_1_fu_935</Instance>
                                    </InstanceList>
                                </VITIS_LOOP_191_1>
                                <VITIS_LOOP_191_1>
                                    <Name>VITIS_LOOP_191_1</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>undef</TripCount>
                                    <isPerfectNested>0</isPerfectNested>
                                    <Latency>undef</Latency>
                                    <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                                    <IterationLatency>undef</IterationLatency>
                                    <PipelineDepth>undef</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <PerformancePragma>-</PerformancePragma>
                                    <InstanceList>
                                        <Instance>grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_192_2_VITIS_LOOP_115_16_fu_999</Instance>
                                    </InstanceList>
                                </VITIS_LOOP_191_1>
                            </VITIS_LOOP_224_2>
                        </VITIS_LOOP_223_1>
                    </VITIS_LOOP_259_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:244</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_259_1>
                            <Name>VITIS_LOOP_259_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:259</SourceLocation>
                            <VITIS_LOOP_223_1>
                                <Name>VITIS_LOOP_223_1</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>fmm_hls_greedy_potential.cpp:222~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                                <VITIS_LOOP_224_2>
                                    <Name>VITIS_LOOP_224_2</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>fmm_hls_greedy_potential.cpp:222~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                                    <VITIS_LOOP_191_1>
                                        <Name>VITIS_LOOP_191_1</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>fmm_hls_greedy_potential.cpp:191~fmm_hls_greedy_potential.cpp:212~fmm_hls_greedy_potential.cpp:229~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                                    </VITIS_LOOP_191_1>
                                    <VITIS_LOOP_191_1>
                                        <Name>VITIS_LOOP_191_1</Name>
                                        <IssueType>-</IssueType>
                                        <ViolationType>-</ViolationType>
                                        <SourceLocation>fmm_hls_greedy_potential.cpp:191~fmm_hls_greedy_potential.cpp:212~fmm_hls_greedy_potential.cpp:233~fmm_hls_greedy_potential.cpp:261</SourceLocation>
                                    </VITIS_LOOP_191_1>
                                </VITIS_LOOP_224_2>
                            </VITIS_LOOP_223_1>
                        </VITIS_LOOP_259_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>19</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>8</UTIL_DSP>
                    <FF>7462</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>7</UTIL_FF>
                    <LUT>15625</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>29</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln244_fu_1105_p2" SOURCE="fmm_hls_greedy_potential.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_34ns_64_1_1_U128" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="mul" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="rec_capacity_fu_1125_p3" SOURCE="fmm_hls_greedy_potential.cpp:244" STORAGESUBTYPE="" URAM="0" VARIABLE="rec_capacity" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln248_fu_1132_p2" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln248" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_1177_p2" SOURCE="fmm_hls_greedy_potential.cpp:251" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln251" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_1251_p2" SOURCE="fmm_hls_greedy_potential.cpp:252" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln252" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_1284_p2" SOURCE="fmm_hls_greedy_potential.cpp:253" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln253" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="total_cols_fu_1203_p2" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="total_cols" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="total_rows_fu_1213_p2" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="total_rows" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_43_fu_1223_p2" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_1229_p3" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_44_fu_1237_p2" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_1243_p3" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U127" SOURCE="fmm_hls_greedy_potential.cpp:250" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln250" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln254_fu_1309_p2" SOURCE="fmm_hls_greedy_potential.cpp:254" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setne" PRAGMA="" RTLNAME="cmp2_i140_i_i_fu_1342_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp2_i140_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_45_fu_1351_p2" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax3_fu_1356_p3" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="smax3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="R_fu_1377_p2" SOURCE="fmm_hls_greedy_potential.cpp:222" STORAGESUBTYPE="" URAM="0" VARIABLE="R" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_223_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln224_fu_1390_p2" SOURCE="fmm_hls_greedy_potential.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_1395_p2" SOURCE="fmm_hls_greedy_potential.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_1429_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln224_1_fu_1518_p2" SOURCE="fmm_hls_greedy_potential.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln224_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln228_fu_1550_p2" SOURCE="fmm_hls_greedy_potential.cpp:228" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln208_fu_1570_p2" SOURCE="fmm_hls_greedy_potential.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="score" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_1_fu_1580_p2" SOURCE="fmm_hls_greedy_potential.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="new_col_fu_1585_p2" SOURCE="fmm_hls_greedy_potential.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="new_col" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="new_row_1_fu_1590_p2" SOURCE="fmm_hls_greedy_potential.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="new_row_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_1_fu_1599_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_1633_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_1_fu_1639_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_1_fu_1668_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_1_fu_1675_p2" SOURCE="fmm_hls_greedy_potential.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="R_1_fu_1688_p2" SOURCE="fmm_hls_greedy_potential.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="R_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_2_fu_1697_p2" SOURCE="fmm_hls_greedy_potential.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln192_fu_1707_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_fu_1712_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_1746_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_191_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_31ns_95_3_1_U130" SOURCE="fmm_hls_greedy_potential.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_fu_1756_p2" SOURCE="fmm_hls_greedy_potential.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln152_fu_1762_p2" SOURCE="fmm_hls_greedy_potential.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="t_old_fu_1768_p2" SOURCE="fmm_hls_greedy_potential.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="t_old" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="rowt_fu_1785_p2" SOURCE="fmm_hls_greedy_potential.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="rowt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="colt_fu_1790_p2" SOURCE="fmm_hls_greedy_potential.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="colt" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_fu_1823_p2" SOURCE="fmm_hls_greedy_potential.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="r_fu_1836_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="r" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln163_fu_1841_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln171_fu_1866_p2" SOURCE="fmm_hls_greedy_potential.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln171_fu_1872_p2" SOURCE="fmm_hls_greedy_potential.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln171_fu_1877_p2" SOURCE="fmm_hls_greedy_potential.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln171" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_47_fu_1883_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_48_fu_1889_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="or" PRAGMA="" RTLNAME="empty_49_fu_1895_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_2_fu_1923_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_1933_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_2_fu_1967_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_fu_1982_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln214" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="score_1_fu_1991_p2" SOURCE="fmm_hls_greedy_potential.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="score_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln230_fu_1995_p2" SOURCE="fmm_hls_greedy_potential.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="r1_2_fu_2001_p3" SOURCE="fmm_hls_greedy_potential.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="r1_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="r2_2_fu_2013_p3" SOURCE="fmm_hls_greedy_potential.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="r2_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="sign_2_fu_2022_p3" SOURCE="fmm_hls_greedy_potential.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="best_score_2_fu_2031_p3" SOURCE="fmm_hls_greedy_potential.cpp:230" STORAGESUBTYPE="" URAM="0" VARIABLE="best_score_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln232_fu_2049_p2" SOURCE="fmm_hls_greedy_potential.cpp:232" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln208_1_fu_2069_p2" SOURCE="fmm_hls_greedy_potential.cpp:208" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln208_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:209" STORAGESUBTYPE="" URAM="0" VARIABLE="score_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_2_fu_2079_p2" SOURCE="fmm_hls_greedy_potential.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="new_col_2_fu_2084_p2" SOURCE="fmm_hls_greedy_potential.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="new_col_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="new_row_2_fu_2089_p2" SOURCE="fmm_hls_greedy_potential.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="new_row_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_2_fu_2098_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_5_fu_2132_p2" SOURCE="fmm_hls_greedy_potential.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln119_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_2_fu_2138_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_2_fu_2167_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_2_fu_2174_p2" SOURCE="fmm_hls_greedy_potential.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="R_2_fu_2187_p2" SOURCE="fmm_hls_greedy_potential.cpp:189" STORAGESUBTYPE="" URAM="0" VARIABLE="R_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_3_fu_2196_p2" SOURCE="fmm_hls_greedy_potential.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln192_1_fu_2206_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln192_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln192_2_fu_2211_p2" SOURCE="fmm_hls_greedy_potential.cpp:192" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln192_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_2245_p2" SOURCE="fmm_hls_greedy_potential.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="8" ID="" IMPL="auto" LATENCY="2" LOOP="VITIS_LOOP_191_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_64ns_31ns_95_3_1_U130" SOURCE="fmm_hls_greedy_potential.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln191_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_191_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln191_1_fu_2255_p2" SOURCE="fmm_hls_greedy_potential.cpp:191" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln191_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln152_1_fu_2261_p2" SOURCE="fmm_hls_greedy_potential.cpp:152" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln152_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="t_old_1_fu_2267_p2" SOURCE="fmm_hls_greedy_potential.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="t_old_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="rowt_1_fu_2284_p2" SOURCE="fmm_hls_greedy_potential.cpp:154" STORAGESUBTYPE="" URAM="0" VARIABLE="rowt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="colt_1_fu_2289_p2" SOURCE="fmm_hls_greedy_potential.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="colt_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln176_1_fu_2322_p2" SOURCE="fmm_hls_greedy_potential.cpp:176" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln176_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="r_4_fu_2332_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="r_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln163_1_fu_2341_p2" SOURCE="fmm_hls_greedy_potential.cpp:163" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln163_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln171_1_fu_2365_p2" SOURCE="fmm_hls_greedy_potential.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln171_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln171_1_fu_2371_p2" SOURCE="fmm_hls_greedy_potential.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln171_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln171_1_fu_2376_p2" SOURCE="fmm_hls_greedy_potential.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln171_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_51_fu_2382_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_52_fu_2388_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="or" PRAGMA="" RTLNAME="empty_53_fu_2394_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_3_fu_2422_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_1_fu_2432_p2" SOURCE="fmm_hls_greedy_potential.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_3_fu_2466_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln173_1_fu_2481_p2" SOURCE="fmm_hls_greedy_potential.cpp:173" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln173_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="fmm_hls_greedy_potential.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln214_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="score_3_fu_2490_p2" SOURCE="fmm_hls_greedy_potential.cpp:214" STORAGESUBTYPE="" URAM="0" VARIABLE="score_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln234_fu_2495_p2" SOURCE="fmm_hls_greedy_potential.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln234" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="r1_4_fu_2501_p3" SOURCE="fmm_hls_greedy_potential.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="r1_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="r2_4_fu_2513_p3" SOURCE="fmm_hls_greedy_potential.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="r2_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="sign_4_fu_2522_p3" SOURCE="fmm_hls_greedy_potential.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="sign_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="select" PRAGMA="" RTLNAME="best_score_4_fu_2531_p3" SOURCE="fmm_hls_greedy_potential.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="best_score_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_224_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_2540_p2" SOURCE="fmm_hls_greedy_potential.cpp:224" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln224_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_223_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_1528_p2" SOURCE="fmm_hls_greedy_potential.cpp:223" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln223" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln262_fu_1449_p2" SOURCE="fmm_hls_greedy_potential.cpp:262" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln262" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln129_fu_1459_p2" SOURCE="fmm_hls_greedy_potential.cpp:129" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="new_col_3_fu_1464_p2" SOURCE="fmm_hls_greedy_potential.cpp:130" STORAGESUBTYPE="" URAM="0" VARIABLE="new_col_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="new_row_fu_2546_p2" SOURCE="fmm_hls_greedy_potential.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="new_row" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_3_fu_1493_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln132_fu_1507_p2" SOURCE="fmm_hls_greedy_potential.cpp:132" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln132" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln133_fu_2550_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln133_fu_2556_p3" SOURCE="fmm_hls_greedy_potential.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_3_fu_2589_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln133_fu_2599_p2" SOURCE="fmm_hls_greedy_potential.cpp:133" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln133" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setne" PRAGMA="" RTLNAME="cmp34_i_i_fu_2609_p2" SOURCE="fmm_hls_greedy_potential.cpp:234" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp34_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_2634_p2" SOURCE="fmm_hls_greedy_potential.cpp:135" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln147_fu_2641_p2" SOURCE="fmm_hls_greedy_potential.cpp:147" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln147" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln265_fu_2656_p2" SOURCE="fmm_hls_greedy_potential.cpp:265" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="base_fu_2667_p2" SOURCE="fmm_hls_greedy_potential.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="base" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln267_fu_2685_p2" SOURCE="fmm_hls_greedy_potential.cpp:267" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln267" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_fu_2767_p2" SOURCE="fmm_hls_greedy_potential.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln268_1_fu_2784_p2" SOURCE="fmm_hls_greedy_potential.cpp:268" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln268_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_fu_2809_p2" SOURCE="fmm_hls_greedy_potential.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln269_1_fu_2826_p2" SOURCE="fmm_hls_greedy_potential.cpp:269" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln269_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_fu_2851_p2" SOURCE="fmm_hls_greedy_potential.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln270" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln270_1_fu_2868_p2" SOURCE="fmm_hls_greedy_potential.cpp:270" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln270_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="total_cols_1_fu_2710_p2" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="total_cols_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="total_rows_1_fu_2719_p2" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="total_rows_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_55_fu_2728_p2" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="smax21_fu_2734_p3" SOURCE="fmm_hls_greedy_potential.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="smax21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_56_fu_2742_p2" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="smax22_fu_2748_p3" SOURCE="fmm_hls_greedy_potential.cpp:248" STORAGESUBTYPE="" URAM="0" VARIABLE="smax22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U127" SOURCE="fmm_hls_greedy_potential.cpp:266" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln266" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_fu_2901_p2" SOURCE="fmm_hls_greedy_potential.cpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln271" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln271_1_fu_2918_p2" SOURCE="fmm_hls_greedy_potential.cpp:271" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln271_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="rec_idx_2_fu_2756_p2" SOURCE="fmm_hls_greedy_potential.cpp:272" STORAGESUBTYPE="" URAM="0" VARIABLE="rec_idx_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln274_fu_2947_p2" SOURCE="fmm_hls_greedy_potential.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln274" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln274_fu_2976_p2" SOURCE="fmm_hls_greedy_potential.cpp:274" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln274" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_2982_p2" SOURCE="fmm_hls_greedy_potential.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln259" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_matrix_to_dram_safe_Pipeline_VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
            <Loops>
                <VITIS_LOOP_76_1_VITIS_LOOP_77_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                        <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:77</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                            <Name>VITIS_LOOP_76_1_VITIS_LOOP_77_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>fmm_hls_greedy_potential.cpp:77</SourceLocation>
                        </VITIS_LOOP_76_1_VITIS_LOOP_77_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>567</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>692</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln77_fu_190_p2" SOURCE="fmm_hls_greedy_potential.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_195_p2" SOURCE="fmm_hls_greedy_potential.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_200_p2" SOURCE="fmm_hls_greedy_potential.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_fu_209_p2" SOURCE="fmm_hls_greedy_potential.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln76" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_215_p3" SOURCE="fmm_hls_greedy_potential.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_1_fu_223_p3" SOURCE="fmm_hls_greedy_potential.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln76_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_2_fu_255_p2" SOURCE="fmm_hls_greedy_potential.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_31ns_62_1_1_U144" SOURCE="fmm_hls_greedy_potential.cpp:76" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_1_fu_294_p2" SOURCE="fmm_hls_greedy_potential.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_305_p2" SOURCE="fmm_hls_greedy_potential.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln80_fu_320_p2" SOURCE="fmm_hls_greedy_potential.cpp:80" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln81_fu_334_p2" SOURCE="fmm_hls_greedy_potential.cpp:81" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln81" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_76_1_VITIS_LOOP_77_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln77_fu_269_p2" SOURCE="fmm_hls_greedy_potential.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln77" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>store_matrix_to_dram_safe</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:71</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>696</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>877</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_fu_73_p2" SOURCE="fmm_hls_greedy_potential.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax_fu_79_p3" SOURCE="fmm_hls_greedy_potential.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="smax" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="empty_39_fu_87_p2" SOURCE="fmm_hls_greedy_potential.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="smax1_fu_93_p3" SOURCE="fmm_hls_greedy_potential.cpp:74" STORAGESUBTYPE="" URAM="0" VARIABLE="smax1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_31ns_31ns_62_1_1_U151" SOURCE="fmm_hls_greedy_potential.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="bound" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Block_entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.532</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:307~fmm_hls_greedy_potential.cpp:307</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>256</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>91</UTIL_BRAM>
                    <DSP>35</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>9933</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>9</UTIL_FF>
                    <LUT>18260</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>34</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="and" PRAGMA="" RTLNAME="and_ln307_fu_231_p2" SOURCE="fmm_hls_greedy_potential.cpp:307" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln307" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln308_fu_237_p2" SOURCE="fmm_hls_greedy_potential.cpp:308" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln308" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="select_ln309_fu_243_p3" SOURCE="fmm_hls_greedy_potential.cpp:309" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln309" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="256" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="M_e_U" SOURCE="" STORAGESIZE="32 102400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="M_e" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fmm_reduce_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>9.532</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>fmm_hls_greedy_potential.cpp:302</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>258</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>92</UTIL_BRAM>
                    <DSP>39</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>17</UTIL_DSP>
                    <FF>12850</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>21502</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>40</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="A_dram_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="A_dram_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="t_capacity_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="t_capacity_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="k1_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="k1_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="k2_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="32 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="k2_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="debug_dram_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="64 3 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="debug_dram_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="rows_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="cols_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="debug_capacity_c_U" SOURCE="fmm_hls_greedy_potential.cpp:302" STORAGESIZE="32 2 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="debug_capacity_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="spec_select_loc_channel_U" SOURCE="fmm_hls_greedy_potential.cpp:304" STORAGESIZE="1 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="spec_select_loc_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_loc_channel_U" SOURCE="fmm_hls_greedy_potential.cpp:304" STORAGESIZE="1 2 1" STORAGESUBTYPE="task level" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="p_loc_channel" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control_r" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_r_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim wave_debug="0"/>
        <config_export description="FMM row-reduction accelerator (greedy potential)" display_name="fmm_reduce_kernel" flow="impl" library="user" output="C:/GEMM/sep6/sep6_fmm_reduce_ip" taxonomy="Math/LinearAlgebra" vendor="nilesh" version="1.0" vivado_clock="100"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_dram" index="0" direction="inout" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control_r" name="A_dram_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="A_dram_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="t_capacity" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="t_capacity" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k1" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="k1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="k2" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="k2" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="verbose" index="6" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="verbose" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="debug_dram" index="7" direction="out" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control_r" name="debug_dram_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control_r" name="debug_dram_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="debug_capacity" index="8" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="debug_capacity" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x18" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
                <register offset="0x20" name="t_capacity" access="W" description="Data signal of t_capacity" range="32">
                    <fields>
                        <field offset="0" width="32" name="t_capacity" access="W" description="Bit 31 to 0 of t_capacity"/>
                    </fields>
                </register>
                <register offset="0x28" name="k1" access="W" description="Data signal of k1" range="32">
                    <fields>
                        <field offset="0" width="32" name="k1" access="W" description="Bit 31 to 0 of k1"/>
                    </fields>
                </register>
                <register offset="0x30" name="k2" access="W" description="Data signal of k2" range="32">
                    <fields>
                        <field offset="0" width="32" name="k2" access="W" description="Bit 31 to 0 of k2"/>
                    </fields>
                </register>
                <register offset="0x38" name="verbose" access="W" description="Data signal of verbose" range="32">
                    <fields>
                        <field offset="0" width="32" name="verbose" access="W" description="Bit 31 to 0 of verbose"/>
                    </fields>
                </register>
                <register offset="0x40" name="debug_capacity" access="W" description="Data signal of debug_capacity" range="32">
                    <fields>
                        <field offset="0" width="32" name="debug_capacity" access="W" description="Bit 31 to 0 of debug_capacity"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="cols"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="t_capacity"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="k1"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="k2"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="verbose"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="debug_capacity"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="s_axi_control_r" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_r_" paramPrefix="C_S_AXI_CONTROL_R_">
            <ports>
                <port>s_axi_control_r_ARADDR</port>
                <port>s_axi_control_r_ARREADY</port>
                <port>s_axi_control_r_ARVALID</port>
                <port>s_axi_control_r_AWADDR</port>
                <port>s_axi_control_r_AWREADY</port>
                <port>s_axi_control_r_AWVALID</port>
                <port>s_axi_control_r_BREADY</port>
                <port>s_axi_control_r_BRESP</port>
                <port>s_axi_control_r_BVALID</port>
                <port>s_axi_control_r_RDATA</port>
                <port>s_axi_control_r_RREADY</port>
                <port>s_axi_control_r_RRESP</port>
                <port>s_axi_control_r_RVALID</port>
                <port>s_axi_control_r_WDATA</port>
                <port>s_axi_control_r_WREADY</port>
                <port>s_axi_control_r_WSTRB</port>
                <port>s_axi_control_r_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="A_dram_1" access="W" description="Data signal of A_dram" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_dram" access="W" description="Bit 31 to 0 of A_dram"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_dram_2" access="W" description="Data signal of A_dram" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_dram" access="W" description="Bit 63 to 32 of A_dram"/>
                    </fields>
                </register>
                <register offset="0x1c" name="debug_dram_1" access="W" description="Data signal of debug_dram" range="32">
                    <fields>
                        <field offset="0" width="32" name="debug_dram" access="W" description="Bit 31 to 0 of debug_dram"/>
                    </fields>
                </register>
                <register offset="0x20" name="debug_dram_2" access="W" description="Data signal of debug_dram" range="32">
                    <fields>
                        <field offset="0" width="32" name="debug_dram" access="W" description="Bit 63 to 32 of debug_dram"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_dram"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="debug_dram"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:s_axi_control_r:m_axi_gmem:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_dram"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_dram"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="debug_dram"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="debug_dram"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">READ_WRITE, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem2">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                    <column name="s_axi_control_r">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">rows, 0x10, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x18, 32, W, Data signal of cols, </column>
                    <column name="s_axi_control">t_capacity, 0x20, 32, W, Data signal of t_capacity, </column>
                    <column name="s_axi_control">k1, 0x28, 32, W, Data signal of k1, </column>
                    <column name="s_axi_control">k2, 0x30, 32, W, Data signal of k2, </column>
                    <column name="s_axi_control">verbose, 0x38, 32, W, Data signal of verbose, </column>
                    <column name="s_axi_control">debug_capacity, 0x40, 32, W, Data signal of debug_capacity, </column>
                    <column name="s_axi_control_r">A_dram_1, 0x10, 32, W, Data signal of A_dram, </column>
                    <column name="s_axi_control_r">A_dram_2, 0x14, 32, W, Data signal of A_dram, </column>
                    <column name="s_axi_control_r">debug_dram_1, 0x1c, 32, W, Data signal of debug_dram, </column>
                    <column name="s_axi_control_r">debug_dram_2, 0x20, 32, W, Data signal of debug_dram, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_dram">inout, pointer</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                    <column name="t_capacity">in, int</column>
                    <column name="k1">in, int</column>
                    <column name="k2">in, int</column>
                    <column name="verbose">in, int</column>
                    <column name="debug_dram">out, pointer</column>
                    <column name="debug_capacity">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_dram">m_axi_gmem, interface, , channel=0</column>
                    <column name="A_dram">s_axi_control_r, register, offset, name=A_dram_1 offset=0x10 range=32</column>
                    <column name="A_dram">s_axi_control_r, register, offset, name=A_dram_2 offset=0x14 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x10 range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x18 range=32</column>
                    <column name="t_capacity">s_axi_control, register, , name=t_capacity offset=0x20 range=32</column>
                    <column name="k1">s_axi_control, register, , name=k1 offset=0x28 range=32</column>
                    <column name="k2">s_axi_control, register, , name=k2 offset=0x30 range=32</column>
                    <column name="verbose">s_axi_control, register, , name=verbose offset=0x38 range=32</column>
                    <column name="debug_dram">m_axi_gmem2, interface, , channel=0</column>
                    <column name="debug_dram">s_axi_control_r, register, offset, name=debug_dram_1 offset=0x1c range=32</column>
                    <column name="debug_dram">s_axi_control_r, register, offset, name=debug_dram_2 offset=0x20 range=32</column>
                    <column name="debug_capacity">s_axi_control, register, , name=debug_capacity offset=0x40 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="9">HW Interface, Variable, Access Location, Direction, Burst Status, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">A_dram, fmm_hls_greedy_potential.cpp:63:38, read, Fail, VITIS_LOOP_59_4, fmm_hls_greedy_potential.cpp:59:26, 214-232, Access load is in the conditional branch</column>
                    <column name="m_axi_gmem">A_dram, fmm_hls_greedy_potential.cpp:81:29, write, Fail, VITIS_LOOP_77_2, fmm_hls_greedy_potential.cpp:77:26, 214-232, Access store is in the conditional branch</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:250:23, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:251:23, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:252:23, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:253:23, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:254:23, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:267:34, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:268:34, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:269:34, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:270:34, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:271:34, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                    <column name="m_axi_gmem2">debug_dram, fmm_hls_greedy_potential.cpp:309:27, write, Fail, , , 214-227, Volatile or Atomic access cannot be transformed</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:33" status="valid" parentFunction="mat_entry" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:37" status="valid" parentFunction="mat_set_entry" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:43" status="valid" parentFunction="load_matrix_from_dram_safe" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="fmm_hls_greedy_potential.cpp:50" status="valid" parentFunction="load_matrix_from_dram_safe" variable="" isDirective="0" options="min=1 max=320"/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:52" status="valid" parentFunction="load_matrix_from_dram_safe" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:60" status="valid" parentFunction="load_matrix_from_dram_safe" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:72" status="valid" parentFunction="store_matrix_to_dram_safe" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:78" status="valid" parentFunction="store_matrix_to_dram_safe" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:89" status="valid" parentFunction="column_weight" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:93" status="valid" parentFunction="column_weight" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:100" status="valid" parentFunction="num_additions" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:104" status="valid" parentFunction="num_additions" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:112" status="valid" parentFunction="compute_pp_nn" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:116" status="valid" parentFunction="compute_pp_nn" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:128" status="valid" parentFunction="reduction_move" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:136" status="valid" parentFunction="reduction_move" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:151" status="valid" parentFunction="reduction_move_undo" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:158" status="valid" parentFunction="reduction_move_undo" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:164" status="valid" parentFunction="reduction_move_undo" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:175" status="valid" parentFunction="reduction_move_undo" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:188" status="valid" parentFunction="total_potential" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:193" status="valid" parentFunction="total_potential" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:204" status="valid" parentFunction="compute_greedy_potential_score" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:220" status="valid" parentFunction="find_best_move" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fmm_hls_greedy_potential.cpp:225" status="valid" parentFunction="find_best_move" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="inline" location="fmm_hls_greedy_potential.cpp:242" status="valid" parentFunction="greedy_potential_reduce_with_debug" variable="" isDirective="0" options="off"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:288" status="valid" parentFunction="fmm_reduce_kernel" variable="A_dram" isDirective="0" options="m_axi port=A_dram offset=slave bundle=gmem depth=MAX_A_DEPTH"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:289" status="valid" parentFunction="fmm_reduce_kernel" variable="debug_dram" isDirective="0" options="m_axi port=debug_dram offset=slave bundle=gmem2 depth=MAX_DEBUG_DEPTH"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:291" status="valid" parentFunction="fmm_reduce_kernel" variable="rows" isDirective="0" options="s_axilite port=rows bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:292" status="valid" parentFunction="fmm_reduce_kernel" variable="cols" isDirective="0" options="s_axilite port=cols bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:293" status="valid" parentFunction="fmm_reduce_kernel" variable="t_capacity" isDirective="0" options="s_axilite port=t_capacity bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:294" status="valid" parentFunction="fmm_reduce_kernel" variable="k1" isDirective="0" options="s_axilite port=k1 bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:295" status="valid" parentFunction="fmm_reduce_kernel" variable="k2" isDirective="0" options="s_axilite port=k2 bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:296" status="valid" parentFunction="fmm_reduce_kernel" variable="verbose" isDirective="0" options="s_axilite port=verbose bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:297" status="valid" parentFunction="fmm_reduce_kernel" variable="debug_capacity" isDirective="0" options="s_axilite port=debug_capacity bundle=control"/>
        <Pragma type="interface" location="fmm_hls_greedy_potential.cpp:298" status="valid" parentFunction="fmm_reduce_kernel" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="dataflow" location="fmm_hls_greedy_potential.cpp:302" status="warning" parentFunction="fmm_reduce_kernel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
    </PragmaReport>
</profile>

