{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712187514187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712187514187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 03 20:38:34 2024 " "Processing started: Wed Apr 03 20:38:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712187514187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1712187514187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1712187514187 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1712187514458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1712187514458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somasub-comportamento " "Found design unit 1: somasub-comportamento" {  } { { "somasub.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""} { "Info" "ISGN_ENTITY_NAME" "1 somasub " "Found entity 1: somasub" {  } { { "somasub.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/somasub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift-comportamento " "Found design unit 1: shift-comportamento" {  } { { "shift.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift " "Found entity 1: shift" {  } { { "shift.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sd-comportamento " "Found design unit 1: sd-comportamento" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""} { "Info" "ISGN_ENTITY_NAME" "1 sd " "Found entity 1: sd" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Design Software" 0 -1 1712187522457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-comportamento " "Found design unit 1: mux-comportamento" {  } { { "mux.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-test " "Found design unit 1: testbench-test" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1712187522457 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1712187522477 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "input_a testbench.vhd(22) " "Using initial value X (don't care) for net \"input_a\" at testbench.vhd(22)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712187522477 "|testbench"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "input_b testbench.vhd(22) " "Using initial value X (don't care) for net \"input_b\" at testbench.vhd(22)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712187522477 "|testbench"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "input_c testbench.vhd(22) " "Using initial value X (don't care) for net \"input_c\" at testbench.vhd(22)" {  } { { "testbench.vhd" "" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 22 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1712187522477 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd sd:dut " "Elaborating entity \"sd\" for hierarchy \"sd:dut\"" {  } { { "testbench.vhd" "dut" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/testbench.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712187522477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somasub sd:dut\|somasub:inst_somasub " "Elaborating entity \"somasub\" for hierarchy \"sd:dut\|somasub:inst_somasub\"" {  } { { "sd.vhd" "inst_somasub" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712187522492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux sd:dut\|mux:inst_mux " "Elaborating entity \"mux\" for hierarchy \"sd:dut\|mux:inst_mux\"" {  } { { "sd.vhd" "inst_mux" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712187522495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift sd:dut\|shift:inst_shift " "Elaborating entity \"shift\" for hierarchy \"sd:dut\|shift:inst_shift\"" {  } { { "sd.vhd" "inst_shift" { Text "C:/Users/joaod/Documents/GitHub/VHDL-Project-1/sd.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1712187522495 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712187522565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 03 20:38:42 2024 " "Processing ended: Wed Apr 03 20:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712187522565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712187522565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712187522565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1712187522565 ""}
