Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\clockdiv.v" into library work
Parsing module <clockdiv>.
Analyzing Verilog file "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 20: Port o_point is not connected to this instance

Elaborating module <top>.

Elaborating module <clockdiv>.
WARNING:HDLCompiler:1127 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" Line 17: Assignment to onehzclk ignored, since the identifier is never used

Elaborating module <vga>.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 35: Result of 4-bit expression is truncated to fit in 3-bit target.
Reading initialization file \"partyintheusa.code\".
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 77: Using initial value of BLACK since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 78: Using initial value of WHITE since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 79: Using initial value of RED since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 80: Using initial value of GREEN since it is never assigned
WARNING:HDLCompiler:872 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 81: Using initial value of BLUE since it is never assigned
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 52: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 58: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 70: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v" Line 71: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v".
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 16: Output port <o_onehzclk> of the instance <clock_controller> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\top.v" line 20: Output port <o_point> of the instance <vga_controller> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <top> synthesized.

Synthesizing Unit <clockdiv>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\clockdiv.v".
    Found 1-bit register for signal <clk_25mhz>.
    Found 32-bit register for signal <cnt_1hz>.
    Found 1-bit register for signal <clk_1hz>.
    Found 32-bit register for signal <cnt_mov>.
    Found 1-bit register for signal <clk_mov>.
    Found 32-bit register for signal <cnt_25mhz>.
    Found 32-bit adder for signal <cnt_25mhz[31]_GND_2_o_add_2_OUT> created at line 17.
    Found 32-bit adder for signal <cnt_1hz[31]_GND_2_o_add_7_OUT> created at line 30.
    Found 32-bit adder for signal <cnt_mov[31]_GND_2_o_add_12_OUT> created at line 43.
    Found 32-bit comparator greater for signal <n0000> created at line 12
    Found 32-bit comparator greater for signal <n0009> created at line 25
    Found 32-bit comparator greater for signal <n0018> created at line 38
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  99 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <clockdiv> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\Users\152\Desktop\cs-m152a\lab_4\DDR\vga.v".
WARNING:Xst:653 - Signal <o_point> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'vga', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 10x3-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 32-bit register for signal <c5_type>.
    Found 32-bit register for signal <mem_idx>.
    Found 32-bit register for signal <perfect_score>.
    Found 1-bit register for signal <game_end>.
    Found 32-bit register for signal <c5>.
    Found 2-bit register for signal <o_blue>.
    Found 3-bit register for signal <o_green>.
    Found 3-bit register for signal <o_red>.
    Found 1-bit register for signal <correct>.
    Found 32-bit register for signal <real_score>.
    Found 32-bit subtractor for signal <c5[31]_GND_3_o_sub_68_OUT> created at line 149.
    Found 10-bit adder for signal <h_count[9]_GND_3_o_add_1_OUT> created at line 52.
    Found 10-bit adder for signal <v_count[9]_GND_3_o_add_3_OUT> created at line 58.
    Found 32-bit adder for signal <mem_idx[31]_GND_3_o_add_22_OUT> created at line 108.
    Found 32-bit adder for signal <perfect_score[31]_GND_3_o_add_23_OUT> created at line 109.
    Found 32-bit adder for signal <c5[31]_GND_3_o_add_29_OUT> created at line 115.
    Found 32-bit adder for signal <c5[31]_GND_3_o_add_69_OUT> created at line 149.
    Found 32-bit adder for signal <real_score[31]_GND_3_o_add_100_OUT> created at line 226.
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_1_o> created at line 51
    Found 10-bit comparator greater for signal <v_count[9]_PWR_3_o_LessThan_3_o> created at line 57
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_10_o> created at line 70
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_12_o> created at line 71
    Found 10-bit comparator lessequal for signal <n0013> created at line 73
    Found 10-bit comparator lessequal for signal <n0016> created at line 74
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_17_o> created at line 74
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_18_o> created at line 76
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_19_o> created at line 76
    Found 32-bit comparator not equal for signal <n0028> created at line 110
    Found 32-bit comparator greater for signal <GND_3_o_c5[31]_LessThan_29_o> created at line 115
    Found 32-bit comparator greater for signal <push_range_c5> created at line 125
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_58_o> created at line 142
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_59_o> created at line 142
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_60_o> created at line 142
    Found 10-bit comparator greater for signal <h_count[9]_PWR_3_o_LessThan_61_o> created at line 142
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_62_o> created at line 143
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_63_o> created at line 143
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_64_o> created at line 143
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_65_o> created at line 143
    Found 32-bit comparator greater for signal <c5[31]_GND_3_o_LessThan_69_o> created at line 149
    Found 32-bit comparator greater for signal <GND_3_o_c5[31]_LessThan_71_o> created at line 149
    Found 10-bit comparator greater for signal <GND_3_o_h_count[9]_LessThan_84_o> created at line 187
    Found 10-bit comparator greater for signal <h_count[9]_GND_3_o_LessThan_85_o> created at line 187
    Found 10-bit comparator greater for signal <GND_3_o_v_count[9]_LessThan_86_o> created at line 188
    Found 10-bit comparator greater for signal <v_count[9]_GND_3_o_LessThan_87_o> created at line 188
    Summary:
	inferred   1 RAM(s).
	inferred   8 Adder/Subtractor(s).
	inferred 190 D-type flip-flop(s).
	inferred  26 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10x3-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 32-bit adder                                          : 8
 32-bit subtractor                                     : 1
# Registers                                            : 18
 1-bit register                                        : 5
 10-bit register                                       : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 8
# Comparators                                          : 29
 10-bit comparator greater                             : 19
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 7
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 4
 10-bit 2-to-1 multiplexer                             : 2
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <o_blue_0> in Unit <vga_controller> is equivalent to the following FF/Latch, which will be removed : <o_blue_1> 
INFO:Xst:2261 - The FF/Latch <c5_type_3> in Unit <vga_controller> is equivalent to the following 28 FFs/Latches, which will be removed : <c5_type_4> <c5_type_5> <c5_type_6> <c5_type_7> <c5_type_8> <c5_type_9> <c5_type_10> <c5_type_11> <c5_type_12> <c5_type_13> <c5_type_14> <c5_type_15> <c5_type_16> <c5_type_17> <c5_type_18> <c5_type_19> <c5_type_20> <c5_type_21> <c5_type_22> <c5_type_23> <c5_type_24> <c5_type_25> <c5_type_26> <c5_type_27> <c5_type_28> <c5_type_29> <c5_type_30> <c5_type_31> 
WARNING:Xst:1293 - FF/Latch <c5_type_3> has a constant value of 0 in block <vga_controller>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <clockdiv>.
The following registers are absorbed into counter <cnt_mov>: 1 register on signal <cnt_mov>.
The following registers are absorbed into counter <cnt_1hz>: 1 register on signal <cnt_1hz>.
The following registers are absorbed into counter <cnt_25mhz>: 1 register on signal <cnt_25mhz>.
Unit <clockdiv> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
The following registers are absorbed into counter <v_count>: 1 register on signal <v_count>.
The following registers are absorbed into counter <c5>: 1 register on signal <c5>.
The following registers are absorbed into counter <mem_idx>: 1 register on signal <mem_idx>.
The following registers are absorbed into counter <perfect_score>: 1 register on signal <perfect_score>.
The following registers are absorbed into counter <real_score>: 1 register on signal <real_score>.
Unit <vga> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 10x3-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 32-bit adder                                          : 2
 32-bit subtractor                                     : 1
# Counters                                             : 9
 10-bit up counter                                     : 2
 32-bit up counter                                     : 7
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 29
 10-bit comparator greater                             : 19
 10-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 7
 32-bit comparator not equal                           : 1
# Multiplexers                                         : 2
 3-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <c5_type_31> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_30> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_29> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_28> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_27> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_26> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_25> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_24> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_23> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_22> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_21> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_20> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_19> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_18> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_17> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_16> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_15> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_14> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_13> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_12> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_11> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_10> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_9> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_8> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_7> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_6> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_5> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_4> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <c5_type_3> has a constant value of 0 in block <vga>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <o_blue_0> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <o_blue_1> 
WARNING:Xst:2677 - Node <mem_idx_4> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_5> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_6> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_7> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_8> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_9> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_10> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_11> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_12> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_13> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_14> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_15> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_16> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_17> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_18> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_19> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_20> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_21> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_22> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_23> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_24> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_25> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_26> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_27> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_28> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_29> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_30> of sequential type is unconnected in block <vga>.
WARNING:Xst:2677 - Node <mem_idx_31> of sequential type is unconnected in block <vga>.
INFO:Xst:2261 - The FF/Latch <o_green_0> in Unit <vga> is equivalent to the following FF/Latch, which will be removed : <o_green_1> 
INFO:Xst:2261 - The FF/Latch <o_red_0> in Unit <vga> is equivalent to the following 2 FFs/Latches, which will be removed : <o_red_1> <o_red_2> 

Optimizing unit <top> ...

Optimizing unit <clockdiv> ...

Optimizing unit <vga> ...
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_31> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_30> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_29> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_28> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_27> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_26> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_25> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_24> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_23> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_22> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_21> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_20> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_18> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_17> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_16> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/cnt_1hz_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <clock_controller/clk_1hz> of sequential type is unconnected in block <top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 195
 Flip-Flops                                            : 195

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1087
#      GND                         : 1
#      INV                         : 41
#      LUT1                        : 218
#      LUT2                        : 7
#      LUT3                        : 15
#      LUT4                        : 94
#      LUT5                        : 65
#      LUT6                        : 47
#      MUXCY                       : 320
#      MUXF7                       : 4
#      VCC                         : 1
#      XORCY                       : 274
# FlipFlops/Latches                : 195
#      FD                          : 65
#      FDC                         : 10
#      FDCE                        : 10
#      FDE                         : 42
#      FDR                         : 68
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             195  out of  18224     1%  
 Number of Slice LUTs:                  487  out of   9112     5%  
    Number used as Logic:               487  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    488
   Number with an unused Flip Flop:     293  out of    488    60%  
   Number with an unused LUT:             1  out of    488     0%  
   Number of fully used LUT-FF pairs:   194  out of    488    39%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 66    |
vga_controller/correct             | BUFG                   | 32    |
clock_controller/clk_mov           | BUFG                   | 72    |
clock_controller/clk_25mhz         | BUFG                   | 25    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.550ns (Maximum Frequency: 180.181MHz)
   Minimum input arrival time before clock: 2.744ns
   Maximum output required time after clock: 6.220ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.626ns (frequency: 216.146MHz)
  Total number of paths / destination ports: 4820 / 132
-------------------------------------------------------------------------
Delay:               4.626ns (Levels of Logic = 8)
  Source:            clock_controller/cnt_25mhz_1 (FF)
  Destination:       clock_controller/cnt_25mhz_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock_controller/cnt_25mhz_1 to clock_controller/cnt_25mhz_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.995  clock_controller/cnt_25mhz_1 (clock_controller/cnt_25mhz_1)
     LUT5:I0->O            1   0.203   0.000  clock_controller/Mcompar_n0000_lut<0> (clock_controller/Mcompar_n0000_lut<0>)
     MUXCY:S->O            1   0.172   0.000  clock_controller/Mcompar_n0000_cy<0> (clock_controller/Mcompar_n0000_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<1> (clock_controller/Mcompar_n0000_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<2> (clock_controller/Mcompar_n0000_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<3> (clock_controller/Mcompar_n0000_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  clock_controller/Mcompar_n0000_cy<4> (clock_controller/Mcompar_n0000_cy<4>)
     MUXCY:CI->O           1   0.213   0.580  clock_controller/Mcompar_n0000_cy<5> (clock_controller/Mcompar_n0000_cy<5>)
     LUT3:I2->O           33   0.205   1.305  clock_controller/Mcompar_n0000_cy<6> (clock_controller/Mcompar_n0000_cy<6>)
     FDR:R                     0.430          clock_controller/cnt_25mhz_0
    ----------------------------------------
    Total                      4.626ns (1.746ns logic, 2.880ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'vga_controller/correct'
  Clock period: 2.293ns (frequency: 436.062MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               2.293ns (Levels of Logic = 33)
  Source:            vga_controller/real_score_0 (FF)
  Destination:       vga_controller/real_score_31 (FF)
  Source Clock:      vga_controller/correct rising
  Destination Clock: vga_controller/correct rising

  Data Path: vga_controller/real_score_0 to vga_controller/real_score_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  vga_controller/real_score_0 (vga_controller/real_score_0)
     INV:I->O              1   0.206   0.000  vga_controller/Mcount_real_score_lut<0>_INV_0 (vga_controller/Mcount_real_score_lut<0>)
     MUXCY:S->O            1   0.172   0.000  vga_controller/Mcount_real_score_cy<0> (vga_controller/Mcount_real_score_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<1> (vga_controller/Mcount_real_score_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<2> (vga_controller/Mcount_real_score_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<3> (vga_controller/Mcount_real_score_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<4> (vga_controller/Mcount_real_score_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<5> (vga_controller/Mcount_real_score_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<6> (vga_controller/Mcount_real_score_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<7> (vga_controller/Mcount_real_score_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<8> (vga_controller/Mcount_real_score_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<9> (vga_controller/Mcount_real_score_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<10> (vga_controller/Mcount_real_score_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<11> (vga_controller/Mcount_real_score_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<12> (vga_controller/Mcount_real_score_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<13> (vga_controller/Mcount_real_score_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<14> (vga_controller/Mcount_real_score_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<15> (vga_controller/Mcount_real_score_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<16> (vga_controller/Mcount_real_score_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<17> (vga_controller/Mcount_real_score_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<18> (vga_controller/Mcount_real_score_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<19> (vga_controller/Mcount_real_score_cy<19>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<20> (vga_controller/Mcount_real_score_cy<20>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<21> (vga_controller/Mcount_real_score_cy<21>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<22> (vga_controller/Mcount_real_score_cy<22>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<23> (vga_controller/Mcount_real_score_cy<23>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<24> (vga_controller/Mcount_real_score_cy<24>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<25> (vga_controller/Mcount_real_score_cy<25>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<26> (vga_controller/Mcount_real_score_cy<26>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<27> (vga_controller/Mcount_real_score_cy<27>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<28> (vga_controller/Mcount_real_score_cy<28>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcount_real_score_cy<29> (vga_controller/Mcount_real_score_cy<29>)
     MUXCY:CI->O           0   0.019   0.000  vga_controller/Mcount_real_score_cy<30> (vga_controller/Mcount_real_score_cy<30>)
     XORCY:CI->O           1   0.180   0.000  vga_controller/Mcount_real_score_xor<31> (vga_controller/Result<31>2)
     FD:D                      0.102          vga_controller/real_score_31
    ----------------------------------------
    Total                      2.293ns (1.677ns logic, 0.616ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_controller/clk_mov'
  Clock period: 5.550ns (frequency: 180.181MHz)
  Total number of paths / destination ports: 4814 / 111
-------------------------------------------------------------------------
Delay:               5.550ns (Levels of Logic = 5)
  Source:            vga_controller/c5_31 (FF)
  Destination:       vga_controller/game_end (FF)
  Source Clock:      clock_controller/clk_mov rising
  Destination Clock: clock_controller/clk_mov rising

  Data Path: vga_controller/c5_31 to vga_controller/game_end
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              37   0.447   1.727  vga_controller/c5_31 (vga_controller/c5_31)
     LUT6:I0->O            1   0.203   0.827  vga_controller/_n018811 (vga_controller/_n018811)
     LUT6:I2->O           40   0.203   1.406  vga_controller/_n018815 (vga_controller/_n018815)
     LUT3:I2->O            1   0.205   0.000  vga_controller/game_end_glue_set_lut (vga_controller/game_end_glue_set_lut)
     MUXCY:S->O            1   0.172   0.000  vga_controller/game_end_glue_set_cy (vga_controller/real_score[31]_perfect_score[31]_not_equal_24_o_l1)
     MUXCY:CI->O           1   0.258   0.000  vga_controller/game_end_glue_set_cy1 (vga_controller/game_end_glue_set)
     FD:D                      0.102          vga_controller/game_end
    ----------------------------------------
    Total                      5.550ns (1.590ns logic, 3.960ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_controller/clk_25mhz'
  Clock period: 4.987ns (frequency: 200.529MHz)
  Total number of paths / destination ports: 2050 / 40
-------------------------------------------------------------------------
Delay:               4.987ns (Levels of Logic = 13)
  Source:            vga_controller/v_count_3 (FF)
  Destination:       vga_controller/o_green_2 (FF)
  Source Clock:      clock_controller/clk_25mhz rising
  Destination Clock: clock_controller/clk_25mhz rising

  Data Path: vga_controller/v_count_3 to vga_controller/o_green_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.447   1.340  vga_controller/v_count_3 (vga_controller/v_count_3)
     LUT4:I0->O            0   0.203   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi1 (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_lutdi1)
     MUXCY:DI->O           1   0.145   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<1> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<2> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<3> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<4> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<5> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<6> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<7> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<8> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<8>)
     MUXCY:CI->O           5   0.213   0.819  vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<9> (vga_controller/Mcompar_GND_3_o_c5[31]_LessThan_71_o_cy<9>)
     LUT6:I4->O            4   0.203   1.048  vga_controller/center_GND_3_o_AND_11_o4 (vga_controller/center_GND_3_o_AND_11_o)
     LUT6:I0->O            1   0.203   0.000  vga_controller/o_green_2_glue_set_F (N21)
     MUXF7:I0->O           1   0.131   0.000  vga_controller/o_green_2_glue_set (vga_controller/o_green_2_glue_set)
     FDR:D                     0.102          vga_controller/o_green_2
    ----------------------------------------
    Total                      4.987ns (1.780ns logic, 3.207ns route)
                                       (35.7% logic, 64.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_controller/clk_25mhz'
  Total number of paths / destination ports: 27 / 25
-------------------------------------------------------------------------
Offset:              2.744ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       vga_controller/v_count_9 (FF)
  Destination Clock: clock_controller/clk_25mhz rising

  Data Path: rst to vga_controller/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            20   1.222   1.092  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.430          vga_controller/h_count_0
    ----------------------------------------
    Total                      2.744ns (1.652ns logic, 1.092ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_controller/clk_25mhz'
  Total number of paths / destination ports: 22 / 10
-------------------------------------------------------------------------
Offset:              6.220ns (Levels of Logic = 3)
  Source:            vga_controller/v_count_7 (FF)
  Destination:       o_vga_vsync (PAD)
  Source Clock:      clock_controller/clk_25mhz rising

  Data Path: vga_controller/v_count_7 to o_vga_vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.104  vga_controller/v_count_7 (vga_controller/v_count_7)
     LUT4:I0->O           11   0.203   1.111  vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv111 (vga_controller/v_count[9]_PWR_3_o_LessThan_3_o_inv11)
     LUT6:I3->O            1   0.205   0.579  vga_controller/_n03741 (o_vga_vsync_OBUF)
     OBUF:I->O                 2.571          o_vga_vsync_OBUF (o_vga_vsync)
    ----------------------------------------
    Total                      6.220ns (3.426ns logic, 2.794ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_controller/clk_25mhz
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
clock_controller/clk_25mhz|    4.987|         |         |         |
clock_controller/clk_mov  |    6.802|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_controller/clk_mov
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
clock_controller/clk_mov|    5.550|         |         |         |
vga_controller/correct  |    2.372|         |         |         |
------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock vga_controller/correct
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
vga_controller/correct|    2.293|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.56 secs
 
--> 

Total memory usage is 259232 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  106 (   0 filtered)
Number of infos    :    7 (   0 filtered)

