// Seed: 4207450158
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri id_7,
    input supply0 id_8,
    input wor id_9,
    output supply0 id_10,
    output supply0 id_11
    , id_13
);
  assign id_10 = {id_6, 1} == 1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wand id_2
    , id_10,
    output uwire id_3,
    input wire id_4,
    output wire id_5,
    output wor id_6,
    output tri1 id_7,
    input wand id_8
);
  wire id_11;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_1,
      id_8,
      id_6,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_7
  );
  assign modCall_1.id_6 = 0;
endmodule
