# Verilog-Practice

## Introduction
### Modules
### Simulation and Synthesis 

## Combinational Logic 

### Bitwise Operators


4.2.2 Comments and White Space ....................... 178
4.2.3 Reduction Operators ............................. 178
4.2.4 Conditional Assignment ........................... 179
4.2.5 Internal Variables ................................ 180
4.2.6 Precedence ....................................... 182
4.2.7 Numbers ........................................ 183
4.2.8 Z’s and X’s ....................................... 184
4.2.9 Bit Swizzling ..................................... 186
4.2.10 Delays ........................................... 186

4.3 Structural Modeling ...................................... 188

4.4 Sequential Logic ......................................... 191
4.4.1 Registers ......................................... 191
4.4.2 Resettable Registers............................... 192
4.4.3 Enabled Registers ................................ 194
4.4.4 Multiple Registers ................................ 195
4.4.5 Latches .......................................... 196

4.5 More Combinational Logic ............................... 196
4.5.1 Case Statements .................................. 199
4.5.2 If Statements ..................................... 200
4.5.3 Truth Tables with Don’t Cares ..................... 203
4.5.4 Blocking and Nonblocking Assignments ............ 203
4.6 Finite State Machines ..................................... 207
4.7 Data Types .............................................. 211
4.7.1 SystemVerilog .................................... 212
4.7.2 VHDL .......................................... 213
4.8 Parameterized Modules
