{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730339944674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730339944674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 07:29:04 2024 " "Processing started: Thu Oct 31 07:29:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730339944674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1730339944674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx -c uart_tx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1730339944674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1730339945116 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1730339945116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uart_tx.v(143) " "Verilog HDL Declaration information at uart_tx.v(143): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1730339956264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file code/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730339956264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1730339956264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_tx " "Elaborating entity \"uart_tx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1730339956342 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(186) " "Verilog HDL assignment warning at uart_tx.v(186): truncated value with size 32 to match size of target (4)" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1730339956345 "|uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(213) " "Verilog HDL assignment warning at uart_tx.v(213): truncated value with size 32 to match size of target (3)" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1730339956345 "|uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tx_done uart_tx.v(192) " "Verilog HDL Always Construct warning at uart_tx.v(192): inferring latch(es) for variable \"tx_done\", which holds its previous value in one or more paths through the always construct" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1730339956346 "|uart_tx"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_bit_index uart_tx.v(192) " "Verilog HDL Always Construct warning at uart_tx.v(192): inferring latch(es) for variable \"data_bit_index\", which holds its previous value in one or more paths through the always construct" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 192 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1730339956346 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bit_index\[0\] uart_tx.v(192) " "Inferred latch for \"data_bit_index\[0\]\" at uart_tx.v(192)" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730339956346 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bit_index\[1\] uart_tx.v(192) " "Inferred latch for \"data_bit_index\[1\]\" at uart_tx.v(192)" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730339956346 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_bit_index\[2\] uart_tx.v(192) " "Inferred latch for \"data_bit_index\[2\]\" at uart_tx.v(192)" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730339956346 "|uart_tx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tx_done uart_tx.v(192) " "Inferred latch for \"tx_done\" at uart_tx.v(192)" {  } { { "code/uart_tx.v" "" { Text "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/code/uart_tx.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1730339956347 "|uart_tx"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/output_files/uart_tx.map.smsg " "Generated suppressed messages file C:/Users/SUJATHA/Downloads/t2a_uart/t2a_uart/uart_tx/output_files/uart_tx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1730339956468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730339956484 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 07:29:16 2024 " "Processing ended: Thu Oct 31 07:29:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730339956484 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730339956484 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730339956484 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1730339956484 ""}
