#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Oct 08 14:29:46 2020
# Process ID: 11232
# Log file: D:/CE/2-1/01076006 Digital System Fundamentals/Lab/Lab5-2/planAhead_run_2/planAhead.log
# Journal file: D:/CE/2-1/01076006 Digital System Fundamentals/Lab/Lab5-2/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {D:/CE/2-1/01076006 Digital System Fundamentals/Lab/Lab5-2/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin P41 [get_ports a_7seg]
endgroup
set_property is_loc_fixed false [get_ports [list  a_7seg]]
startgroup
set_property package_pin P40 [get_ports b_7seg]
endgroup
startgroup
set_property package_pin P35 [get_ports c_7seg]
endgroup
startgroup
set_property package_pin P34 [get_ports Clock]
endgroup
set_property is_loc_fixed false [get_ports [list  b_7seg]]
set_property is_loc_fixed true [get_ports [list  b_7seg]]
set_property is_loc_fixed false [get_ports [list  b_7seg]]
set_property package_pin "" [get_ports [list  e_7seg]]
startgroup
set_property package_pin P32 [get_ports d_7seg]
endgroup
startgroup
set_property package_pin P29 [get_ports e_7seg]
endgroup
startgroup
set_property package_pin P27 [get_ports f_7seg]
endgroup
startgroup
set_property package_pin P26 [get_ports g_7seg]
endgroup
set_property is_loc_fixed true [get_ports [list  b_7seg]]
set_property is_loc_fixed true [get_ports [list  a_7seg]]
startgroup
set_property package_pin P44 [get_ports KCom_7seg]
endgroup
startgroup
set_property package_pin P62 [get_ports Set_0]
endgroup
startgroup
set_property package_pin P66 [get_ports Set_1]
endgroup
set_property package_pin "" [get_ports [list  Clock]]
startgroup
set_property package_pin P32 [get_ports d_7seg]
endgroup
startgroup
set_property package_pin P29 [get_ports e_7seg]
endgroup
set_property package_pin "" [get_ports [list  d_7seg]]
set_property package_pin "" [get_ports [list  e_7seg]]
set_property package_pin "" [get_ports [list  f_7seg]]
startgroup
set_property package_pin P27 [get_ports g_7seg]
endgroup
startgroup
set_property package_pin P29 [get_ports f_7seg]
endgroup
startgroup
set_property package_pin P32 [get_ports e_7seg]
endgroup
startgroup
set_property package_pin P34 [get_ports d_7seg]
endgroup
save_constraints
startgroup
set_property package_pin P51 [get_ports Clock]
endgroup
set_property is_loc_fixed false [get_ports [list  Clock]]
set_property is_loc_fixed true [get_ports [list  Clock]]
save_constraints
