INFO-FLOW: Workspace C:/SchoolWerk/HAC/HLSEindoefening/solution1 opened at Fri May 16 00:07:29 +0200 2025
Execute     ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.873 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.953 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.984 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.139 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HLSEindoefening/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
Execute     set_directive_top -name process_images process_images 
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 318.809 MB.
Execute       set_directive_top process_images -name=process_images 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'HLSEindoefening/hls_process_images.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling HLSEindoefening/hls_process_images.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang HLSEindoefening/hls_process_images.cpp -foptimization-record-file=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.cpp.clang.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/clang.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/.systemc_flag -fix-errors C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.196 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/all.directive.json -fix-errors C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.372 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.488 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=8 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot -I C:/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.clang.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.342 seconds; current allocated memory: 320.734 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/hls_process_images.g.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 1.022 sec.
Execute       run_link_or_opt -opt -out C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=process_images -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=process_images -reflow-float-conversion -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.467 sec.
Execute       run_link_or_opt -out C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=process_images 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=process_images -mllvm -hls-db-dir -mllvm C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=8 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.16 -x ir C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 911 Compile/Link C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 911 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 508 Unroll/Inline (step 1) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 508 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 377 Unroll/Inline (step 2) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 377 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 383 Unroll/Inline (step 3) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 383 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 382 Unroll/Inline (step 4) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 382 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 372 Array/Struct (step 1) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 372 Array/Struct (step 2) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 372 Array/Struct (step 3) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 372 Array/Struct (step 4) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 372 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 528 Array/Struct (step 5) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 528 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 470 Performance (step 1) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 470 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 468 Performance (step 2) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 468 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 683 Performance (step 3) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 683 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 547 Performance (step 4) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 547 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 496 HW Transforms (step 1) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 496 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 489 HW Transforms (step 2) C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 489 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_41_5' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.cpp:41:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_42_6' is marked as complete unroll implied by the pipeline pragma (HLSEindoefening/hls_process_images.cpp:42:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_41_5' (HLSEindoefening/hls_process_images.cpp:41:24) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.cpp:3:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_42_6' (HLSEindoefening/hls_process_images.cpp:42:26) in function 'process_images' completely with a factor of 3 (HLSEindoefening/hls_process_images.cpp:3:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'image' due to pipeline pragma (HLSEindoefening/hls_process_images.cpp:55:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=2 dim=2' for array 'image' due to pipeline pragma (HLSEindoefening/hls_process_images.cpp:55:9)
INFO: [HLS 214-248] Applying array_partition to 'image': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 2 on dimension 2. (HLSEindoefening/hls_process_images.cpp:14:16)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.775 seconds; current allocated memory: 322.871 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 322.875 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top process_images -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.0.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 327.773 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.1.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 329.812 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.g.1.bc to C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.1.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'process_images' (HLSEindoefening/hls_process_images.cpp:3:21)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 352.113 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.2.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_21_1'(HLSEindoefening/hls_process_images.cpp:21:20) and 'VITIS_LOOP_22_2'(HLSEindoefening/hls_process_images.cpp:22:22) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_37_3'(HLSEindoefening/hls_process_images.cpp:37:20) and 'VITIS_LOOP_38_4'(HLSEindoefening/hls_process_images.cpp:38:22) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_7'(HLSEindoefening/hls_process_images.cpp:53:20) and 'VITIS_LOOP_54_8'(HLSEindoefening/hls_process_images.cpp:54:22) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_82_9'(HLSEindoefening/hls_process_images.cpp:82:20) and 'VITIS_LOOP_83_10'(HLSEindoefening/hls_process_images.cpp:83:23) in function 'process_images' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_98_11'(HLSEindoefening/hls_process_images.cpp:98:21) and 'VITIS_LOOP_99_12'(HLSEindoefening/hls_process_images.cpp:99:23) in function 'process_images' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_21_1' (HLSEindoefening/hls_process_images.cpp:21:20) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_37_3' (HLSEindoefening/hls_process_images.cpp:37:20) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_7' (HLSEindoefening/hls_process_images.cpp:53:20) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_82_9' (HLSEindoefening/hls_process_images.cpp:82:20) in function 'process_images'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_11' (HLSEindoefening/hls_process_images.cpp:98:21) in function 'process_images'.
Execute           auto_get_db
Command         transform done; 0.102 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.3.bc -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 390.004 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.376 sec.
Command     elaborate done; 9.511 sec.
Execute     ap_eval exec zip -j C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'process_images' ...
Execute       ap_set_top_model process_images 
Execute       get_model_list process_images -filter all-wo-channel -topdown 
Execute       preproc_iomode -model process_images 
Execute       preproc_iomode -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       preproc_iomode -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       preproc_iomode -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       preproc_iomode -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       preproc_iomode -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       get_model_list process_images -filter all-wo-channel 
INFO-FLOW: Model list for configure: process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 process_images
INFO-FLOW: Configuring Module : process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       apply_spec_resource_limit process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO-FLOW: Configuring Module : process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       apply_spec_resource_limit process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO-FLOW: Configuring Module : process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       apply_spec_resource_limit process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
INFO-FLOW: Configuring Module : process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       apply_spec_resource_limit process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
INFO-FLOW: Configuring Module : process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       apply_spec_resource_limit process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
INFO-FLOW: Configuring Module : process_images ...
Execute       set_default_model process_images 
Execute       apply_spec_resource_limit process_images 
INFO-FLOW: Model list for preprocess: process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 process_images
INFO-FLOW: Preprocessing Module: process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       cdfg_preprocess -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO-FLOW: Preprocessing Module: process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       cdfg_preprocess -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO-FLOW: Preprocessing Module: process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       cdfg_preprocess -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
INFO-FLOW: Preprocessing Module: process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       cdfg_preprocess -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
INFO-FLOW: Preprocessing Module: process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 ...
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       cdfg_preprocess -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
INFO-FLOW: Preprocessing Module: process_images ...
Execute       set_default_model process_images 
Execute       cdfg_preprocess -model process_images 
Execute       rtl_gen_preprocess process_images 
INFO-FLOW: Model list for synthesis: process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 process_images
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       schedule -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 40, loop 'VITIS_LOOP_21_1_VITIS_LOOP_22_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 393.488 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.sched.adb -f 
INFO-FLOW: Finish scheduling process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       bind -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 394.695 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.bind.adb -f 
INFO-FLOW: Finish binding process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       schedule -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 46, loop 'VITIS_LOOP_37_3_VITIS_LOOP_38_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.118 seconds; current allocated memory: 396.820 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.sched.adb -f 
INFO-FLOW: Finish scheduling process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       bind -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 396.891 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.bind.adb -f 
INFO-FLOW: Finish binding process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       schedule -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'image_r'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_7_VITIS_LOOP_54_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 43, loop 'VITIS_LOOP_53_7_VITIS_LOOP_54_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 397.500 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.sched.adb -f 
INFO-FLOW: Finish scheduling process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       bind -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 397.715 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.bind.adb -f 
INFO-FLOW: Finish binding process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       schedule -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_82_9_VITIS_LOOP_83_10'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_82_9_VITIS_LOOP_83_10'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 397.984 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.sched.adb -f 
INFO-FLOW: Finish scheduling process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       bind -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 398.129 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.bind.adb -f 
INFO-FLOW: Finish binding process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       schedule -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_11_VITIS_LOOP_99_12'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_98_11_VITIS_LOOP_99_12'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 398.746 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.sched.adb -f 
INFO-FLOW: Finish scheduling process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.
Execute       set_default_model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       bind -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 398.812 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.bind.adb -f 
INFO-FLOW: Finish binding process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model process_images 
Execute       schedule -model process_images 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 399.734 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.sched.adb -f 
INFO-FLOW: Finish scheduling process_images.
Execute       set_default_model process_images 
Execute       bind -model process_images 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 400.168 MB.
Execute       syn_report -verbosereport -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.bind.adb -f 
INFO-FLOW: Finish binding process_images.
Execute       get_model_list process_images -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       rtl_gen_preprocess process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       rtl_gen_preprocess process_images 
INFO-FLOW: Model list for RTL generation: process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 process_images
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -top_prefix process_images_ -sub_prefix process_images_ -mg_file C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline 'VITIS_LOOP_21_1_VITIS_LOOP_22_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 403.035 MB.
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -style xilinx -f -lang vhdl -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/vhdl/process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -style xilinx -f -lang vlog -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/verilog/process_images_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
Execute       syn_report -csynth -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -f -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.adb 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -bindview -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 -p C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -top_prefix process_images_ -sub_prefix process_images_ -mg_file C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4' pipeline 'VITIS_LOOP_37_3_VITIS_LOOP_38_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_3_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 408.863 MB.
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -style xilinx -f -lang vhdl -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/vhdl/process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -style xilinx -f -lang vlog -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/verilog/process_images_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
Execute       syn_report -csynth -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -f -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.adb 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -bindview -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 -p C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -top_prefix process_images_ -sub_prefix process_images_ -mg_file C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8' pipeline 'VITIS_LOOP_53_7_VITIS_LOOP_54_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_3ns_2_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 414.215 MB.
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -style xilinx -f -lang vhdl -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/vhdl/process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -style xilinx -f -lang vlog -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/verilog/process_images_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
Execute       syn_report -csynth -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -f -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.adb 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -bindview -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 -p C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -top_prefix process_images_ -sub_prefix process_images_ -mg_file C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10' pipeline 'VITIS_LOOP_82_9_VITIS_LOOP_83_10' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 417.020 MB.
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -style xilinx -f -lang vhdl -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/vhdl/process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -style xilinx -f -lang vlog -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/verilog/process_images_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
Execute       syn_report -csynth -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -f -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.adb 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -bindview -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 -p C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -top_prefix process_images_ -sub_prefix process_images_ -mg_file C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12' pipeline 'VITIS_LOOP_98_11_VITIS_LOOP_99_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 418.410 MB.
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -style xilinx -f -lang vhdl -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/vhdl/process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       gen_rtl process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -style xilinx -f -lang vlog -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/verilog/process_images_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
Execute       syn_report -csynth -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -f -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.adb 
Execute       db_write -model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -bindview -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 -p C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_images' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model process_images -top_prefix  -sub_prefix process_images_ -mg_file C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/conv_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/max_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/min_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/avg_out_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'process_images/img_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'process_images' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_height', 'img_width' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_30ns_30ns_60_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_61_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_31ns_62_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_images'.
INFO: [RTMG 210-278] Implementing memory 'process_images_image_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_conv_result_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'process_images_max_result_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.305 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.369 seconds; current allocated memory: 422.938 MB.
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       gen_rtl process_images -istop -style xilinx -f -lang vhdl -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/vhdl/process_images 
Execute       gen_rtl process_images -istop -style xilinx -f -lang vlog -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/verilog/process_images 
Execute       syn_report -csynth -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/process_images_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model process_images -f -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.adb 
Execute       db_write -model process_images -bindview -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info process_images -p C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images 
Execute       export_constraint_db -f -tool general -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.constraint.tcl 
Execute       syn_report -designview -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.design.xml 
Execute       syn_report -csynthDesign -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth.rpt -MHOut C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model process_images -o C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.protoinst 
Execute       sc_get_clocks process_images 
Execute       sc_get_portdomain process_images 
INFO-FLOW: Model list for RTL component generation: process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 process_images
INFO-FLOW: Handling components in module [process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2] ... 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
INFO-FLOW: Found component process_images_urem_31ns_3ns_2_35_1.
INFO-FLOW: Append model process_images_urem_31ns_3ns_2_35_1
INFO-FLOW: Found component process_images_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4] ... 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.compgen.tcl 
INFO-FLOW: Found component process_images_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model process_images_sparsemux_7_2_8_1_1
INFO-FLOW: Found component process_images_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model process_images_sparsemux_7_2_8_1_1
INFO-FLOW: Found component process_images_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model process_images_sparsemux_7_2_8_1_1
INFO-FLOW: Found component process_images_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8] ... 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.compgen.tcl 
INFO-FLOW: Found component process_images_mul_32ns_34ns_65_3_1.
INFO-FLOW: Append model process_images_mul_32ns_34ns_65_3_1
INFO-FLOW: Found component process_images_urem_32ns_3ns_2_36_1.
INFO-FLOW: Append model process_images_urem_32ns_3ns_2_36_1
INFO-FLOW: Found component process_images_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10] ... 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.compgen.tcl 
INFO-FLOW: Found component process_images_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12] ... 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.compgen.tcl 
INFO-FLOW: Found component process_images_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [process_images] ... 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.tcl 
INFO-FLOW: Found component process_images_mul_30ns_30ns_60_3_1.
INFO-FLOW: Append model process_images_mul_30ns_30ns_60_3_1
INFO-FLOW: Found component process_images_mul_31ns_31ns_61_3_1.
INFO-FLOW: Append model process_images_mul_31ns_31ns_61_3_1
INFO-FLOW: Found component process_images_mul_31ns_31ns_62_3_1.
INFO-FLOW: Append model process_images_mul_31ns_31ns_62_3_1
INFO-FLOW: Found component process_images_mul_32ns_32ns_64_3_1.
INFO-FLOW: Append model process_images_mul_32ns_32ns_64_3_1
INFO-FLOW: Found component process_images_mul_31ns_33ns_63_3_1.
INFO-FLOW: Append model process_images_mul_31ns_33ns_63_3_1
INFO-FLOW: Found component process_images_image_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model process_images_image_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component process_images_conv_result_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_images_conv_result_RAM_AUTO_1R1W
INFO-FLOW: Found component process_images_max_result_RAM_AUTO_1R1W.
INFO-FLOW: Append model process_images_max_result_RAM_AUTO_1R1W
INFO-FLOW: Found component process_images_control_s_axi.
INFO-FLOW: Append model process_images_control_s_axi
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Found component process_images_regslice_both.
INFO-FLOW: Append model process_images_regslice_both
INFO-FLOW: Append model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
INFO-FLOW: Append model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
INFO-FLOW: Append model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8
INFO-FLOW: Append model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10
INFO-FLOW: Append model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12
INFO-FLOW: Append model process_images
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: process_images_urem_31ns_3ns_2_35_1 process_images_flow_control_loop_pipe_sequential_init process_images_sparsemux_7_2_8_1_1 process_images_sparsemux_7_2_8_1_1 process_images_sparsemux_7_2_8_1_1 process_images_flow_control_loop_pipe_sequential_init process_images_mul_32ns_34ns_65_3_1 process_images_urem_32ns_3ns_2_36_1 process_images_flow_control_loop_pipe_sequential_init process_images_flow_control_loop_pipe_sequential_init process_images_flow_control_loop_pipe_sequential_init process_images_mul_30ns_30ns_60_3_1 process_images_mul_31ns_31ns_61_3_1 process_images_mul_31ns_31ns_62_3_1 process_images_mul_32ns_32ns_64_3_1 process_images_mul_31ns_33ns_63_3_1 process_images_image_RAM_1WNR_AUTO_1R1W process_images_conv_result_RAM_AUTO_1R1W process_images_max_result_RAM_AUTO_1R1W process_images_control_s_axi process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_regslice_both process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 process_images
INFO-FLOW: Generating C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model process_images_urem_31ns_3ns_2_35_1
INFO-FLOW: To file: write model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_images_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model process_images_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model process_images_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_images_mul_32ns_34ns_65_3_1
INFO-FLOW: To file: write model process_images_urem_32ns_3ns_2_36_1
INFO-FLOW: To file: write model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_images_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model process_images_mul_30ns_30ns_60_3_1
INFO-FLOW: To file: write model process_images_mul_31ns_31ns_61_3_1
INFO-FLOW: To file: write model process_images_mul_31ns_31ns_62_3_1
INFO-FLOW: To file: write model process_images_mul_32ns_32ns_64_3_1
INFO-FLOW: To file: write model process_images_mul_31ns_33ns_63_3_1
INFO-FLOW: To file: write model process_images_image_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model process_images_conv_result_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_images_max_result_RAM_AUTO_1R1W
INFO-FLOW: To file: write model process_images_control_s_axi
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_regslice_both
INFO-FLOW: To file: write model process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
INFO-FLOW: To file: write model process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
INFO-FLOW: To file: write model process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8
INFO-FLOW: To file: write model process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10
INFO-FLOW: To file: write model process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12
INFO-FLOW: To file: write model process_images
INFO-FLOW: Generating C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/vhdl' dstVlogDir='C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/vlog' tclDir='C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db' modelList='process_images_urem_31ns_3ns_2_35_1
process_images_flow_control_loop_pipe_sequential_init
process_images_sparsemux_7_2_8_1_1
process_images_sparsemux_7_2_8_1_1
process_images_sparsemux_7_2_8_1_1
process_images_flow_control_loop_pipe_sequential_init
process_images_mul_32ns_34ns_65_3_1
process_images_urem_32ns_3ns_2_36_1
process_images_flow_control_loop_pipe_sequential_init
process_images_flow_control_loop_pipe_sequential_init
process_images_flow_control_loop_pipe_sequential_init
process_images_mul_30ns_30ns_60_3_1
process_images_mul_31ns_31ns_61_3_1
process_images_mul_31ns_31ns_62_3_1
process_images_mul_32ns_32ns_64_3_1
process_images_mul_31ns_33ns_63_3_1
process_images_image_RAM_1WNR_AUTO_1R1W
process_images_conv_result_RAM_AUTO_1R1W
process_images_max_result_RAM_AUTO_1R1W
process_images_control_s_axi
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8
process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10
process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12
process_images
' expOnly='0'
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.compgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.compgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.compgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.compgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.compgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.419 seconds; current allocated memory: 428.398 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='process_images_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/SchoolWerk/HAC/HLSEindoefening/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='process_images_urem_31ns_3ns_2_35_1
process_images_flow_control_loop_pipe_sequential_init
process_images_sparsemux_7_2_8_1_1
process_images_sparsemux_7_2_8_1_1
process_images_sparsemux_7_2_8_1_1
process_images_flow_control_loop_pipe_sequential_init
process_images_mul_32ns_34ns_65_3_1
process_images_urem_32ns_3ns_2_36_1
process_images_flow_control_loop_pipe_sequential_init
process_images_flow_control_loop_pipe_sequential_init
process_images_flow_control_loop_pipe_sequential_init
process_images_mul_30ns_30ns_60_3_1
process_images_mul_31ns_31ns_61_3_1
process_images_mul_31ns_31ns_62_3_1
process_images_mul_32ns_32ns_64_3_1
process_images_mul_31ns_33ns_63_3_1
process_images_image_RAM_1WNR_AUTO_1R1W
process_images_conv_result_RAM_AUTO_1R1W
process_images_max_result_RAM_AUTO_1R1W
process_images_control_s_axi
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8
process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10
process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12
process_images
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.dataonly.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.dataonly.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.dataonly.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.constraint.tcl 
Execute       sc_get_clocks process_images 
Execute       source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST process_images MODULE2INSTS {process_images process_images process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275} INST2MODULE {process_images process_images grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198 process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224 process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237 process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252 process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12} INSTDATA {process_images {DEPTH 1 CHILDREN {grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198 grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224 grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237 grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252 grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275}} grp_process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2_fu_198 {DEPTH 2 CHILDREN {}} grp_process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4_fu_224 {DEPTH 2 CHILDREN {}} grp_process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8_fu_237 {DEPTH 2 CHILDREN {}} grp_process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10_fu_252 {DEPTH 2 CHILDREN {}} grp_process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12_fu_275 {DEPTH 2 CHILDREN {}}} MODULEDATA {process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln22_fu_253_p2 SOURCE HLSEindoefening/hls_process_images.cpp:22 VARIABLE icmp_ln22 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_235_p2 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_1_fu_240_p2 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE add_ln21_1 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_293_p2 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_fu_258_p3 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE select_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln21_1_fu_299_p3 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE select_ln21_1 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 34 OPTYPE urem PRAGMA {} RTLNAME urem_31ns_3ns_2_35_1_U2 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE urem_ln21 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_341_p2 SOURCE HLSEindoefening/hls_process_images.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_280_p2 SOURCE HLSEindoefening/hls_process_images.cpp:22 VARIABLE add_ln22 LOOP VITIS_LOOP_21_1_VITIS_LOOP_22_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln38_fu_594_p2 SOURCE HLSEindoefening/hls_process_images.cpp:38 VARIABLE icmp_ln38 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_576_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_581_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln37_fu_599_p3 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE select_ln37 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_658_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE add_ln37_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_664_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE add_ln37_2 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln37_1_fu_670_p3 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE select_ln37_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln37_2_fu_677_p3 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE select_ln37_2 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 34 OPTYPE urem PRAGMA {} RTLNAME urem_31ns_3ns_2_35_1_U22 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE urem_ln37 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_3_1_U20 SOURCE HLSEindoefening/hls_process_images.cpp:38 VARIABLE mul_ln38 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_696_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE empty LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_3_1_U21 SOURCE HLSEindoefening/hls_process_images.cpp:38 VARIABLE mul_ln38_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_702_p2 SOURCE HLSEindoefening/hls_process_images.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_619_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_3_fu_788_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_3 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_4_fu_803_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_4 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_5_fu_818_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_5 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_492_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_499_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_506_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_2 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U23 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE sum LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_1_fu_635_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_6_fu_833_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_6 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_7_fu_848_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_7 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_8_fu_863_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE add_ln43_8 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_513_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_3 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_520_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_4 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_527_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_5 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U24 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE tmp_7 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_492_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_6 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_499_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_7 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_506_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_8 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U25 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE tmp_s LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_513_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_9 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_520_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_10 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_527_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_11 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U26 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE tmp_1 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_492_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_12 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_499_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_13 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_506_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_14 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U27 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE tmp_2 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_513_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_15 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_520_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_16 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME grp_fu_527_p3 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE select_ln43_17 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U28 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE tmp_4 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln43_fu_1000_p2 SOURCE HLSEindoefening/hls_process_images.cpp:43 VARIABLE sub_ln43 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sum_3_fu_1060_p3 SOURCE HLSEindoefening/hls_process_images.cpp:46 VARIABLE sum_3 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln47_fu_1082_p2 SOURCE HLSEindoefening/hls_process_images.cpp:47 VARIABLE icmp_ln47 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln48_fu_1087_p3 SOURCE HLSEindoefening/hls_process_images.cpp:48 VARIABLE select_ln48 LOOP VITIS_LOOP_37_3_VITIS_LOOP_38_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 8 BRAM 0 URAM 0}} process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln54_fu_363_p2 SOURCE HLSEindoefening/hls_process_images.cpp:54 VARIABLE icmp_ln54 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_345_p2 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_350_p2 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE add_ln53_1 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_399_p2 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_368_p3 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_405_p3 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_3_1_U42 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE mul_ln53 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 35 OPTYPE urem PRAGMA {} RTLNAME urem_32ns_3ns_2_36_1_U43 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE urem_ln53 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op urem} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_509_p2 SOURCE HLSEindoefening/hls_process_images.cpp:57 VARIABLE add_ln57 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln59_fu_524_p2 SOURCE HLSEindoefening/hls_process_images.cpp:59 VARIABLE add_ln59 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_440_p2 SOURCE HLSEindoefening/hls_process_images.cpp:67 VARIABLE add_ln67 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U44 SOURCE HLSEindoefening/hls_process_images.cpp:57 VARIABLE v1 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U45 SOURCE HLSEindoefening/hls_process_images.cpp:58 VARIABLE v2 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U46 SOURCE HLSEindoefening/hls_process_images.cpp:59 VARIABLE v3 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_8_1_1_U47 SOURCE HLSEindoefening/hls_process_images.cpp:60 VARIABLE v4 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln64_fu_610_p2 SOURCE HLSEindoefening/hls_process_images.cpp:64 VARIABLE icmp_ln64 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME maxv_1_fu_616_p3 SOURCE HLSEindoefening/hls_process_images.cpp:64 VARIABLE maxv_1 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln65_fu_694_p2 SOURCE HLSEindoefening/hls_process_images.cpp:65 VARIABLE icmp_ln65 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME maxv_3_fu_698_p3 SOURCE HLSEindoefening/hls_process_images.cpp:65 VARIABLE maxv_3 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln66_fu_704_p2 SOURCE HLSEindoefening/hls_process_images.cpp:66 VARIABLE icmp_ln66 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME maxv_4_fu_724_p3 SOURCE HLSEindoefening/hls_process_images.cpp:66 VARIABLE maxv_4 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln71_fu_624_p2 SOURCE HLSEindoefening/hls_process_images.cpp:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minv_2_fu_630_p3 SOURCE HLSEindoefening/hls_process_images.cpp:71 VARIABLE minv_2 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln72_fu_709_p2 SOURCE HLSEindoefening/hls_process_images.cpp:72 VARIABLE icmp_ln72 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minv_3_fu_713_p3 SOURCE HLSEindoefening/hls_process_images.cpp:72 VARIABLE minv_3 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln73_fu_719_p2 SOURCE HLSEindoefening/hls_process_images.cpp:73 VARIABLE icmp_ln73 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME minv_5_fu_730_p3 SOURCE HLSEindoefening/hls_process_images.cpp:73 VARIABLE minv_5 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_654_p2 SOURCE HLSEindoefening/hls_process_images.cpp:77 VARIABLE add_ln77 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_1_fu_664_p2 SOURCE HLSEindoefening/hls_process_images.cpp:77 VARIABLE add_ln77_1 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_674_p2 SOURCE HLSEindoefening/hls_process_images.cpp:77 VARIABLE add_ln77_2 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_386_p2 SOURCE HLSEindoefening/hls_process_images.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_53_7_VITIS_LOOP_54_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln83_fu_188_p2 SOURCE HLSEindoefening/hls_process_images.cpp:83 VARIABLE icmp_ln83 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_170_p2 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE icmp_ln82 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_175_p2 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE add_ln82_1 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_227_p2 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE add_ln82 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_fu_193_p3 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE select_ln82 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_1_fu_233_p3 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE select_ln82_1 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp177_fu_256_p2 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE cmp177 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_261_p2 SOURCE HLSEindoefening/hls_process_images.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_209_p2 SOURCE HLSEindoefening/hls_process_images.cpp:89 VARIABLE icmp_ln89 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME p_last_fu_279_p2 SOURCE HLSEindoefening/hls_process_images.cpp:89 VARIABLE p_last LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_214_p2 SOURCE HLSEindoefening/hls_process_images.cpp:83 VARIABLE add_ln83 LOOP VITIS_LOOP_82_9_VITIS_LOOP_83_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln99_fu_326_p2 SOURCE HLSEindoefening/hls_process_images.cpp:99 VARIABLE icmp_ln99 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln98_fu_308_p2 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE icmp_ln98 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_313_p2 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_377_p2 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE add_ln98 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_fu_335_p3 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE select_ln98 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_1_fu_383_p3 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE select_ln98_1 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_2_fu_343_p3 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE select_ln98_2 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME cmp200_fu_406_p2 SOURCE HLSEindoefening/hls_process_images.cpp:98 VARIABLE cmp200 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_411_p2 SOURCE HLSEindoefening/hls_process_images.cpp:104 VARIABLE add_ln104 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln101_fu_359_p2 SOURCE HLSEindoefening/hls_process_images.cpp:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME last_fu_431_p2 SOURCE HLSEindoefening/hls_process_images.cpp:101 VARIABLE last LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln99_fu_364_p2 SOURCE HLSEindoefening/hls_process_images.cpp:99 VARIABLE add_ln99 LOOP VITIS_LOOP_98_11_VITIS_LOOP_99_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} process_images {BINDINFO {{BINDTYPE op ID {} IMPL s_axilite LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME mul_31ns_33ns_63_3_1_U105 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE img_width_read LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_U SOURCE HLSEindoefening/hls_process_images.cpp:14 VARIABLE image LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 11008 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_1_U SOURCE HLSEindoefening/hls_process_images.cpp:14 VARIABLE image_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 11008 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_2_U SOURCE HLSEindoefening/hls_process_images.cpp:14 VARIABLE image_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 11008 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_3_U SOURCE HLSEindoefening/hls_process_images.cpp:14 VARIABLE image_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 11008 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_4_U SOURCE HLSEindoefening/hls_process_images.cpp:14 VARIABLE image_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 11008 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME image_5_U SOURCE HLSEindoefening/hls_process_images.cpp:14 VARIABLE image_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 11008 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME conv_result_U SOURCE HLSEindoefening/hls_process_images.cpp:15 VARIABLE conv_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 32 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 65536 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME max_result_U SOURCE HLSEindoefening/hls_process_images.cpp:16 VARIABLE max_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME min_result_U SOURCE HLSEindoefening/hls_process_images.cpp:17 VARIABLE min_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME avg_result_U SOURCE HLSEindoefening/hls_process_images.cpp:18 VARIABLE avg_result LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 16384 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_fu_353_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax_fu_359_p3 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE smax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_33_fu_367_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE empty_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax1_fu_373_p3 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE smax1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_62_3_1_U103 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE mul_ln3 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_425_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub17_fu_430_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE sub17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_fu_445_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_451_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE add_ln37_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln37_fu_456_p3 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE select_ln37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp68_fu_474_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE icmp68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_480_p2 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE add_ln37_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln37_1_fu_485_p3 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE select_ln37_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_3_1_U104 SOURCE HLSEindoefening/hls_process_images.cpp:21 VARIABLE mul_ln21 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_34_fu_538_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE empty_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_1_fu_543_p2 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE add_ln53_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_559_p3 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE select_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_35_fu_567_p2 SOURCE HLSEindoefening/hls_process_images.cpp:3 VARIABLE empty_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_572_p2 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE add_ln53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_588_p3 SOURCE HLSEindoefening/hls_process_images.cpp:53 VARIABLE select_ln53_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_31ns_61_3_1_U102 SOURCE HLSEindoefening/hls_process_images.cpp:37 VARIABLE mul_ln37 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln95_fu_493_p2 SOURCE HLSEindoefening/hls_process_images.cpp:95 VARIABLE sub_ln95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln95_1_fu_508_p2 SOURCE HLSEindoefening/hls_process_images.cpp:95 VARIABLE sub_ln95_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_h_fu_514_p3 SOURCE HLSEindoefening/hls_process_images.cpp:95 VARIABLE out_h LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln96_fu_604_p2 SOURCE HLSEindoefening/hls_process_images.cpp:96 VARIABLE sub_ln96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln96_1_fu_619_p2 SOURCE HLSEindoefening/hls_process_images.cpp:96 VARIABLE sub_ln96_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_w_fu_625_p3 SOURCE HLSEindoefening/hls_process_images.cpp:96 VARIABLE out_w LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub199_fu_673_p2 SOURCE HLSEindoefening/hls_process_images.cpp:95 VARIABLE sub199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub202_fu_680_p2 SOURCE HLSEindoefening/hls_process_images.cpp:96 VARIABLE sub202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_36_fu_635_p2 SOURCE HLSEindoefening/hls_process_images.cpp:95 VARIABLE empty_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax39_fu_640_p3 SOURCE HLSEindoefening/hls_process_images.cpp:95 VARIABLE smax39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME empty_37_fu_647_p2 SOURCE HLSEindoefening/hls_process_images.cpp:96 VARIABLE empty_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME smax40_fu_652_p3 SOURCE HLSEindoefening/hls_process_images.cpp:96 VARIABLE smax40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_30ns_30ns_60_3_1_U101 SOURCE HLSEindoefening/hls_process_images.cpp:82 VARIABLE mul_ln82 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 32 BRAM 104 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location HLSEindoefening/hls_process_images.cpp:14:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc HLSEindoefening/hls_process_images.cpp:14:16 msg_body {array_partition dim=2 type=cyclic factor=2 variable=image 1 process_images HLSEindoefening/hls_process_images.cpp:14:16 HLSEindoefening/hls_process_images.cpp:55:9image}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.465 seconds; current allocated memory: 438.984 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for process_images.
INFO: [VLOG 209-307] Generating Verilog RTL for process_images.
Execute       syn_report -model process_images -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 171.31 MHz
Command     autosyn done; 2.667 sec.
Command   csynth_design done; 12.311 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:12; Allocated memory: 120.594 MB.
Command ap_source done; 14.498 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/SchoolWerk/HAC/HLSEindoefening/solution1 opened at Fri May 16 00:09:21 +0200 2025
Execute     ap_set_clock -name default -period 8 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 0.91 sec.
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.965 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.986 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.134 sec.
Execute   create_clock -period 8 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./HLSEindoefening/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLSEindoefening/solution1/directives.tcl
Execute     set_directive_top -name process_images process_images 
INFO: [HLS 200-1510] Running: set_directive_top -name process_images process_images 
WARNING: [HLS 200-484] The 'set_directive_top -name' command is deprecated and will be removed in a future release.
WARNING: [HLS 200-484] The 'set_directive_top -location' command is deprecated and will be removed in a future release.
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
Execute     ::AP::init_summary_file package-ip 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=8.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=process_images xml_exists=0
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to process_images
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=37
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=61 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='process_images_urem_31ns_3ns_2_35_1
process_images_flow_control_loop_pipe_sequential_init
process_images_sparsemux_7_2_8_1_1
process_images_sparsemux_7_2_8_1_1
process_images_sparsemux_7_2_8_1_1
process_images_flow_control_loop_pipe_sequential_init
process_images_mul_32ns_34ns_65_3_1
process_images_urem_32ns_3ns_2_36_1
process_images_flow_control_loop_pipe_sequential_init
process_images_flow_control_loop_pipe_sequential_init
process_images_flow_control_loop_pipe_sequential_init
process_images_mul_30ns_30ns_60_3_1
process_images_mul_31ns_31ns_61_3_1
process_images_mul_31ns_31ns_62_3_1
process_images_mul_32ns_32ns_64_3_1
process_images_mul_31ns_33ns_63_3_1
process_images_image_RAM_1WNR_AUTO_1R1W
process_images_conv_result_RAM_AUTO_1R1W
process_images_max_result_RAM_AUTO_1R1W
process_images_control_s_axi
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_regslice_both
process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2
process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4
process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8
process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10
process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12
process_images
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.dataonly.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.dataonly.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.rtl_wrap.cfg.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.compgen.dataonly.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_22_2.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_37_3_VITIS_LOOP_38_4.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_53_7_VITIS_LOOP_54_8.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_82_9_VITIS_LOOP_83_10.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images_Pipeline_VITIS_LOOP_98_11_VITIS_LOOP_99_12.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.constraint.tcl 
Execute     sc_get_clocks process_images 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.constraint.tcl 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/process_images.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/SchoolWerk/HAC/HLSEindoefening/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/SchoolWerk/HAC/HLSEindoefening/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/SchoolWerk/HAC/HLSEindoefening/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s HLSEindoefening/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file HLSEindoefening/solution1/impl/export.zip
Command   export_design done; 3.712 sec.
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:00:03; Allocated memory: 8.344 MB.
Command ap_source done; 4.888 sec.
Execute cleanup_all 
