{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 14:55:25 2015 " "Info: Processing started: Sat Dec 19 14:55:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off presettable_up_down_counter -c presettable_up_down_counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off presettable_up_down_counter -c presettable_up_down_counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[0\]~reg0latch " "Warning: Node \"Q\[0\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[1\]~reg0latch " "Warning: Node \"Q\[1\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[2\]~reg0latch " "Warning: Node \"Q\[2\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[3\]~reg0latch " "Warning: Node \"Q\[3\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[4\]~reg0latch " "Warning: Node \"Q\[4\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[5\]~reg0latch " "Warning: Node \"Q\[5\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[6\]~reg0latch " "Warning: Node \"Q\[6\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "Q\[7\]~reg0latch " "Warning: Node \"Q\[7\]~reg0latch\" is a latch" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "LOAD " "Info: Assuming node \"LOAD\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "CLEAR " "Info: Assuming node \"CLEAR\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Q\[7\]~0 " "Info: Detected gated clock \"Q\[7\]~0\" as buffer" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } } { "c:/altera/72/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/72/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Q\[7\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register Q\[2\]~reg0_emulated register Q\[7\]~reg0_emulated 307.41 MHz 3.253 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 307.41 MHz between source register \"Q\[2\]~reg0_emulated\" and destination register \"Q\[7\]~reg0_emulated\" (period= 3.253 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.039 ns + Longest register register " "Info: + Longest register to register delay is 3.039 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[2\]~reg0_emulated 1 REG LCFF_X43_Y33_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y33_N11; Fanout = 1; REG Node = 'Q\[2\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[2]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.150 ns) 0.455 ns Q\[2\]~reg0tail_lut 2 COMB LCCOMB_X43_Y33_N0 1 " "Info: 2: + IC(0.305 ns) + CELL(0.150 ns) = 0.455 ns; Loc. = LCCOMB_X43_Y33_N0; Fanout = 1; COMB Node = 'Q\[2\]~reg0tail_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.455 ns" { Q[2]~reg0_emulated Q[2]~reg0tail_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 0.844 ns Q\[2\]~reg0head_lut 3 COMB LCCOMB_X43_Y33_N14 3 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 0.844 ns; Loc. = LCCOMB_X43_Y33_N14; Fanout = 3; COMB Node = 'Q\[2\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.389 ns" { Q[2]~reg0tail_lut Q[2]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.393 ns) 1.651 ns Add0~150 4 COMB LCCOMB_X42_Y33_N10 2 " "Info: 4: + IC(0.414 ns) + CELL(0.393 ns) = 1.651 ns; Loc. = LCCOMB_X42_Y33_N10; Fanout = 2; COMB Node = 'Add0~150'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.807 ns" { Q[2]~reg0head_lut Add0~150 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.722 ns Add0~152 5 COMB LCCOMB_X42_Y33_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.722 ns; Loc. = LCCOMB_X42_Y33_N12; Fanout = 2; COMB Node = 'Add0~152'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~150 Add0~152 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.881 ns Add0~154 6 COMB LCCOMB_X42_Y33_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.159 ns) = 1.881 ns; Loc. = LCCOMB_X42_Y33_N14; Fanout = 2; COMB Node = 'Add0~154'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { Add0~152 Add0~154 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.952 ns Add0~156 7 COMB LCCOMB_X42_Y33_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.952 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 2; COMB Node = 'Add0~156'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~154 Add0~156 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.023 ns Add0~158 8 COMB LCCOMB_X42_Y33_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.023 ns; Loc. = LCCOMB_X42_Y33_N18; Fanout = 1; COMB Node = 'Add0~158'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~156 Add0~158 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.433 ns Add0~159 9 COMB LCCOMB_X42_Y33_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.433 ns; Loc. = LCCOMB_X42_Y33_N20; Fanout = 1; COMB Node = 'Add0~159'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~158 Add0~159 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 2.955 ns Q\[7\]~reg0data_lut 10 COMB LCCOMB_X42_Y33_N24 1 " "Info: 10: + IC(0.247 ns) + CELL(0.275 ns) = 2.955 ns; Loc. = LCCOMB_X42_Y33_N24; Fanout = 1; COMB Node = 'Q\[7\]~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { Add0~159 Q[7]~reg0data_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.039 ns Q\[7\]~reg0_emulated 11 REG LCFF_X42_Y33_N25 1 " "Info: 11: + IC(0.000 ns) + CELL(0.084 ns) = 3.039 ns; Loc. = LCFF_X42_Y33_N25; Fanout = 1; REG Node = 'Q\[7\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Q[7]~reg0data_lut Q[7]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.834 ns ( 60.35 % ) " "Info: Total cell delay = 1.834 ns ( 60.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.205 ns ( 39.65 % ) " "Info: Total interconnect delay = 1.205 ns ( 39.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.039 ns" { Q[2]~reg0_emulated Q[2]~reg0tail_lut Q[2]~reg0head_lut Add0~150 Add0~152 Add0~154 Add0~156 Add0~158 Add0~159 Q[7]~reg0data_lut Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.039 ns" { Q[2]~reg0_emulated {} Q[2]~reg0tail_lut {} Q[2]~reg0head_lut {} Add0~150 {} Add0~152 {} Add0~154 {} Add0~156 {} Add0~158 {} Add0~159 {} Q[7]~reg0data_lut {} Q[7]~reg0_emulated {} } { 0.000ns 0.305ns 0.239ns 0.414ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Q\[7\]~reg0_emulated 3 REG LCFF_X42_Y33_N25 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y33_N25; Fanout = 1; REG Node = 'Q\[7\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Q\[2\]~reg0_emulated 3 REG LCFF_X43_Y33_N11 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y33_N11; Fanout = 1; REG Node = 'Q\[2\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl Q[2]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[2]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[2]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[2]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[2]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.039 ns" { Q[2]~reg0_emulated Q[2]~reg0tail_lut Q[2]~reg0head_lut Add0~150 Add0~152 Add0~154 Add0~156 Add0~158 Add0~159 Q[7]~reg0data_lut Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.039 ns" { Q[2]~reg0_emulated {} Q[2]~reg0tail_lut {} Q[2]~reg0head_lut {} Add0~150 {} Add0~152 {} Add0~154 {} Add0~156 {} Add0~158 {} Add0~159 {} Q[7]~reg0data_lut {} Q[7]~reg0_emulated {} } { 0.000ns 0.305ns 0.239ns 0.414ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.150ns 0.150ns 0.393ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[2]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[2]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "Q\[7\]~reg0_emulated D\[5\] CLK 6.546 ns register " "Info: tsu for register \"Q\[7\]~reg0_emulated\" (data pin = \"D\[5\]\", clock pin = \"CLK\") is 6.546 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.262 ns + Longest pin register " "Info: + Longest pin to register delay is 9.262 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns D\[5\] 1 PIN PIN_W15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W15; Fanout = 2; PIN Node = 'D\[5\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.085 ns) + CELL(0.436 ns) 7.341 ns Q\[5\]~reg0head_lut 2 COMB LCCOMB_X43_Y33_N20 3 " "Info: 2: + IC(6.085 ns) + CELL(0.436 ns) = 7.341 ns; Loc. = LCCOMB_X43_Y33_N20; Fanout = 3; COMB Node = 'Q\[5\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.521 ns" { D[5] Q[5]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.393 ns) 8.175 ns Add0~156 3 COMB LCCOMB_X42_Y33_N16 2 " "Info: 3: + IC(0.441 ns) + CELL(0.393 ns) = 8.175 ns; Loc. = LCCOMB_X42_Y33_N16; Fanout = 2; COMB Node = 'Add0~156'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.834 ns" { Q[5]~reg0head_lut Add0~156 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.246 ns Add0~158 4 COMB LCCOMB_X42_Y33_N18 1 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.246 ns; Loc. = LCCOMB_X42_Y33_N18; Fanout = 1; COMB Node = 'Add0~158'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~156 Add0~158 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.656 ns Add0~159 5 COMB LCCOMB_X42_Y33_N20 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.656 ns; Loc. = LCCOMB_X42_Y33_N20; Fanout = 1; COMB Node = 'Add0~159'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~158 Add0~159 } "NODE_NAME" } } { "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/72/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.275 ns) 9.178 ns Q\[7\]~reg0data_lut 6 COMB LCCOMB_X42_Y33_N24 1 " "Info: 6: + IC(0.247 ns) + CELL(0.275 ns) = 9.178 ns; Loc. = LCCOMB_X42_Y33_N24; Fanout = 1; COMB Node = 'Q\[7\]~reg0data_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.522 ns" { Add0~159 Q[7]~reg0data_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.262 ns Q\[7\]~reg0_emulated 7 REG LCFF_X42_Y33_N25 1 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 9.262 ns; Loc. = LCFF_X42_Y33_N25; Fanout = 1; REG Node = 'Q\[7\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { Q[7]~reg0data_lut Q[7]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.489 ns ( 26.87 % ) " "Info: Total cell delay = 2.489 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.773 ns ( 73.13 % ) " "Info: Total interconnect delay = 6.773 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "9.262 ns" { D[5] Q[5]~reg0head_lut Add0~156 Add0~158 Add0~159 Q[7]~reg0data_lut Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "9.262 ns" { D[5] {} D[5]~combout {} Q[5]~reg0head_lut {} Add0~156 {} Add0~158 {} Add0~159 {} Q[7]~reg0data_lut {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 6.085ns 0.441ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.820ns 0.436ns 0.393ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Q\[7\]~reg0_emulated 3 REG LCFF_X42_Y33_N25 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y33_N25; Fanout = 1; REG Node = 'Q\[7\]~reg0_emulated'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "9.262 ns" { D[5] Q[5]~reg0head_lut Add0~156 Add0~158 Add0~159 Q[7]~reg0data_lut Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "9.262 ns" { D[5] {} D[5]~combout {} Q[5]~reg0head_lut {} Add0~156 {} Add0~158 {} Add0~159 {} Q[7]~reg0data_lut {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 6.085ns 0.441ns 0.000ns 0.000ns 0.247ns 0.000ns } { 0.000ns 0.820ns 0.436ns 0.393ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.680 ns" { CLK CLK~clkctrl Q[7]~reg0_emulated } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "2.680 ns" { CLK {} CLK~combout {} CLK~clkctrl {} Q[7]~reg0_emulated {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLEAR Q\[6\] Q\[6\]~reg0latch 13.088 ns register " "Info: tco from clock \"CLEAR\" to destination pin \"Q\[6\]\" through register \"Q\[6\]~reg0latch\" is 13.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLEAR source 5.724 ns + Longest register " "Info: + Longest clock path from clock \"CLEAR\" to source register is 5.724 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLEAR 1 CLK PIN_D13 18 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 18; CLK Node = 'CLEAR'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.275 ns) 2.613 ns Q\[7\]~0 2 COMB LCCOMB_X41_Y33_N20 10 " "Info: 2: + IC(1.359 ns) + CELL(0.275 ns) = 2.613 ns; Loc. = LCCOMB_X41_Y33_N20; Fanout = 10; COMB Node = 'Q\[7\]~0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.634 ns" { CLEAR Q[7]~0 } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 4.076 ns Q\[7\]~0clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 4.076 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'Q\[7\]~0clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.463 ns" { Q[7]~0 Q[7]~0clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.275 ns) 5.724 ns Q\[6\]~reg0latch 4 REG LCCOMB_X41_Y33_N6 2 " "Info: 4: + IC(1.373 ns) + CELL(0.275 ns) = 5.724 ns; Loc. = LCCOMB_X41_Y33_N6; Fanout = 2; REG Node = 'Q\[6\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.648 ns" { Q[7]~0clkctrl Q[6]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 26.71 % ) " "Info: Total cell delay = 1.529 ns ( 26.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.195 ns ( 73.29 % ) " "Info: Total interconnect delay = 4.195 ns ( 73.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.724 ns" { CLEAR Q[7]~0 Q[7]~0clkctrl Q[6]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.724 ns" { CLEAR {} CLEAR~combout {} Q[7]~0 {} Q[7]~0clkctrl {} Q[6]~reg0latch {} } { 0.000ns 0.000ns 1.359ns 1.463ns 1.373ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.364 ns + Longest register pin " "Info: + Longest register to pin delay is 7.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Q\[6\]~reg0latch 1 REG LCCOMB_X41_Y33_N6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X41_Y33_N6; Fanout = 2; REG Node = 'Q\[6\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Q[6]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.275 ns) 0.946 ns Q\[6\]~reg0tail_lut 2 COMB LCCOMB_X41_Y33_N26 1 " "Info: 2: + IC(0.671 ns) + CELL(0.275 ns) = 0.946 ns; Loc. = LCCOMB_X41_Y33_N26; Fanout = 1; COMB Node = 'Q\[6\]~reg0tail_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.946 ns" { Q[6]~reg0latch Q[6]~reg0tail_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.150 ns) 1.335 ns Q\[6\]~reg0head_lut 3 COMB LCCOMB_X41_Y33_N24 3 " "Info: 3: + IC(0.239 ns) + CELL(0.150 ns) = 1.335 ns; Loc. = LCCOMB_X41_Y33_N24; Fanout = 3; COMB Node = 'Q\[6\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.389 ns" { Q[6]~reg0tail_lut Q[6]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(2.778 ns) 7.364 ns Q\[6\] 4 PIN PIN_AC16 0 " "Info: 4: + IC(3.251 ns) + CELL(2.778 ns) = 7.364 ns; Loc. = PIN_AC16; Fanout = 0; PIN Node = 'Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.029 ns" { Q[6]~reg0head_lut Q[6] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.203 ns ( 43.50 % ) " "Info: Total cell delay = 3.203 ns ( 43.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.161 ns ( 56.50 % ) " "Info: Total interconnect delay = 4.161 ns ( 56.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.364 ns" { Q[6]~reg0latch Q[6]~reg0tail_lut Q[6]~reg0head_lut Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "7.364 ns" { Q[6]~reg0latch {} Q[6]~reg0tail_lut {} Q[6]~reg0head_lut {} Q[6] {} } { 0.000ns 0.671ns 0.239ns 3.251ns } { 0.000ns 0.275ns 0.150ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.724 ns" { CLEAR Q[7]~0 Q[7]~0clkctrl Q[6]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.724 ns" { CLEAR {} CLEAR~combout {} Q[7]~0 {} Q[7]~0clkctrl {} Q[6]~reg0latch {} } { 0.000ns 0.000ns 1.359ns 1.463ns 1.373ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "7.364 ns" { Q[6]~reg0latch Q[6]~reg0tail_lut Q[6]~reg0head_lut Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "7.364 ns" { Q[6]~reg0latch {} Q[6]~reg0tail_lut {} Q[6]~reg0head_lut {} Q[6] {} } { 0.000ns 0.671ns 0.239ns 3.251ns } { 0.000ns 0.275ns 0.150ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "D\[6\] Q\[6\] 12.157 ns Longest " "Info: Longest tpd from source pin \"D\[6\]\" to destination pin \"Q\[6\]\" is 12.157 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns D\[6\] 1 PIN PIN_D15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_D15; Fanout = 2; PIN Node = 'D\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[6] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.860 ns) + CELL(0.438 ns) 6.128 ns Q\[6\]~reg0head_lut 2 COMB LCCOMB_X41_Y33_N24 3 " "Info: 2: + IC(4.860 ns) + CELL(0.438 ns) = 6.128 ns; Loc. = LCCOMB_X41_Y33_N24; Fanout = 3; COMB Node = 'Q\[6\]~reg0head_lut'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.298 ns" { D[6] Q[6]~reg0head_lut } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.251 ns) + CELL(2.778 ns) 12.157 ns Q\[6\] 3 PIN PIN_AC16 0 " "Info: 3: + IC(3.251 ns) + CELL(2.778 ns) = 12.157 ns; Loc. = PIN_AC16; Fanout = 0; PIN Node = 'Q\[6\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "6.029 ns" { Q[6]~reg0head_lut Q[6] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.046 ns ( 33.28 % ) " "Info: Total cell delay = 4.046 ns ( 33.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.111 ns ( 66.72 % ) " "Info: Total interconnect delay = 8.111 ns ( 66.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "12.157 ns" { D[6] Q[6]~reg0head_lut Q[6] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "12.157 ns" { D[6] {} D[6]~combout {} Q[6]~reg0head_lut {} Q[6] {} } { 0.000ns 0.000ns 4.860ns 3.251ns } { 0.000ns 0.830ns 0.438ns 2.778ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "Q\[0\]~reg0latch D\[0\] CLEAR 2.670 ns register " "Info: th for register \"Q\[0\]~reg0latch\" (data pin = \"D\[0\]\", clock pin = \"CLEAR\") is 2.670 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLEAR destination 5.722 ns + Longest register " "Info: + Longest clock path from clock \"CLEAR\" to destination register is 5.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLEAR 1 CLK PIN_D13 18 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 18; CLK Node = 'CLEAR'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.359 ns) + CELL(0.275 ns) 2.613 ns Q\[7\]~0 2 COMB LCCOMB_X41_Y33_N20 10 " "Info: 2: + IC(1.359 ns) + CELL(0.275 ns) = 2.613 ns; Loc. = LCCOMB_X41_Y33_N20; Fanout = 10; COMB Node = 'Q\[7\]~0'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.634 ns" { CLEAR Q[7]~0 } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.000 ns) 4.076 ns Q\[7\]~0clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(1.463 ns) + CELL(0.000 ns) = 4.076 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'Q\[7\]~0clkctrl'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.463 ns" { Q[7]~0 Q[7]~0clkctrl } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.371 ns) + CELL(0.275 ns) 5.722 ns Q\[0\]~reg0latch 4 REG LCCOMB_X41_Y33_N12 2 " "Info: 4: + IC(1.371 ns) + CELL(0.275 ns) = 5.722 ns; Loc. = LCCOMB_X41_Y33_N12; Fanout = 2; REG Node = 'Q\[0\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "1.646 ns" { Q[7]~0clkctrl Q[0]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.529 ns ( 26.72 % ) " "Info: Total cell delay = 1.529 ns ( 26.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 73.28 % ) " "Info: Total interconnect delay = 4.193 ns ( 73.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.722 ns" { CLEAR Q[7]~0 Q[7]~0clkctrl Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.722 ns" { CLEAR {} CLEAR~combout {} Q[7]~0 {} Q[7]~0clkctrl {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 1.359ns 1.463ns 1.371ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.052 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.052 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns D\[0\] 1 PIN PIN_C13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'D\[0\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D[0] } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.635 ns) + CELL(0.438 ns) 3.052 ns Q\[0\]~reg0latch 2 REG LCCOMB_X41_Y33_N12 2 " "Info: 2: + IC(1.635 ns) + CELL(0.438 ns) = 3.052 ns; Loc. = LCCOMB_X41_Y33_N12; Fanout = 2; REG Node = 'Q\[0\]~reg0latch'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "2.073 ns" { D[0] Q[0]~reg0latch } "NODE_NAME" } } { "presettable_up_down_counter.vhd" "" { Text "D:/Quartus_Tests/askisi_6/presettable_up_down_counter/presettable_up_down_counter.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 46.43 % ) " "Info: Total cell delay = 1.417 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.635 ns ( 53.57 % ) " "Info: Total interconnect delay = 1.635 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.052 ns" { D[0] Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.052 ns" { D[0] {} D[0]~combout {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.979ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "5.722 ns" { CLEAR Q[7]~0 Q[7]~0clkctrl Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "5.722 ns" { CLEAR {} CLEAR~combout {} Q[7]~0 {} Q[7]~0clkctrl {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 1.359ns 1.463ns 1.371ns } { 0.000ns 0.979ns 0.275ns 0.000ns 0.275ns } "" } } { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "3.052 ns" { D[0] Q[0]~reg0latch } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "3.052 ns" { D[0] {} D[0]~combout {} Q[0]~reg0latch {} } { 0.000ns 0.000ns 1.635ns } { 0.000ns 0.979ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Allocated 227 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 14:55:51 2015 " "Info: Processing ended: Sat Dec 19 14:55:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
