Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Feb 16 18:46:33 2026
| Host         : patanjali-slpsk running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -file finn_design_wrapper_utilization_synth.rpt -pb finn_design_wrapper_utilization_synth.pb
| Design       : finn_design_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Memory
3. DSP
4. IO and GT Specific
5. Clocking
6. Specific Feature
7. Primitives
8. Black Boxes
9. Instantiated Netlists

1. Slice Logic
--------------

+-------------------------+------+-------+------------+-----------+-------+
|        Site Type        | Used | Fixed | Prohibited | Available | Util% |
+-------------------------+------+-------+------------+-----------+-------+
| Slice LUTs*             |    0 |     0 |          0 |     53200 |  0.00 |
|   LUT as Logic          |    0 |     0 |          0 |     53200 |  0.00 |
|   LUT as Memory         |    0 |     0 |          0 |     17400 |  0.00 |
| Slice Registers         |    0 |     0 |          0 |    106400 |  0.00 |
|   Register as Flip Flop |    0 |     0 |          0 |    106400 |  0.00 |
|   Register as Latch     |    0 |     0 |          0 |    106400 |  0.00 |
| F7 Muxes                |    0 |     0 |          0 |     26600 |  0.00 |
| F8 Muxes                |    0 |     0 |          0 |     13300 |  0.00 |
+-------------------------+------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 0     |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. Memory
---------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       140 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       140 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       280 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


3. DSP
------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       220 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


4. IO and GT Specific
---------------------

+-----------------------------+------+-------+------------+-----------+-------+
|          Site Type          | Used | Fixed | Prohibited | Available | Util% |
+-----------------------------+------+-------+------------+-----------+-------+
| Bonded IOB                  |   38 |     0 |          0 |       125 | 30.40 |
| Bonded IPADs                |    0 |     0 |          0 |         2 |  0.00 |
| Bonded IOPADs               |    0 |     0 |          0 |       130 |  0.00 |
| PHY_CONTROL                 |    0 |     0 |          0 |         4 |  0.00 |
| PHASER_REF                  |    0 |     0 |          0 |         4 |  0.00 |
| OUT_FIFO                    |    0 |     0 |          0 |        16 |  0.00 |
| IN_FIFO                     |    0 |     0 |          0 |        16 |  0.00 |
| IDELAYCTRL                  |    0 |     0 |          0 |         4 |  0.00 |
| IBUFDS                      |    0 |     0 |          0 |       121 |  0.00 |
| PHASER_OUT/PHASER_OUT_PHY   |    0 |     0 |          0 |        16 |  0.00 |
| PHASER_IN/PHASER_IN_PHY     |    0 |     0 |          0 |        16 |  0.00 |
| IDELAYE2/IDELAYE2_FINEDELAY |    0 |     0 |          0 |       200 |  0.00 |
| ILOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
| OLOGIC                      |    0 |     0 |          0 |       125 |  0.00 |
+-----------------------------+------+-------+------------+-----------+-------+


5. Clocking
-----------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCTRL   |    0 |     0 |          0 |        32 |  0.00 |
| BUFIO      |    0 |     0 |          0 |        16 |  0.00 |
| MMCME2_ADV |    0 |     0 |          0 |         4 |  0.00 |
| PLLE2_ADV  |    0 |     0 |          0 |         4 |  0.00 |
| BUFMRCE    |    0 |     0 |          0 |         8 |  0.00 |
| BUFHCE     |    0 |     0 |          0 |        72 |  0.00 |
| BUFR       |    0 |     0 |          0 |        16 |  0.00 |
+------------+------+-------+------------+-----------+-------+


6. Specific Feature
-------------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| CAPTUREE2   |    0 |     0 |          0 |         1 |  0.00 |
| DNA_PORT    |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE2 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE2      |    0 |     0 |          0 |         2 |  0.00 |
| STARTUPE2   |    0 |     0 |          0 |         1 |  0.00 |
| XADC        |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


7. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| IBUF     |   28 |                  IO |
| OBUF     |   10 |                  IO |
+----------+------+---------------------+


8. Black Boxes
--------------

+--------------------------------------------------+------+
|                     Ref Name                     | Used |
+--------------------------------------------------+------+
| finn_design_StreamingMaxPool_hls_4_0             |    1 |
| finn_design_StreamingMaxPool_hls_3_0             |    1 |
| finn_design_StreamingMaxPool_hls_2_0             |    1 |
| finn_design_StreamingMaxPool_hls_1_0             |    1 |
| finn_design_StreamingMaxPool_hls_0_0             |    1 |
| finn_design_StreamingFIFO_rtl_9_0                |    1 |
| finn_design_StreamingFIFO_rtl_8_0                |    1 |
| finn_design_StreamingFIFO_rtl_7_0                |    1 |
| finn_design_StreamingFIFO_rtl_6_0                |    1 |
| finn_design_StreamingFIFO_rtl_5_0                |    1 |
| finn_design_StreamingFIFO_rtl_58_0               |    1 |
| finn_design_StreamingFIFO_rtl_57_0               |    1 |
| finn_design_StreamingFIFO_rtl_56_0               |    1 |
| finn_design_StreamingFIFO_rtl_55_0               |    1 |
| finn_design_StreamingFIFO_rtl_54_0               |    1 |
| finn_design_StreamingFIFO_rtl_53_0               |    1 |
| finn_design_StreamingFIFO_rtl_52_0               |    1 |
| finn_design_StreamingFIFO_rtl_51_0               |    1 |
| finn_design_StreamingFIFO_rtl_50_0               |    1 |
| finn_design_StreamingFIFO_rtl_4_0                |    1 |
| finn_design_StreamingFIFO_rtl_49_0               |    1 |
| finn_design_StreamingFIFO_rtl_48_0               |    1 |
| finn_design_StreamingFIFO_rtl_47_0               |    1 |
| finn_design_StreamingFIFO_rtl_46_0               |    1 |
| finn_design_StreamingFIFO_rtl_45_0               |    1 |
| finn_design_StreamingFIFO_rtl_44_0               |    1 |
| finn_design_StreamingFIFO_rtl_43_0               |    1 |
| finn_design_StreamingFIFO_rtl_42_0               |    1 |
| finn_design_StreamingFIFO_rtl_41_0               |    1 |
| finn_design_StreamingFIFO_rtl_40_0               |    1 |
| finn_design_StreamingFIFO_rtl_3_0                |    1 |
| finn_design_StreamingFIFO_rtl_39_0               |    1 |
| finn_design_StreamingFIFO_rtl_38_0               |    1 |
| finn_design_StreamingFIFO_rtl_37_0               |    1 |
| finn_design_StreamingFIFO_rtl_36_0               |    1 |
| finn_design_StreamingFIFO_rtl_35_0               |    1 |
| finn_design_StreamingFIFO_rtl_34_0               |    1 |
| finn_design_StreamingFIFO_rtl_33_0               |    1 |
| finn_design_StreamingFIFO_rtl_32_0               |    1 |
| finn_design_StreamingFIFO_rtl_31_0               |    1 |
| finn_design_StreamingFIFO_rtl_30_0               |    1 |
| finn_design_StreamingFIFO_rtl_2_0                |    1 |
| finn_design_StreamingFIFO_rtl_29_0               |    1 |
| finn_design_StreamingFIFO_rtl_28_0               |    1 |
| finn_design_StreamingFIFO_rtl_27_0               |    1 |
| finn_design_StreamingFIFO_rtl_26_0               |    1 |
| finn_design_StreamingFIFO_rtl_25_0               |    1 |
| finn_design_StreamingFIFO_rtl_24_0               |    1 |
| finn_design_StreamingFIFO_rtl_23_0               |    1 |
| finn_design_StreamingFIFO_rtl_22_0               |    1 |
| finn_design_StreamingFIFO_rtl_21_0               |    1 |
| finn_design_StreamingFIFO_rtl_20_0               |    1 |
| finn_design_StreamingFIFO_rtl_1_0                |    1 |
| finn_design_StreamingFIFO_rtl_19_0               |    1 |
| finn_design_StreamingFIFO_rtl_18_0               |    1 |
| finn_design_StreamingFIFO_rtl_17_0               |    1 |
| finn_design_StreamingFIFO_rtl_16_0               |    1 |
| finn_design_StreamingFIFO_rtl_15_0               |    1 |
| finn_design_StreamingFIFO_rtl_14_0               |    1 |
| finn_design_StreamingFIFO_rtl_13_0               |    1 |
| finn_design_StreamingFIFO_rtl_12_0               |    1 |
| finn_design_StreamingFIFO_rtl_11_0               |    1 |
| finn_design_StreamingFIFO_rtl_10_0               |    1 |
| finn_design_StreamingFIFO_rtl_0_0                |    1 |
| finn_design_StreamingDataWidthConverter_rtl_9_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_8_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_7_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_6_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_5_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_4_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_3_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_2_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_24_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_23_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_22_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_21_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_20_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_1_0  |    1 |
| finn_design_StreamingDataWidthConverter_rtl_19_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_18_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_17_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_16_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_15_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_14_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_13_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_12_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_11_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_10_0 |    1 |
| finn_design_StreamingDataWidthConverter_rtl_0_0  |    1 |
| finn_design_MVAU_hls_9_wstrm_0                   |    1 |
| finn_design_MVAU_hls_9_0                         |    1 |
| finn_design_MVAU_hls_8_wstrm_0                   |    1 |
| finn_design_MVAU_hls_8_0                         |    1 |
| finn_design_MVAU_hls_7_wstrm_0                   |    1 |
| finn_design_MVAU_hls_7_0                         |    1 |
| finn_design_MVAU_hls_6_wstrm_0                   |    1 |
| finn_design_MVAU_hls_6_0                         |    1 |
| finn_design_MVAU_hls_5_wstrm_0                   |    1 |
| finn_design_MVAU_hls_5_0                         |    1 |
| finn_design_MVAU_hls_4_wstrm_0                   |    1 |
| finn_design_MVAU_hls_4_0                         |    1 |
| finn_design_MVAU_hls_3_wstrm_0                   |    1 |
| finn_design_MVAU_hls_3_0                         |    1 |
| finn_design_MVAU_hls_2_wstrm_0                   |    1 |
| finn_design_MVAU_hls_2_0                         |    1 |
| finn_design_MVAU_hls_1_wstrm_0                   |    1 |
| finn_design_MVAU_hls_1_0                         |    1 |
| finn_design_MVAU_hls_0_wstrm_0                   |    1 |
| finn_design_MVAU_hls_0_0                         |    1 |
| finn_design_FMPadding_rtl_8_0                    |    1 |
| finn_design_FMPadding_rtl_7_0                    |    1 |
| finn_design_FMPadding_rtl_6_0                    |    1 |
| finn_design_FMPadding_rtl_5_0                    |    1 |
| finn_design_FMPadding_rtl_4_0                    |    1 |
| finn_design_FMPadding_rtl_3_0                    |    1 |
| finn_design_FMPadding_rtl_2_0                    |    1 |
| finn_design_FMPadding_rtl_1_0                    |    1 |
| finn_design_FMPadding_rtl_0_0                    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_8_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_7_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_6_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_5_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_4_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_3_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_2_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_1_0    |    1 |
| finn_design_ConvolutionInputGenerator_rtl_0_0    |    1 |
+--------------------------------------------------+------+


9. Instantiated Netlists
------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


