
Stop_Watch.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000019a8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  000019a8  00001a3c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000b  00800068  00800068  00001a44  2**0
                  ALLOC
  3 .stab         0000108c  00000000  00000000  00001a44  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000917  00000000  00000000  00002ad0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  000033e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00003527  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00003697  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  000052e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  000061cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00006f78  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  000070d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00007365  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00007b33  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 cb 06 	jmp	0xd96	; 0xd96 <__vector_1>
       8:	0c 94 e1 06 	jmp	0xdc2	; 0xdc2 <__vector_2>
       c:	0c 94 f6 06 	jmp	0xdec	; 0xdec <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 cc 05 	jmp	0xb98	; 0xb98 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a3 37       	cpi	r26, 0x73	; 115
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e8 ea       	ldi	r30, 0xA8	; 168
      78:	f9 e1       	ldi	r31, 0x19	; 25
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 08 07 	call	0xe10	; 0xe10 <main>
      8a:	0c 94 d2 0c 	jmp	0x19a4	; 0x19a4 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 9b 0c 	jmp	0x1936	; 0x1936 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b7 0c 	jmp	0x196e	; 0x196e <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a7 0c 	jmp	0x194e	; 0x194e <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 c3 0c 	jmp	0x1986	; 0x1986 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a7 0c 	jmp	0x194e	; 0x194e <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 c3 0c 	jmp	0x1986	; 0x1986 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 9b 0c 	jmp	0x1936	; 0x1936 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b7 0c 	jmp	0x196e	; 0x196e <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 a7 0c 	jmp	0x194e	; 0x194e <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 c3 0c 	jmp	0x1986	; 0x1986 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 a7 0c 	jmp	0x194e	; 0x194e <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 c3 0c 	jmp	0x1986	; 0x1986 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 a7 0c 	jmp	0x194e	; 0x194e <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 c3 0c 	jmp	0x1986	; 0x1986 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ab 0c 	jmp	0x1956	; 0x1956 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 c7 0c 	jmp	0x198e	; 0x198e <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <timer1_init>:
void Digital_Write(char pin, char Logic);
void Seven_Seg_Write_Num(unsigned char num_End_To_9);
void Cheak_Status(void); /*function check status of increment or decrement*/
void Configration_Bits(void);

void timer1_init(void) {
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	/*set FOC1A for CTC mode No PWM*/
	TCCR1A |= (1 << FOC1A);
     b4e:	af e4       	ldi	r26, 0x4F	; 79
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	ef e4       	ldi	r30, 0x4F	; 79
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	80 81       	ld	r24, Z
     b58:	88 60       	ori	r24, 0x08	; 8
     b5a:	8c 93       	st	X, r24
	/*Set Timer1 to CTC mode (WGM12 bit to 1)*/
	TCCR1B |= (1 << WGM12);
     b5c:	ae e4       	ldi	r26, 0x4E	; 78
     b5e:	b0 e0       	ldi	r27, 0x00	; 0
     b60:	ee e4       	ldi	r30, 0x4E	; 78
     b62:	f0 e0       	ldi	r31, 0x00	; 0
     b64:	80 81       	ld	r24, Z
     b66:	88 60       	ori	r24, 0x08	; 8
     b68:	8c 93       	st	X, r24
	/* Set Prescaler to 1024 (CS12 and CS10 bits to 1)*/
	TCCR1B |= (1 << CS12) | (1 << CS10);
     b6a:	ae e4       	ldi	r26, 0x4E	; 78
     b6c:	b0 e0       	ldi	r27, 0x00	; 0
     b6e:	ee e4       	ldi	r30, 0x4E	; 78
     b70:	f0 e0       	ldi	r31, 0x00	; 0
     b72:	80 81       	ld	r24, Z
     b74:	85 60       	ori	r24, 0x05	; 5
     b76:	8c 93       	st	X, r24
	/*Set compare value for 1-second delay*/
	OCR1A = 15624;
     b78:	ea e4       	ldi	r30, 0x4A	; 74
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	88 e0       	ldi	r24, 0x08	; 8
     b7e:	9d e3       	ldi	r25, 0x3D	; 61
     b80:	91 83       	std	Z+1, r25	; 0x01
     b82:	80 83       	st	Z, r24
	/*Enable Output Compare A Match Interrupt*/
	TIMSK |= (1 << OCIE1A);
     b84:	a9 e5       	ldi	r26, 0x59	; 89
     b86:	b0 e0       	ldi	r27, 0x00	; 0
     b88:	e9 e5       	ldi	r30, 0x59	; 89
     b8a:	f0 e0       	ldi	r31, 0x00	; 0
     b8c:	80 81       	ld	r24, Z
     b8e:	80 61       	ori	r24, 0x10	; 16
     b90:	8c 93       	st	X, r24
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <__vector_7>:

/*Interrupt Service Routine for Timer1 Compare Match A*/
ISR(TIMER1_COMPA_vect) {
     b98:	1f 92       	push	r1
     b9a:	0f 92       	push	r0
     b9c:	0f b6       	in	r0, 0x3f	; 63
     b9e:	0f 92       	push	r0
     ba0:	11 24       	eor	r1, r1
     ba2:	8f 93       	push	r24
     ba4:	af 93       	push	r26
     ba6:	bf 93       	push	r27
     ba8:	ef 93       	push	r30
     baa:	ff 93       	push	r31
     bac:	df 93       	push	r29
     bae:	cf 93       	push	r28
     bb0:	cd b7       	in	r28, 0x3d	; 61
     bb2:	de b7       	in	r29, 0x3e	; 62
	/*increase SECONDS*/
	if (!(Pause_F)) {
     bb4:	80 91 6b 00 	lds	r24, 0x006B
     bb8:	88 23       	and	r24, r24
     bba:	09 f0       	breq	.+2      	; 0xbbe <__vector_7+0x26>
     bbc:	7a c0       	rjmp	.+244    	; 0xcb2 <__vector_7+0x11a>
		if (READ_BIT(PINB, 7)) {
     bbe:	e6 e3       	ldi	r30, 0x36	; 54
     bc0:	f0 e0       	ldi	r31, 0x00	; 0
     bc2:	80 81       	ld	r24, Z
     bc4:	88 23       	and	r24, r24
     bc6:	54 f5       	brge	.+84     	; 0xc1c <__vector_7+0x84>
			CLEAR_BIT(PORTD, PD0);
     bc8:	a2 e3       	ldi	r26, 0x32	; 50
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	e2 e3       	ldi	r30, 0x32	; 50
     bce:	f0 e0       	ldi	r31, 0x00	; 0
     bd0:	80 81       	ld	r24, Z
     bd2:	8e 7f       	andi	r24, 0xFE	; 254
     bd4:	8c 93       	st	X, r24
			SECONDS++;
     bd6:	80 91 68 00 	lds	r24, 0x0068
     bda:	8f 5f       	subi	r24, 0xFF	; 255
     bdc:	80 93 68 00 	sts	0x0068, r24
			if (SECONDS == 60) {
     be0:	80 91 68 00 	lds	r24, 0x0068
     be4:	8c 33       	cpi	r24, 0x3C	; 60
     be6:	39 f4       	brne	.+14     	; 0xbf6 <__vector_7+0x5e>
				SECONDS = 0;
     be8:	10 92 68 00 	sts	0x0068, r1
				MINUTES++;
     bec:	80 91 69 00 	lds	r24, 0x0069
     bf0:	8f 5f       	subi	r24, 0xFF	; 255
     bf2:	80 93 69 00 	sts	0x0069, r24
			}
			if (MINUTES == 60) {
     bf6:	80 91 69 00 	lds	r24, 0x0069
     bfa:	8c 33       	cpi	r24, 0x3C	; 60
     bfc:	39 f4       	brne	.+14     	; 0xc0c <__vector_7+0x74>
				MINUTES = 0;
     bfe:	10 92 69 00 	sts	0x0069, r1
				HOURS++;
     c02:	80 91 6a 00 	lds	r24, 0x006A
     c06:	8f 5f       	subi	r24, 0xFF	; 255
     c08:	80 93 6a 00 	sts	0x006A, r24
			}
			if(HOURS == 24 ){
     c0c:	80 91 6a 00 	lds	r24, 0x006A
     c10:	88 31       	cpi	r24, 0x18	; 24
     c12:	09 f0       	breq	.+2      	; 0xc16 <__vector_7+0x7e>
     c14:	4e c0       	rjmp	.+156    	; 0xcb2 <__vector_7+0x11a>
				HOURS = 0 ;
     c16:	10 92 6a 00 	sts	0x006A, r1
     c1a:	4b c0       	rjmp	.+150    	; 0xcb2 <__vector_7+0x11a>
			}
		} else {

			if (SECONDS > 0 || MINUTES > 0 || HOURS > 0) {
     c1c:	80 91 68 00 	lds	r24, 0x0068
     c20:	88 23       	and	r24, r24
     c22:	41 f4       	brne	.+16     	; 0xc34 <__vector_7+0x9c>
     c24:	80 91 69 00 	lds	r24, 0x0069
     c28:	88 23       	and	r24, r24
     c2a:	21 f4       	brne	.+8      	; 0xc34 <__vector_7+0x9c>
     c2c:	80 91 6a 00 	lds	r24, 0x006A
     c30:	88 23       	and	r24, r24
     c32:	61 f1       	breq	.+88     	; 0xc8c <__vector_7+0xf4>
				if (SECONDS == 0 && MINUTES > 0) {
     c34:	80 91 68 00 	lds	r24, 0x0068
     c38:	88 23       	and	r24, r24
     c3a:	61 f4       	brne	.+24     	; 0xc54 <__vector_7+0xbc>
     c3c:	80 91 69 00 	lds	r24, 0x0069
     c40:	88 23       	and	r24, r24
     c42:	41 f0       	breq	.+16     	; 0xc54 <__vector_7+0xbc>
					MINUTES--;
     c44:	80 91 69 00 	lds	r24, 0x0069
     c48:	81 50       	subi	r24, 0x01	; 1
     c4a:	80 93 69 00 	sts	0x0069, r24
					SECONDS = 60 ;
     c4e:	8c e3       	ldi	r24, 0x3C	; 60
     c50:	80 93 68 00 	sts	0x0068, r24
				}
				if (MINUTES == 0 && SECONDS == 0 && HOURS > 0) {
     c54:	80 91 69 00 	lds	r24, 0x0069
     c58:	88 23       	and	r24, r24
     c5a:	99 f4       	brne	.+38     	; 0xc82 <__vector_7+0xea>
     c5c:	80 91 68 00 	lds	r24, 0x0068
     c60:	88 23       	and	r24, r24
     c62:	79 f4       	brne	.+30     	; 0xc82 <__vector_7+0xea>
     c64:	80 91 6a 00 	lds	r24, 0x006A
     c68:	88 23       	and	r24, r24
     c6a:	59 f0       	breq	.+22     	; 0xc82 <__vector_7+0xea>
					HOURS--;
     c6c:	80 91 6a 00 	lds	r24, 0x006A
     c70:	81 50       	subi	r24, 0x01	; 1
     c72:	80 93 6a 00 	sts	0x006A, r24
					SECONDS = 60 ;
     c76:	8c e3       	ldi	r24, 0x3C	; 60
     c78:	80 93 68 00 	sts	0x0068, r24
					MINUTES = 59 ;
     c7c:	8b e3       	ldi	r24, 0x3B	; 59
     c7e:	80 93 69 00 	sts	0x0069, r24
				}
				SECONDS--;
     c82:	80 91 68 00 	lds	r24, 0x0068
     c86:	81 50       	subi	r24, 0x01	; 1
     c88:	80 93 68 00 	sts	0x0068, r24
			}
			if (0 == SECONDS && 0 == MINUTES && 0 == HOURS) {
     c8c:	80 91 68 00 	lds	r24, 0x0068
     c90:	88 23       	and	r24, r24
     c92:	79 f4       	brne	.+30     	; 0xcb2 <__vector_7+0x11a>
     c94:	80 91 69 00 	lds	r24, 0x0069
     c98:	88 23       	and	r24, r24
     c9a:	59 f4       	brne	.+22     	; 0xcb2 <__vector_7+0x11a>
     c9c:	80 91 6a 00 	lds	r24, 0x006A
     ca0:	88 23       	and	r24, r24
     ca2:	39 f4       	brne	.+14     	; 0xcb2 <__vector_7+0x11a>
				SET_BIT(PORTD, PD0);
     ca4:	a2 e3       	ldi	r26, 0x32	; 50
     ca6:	b0 e0       	ldi	r27, 0x00	; 0
     ca8:	e2 e3       	ldi	r30, 0x32	; 50
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	80 81       	ld	r24, Z
     cae:	81 60       	ori	r24, 0x01	; 1
     cb0:	8c 93       	st	X, r24
			}

		}
	}
	/*END TIMER_ISR*/
}
     cb2:	cf 91       	pop	r28
     cb4:	df 91       	pop	r29
     cb6:	ff 91       	pop	r31
     cb8:	ef 91       	pop	r30
     cba:	bf 91       	pop	r27
     cbc:	af 91       	pop	r26
     cbe:	8f 91       	pop	r24
     cc0:	0f 90       	pop	r0
     cc2:	0f be       	out	0x3f, r0	; 63
     cc4:	0f 90       	pop	r0
     cc6:	1f 90       	pop	r1
     cc8:	18 95       	reti

00000cca <INT_0_reset_Init>:

/*Reset Button*/
void INT_0_reset_Init(void) {
     cca:	df 93       	push	r29
     ccc:	cf 93       	push	r28
     cce:	cd b7       	in	r28, 0x3d	; 61
     cd0:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(DDRD, 2); /*put pin2 in register_D as input for INT0 to reset Stopwatch*/
     cd2:	a1 e3       	ldi	r26, 0x31	; 49
     cd4:	b0 e0       	ldi	r27, 0x00	; 0
     cd6:	e1 e3       	ldi	r30, 0x31	; 49
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	80 81       	ld	r24, Z
     cdc:	8b 7f       	andi	r24, 0xFB	; 251
     cde:	8c 93       	st	X, r24
	SET_BIT(PORTD, PD2); /*force to use internal pull up*/
     ce0:	a2 e3       	ldi	r26, 0x32	; 50
     ce2:	b0 e0       	ldi	r27, 0x00	; 0
     ce4:	e2 e3       	ldi	r30, 0x32	; 50
     ce6:	f0 e0       	ldi	r31, 0x00	; 0
     ce8:	80 81       	ld	r24, Z
     cea:	84 60       	ori	r24, 0x04	; 4
     cec:	8c 93       	st	X, r24
	/* set in Falling Edge*/
	MCUCR = (1 << ISC01);
     cee:	e5 e5       	ldi	r30, 0x55	; 85
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	82 e0       	ldi	r24, 0x02	; 2
     cf4:	80 83       	st	Z, r24
	MCUCR &= ~(1 << ISC00);
     cf6:	a5 e5       	ldi	r26, 0x55	; 85
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	e5 e5       	ldi	r30, 0x55	; 85
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	8e 7f       	andi	r24, 0xFE	; 254
     d02:	8c 93       	st	X, r24
	GICR |= (1 << INT0); /*Enable External Interrupt*/
     d04:	ab e5       	ldi	r26, 0x5B	; 91
     d06:	b0 e0       	ldi	r27, 0x00	; 0
     d08:	eb e5       	ldi	r30, 0x5B	; 91
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	80 81       	ld	r24, Z
     d0e:	80 64       	ori	r24, 0x40	; 64
     d10:	8c 93       	st	X, r24

}
     d12:	cf 91       	pop	r28
     d14:	df 91       	pop	r29
     d16:	08 95       	ret

00000d18 <INT_1_Pause_Init>:

/* External INT1 enable and configuration function */
void INT_1_Pause_Init(void) {
     d18:	df 93       	push	r29
     d1a:	cf 93       	push	r28
     d1c:	cd b7       	in	r28, 0x3d	; 61
     d1e:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(DDRD, PD3);  // Configure INT1/PD3 as input pin
     d20:	a1 e3       	ldi	r26, 0x31	; 49
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	e1 e3       	ldi	r30, 0x31	; 49
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	87 7f       	andi	r24, 0xF7	; 247
     d2c:	8c 93       	st	X, r24
	/* Trigger INT1 with the Rising edge*/
	MCUCR |= (1 << ISC11) | (1 << ISC10);
     d2e:	a5 e5       	ldi	r26, 0x55	; 85
     d30:	b0 e0       	ldi	r27, 0x00	; 0
     d32:	e5 e5       	ldi	r30, 0x55	; 85
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	80 81       	ld	r24, Z
     d38:	8c 60       	ori	r24, 0x0C	; 12
     d3a:	8c 93       	st	X, r24
	GICR |= (1 << INT1);    // Enable external interrupt pin INT1
     d3c:	ab e5       	ldi	r26, 0x5B	; 91
     d3e:	b0 e0       	ldi	r27, 0x00	; 0
     d40:	eb e5       	ldi	r30, 0x5B	; 91
     d42:	f0 e0       	ldi	r31, 0x00	; 0
     d44:	80 81       	ld	r24, Z
     d46:	80 68       	ori	r24, 0x80	; 128
     d48:	8c 93       	st	X, r24

}
     d4a:	cf 91       	pop	r28
     d4c:	df 91       	pop	r29
     d4e:	08 95       	ret

00000d50 <INT_2_Resume_Init>:

/* External INT2 enable and configuration function */
void INT_2_Resume_Init(void) {
     d50:	df 93       	push	r29
     d52:	cf 93       	push	r28
     d54:	cd b7       	in	r28, 0x3d	; 61
     d56:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(DDRB, PB2); /*Configure INT2/PB2 as input pin*/
     d58:	a7 e3       	ldi	r26, 0x37	; 55
     d5a:	b0 e0       	ldi	r27, 0x00	; 0
     d5c:	e7 e3       	ldi	r30, 0x37	; 55
     d5e:	f0 e0       	ldi	r31, 0x00	; 0
     d60:	80 81       	ld	r24, Z
     d62:	8b 7f       	andi	r24, 0xFB	; 251
     d64:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB2); /*Internal Pull Up*/
     d66:	a8 e3       	ldi	r26, 0x38	; 56
     d68:	b0 e0       	ldi	r27, 0x00	; 0
     d6a:	e8 e3       	ldi	r30, 0x38	; 56
     d6c:	f0 e0       	ldi	r31, 0x00	; 0
     d6e:	80 81       	ld	r24, Z
     d70:	84 60       	ori	r24, 0x04	; 4
     d72:	8c 93       	st	X, r24

	MCUCSR &= ~(1 << ISC2); /*Trigger INT2 with the Falling edge*/
     d74:	a4 e5       	ldi	r26, 0x54	; 84
     d76:	b0 e0       	ldi	r27, 0x00	; 0
     d78:	e4 e5       	ldi	r30, 0x54	; 84
     d7a:	f0 e0       	ldi	r31, 0x00	; 0
     d7c:	80 81       	ld	r24, Z
     d7e:	8f 7b       	andi	r24, 0xBF	; 191
     d80:	8c 93       	st	X, r24
	GICR |= (1 << INT2); /*Enable external interrupt pin INT2*/
     d82:	ab e5       	ldi	r26, 0x5B	; 91
     d84:	b0 e0       	ldi	r27, 0x00	; 0
     d86:	eb e5       	ldi	r30, 0x5B	; 91
     d88:	f0 e0       	ldi	r31, 0x00	; 0
     d8a:	80 81       	ld	r24, Z
     d8c:	80 62       	ori	r24, 0x20	; 32
     d8e:	8c 93       	st	X, r24
}
     d90:	cf 91       	pop	r28
     d92:	df 91       	pop	r29
     d94:	08 95       	ret

00000d96 <__vector_1>:

/* External INT0 Interrupt Service Routine */
ISR(INT0_vect) {
     d96:	1f 92       	push	r1
     d98:	0f 92       	push	r0
     d9a:	0f b6       	in	r0, 0x3f	; 63
     d9c:	0f 92       	push	r0
     d9e:	11 24       	eor	r1, r1
     da0:	df 93       	push	r29
     da2:	cf 93       	push	r28
     da4:	cd b7       	in	r28, 0x3d	; 61
     da6:	de b7       	in	r29, 0x3e	; 62
	SECONDS = 0;
     da8:	10 92 68 00 	sts	0x0068, r1
	MINUTES = 0;
     dac:	10 92 69 00 	sts	0x0069, r1
	HOURS = 0;
     db0:	10 92 6a 00 	sts	0x006A, r1
}
     db4:	cf 91       	pop	r28
     db6:	df 91       	pop	r29
     db8:	0f 90       	pop	r0
     dba:	0f be       	out	0x3f, r0	; 63
     dbc:	0f 90       	pop	r0
     dbe:	1f 90       	pop	r1
     dc0:	18 95       	reti

00000dc2 <__vector_2>:

/* External INT1 Interrupt Service Routine */
ISR(INT1_vect) {
     dc2:	1f 92       	push	r1
     dc4:	0f 92       	push	r0
     dc6:	0f b6       	in	r0, 0x3f	; 63
     dc8:	0f 92       	push	r0
     dca:	11 24       	eor	r1, r1
     dcc:	8f 93       	push	r24
     dce:	df 93       	push	r29
     dd0:	cf 93       	push	r28
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
	/* Stop the clock*/
	Pause_F = 1;
     dd6:	81 e0       	ldi	r24, 0x01	; 1
     dd8:	80 93 6b 00 	sts	0x006B, r24
}
     ddc:	cf 91       	pop	r28
     dde:	df 91       	pop	r29
     de0:	8f 91       	pop	r24
     de2:	0f 90       	pop	r0
     de4:	0f be       	out	0x3f, r0	; 63
     de6:	0f 90       	pop	r0
     de8:	1f 90       	pop	r1
     dea:	18 95       	reti

00000dec <__vector_3>:

/* External INT2 Interrupt Service Routine */
ISR(INT2_vect) {
     dec:	1f 92       	push	r1
     dee:	0f 92       	push	r0
     df0:	0f b6       	in	r0, 0x3f	; 63
     df2:	0f 92       	push	r0
     df4:	11 24       	eor	r1, r1
     df6:	df 93       	push	r29
     df8:	cf 93       	push	r28
     dfa:	cd b7       	in	r28, 0x3d	; 61
     dfc:	de b7       	in	r29, 0x3e	; 62
	/*Run the clock*/
	Pause_F = 0;
     dfe:	10 92 6b 00 	sts	0x006B, r1
}
     e02:	cf 91       	pop	r28
     e04:	df 91       	pop	r29
     e06:	0f 90       	pop	r0
     e08:	0f be       	out	0x3f, r0	; 63
     e0a:	0f 90       	pop	r0
     e0c:	1f 90       	pop	r1
     e0e:	18 95       	reti

00000e10 <main>:

int main(void) {
     e10:	0f 93       	push	r16
     e12:	1f 93       	push	r17
     e14:	df 93       	push	r29
     e16:	cf 93       	push	r28
     e18:	cd b7       	in	r28, 0x3d	; 61
     e1a:	de b7       	in	r29, 0x3e	; 62
     e1c:	c4 55       	subi	r28, 0x54	; 84
     e1e:	d0 40       	sbci	r29, 0x00	; 0
     e20:	0f b6       	in	r0, 0x3f	; 63
     e22:	f8 94       	cli
     e24:	de bf       	out	0x3e, r29	; 62
     e26:	0f be       	out	0x3f, r0	; 63
     e28:	cd bf       	out	0x3d, r28	; 61
	/*Initialize Application*/
	Intialization_Application();
     e2a:	0e 94 7e 0c 	call	0x18fc	; 0x18fc <Intialization_Application>
	/*Main loop*/
	while (1) {
		/*Seconds*/
		Seven_Seg_Write_Num((unsigned char) SECONDS % 10);
     e2e:	80 91 68 00 	lds	r24, 0x0068
     e32:	9a e0       	ldi	r25, 0x0A	; 10
     e34:	69 2f       	mov	r22, r25
     e36:	0e 94 8f 0c 	call	0x191e	; 0x191e <__udivmodqi4>
     e3a:	89 2f       	mov	r24, r25
     e3c:	0e 94 77 0a 	call	0x14ee	; 0x14ee <Seven_Seg_Write_Num>
		PORTA = 0x20;
     e40:	eb e3       	ldi	r30, 0x3B	; 59
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 e2       	ldi	r24, 0x20	; 32
     e46:	80 83       	st	Z, r24
     e48:	fe 01       	movw	r30, r28
     e4a:	ef 5a       	subi	r30, 0xAF	; 175
     e4c:	ff 4f       	sbci	r31, 0xFF	; 255
     e4e:	80 e0       	ldi	r24, 0x00	; 0
     e50:	90 e0       	ldi	r25, 0x00	; 0
     e52:	a0 e0       	ldi	r26, 0x00	; 0
     e54:	b0 e4       	ldi	r27, 0x40	; 64
     e56:	80 83       	st	Z, r24
     e58:	91 83       	std	Z+1, r25	; 0x01
     e5a:	a2 83       	std	Z+2, r26	; 0x02
     e5c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e5e:	8e 01       	movw	r16, r28
     e60:	03 5b       	subi	r16, 0xB3	; 179
     e62:	1f 4f       	sbci	r17, 0xFF	; 255
     e64:	fe 01       	movw	r30, r28
     e66:	ef 5a       	subi	r30, 0xAF	; 175
     e68:	ff 4f       	sbci	r31, 0xFF	; 255
     e6a:	60 81       	ld	r22, Z
     e6c:	71 81       	ldd	r23, Z+1	; 0x01
     e6e:	82 81       	ldd	r24, Z+2	; 0x02
     e70:	93 81       	ldd	r25, Z+3	; 0x03
     e72:	20 e0       	ldi	r18, 0x00	; 0
     e74:	30 e0       	ldi	r19, 0x00	; 0
     e76:	4a e7       	ldi	r20, 0x7A	; 122
     e78:	55 e4       	ldi	r21, 0x45	; 69
     e7a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e7e:	dc 01       	movw	r26, r24
     e80:	cb 01       	movw	r24, r22
     e82:	f8 01       	movw	r30, r16
     e84:	80 83       	st	Z, r24
     e86:	91 83       	std	Z+1, r25	; 0x01
     e88:	a2 83       	std	Z+2, r26	; 0x02
     e8a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     e8c:	fe 01       	movw	r30, r28
     e8e:	e3 5b       	subi	r30, 0xB3	; 179
     e90:	ff 4f       	sbci	r31, 0xFF	; 255
     e92:	60 81       	ld	r22, Z
     e94:	71 81       	ldd	r23, Z+1	; 0x01
     e96:	82 81       	ldd	r24, Z+2	; 0x02
     e98:	93 81       	ldd	r25, Z+3	; 0x03
     e9a:	20 e0       	ldi	r18, 0x00	; 0
     e9c:	30 e0       	ldi	r19, 0x00	; 0
     e9e:	40 e8       	ldi	r20, 0x80	; 128
     ea0:	5f e3       	ldi	r21, 0x3F	; 63
     ea2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     ea6:	88 23       	and	r24, r24
     ea8:	44 f4       	brge	.+16     	; 0xeba <main+0xaa>
		__ticks = 1;
     eaa:	fe 01       	movw	r30, r28
     eac:	e5 5b       	subi	r30, 0xB5	; 181
     eae:	ff 4f       	sbci	r31, 0xFF	; 255
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	90 e0       	ldi	r25, 0x00	; 0
     eb4:	91 83       	std	Z+1, r25	; 0x01
     eb6:	80 83       	st	Z, r24
     eb8:	64 c0       	rjmp	.+200    	; 0xf82 <main+0x172>
	else if (__tmp > 65535)
     eba:	fe 01       	movw	r30, r28
     ebc:	e3 5b       	subi	r30, 0xB3	; 179
     ebe:	ff 4f       	sbci	r31, 0xFF	; 255
     ec0:	60 81       	ld	r22, Z
     ec2:	71 81       	ldd	r23, Z+1	; 0x01
     ec4:	82 81       	ldd	r24, Z+2	; 0x02
     ec6:	93 81       	ldd	r25, Z+3	; 0x03
     ec8:	20 e0       	ldi	r18, 0x00	; 0
     eca:	3f ef       	ldi	r19, 0xFF	; 255
     ecc:	4f e7       	ldi	r20, 0x7F	; 127
     ece:	57 e4       	ldi	r21, 0x47	; 71
     ed0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     ed4:	18 16       	cp	r1, r24
     ed6:	0c f0       	brlt	.+2      	; 0xeda <main+0xca>
     ed8:	43 c0       	rjmp	.+134    	; 0xf60 <main+0x150>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     eda:	fe 01       	movw	r30, r28
     edc:	ef 5a       	subi	r30, 0xAF	; 175
     ede:	ff 4f       	sbci	r31, 0xFF	; 255
     ee0:	60 81       	ld	r22, Z
     ee2:	71 81       	ldd	r23, Z+1	; 0x01
     ee4:	82 81       	ldd	r24, Z+2	; 0x02
     ee6:	93 81       	ldd	r25, Z+3	; 0x03
     ee8:	20 e0       	ldi	r18, 0x00	; 0
     eea:	30 e0       	ldi	r19, 0x00	; 0
     eec:	40 e2       	ldi	r20, 0x20	; 32
     eee:	51 e4       	ldi	r21, 0x41	; 65
     ef0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ef4:	dc 01       	movw	r26, r24
     ef6:	cb 01       	movw	r24, r22
     ef8:	8e 01       	movw	r16, r28
     efa:	05 5b       	subi	r16, 0xB5	; 181
     efc:	1f 4f       	sbci	r17, 0xFF	; 255
     efe:	bc 01       	movw	r22, r24
     f00:	cd 01       	movw	r24, r26
     f02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f06:	dc 01       	movw	r26, r24
     f08:	cb 01       	movw	r24, r22
     f0a:	f8 01       	movw	r30, r16
     f0c:	91 83       	std	Z+1, r25	; 0x01
     f0e:	80 83       	st	Z, r24
     f10:	1f c0       	rjmp	.+62     	; 0xf50 <main+0x140>
     f12:	fe 01       	movw	r30, r28
     f14:	e7 5b       	subi	r30, 0xB7	; 183
     f16:	ff 4f       	sbci	r31, 0xFF	; 255
     f18:	80 e9       	ldi	r24, 0x90	; 144
     f1a:	91 e0       	ldi	r25, 0x01	; 1
     f1c:	91 83       	std	Z+1, r25	; 0x01
     f1e:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f20:	fe 01       	movw	r30, r28
     f22:	e7 5b       	subi	r30, 0xB7	; 183
     f24:	ff 4f       	sbci	r31, 0xFF	; 255
     f26:	80 81       	ld	r24, Z
     f28:	91 81       	ldd	r25, Z+1	; 0x01
     f2a:	01 97       	sbiw	r24, 0x01	; 1
     f2c:	f1 f7       	brne	.-4      	; 0xf2a <main+0x11a>
     f2e:	fe 01       	movw	r30, r28
     f30:	e7 5b       	subi	r30, 0xB7	; 183
     f32:	ff 4f       	sbci	r31, 0xFF	; 255
     f34:	91 83       	std	Z+1, r25	; 0x01
     f36:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     f38:	de 01       	movw	r26, r28
     f3a:	a5 5b       	subi	r26, 0xB5	; 181
     f3c:	bf 4f       	sbci	r27, 0xFF	; 255
     f3e:	fe 01       	movw	r30, r28
     f40:	e5 5b       	subi	r30, 0xB5	; 181
     f42:	ff 4f       	sbci	r31, 0xFF	; 255
     f44:	80 81       	ld	r24, Z
     f46:	91 81       	ldd	r25, Z+1	; 0x01
     f48:	01 97       	sbiw	r24, 0x01	; 1
     f4a:	11 96       	adiw	r26, 0x01	; 1
     f4c:	9c 93       	st	X, r25
     f4e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     f50:	fe 01       	movw	r30, r28
     f52:	e5 5b       	subi	r30, 0xB5	; 181
     f54:	ff 4f       	sbci	r31, 0xFF	; 255
     f56:	80 81       	ld	r24, Z
     f58:	91 81       	ldd	r25, Z+1	; 0x01
     f5a:	00 97       	sbiw	r24, 0x00	; 0
     f5c:	d1 f6       	brne	.-76     	; 0xf12 <main+0x102>
     f5e:	27 c0       	rjmp	.+78     	; 0xfae <main+0x19e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     f60:	8e 01       	movw	r16, r28
     f62:	05 5b       	subi	r16, 0xB5	; 181
     f64:	1f 4f       	sbci	r17, 0xFF	; 255
     f66:	fe 01       	movw	r30, r28
     f68:	e3 5b       	subi	r30, 0xB3	; 179
     f6a:	ff 4f       	sbci	r31, 0xFF	; 255
     f6c:	60 81       	ld	r22, Z
     f6e:	71 81       	ldd	r23, Z+1	; 0x01
     f70:	82 81       	ldd	r24, Z+2	; 0x02
     f72:	93 81       	ldd	r25, Z+3	; 0x03
     f74:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f78:	dc 01       	movw	r26, r24
     f7a:	cb 01       	movw	r24, r22
     f7c:	f8 01       	movw	r30, r16
     f7e:	91 83       	std	Z+1, r25	; 0x01
     f80:	80 83       	st	Z, r24
     f82:	de 01       	movw	r26, r28
     f84:	a9 5b       	subi	r26, 0xB9	; 185
     f86:	bf 4f       	sbci	r27, 0xFF	; 255
     f88:	fe 01       	movw	r30, r28
     f8a:	e5 5b       	subi	r30, 0xB5	; 181
     f8c:	ff 4f       	sbci	r31, 0xFF	; 255
     f8e:	80 81       	ld	r24, Z
     f90:	91 81       	ldd	r25, Z+1	; 0x01
     f92:	8d 93       	st	X+, r24
     f94:	9c 93       	st	X, r25
     f96:	fe 01       	movw	r30, r28
     f98:	e9 5b       	subi	r30, 0xB9	; 185
     f9a:	ff 4f       	sbci	r31, 0xFF	; 255
     f9c:	80 81       	ld	r24, Z
     f9e:	91 81       	ldd	r25, Z+1	; 0x01
     fa0:	01 97       	sbiw	r24, 0x01	; 1
     fa2:	f1 f7       	brne	.-4      	; 0xfa0 <main+0x190>
     fa4:	fe 01       	movw	r30, r28
     fa6:	e9 5b       	subi	r30, 0xB9	; 185
     fa8:	ff 4f       	sbci	r31, 0xFF	; 255
     faa:	91 83       	std	Z+1, r25	; 0x01
     fac:	80 83       	st	Z, r24
		_delay_ms(2);
		PORTA = 0x00;
     fae:	eb e3       	ldi	r30, 0x3B	; 59
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	10 82       	st	Z, r1
		Seven_Seg_Write_Num((unsigned char) (SECONDS / 10));
     fb4:	80 91 68 00 	lds	r24, 0x0068
     fb8:	9a e0       	ldi	r25, 0x0A	; 10
     fba:	69 2f       	mov	r22, r25
     fbc:	0e 94 8f 0c 	call	0x191e	; 0x191e <__udivmodqi4>
     fc0:	0e 94 77 0a 	call	0x14ee	; 0x14ee <Seven_Seg_Write_Num>
		PORTA = 0x10;
     fc4:	eb e3       	ldi	r30, 0x3B	; 59
     fc6:	f0 e0       	ldi	r31, 0x00	; 0
     fc8:	80 e1       	ldi	r24, 0x10	; 16
     fca:	80 83       	st	Z, r24
     fcc:	fe 01       	movw	r30, r28
     fce:	ed 5b       	subi	r30, 0xBD	; 189
     fd0:	ff 4f       	sbci	r31, 0xFF	; 255
     fd2:	80 e0       	ldi	r24, 0x00	; 0
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	a0 e0       	ldi	r26, 0x00	; 0
     fd8:	b0 e4       	ldi	r27, 0x40	; 64
     fda:	80 83       	st	Z, r24
     fdc:	91 83       	std	Z+1, r25	; 0x01
     fde:	a2 83       	std	Z+2, r26	; 0x02
     fe0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     fe2:	8e 01       	movw	r16, r28
     fe4:	01 5c       	subi	r16, 0xC1	; 193
     fe6:	1f 4f       	sbci	r17, 0xFF	; 255
     fe8:	fe 01       	movw	r30, r28
     fea:	ed 5b       	subi	r30, 0xBD	; 189
     fec:	ff 4f       	sbci	r31, 0xFF	; 255
     fee:	60 81       	ld	r22, Z
     ff0:	71 81       	ldd	r23, Z+1	; 0x01
     ff2:	82 81       	ldd	r24, Z+2	; 0x02
     ff4:	93 81       	ldd	r25, Z+3	; 0x03
     ff6:	20 e0       	ldi	r18, 0x00	; 0
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	4a e7       	ldi	r20, 0x7A	; 122
     ffc:	55 e4       	ldi	r21, 0x45	; 69
     ffe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1002:	dc 01       	movw	r26, r24
    1004:	cb 01       	movw	r24, r22
    1006:	f8 01       	movw	r30, r16
    1008:	80 83       	st	Z, r24
    100a:	91 83       	std	Z+1, r25	; 0x01
    100c:	a2 83       	std	Z+2, r26	; 0x02
    100e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1010:	fe 01       	movw	r30, r28
    1012:	ff 96       	adiw	r30, 0x3f	; 63
    1014:	60 81       	ld	r22, Z
    1016:	71 81       	ldd	r23, Z+1	; 0x01
    1018:	82 81       	ldd	r24, Z+2	; 0x02
    101a:	93 81       	ldd	r25, Z+3	; 0x03
    101c:	20 e0       	ldi	r18, 0x00	; 0
    101e:	30 e0       	ldi	r19, 0x00	; 0
    1020:	40 e8       	ldi	r20, 0x80	; 128
    1022:	5f e3       	ldi	r21, 0x3F	; 63
    1024:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1028:	88 23       	and	r24, r24
    102a:	2c f4       	brge	.+10     	; 0x1036 <main+0x226>
		__ticks = 1;
    102c:	81 e0       	ldi	r24, 0x01	; 1
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	9e af       	std	Y+62, r25	; 0x3e
    1032:	8d af       	std	Y+61, r24	; 0x3d
    1034:	46 c0       	rjmp	.+140    	; 0x10c2 <main+0x2b2>
	else if (__tmp > 65535)
    1036:	fe 01       	movw	r30, r28
    1038:	ff 96       	adiw	r30, 0x3f	; 63
    103a:	60 81       	ld	r22, Z
    103c:	71 81       	ldd	r23, Z+1	; 0x01
    103e:	82 81       	ldd	r24, Z+2	; 0x02
    1040:	93 81       	ldd	r25, Z+3	; 0x03
    1042:	20 e0       	ldi	r18, 0x00	; 0
    1044:	3f ef       	ldi	r19, 0xFF	; 255
    1046:	4f e7       	ldi	r20, 0x7F	; 127
    1048:	57 e4       	ldi	r21, 0x47	; 71
    104a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    104e:	18 16       	cp	r1, r24
    1050:	64 f5       	brge	.+88     	; 0x10aa <main+0x29a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1052:	fe 01       	movw	r30, r28
    1054:	ed 5b       	subi	r30, 0xBD	; 189
    1056:	ff 4f       	sbci	r31, 0xFF	; 255
    1058:	60 81       	ld	r22, Z
    105a:	71 81       	ldd	r23, Z+1	; 0x01
    105c:	82 81       	ldd	r24, Z+2	; 0x02
    105e:	93 81       	ldd	r25, Z+3	; 0x03
    1060:	20 e0       	ldi	r18, 0x00	; 0
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	40 e2       	ldi	r20, 0x20	; 32
    1066:	51 e4       	ldi	r21, 0x41	; 65
    1068:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    106c:	dc 01       	movw	r26, r24
    106e:	cb 01       	movw	r24, r22
    1070:	bc 01       	movw	r22, r24
    1072:	cd 01       	movw	r24, r26
    1074:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1078:	dc 01       	movw	r26, r24
    107a:	cb 01       	movw	r24, r22
    107c:	9e af       	std	Y+62, r25	; 0x3e
    107e:	8d af       	std	Y+61, r24	; 0x3d
    1080:	0f c0       	rjmp	.+30     	; 0x10a0 <main+0x290>
    1082:	80 e9       	ldi	r24, 0x90	; 144
    1084:	91 e0       	ldi	r25, 0x01	; 1
    1086:	9c af       	std	Y+60, r25	; 0x3c
    1088:	8b af       	std	Y+59, r24	; 0x3b
    108a:	8b ad       	ldd	r24, Y+59	; 0x3b
    108c:	9c ad       	ldd	r25, Y+60	; 0x3c
    108e:	01 97       	sbiw	r24, 0x01	; 1
    1090:	f1 f7       	brne	.-4      	; 0x108e <main+0x27e>
    1092:	9c af       	std	Y+60, r25	; 0x3c
    1094:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1096:	8d ad       	ldd	r24, Y+61	; 0x3d
    1098:	9e ad       	ldd	r25, Y+62	; 0x3e
    109a:	01 97       	sbiw	r24, 0x01	; 1
    109c:	9e af       	std	Y+62, r25	; 0x3e
    109e:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    10a0:	8d ad       	ldd	r24, Y+61	; 0x3d
    10a2:	9e ad       	ldd	r25, Y+62	; 0x3e
    10a4:	00 97       	sbiw	r24, 0x00	; 0
    10a6:	69 f7       	brne	.-38     	; 0x1082 <main+0x272>
    10a8:	16 c0       	rjmp	.+44     	; 0x10d6 <main+0x2c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    10aa:	fe 01       	movw	r30, r28
    10ac:	ff 96       	adiw	r30, 0x3f	; 63
    10ae:	60 81       	ld	r22, Z
    10b0:	71 81       	ldd	r23, Z+1	; 0x01
    10b2:	82 81       	ldd	r24, Z+2	; 0x02
    10b4:	93 81       	ldd	r25, Z+3	; 0x03
    10b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    10ba:	dc 01       	movw	r26, r24
    10bc:	cb 01       	movw	r24, r22
    10be:	9e af       	std	Y+62, r25	; 0x3e
    10c0:	8d af       	std	Y+61, r24	; 0x3d
    10c2:	8d ad       	ldd	r24, Y+61	; 0x3d
    10c4:	9e ad       	ldd	r25, Y+62	; 0x3e
    10c6:	9a af       	std	Y+58, r25	; 0x3a
    10c8:	89 af       	std	Y+57, r24	; 0x39
    10ca:	89 ad       	ldd	r24, Y+57	; 0x39
    10cc:	9a ad       	ldd	r25, Y+58	; 0x3a
    10ce:	01 97       	sbiw	r24, 0x01	; 1
    10d0:	f1 f7       	brne	.-4      	; 0x10ce <main+0x2be>
    10d2:	9a af       	std	Y+58, r25	; 0x3a
    10d4:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(2);
		PORTA = 0x00;
    10d6:	eb e3       	ldi	r30, 0x3B	; 59
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	10 82       	st	Z, r1
		/*Minutes*/
		Seven_Seg_Write_Num((unsigned char) (MINUTES % 10));
    10dc:	80 91 69 00 	lds	r24, 0x0069
    10e0:	9a e0       	ldi	r25, 0x0A	; 10
    10e2:	69 2f       	mov	r22, r25
    10e4:	0e 94 8f 0c 	call	0x191e	; 0x191e <__udivmodqi4>
    10e8:	89 2f       	mov	r24, r25
    10ea:	0e 94 77 0a 	call	0x14ee	; 0x14ee <Seven_Seg_Write_Num>
		PORTA = 0x08;
    10ee:	eb e3       	ldi	r30, 0x3B	; 59
    10f0:	f0 e0       	ldi	r31, 0x00	; 0
    10f2:	88 e0       	ldi	r24, 0x08	; 8
    10f4:	80 83       	st	Z, r24
    10f6:	80 e0       	ldi	r24, 0x00	; 0
    10f8:	90 e0       	ldi	r25, 0x00	; 0
    10fa:	a0 e0       	ldi	r26, 0x00	; 0
    10fc:	b0 e4       	ldi	r27, 0x40	; 64
    10fe:	8d ab       	std	Y+53, r24	; 0x35
    1100:	9e ab       	std	Y+54, r25	; 0x36
    1102:	af ab       	std	Y+55, r26	; 0x37
    1104:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1106:	6d a9       	ldd	r22, Y+53	; 0x35
    1108:	7e a9       	ldd	r23, Y+54	; 0x36
    110a:	8f a9       	ldd	r24, Y+55	; 0x37
    110c:	98 ad       	ldd	r25, Y+56	; 0x38
    110e:	20 e0       	ldi	r18, 0x00	; 0
    1110:	30 e0       	ldi	r19, 0x00	; 0
    1112:	4a e7       	ldi	r20, 0x7A	; 122
    1114:	55 e4       	ldi	r21, 0x45	; 69
    1116:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    111a:	dc 01       	movw	r26, r24
    111c:	cb 01       	movw	r24, r22
    111e:	89 ab       	std	Y+49, r24	; 0x31
    1120:	9a ab       	std	Y+50, r25	; 0x32
    1122:	ab ab       	std	Y+51, r26	; 0x33
    1124:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1126:	69 a9       	ldd	r22, Y+49	; 0x31
    1128:	7a a9       	ldd	r23, Y+50	; 0x32
    112a:	8b a9       	ldd	r24, Y+51	; 0x33
    112c:	9c a9       	ldd	r25, Y+52	; 0x34
    112e:	20 e0       	ldi	r18, 0x00	; 0
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	40 e8       	ldi	r20, 0x80	; 128
    1134:	5f e3       	ldi	r21, 0x3F	; 63
    1136:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    113a:	88 23       	and	r24, r24
    113c:	2c f4       	brge	.+10     	; 0x1148 <main+0x338>
		__ticks = 1;
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	98 ab       	std	Y+48, r25	; 0x30
    1144:	8f a7       	std	Y+47, r24	; 0x2f
    1146:	3f c0       	rjmp	.+126    	; 0x11c6 <main+0x3b6>
	else if (__tmp > 65535)
    1148:	69 a9       	ldd	r22, Y+49	; 0x31
    114a:	7a a9       	ldd	r23, Y+50	; 0x32
    114c:	8b a9       	ldd	r24, Y+51	; 0x33
    114e:	9c a9       	ldd	r25, Y+52	; 0x34
    1150:	20 e0       	ldi	r18, 0x00	; 0
    1152:	3f ef       	ldi	r19, 0xFF	; 255
    1154:	4f e7       	ldi	r20, 0x7F	; 127
    1156:	57 e4       	ldi	r21, 0x47	; 71
    1158:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    115c:	18 16       	cp	r1, r24
    115e:	4c f5       	brge	.+82     	; 0x11b2 <main+0x3a2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1160:	6d a9       	ldd	r22, Y+53	; 0x35
    1162:	7e a9       	ldd	r23, Y+54	; 0x36
    1164:	8f a9       	ldd	r24, Y+55	; 0x37
    1166:	98 ad       	ldd	r25, Y+56	; 0x38
    1168:	20 e0       	ldi	r18, 0x00	; 0
    116a:	30 e0       	ldi	r19, 0x00	; 0
    116c:	40 e2       	ldi	r20, 0x20	; 32
    116e:	51 e4       	ldi	r21, 0x41	; 65
    1170:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1174:	dc 01       	movw	r26, r24
    1176:	cb 01       	movw	r24, r22
    1178:	bc 01       	movw	r22, r24
    117a:	cd 01       	movw	r24, r26
    117c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1180:	dc 01       	movw	r26, r24
    1182:	cb 01       	movw	r24, r22
    1184:	98 ab       	std	Y+48, r25	; 0x30
    1186:	8f a7       	std	Y+47, r24	; 0x2f
    1188:	0f c0       	rjmp	.+30     	; 0x11a8 <main+0x398>
    118a:	80 e9       	ldi	r24, 0x90	; 144
    118c:	91 e0       	ldi	r25, 0x01	; 1
    118e:	9e a7       	std	Y+46, r25	; 0x2e
    1190:	8d a7       	std	Y+45, r24	; 0x2d
    1192:	8d a5       	ldd	r24, Y+45	; 0x2d
    1194:	9e a5       	ldd	r25, Y+46	; 0x2e
    1196:	01 97       	sbiw	r24, 0x01	; 1
    1198:	f1 f7       	brne	.-4      	; 0x1196 <main+0x386>
    119a:	9e a7       	std	Y+46, r25	; 0x2e
    119c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    119e:	8f a5       	ldd	r24, Y+47	; 0x2f
    11a0:	98 a9       	ldd	r25, Y+48	; 0x30
    11a2:	01 97       	sbiw	r24, 0x01	; 1
    11a4:	98 ab       	std	Y+48, r25	; 0x30
    11a6:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    11a8:	8f a5       	ldd	r24, Y+47	; 0x2f
    11aa:	98 a9       	ldd	r25, Y+48	; 0x30
    11ac:	00 97       	sbiw	r24, 0x00	; 0
    11ae:	69 f7       	brne	.-38     	; 0x118a <main+0x37a>
    11b0:	14 c0       	rjmp	.+40     	; 0x11da <main+0x3ca>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    11b2:	69 a9       	ldd	r22, Y+49	; 0x31
    11b4:	7a a9       	ldd	r23, Y+50	; 0x32
    11b6:	8b a9       	ldd	r24, Y+51	; 0x33
    11b8:	9c a9       	ldd	r25, Y+52	; 0x34
    11ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    11be:	dc 01       	movw	r26, r24
    11c0:	cb 01       	movw	r24, r22
    11c2:	98 ab       	std	Y+48, r25	; 0x30
    11c4:	8f a7       	std	Y+47, r24	; 0x2f
    11c6:	8f a5       	ldd	r24, Y+47	; 0x2f
    11c8:	98 a9       	ldd	r25, Y+48	; 0x30
    11ca:	9c a7       	std	Y+44, r25	; 0x2c
    11cc:	8b a7       	std	Y+43, r24	; 0x2b
    11ce:	8b a5       	ldd	r24, Y+43	; 0x2b
    11d0:	9c a5       	ldd	r25, Y+44	; 0x2c
    11d2:	01 97       	sbiw	r24, 0x01	; 1
    11d4:	f1 f7       	brne	.-4      	; 0x11d2 <main+0x3c2>
    11d6:	9c a7       	std	Y+44, r25	; 0x2c
    11d8:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(2);
		PORTA = 0x00;
    11da:	eb e3       	ldi	r30, 0x3B	; 59
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	10 82       	st	Z, r1
		Seven_Seg_Write_Num((unsigned char) (MINUTES / 10));
    11e0:	80 91 69 00 	lds	r24, 0x0069
    11e4:	9a e0       	ldi	r25, 0x0A	; 10
    11e6:	69 2f       	mov	r22, r25
    11e8:	0e 94 8f 0c 	call	0x191e	; 0x191e <__udivmodqi4>
    11ec:	0e 94 77 0a 	call	0x14ee	; 0x14ee <Seven_Seg_Write_Num>
		PORTA = 0x04;
    11f0:	eb e3       	ldi	r30, 0x3B	; 59
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	84 e0       	ldi	r24, 0x04	; 4
    11f6:	80 83       	st	Z, r24
    11f8:	80 e0       	ldi	r24, 0x00	; 0
    11fa:	90 e0       	ldi	r25, 0x00	; 0
    11fc:	a0 e0       	ldi	r26, 0x00	; 0
    11fe:	b0 e4       	ldi	r27, 0x40	; 64
    1200:	8f a3       	std	Y+39, r24	; 0x27
    1202:	98 a7       	std	Y+40, r25	; 0x28
    1204:	a9 a7       	std	Y+41, r26	; 0x29
    1206:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1208:	6f a1       	ldd	r22, Y+39	; 0x27
    120a:	78 a5       	ldd	r23, Y+40	; 0x28
    120c:	89 a5       	ldd	r24, Y+41	; 0x29
    120e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1210:	20 e0       	ldi	r18, 0x00	; 0
    1212:	30 e0       	ldi	r19, 0x00	; 0
    1214:	4a e7       	ldi	r20, 0x7A	; 122
    1216:	55 e4       	ldi	r21, 0x45	; 69
    1218:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    121c:	dc 01       	movw	r26, r24
    121e:	cb 01       	movw	r24, r22
    1220:	8b a3       	std	Y+35, r24	; 0x23
    1222:	9c a3       	std	Y+36, r25	; 0x24
    1224:	ad a3       	std	Y+37, r26	; 0x25
    1226:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1228:	6b a1       	ldd	r22, Y+35	; 0x23
    122a:	7c a1       	ldd	r23, Y+36	; 0x24
    122c:	8d a1       	ldd	r24, Y+37	; 0x25
    122e:	9e a1       	ldd	r25, Y+38	; 0x26
    1230:	20 e0       	ldi	r18, 0x00	; 0
    1232:	30 e0       	ldi	r19, 0x00	; 0
    1234:	40 e8       	ldi	r20, 0x80	; 128
    1236:	5f e3       	ldi	r21, 0x3F	; 63
    1238:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    123c:	88 23       	and	r24, r24
    123e:	2c f4       	brge	.+10     	; 0x124a <main+0x43a>
		__ticks = 1;
    1240:	81 e0       	ldi	r24, 0x01	; 1
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	9a a3       	std	Y+34, r25	; 0x22
    1246:	89 a3       	std	Y+33, r24	; 0x21
    1248:	3f c0       	rjmp	.+126    	; 0x12c8 <main+0x4b8>
	else if (__tmp > 65535)
    124a:	6b a1       	ldd	r22, Y+35	; 0x23
    124c:	7c a1       	ldd	r23, Y+36	; 0x24
    124e:	8d a1       	ldd	r24, Y+37	; 0x25
    1250:	9e a1       	ldd	r25, Y+38	; 0x26
    1252:	20 e0       	ldi	r18, 0x00	; 0
    1254:	3f ef       	ldi	r19, 0xFF	; 255
    1256:	4f e7       	ldi	r20, 0x7F	; 127
    1258:	57 e4       	ldi	r21, 0x47	; 71
    125a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    125e:	18 16       	cp	r1, r24
    1260:	4c f5       	brge	.+82     	; 0x12b4 <main+0x4a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1262:	6f a1       	ldd	r22, Y+39	; 0x27
    1264:	78 a5       	ldd	r23, Y+40	; 0x28
    1266:	89 a5       	ldd	r24, Y+41	; 0x29
    1268:	9a a5       	ldd	r25, Y+42	; 0x2a
    126a:	20 e0       	ldi	r18, 0x00	; 0
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	40 e2       	ldi	r20, 0x20	; 32
    1270:	51 e4       	ldi	r21, 0x41	; 65
    1272:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1276:	dc 01       	movw	r26, r24
    1278:	cb 01       	movw	r24, r22
    127a:	bc 01       	movw	r22, r24
    127c:	cd 01       	movw	r24, r26
    127e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1282:	dc 01       	movw	r26, r24
    1284:	cb 01       	movw	r24, r22
    1286:	9a a3       	std	Y+34, r25	; 0x22
    1288:	89 a3       	std	Y+33, r24	; 0x21
    128a:	0f c0       	rjmp	.+30     	; 0x12aa <main+0x49a>
    128c:	80 e9       	ldi	r24, 0x90	; 144
    128e:	91 e0       	ldi	r25, 0x01	; 1
    1290:	98 a3       	std	Y+32, r25	; 0x20
    1292:	8f 8f       	std	Y+31, r24	; 0x1f
    1294:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1296:	98 a1       	ldd	r25, Y+32	; 0x20
    1298:	01 97       	sbiw	r24, 0x01	; 1
    129a:	f1 f7       	brne	.-4      	; 0x1298 <main+0x488>
    129c:	98 a3       	std	Y+32, r25	; 0x20
    129e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    12a0:	89 a1       	ldd	r24, Y+33	; 0x21
    12a2:	9a a1       	ldd	r25, Y+34	; 0x22
    12a4:	01 97       	sbiw	r24, 0x01	; 1
    12a6:	9a a3       	std	Y+34, r25	; 0x22
    12a8:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    12aa:	89 a1       	ldd	r24, Y+33	; 0x21
    12ac:	9a a1       	ldd	r25, Y+34	; 0x22
    12ae:	00 97       	sbiw	r24, 0x00	; 0
    12b0:	69 f7       	brne	.-38     	; 0x128c <main+0x47c>
    12b2:	14 c0       	rjmp	.+40     	; 0x12dc <main+0x4cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    12b4:	6b a1       	ldd	r22, Y+35	; 0x23
    12b6:	7c a1       	ldd	r23, Y+36	; 0x24
    12b8:	8d a1       	ldd	r24, Y+37	; 0x25
    12ba:	9e a1       	ldd	r25, Y+38	; 0x26
    12bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12c0:	dc 01       	movw	r26, r24
    12c2:	cb 01       	movw	r24, r22
    12c4:	9a a3       	std	Y+34, r25	; 0x22
    12c6:	89 a3       	std	Y+33, r24	; 0x21
    12c8:	89 a1       	ldd	r24, Y+33	; 0x21
    12ca:	9a a1       	ldd	r25, Y+34	; 0x22
    12cc:	9e 8f       	std	Y+30, r25	; 0x1e
    12ce:	8d 8f       	std	Y+29, r24	; 0x1d
    12d0:	8d 8d       	ldd	r24, Y+29	; 0x1d
    12d2:	9e 8d       	ldd	r25, Y+30	; 0x1e
    12d4:	01 97       	sbiw	r24, 0x01	; 1
    12d6:	f1 f7       	brne	.-4      	; 0x12d4 <main+0x4c4>
    12d8:	9e 8f       	std	Y+30, r25	; 0x1e
    12da:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(2);
		PORTA = 0x00;
    12dc:	eb e3       	ldi	r30, 0x3B	; 59
    12de:	f0 e0       	ldi	r31, 0x00	; 0
    12e0:	10 82       	st	Z, r1
		/*Hours*/
		Seven_Seg_Write_Num((unsigned char) (HOURS % 10));
    12e2:	80 91 6a 00 	lds	r24, 0x006A
    12e6:	9a e0       	ldi	r25, 0x0A	; 10
    12e8:	69 2f       	mov	r22, r25
    12ea:	0e 94 8f 0c 	call	0x191e	; 0x191e <__udivmodqi4>
    12ee:	89 2f       	mov	r24, r25
    12f0:	0e 94 77 0a 	call	0x14ee	; 0x14ee <Seven_Seg_Write_Num>
		PORTA = 0x02;
    12f4:	eb e3       	ldi	r30, 0x3B	; 59
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	82 e0       	ldi	r24, 0x02	; 2
    12fa:	80 83       	st	Z, r24
    12fc:	80 e0       	ldi	r24, 0x00	; 0
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	a0 e0       	ldi	r26, 0x00	; 0
    1302:	b0 e4       	ldi	r27, 0x40	; 64
    1304:	89 8f       	std	Y+25, r24	; 0x19
    1306:	9a 8f       	std	Y+26, r25	; 0x1a
    1308:	ab 8f       	std	Y+27, r26	; 0x1b
    130a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    130c:	69 8d       	ldd	r22, Y+25	; 0x19
    130e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1310:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1312:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1314:	20 e0       	ldi	r18, 0x00	; 0
    1316:	30 e0       	ldi	r19, 0x00	; 0
    1318:	4a e7       	ldi	r20, 0x7A	; 122
    131a:	55 e4       	ldi	r21, 0x45	; 69
    131c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1320:	dc 01       	movw	r26, r24
    1322:	cb 01       	movw	r24, r22
    1324:	8d 8b       	std	Y+21, r24	; 0x15
    1326:	9e 8b       	std	Y+22, r25	; 0x16
    1328:	af 8b       	std	Y+23, r26	; 0x17
    132a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    132c:	6d 89       	ldd	r22, Y+21	; 0x15
    132e:	7e 89       	ldd	r23, Y+22	; 0x16
    1330:	8f 89       	ldd	r24, Y+23	; 0x17
    1332:	98 8d       	ldd	r25, Y+24	; 0x18
    1334:	20 e0       	ldi	r18, 0x00	; 0
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	40 e8       	ldi	r20, 0x80	; 128
    133a:	5f e3       	ldi	r21, 0x3F	; 63
    133c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1340:	88 23       	and	r24, r24
    1342:	2c f4       	brge	.+10     	; 0x134e <main+0x53e>
		__ticks = 1;
    1344:	81 e0       	ldi	r24, 0x01	; 1
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	9c 8b       	std	Y+20, r25	; 0x14
    134a:	8b 8b       	std	Y+19, r24	; 0x13
    134c:	3f c0       	rjmp	.+126    	; 0x13cc <main+0x5bc>
	else if (__tmp > 65535)
    134e:	6d 89       	ldd	r22, Y+21	; 0x15
    1350:	7e 89       	ldd	r23, Y+22	; 0x16
    1352:	8f 89       	ldd	r24, Y+23	; 0x17
    1354:	98 8d       	ldd	r25, Y+24	; 0x18
    1356:	20 e0       	ldi	r18, 0x00	; 0
    1358:	3f ef       	ldi	r19, 0xFF	; 255
    135a:	4f e7       	ldi	r20, 0x7F	; 127
    135c:	57 e4       	ldi	r21, 0x47	; 71
    135e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1362:	18 16       	cp	r1, r24
    1364:	4c f5       	brge	.+82     	; 0x13b8 <main+0x5a8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1366:	69 8d       	ldd	r22, Y+25	; 0x19
    1368:	7a 8d       	ldd	r23, Y+26	; 0x1a
    136a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    136c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    136e:	20 e0       	ldi	r18, 0x00	; 0
    1370:	30 e0       	ldi	r19, 0x00	; 0
    1372:	40 e2       	ldi	r20, 0x20	; 32
    1374:	51 e4       	ldi	r21, 0x41	; 65
    1376:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    137a:	dc 01       	movw	r26, r24
    137c:	cb 01       	movw	r24, r22
    137e:	bc 01       	movw	r22, r24
    1380:	cd 01       	movw	r24, r26
    1382:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1386:	dc 01       	movw	r26, r24
    1388:	cb 01       	movw	r24, r22
    138a:	9c 8b       	std	Y+20, r25	; 0x14
    138c:	8b 8b       	std	Y+19, r24	; 0x13
    138e:	0f c0       	rjmp	.+30     	; 0x13ae <main+0x59e>
    1390:	80 e9       	ldi	r24, 0x90	; 144
    1392:	91 e0       	ldi	r25, 0x01	; 1
    1394:	9a 8b       	std	Y+18, r25	; 0x12
    1396:	89 8b       	std	Y+17, r24	; 0x11
    1398:	89 89       	ldd	r24, Y+17	; 0x11
    139a:	9a 89       	ldd	r25, Y+18	; 0x12
    139c:	01 97       	sbiw	r24, 0x01	; 1
    139e:	f1 f7       	brne	.-4      	; 0x139c <main+0x58c>
    13a0:	9a 8b       	std	Y+18, r25	; 0x12
    13a2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    13a4:	8b 89       	ldd	r24, Y+19	; 0x13
    13a6:	9c 89       	ldd	r25, Y+20	; 0x14
    13a8:	01 97       	sbiw	r24, 0x01	; 1
    13aa:	9c 8b       	std	Y+20, r25	; 0x14
    13ac:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    13ae:	8b 89       	ldd	r24, Y+19	; 0x13
    13b0:	9c 89       	ldd	r25, Y+20	; 0x14
    13b2:	00 97       	sbiw	r24, 0x00	; 0
    13b4:	69 f7       	brne	.-38     	; 0x1390 <main+0x580>
    13b6:	14 c0       	rjmp	.+40     	; 0x13e0 <main+0x5d0>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    13b8:	6d 89       	ldd	r22, Y+21	; 0x15
    13ba:	7e 89       	ldd	r23, Y+22	; 0x16
    13bc:	8f 89       	ldd	r24, Y+23	; 0x17
    13be:	98 8d       	ldd	r25, Y+24	; 0x18
    13c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    13c4:	dc 01       	movw	r26, r24
    13c6:	cb 01       	movw	r24, r22
    13c8:	9c 8b       	std	Y+20, r25	; 0x14
    13ca:	8b 8b       	std	Y+19, r24	; 0x13
    13cc:	8b 89       	ldd	r24, Y+19	; 0x13
    13ce:	9c 89       	ldd	r25, Y+20	; 0x14
    13d0:	98 8b       	std	Y+16, r25	; 0x10
    13d2:	8f 87       	std	Y+15, r24	; 0x0f
    13d4:	8f 85       	ldd	r24, Y+15	; 0x0f
    13d6:	98 89       	ldd	r25, Y+16	; 0x10
    13d8:	01 97       	sbiw	r24, 0x01	; 1
    13da:	f1 f7       	brne	.-4      	; 0x13d8 <main+0x5c8>
    13dc:	98 8b       	std	Y+16, r25	; 0x10
    13de:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(2);
		PORTA = 0x00;
    13e0:	eb e3       	ldi	r30, 0x3B	; 59
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	10 82       	st	Z, r1
		Seven_Seg_Write_Num((unsigned char) (HOURS / 10));
    13e6:	80 91 6a 00 	lds	r24, 0x006A
    13ea:	9a e0       	ldi	r25, 0x0A	; 10
    13ec:	69 2f       	mov	r22, r25
    13ee:	0e 94 8f 0c 	call	0x191e	; 0x191e <__udivmodqi4>
    13f2:	0e 94 77 0a 	call	0x14ee	; 0x14ee <Seven_Seg_Write_Num>
		PORTA = 0x01;
    13f6:	eb e3       	ldi	r30, 0x3B	; 59
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	81 e0       	ldi	r24, 0x01	; 1
    13fc:	80 83       	st	Z, r24
    13fe:	80 e0       	ldi	r24, 0x00	; 0
    1400:	90 e0       	ldi	r25, 0x00	; 0
    1402:	a0 e0       	ldi	r26, 0x00	; 0
    1404:	b0 e4       	ldi	r27, 0x40	; 64
    1406:	8b 87       	std	Y+11, r24	; 0x0b
    1408:	9c 87       	std	Y+12, r25	; 0x0c
    140a:	ad 87       	std	Y+13, r26	; 0x0d
    140c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    140e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1410:	7c 85       	ldd	r23, Y+12	; 0x0c
    1412:	8d 85       	ldd	r24, Y+13	; 0x0d
    1414:	9e 85       	ldd	r25, Y+14	; 0x0e
    1416:	20 e0       	ldi	r18, 0x00	; 0
    1418:	30 e0       	ldi	r19, 0x00	; 0
    141a:	4a e7       	ldi	r20, 0x7A	; 122
    141c:	55 e4       	ldi	r21, 0x45	; 69
    141e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1422:	dc 01       	movw	r26, r24
    1424:	cb 01       	movw	r24, r22
    1426:	8f 83       	std	Y+7, r24	; 0x07
    1428:	98 87       	std	Y+8, r25	; 0x08
    142a:	a9 87       	std	Y+9, r26	; 0x09
    142c:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    142e:	6f 81       	ldd	r22, Y+7	; 0x07
    1430:	78 85       	ldd	r23, Y+8	; 0x08
    1432:	89 85       	ldd	r24, Y+9	; 0x09
    1434:	9a 85       	ldd	r25, Y+10	; 0x0a
    1436:	20 e0       	ldi	r18, 0x00	; 0
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	40 e8       	ldi	r20, 0x80	; 128
    143c:	5f e3       	ldi	r21, 0x3F	; 63
    143e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1442:	88 23       	and	r24, r24
    1444:	2c f4       	brge	.+10     	; 0x1450 <main+0x640>
		__ticks = 1;
    1446:	81 e0       	ldi	r24, 0x01	; 1
    1448:	90 e0       	ldi	r25, 0x00	; 0
    144a:	9e 83       	std	Y+6, r25	; 0x06
    144c:	8d 83       	std	Y+5, r24	; 0x05
    144e:	3f c0       	rjmp	.+126    	; 0x14ce <main+0x6be>
	else if (__tmp > 65535)
    1450:	6f 81       	ldd	r22, Y+7	; 0x07
    1452:	78 85       	ldd	r23, Y+8	; 0x08
    1454:	89 85       	ldd	r24, Y+9	; 0x09
    1456:	9a 85       	ldd	r25, Y+10	; 0x0a
    1458:	20 e0       	ldi	r18, 0x00	; 0
    145a:	3f ef       	ldi	r19, 0xFF	; 255
    145c:	4f e7       	ldi	r20, 0x7F	; 127
    145e:	57 e4       	ldi	r21, 0x47	; 71
    1460:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1464:	18 16       	cp	r1, r24
    1466:	4c f5       	brge	.+82     	; 0x14ba <main+0x6aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1468:	6b 85       	ldd	r22, Y+11	; 0x0b
    146a:	7c 85       	ldd	r23, Y+12	; 0x0c
    146c:	8d 85       	ldd	r24, Y+13	; 0x0d
    146e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1470:	20 e0       	ldi	r18, 0x00	; 0
    1472:	30 e0       	ldi	r19, 0x00	; 0
    1474:	40 e2       	ldi	r20, 0x20	; 32
    1476:	51 e4       	ldi	r21, 0x41	; 65
    1478:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    147c:	dc 01       	movw	r26, r24
    147e:	cb 01       	movw	r24, r22
    1480:	bc 01       	movw	r22, r24
    1482:	cd 01       	movw	r24, r26
    1484:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1488:	dc 01       	movw	r26, r24
    148a:	cb 01       	movw	r24, r22
    148c:	9e 83       	std	Y+6, r25	; 0x06
    148e:	8d 83       	std	Y+5, r24	; 0x05
    1490:	0f c0       	rjmp	.+30     	; 0x14b0 <main+0x6a0>
    1492:	80 e9       	ldi	r24, 0x90	; 144
    1494:	91 e0       	ldi	r25, 0x01	; 1
    1496:	9c 83       	std	Y+4, r25	; 0x04
    1498:	8b 83       	std	Y+3, r24	; 0x03
    149a:	8b 81       	ldd	r24, Y+3	; 0x03
    149c:	9c 81       	ldd	r25, Y+4	; 0x04
    149e:	01 97       	sbiw	r24, 0x01	; 1
    14a0:	f1 f7       	brne	.-4      	; 0x149e <main+0x68e>
    14a2:	9c 83       	std	Y+4, r25	; 0x04
    14a4:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14a6:	8d 81       	ldd	r24, Y+5	; 0x05
    14a8:	9e 81       	ldd	r25, Y+6	; 0x06
    14aa:	01 97       	sbiw	r24, 0x01	; 1
    14ac:	9e 83       	std	Y+6, r25	; 0x06
    14ae:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14b0:	8d 81       	ldd	r24, Y+5	; 0x05
    14b2:	9e 81       	ldd	r25, Y+6	; 0x06
    14b4:	00 97       	sbiw	r24, 0x00	; 0
    14b6:	69 f7       	brne	.-38     	; 0x1492 <main+0x682>
    14b8:	14 c0       	rjmp	.+40     	; 0x14e2 <main+0x6d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    14ba:	6f 81       	ldd	r22, Y+7	; 0x07
    14bc:	78 85       	ldd	r23, Y+8	; 0x08
    14be:	89 85       	ldd	r24, Y+9	; 0x09
    14c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    14c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14c6:	dc 01       	movw	r26, r24
    14c8:	cb 01       	movw	r24, r22
    14ca:	9e 83       	std	Y+6, r25	; 0x06
    14cc:	8d 83       	std	Y+5, r24	; 0x05
    14ce:	8d 81       	ldd	r24, Y+5	; 0x05
    14d0:	9e 81       	ldd	r25, Y+6	; 0x06
    14d2:	9a 83       	std	Y+2, r25	; 0x02
    14d4:	89 83       	std	Y+1, r24	; 0x01
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	9a 81       	ldd	r25, Y+2	; 0x02
    14da:	01 97       	sbiw	r24, 0x01	; 1
    14dc:	f1 f7       	brne	.-4      	; 0x14da <main+0x6ca>
    14de:	9a 83       	std	Y+2, r25	; 0x02
    14e0:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(2);
		PORTA = 0x00;
    14e2:	eb e3       	ldi	r30, 0x3B	; 59
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	10 82       	st	Z, r1

		Cheak_Status();
    14e8:	0e 94 91 0b 	call	0x1722	; 0x1722 <Cheak_Status>
    14ec:	a0 cc       	rjmp	.-1728   	; 0xe2e <main+0x1e>

000014ee <Seven_Seg_Write_Num>:
	}
}

void Seven_Seg_Write_Num(unsigned char num_End_To_9) {
    14ee:	df 93       	push	r29
    14f0:	cf 93       	push	r28
    14f2:	0f 92       	push	r0
    14f4:	cd b7       	in	r28, 0x3d	; 61
    14f6:	de b7       	in	r29, 0x3e	; 62
    14f8:	89 83       	std	Y+1, r24	; 0x01
	Digital_Write(0, READ_BIT(num_End_To_9, 0));
    14fa:	89 81       	ldd	r24, Y+1	; 0x01
    14fc:	98 2f       	mov	r25, r24
    14fe:	91 70       	andi	r25, 0x01	; 1
    1500:	80 e0       	ldi	r24, 0x00	; 0
    1502:	69 2f       	mov	r22, r25
    1504:	0e 94 a3 0a 	call	0x1546	; 0x1546 <Digital_Write>
	Digital_Write(1, READ_BIT(num_End_To_9, 1));
    1508:	89 81       	ldd	r24, Y+1	; 0x01
    150a:	86 95       	lsr	r24
    150c:	98 2f       	mov	r25, r24
    150e:	91 70       	andi	r25, 0x01	; 1
    1510:	81 e0       	ldi	r24, 0x01	; 1
    1512:	69 2f       	mov	r22, r25
    1514:	0e 94 a3 0a 	call	0x1546	; 0x1546 <Digital_Write>
	Digital_Write(2, READ_BIT(num_End_To_9, 2));
    1518:	89 81       	ldd	r24, Y+1	; 0x01
    151a:	86 95       	lsr	r24
    151c:	86 95       	lsr	r24
    151e:	98 2f       	mov	r25, r24
    1520:	91 70       	andi	r25, 0x01	; 1
    1522:	82 e0       	ldi	r24, 0x02	; 2
    1524:	69 2f       	mov	r22, r25
    1526:	0e 94 a3 0a 	call	0x1546	; 0x1546 <Digital_Write>
	Digital_Write(3, READ_BIT(num_End_To_9, 3));
    152a:	89 81       	ldd	r24, Y+1	; 0x01
    152c:	86 95       	lsr	r24
    152e:	86 95       	lsr	r24
    1530:	86 95       	lsr	r24
    1532:	98 2f       	mov	r25, r24
    1534:	91 70       	andi	r25, 0x01	; 1
    1536:	83 e0       	ldi	r24, 0x03	; 3
    1538:	69 2f       	mov	r22, r25
    153a:	0e 94 a3 0a 	call	0x1546	; 0x1546 <Digital_Write>
}
    153e:	0f 90       	pop	r0
    1540:	cf 91       	pop	r28
    1542:	df 91       	pop	r29
    1544:	08 95       	ret

00001546 <Digital_Write>:

void Digital_Write(char pin, char Logic) {
    1546:	df 93       	push	r29
    1548:	cf 93       	push	r28
    154a:	00 d0       	rcall	.+0      	; 0x154c <Digital_Write+0x6>
    154c:	00 d0       	rcall	.+0      	; 0x154e <Digital_Write+0x8>
    154e:	cd b7       	in	r28, 0x3d	; 61
    1550:	de b7       	in	r29, 0x3e	; 62
    1552:	89 83       	std	Y+1, r24	; 0x01
    1554:	6a 83       	std	Y+2, r22	; 0x02
	switch (Logic) {
    1556:	8a 81       	ldd	r24, Y+2	; 0x02
    1558:	28 2f       	mov	r18, r24
    155a:	30 e0       	ldi	r19, 0x00	; 0
    155c:	3c 83       	std	Y+4, r19	; 0x04
    155e:	2b 83       	std	Y+3, r18	; 0x03
    1560:	8b 81       	ldd	r24, Y+3	; 0x03
    1562:	9c 81       	ldd	r25, Y+4	; 0x04
    1564:	00 97       	sbiw	r24, 0x00	; 0
    1566:	c9 f0       	breq	.+50     	; 0x159a <Digital_Write+0x54>
    1568:	2b 81       	ldd	r18, Y+3	; 0x03
    156a:	3c 81       	ldd	r19, Y+4	; 0x04
    156c:	21 30       	cpi	r18, 0x01	; 1
    156e:	31 05       	cpc	r19, r1
    1570:	41 f5       	brne	.+80     	; 0x15c2 <Digital_Write+0x7c>
	case 1:
		SET_BIT(PORTC, pin);
    1572:	a5 e3       	ldi	r26, 0x35	; 53
    1574:	b0 e0       	ldi	r27, 0x00	; 0
    1576:	e5 e3       	ldi	r30, 0x35	; 53
    1578:	f0 e0       	ldi	r31, 0x00	; 0
    157a:	80 81       	ld	r24, Z
    157c:	48 2f       	mov	r20, r24
    157e:	89 81       	ldd	r24, Y+1	; 0x01
    1580:	28 2f       	mov	r18, r24
    1582:	30 e0       	ldi	r19, 0x00	; 0
    1584:	81 e0       	ldi	r24, 0x01	; 1
    1586:	90 e0       	ldi	r25, 0x00	; 0
    1588:	02 2e       	mov	r0, r18
    158a:	02 c0       	rjmp	.+4      	; 0x1590 <Digital_Write+0x4a>
    158c:	88 0f       	add	r24, r24
    158e:	99 1f       	adc	r25, r25
    1590:	0a 94       	dec	r0
    1592:	e2 f7       	brpl	.-8      	; 0x158c <Digital_Write+0x46>
    1594:	84 2b       	or	r24, r20
    1596:	8c 93       	st	X, r24
    1598:	14 c0       	rjmp	.+40     	; 0x15c2 <Digital_Write+0x7c>
		break;
	case 0:
		CLEAR_BIT(PORTC, pin);
    159a:	a5 e3       	ldi	r26, 0x35	; 53
    159c:	b0 e0       	ldi	r27, 0x00	; 0
    159e:	e5 e3       	ldi	r30, 0x35	; 53
    15a0:	f0 e0       	ldi	r31, 0x00	; 0
    15a2:	80 81       	ld	r24, Z
    15a4:	48 2f       	mov	r20, r24
    15a6:	89 81       	ldd	r24, Y+1	; 0x01
    15a8:	28 2f       	mov	r18, r24
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	90 e0       	ldi	r25, 0x00	; 0
    15b0:	02 2e       	mov	r0, r18
    15b2:	02 c0       	rjmp	.+4      	; 0x15b8 <Digital_Write+0x72>
    15b4:	88 0f       	add	r24, r24
    15b6:	99 1f       	adc	r25, r25
    15b8:	0a 94       	dec	r0
    15ba:	e2 f7       	brpl	.-8      	; 0x15b4 <Digital_Write+0x6e>
    15bc:	80 95       	com	r24
    15be:	84 23       	and	r24, r20
    15c0:	8c 93       	st	X, r24
		break;
	}
}
    15c2:	0f 90       	pop	r0
    15c4:	0f 90       	pop	r0
    15c6:	0f 90       	pop	r0
    15c8:	0f 90       	pop	r0
    15ca:	cf 91       	pop	r28
    15cc:	df 91       	pop	r29
    15ce:	08 95       	ret

000015d0 <Configration_Bits>:

void Configration_Bits(void) {
    15d0:	df 93       	push	r29
    15d2:	cf 93       	push	r28
    15d4:	cd b7       	in	r28, 0x3d	; 61
    15d6:	de b7       	in	r29, 0x3e	; 62
	/* Seconds increment*/
	CLEAR_BIT(DDRB, PB6);
    15d8:	a7 e3       	ldi	r26, 0x37	; 55
    15da:	b0 e0       	ldi	r27, 0x00	; 0
    15dc:	e7 e3       	ldi	r30, 0x37	; 55
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	80 81       	ld	r24, Z
    15e2:	8f 7b       	andi	r24, 0xBF	; 191
    15e4:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB6);
    15e6:	a8 e3       	ldi	r26, 0x38	; 56
    15e8:	b0 e0       	ldi	r27, 0x00	; 0
    15ea:	e8 e3       	ldi	r30, 0x38	; 56
    15ec:	f0 e0       	ldi	r31, 0x00	; 0
    15ee:	80 81       	ld	r24, Z
    15f0:	80 64       	ori	r24, 0x40	; 64
    15f2:	8c 93       	st	X, r24
	/* Seconds Decrement*/
	CLEAR_BIT(DDRB, PB6);
    15f4:	a7 e3       	ldi	r26, 0x37	; 55
    15f6:	b0 e0       	ldi	r27, 0x00	; 0
    15f8:	e7 e3       	ldi	r30, 0x37	; 55
    15fa:	f0 e0       	ldi	r31, 0x00	; 0
    15fc:	80 81       	ld	r24, Z
    15fe:	8f 7b       	andi	r24, 0xBF	; 191
    1600:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB5);
    1602:	a8 e3       	ldi	r26, 0x38	; 56
    1604:	b0 e0       	ldi	r27, 0x00	; 0
    1606:	e8 e3       	ldi	r30, 0x38	; 56
    1608:	f0 e0       	ldi	r31, 0x00	; 0
    160a:	80 81       	ld	r24, Z
    160c:	80 62       	ori	r24, 0x20	; 32
    160e:	8c 93       	st	X, r24
	/* Minutes increment*/
	CLEAR_BIT(DDRB, PB4);
    1610:	a7 e3       	ldi	r26, 0x37	; 55
    1612:	b0 e0       	ldi	r27, 0x00	; 0
    1614:	e7 e3       	ldi	r30, 0x37	; 55
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	80 81       	ld	r24, Z
    161a:	8f 7e       	andi	r24, 0xEF	; 239
    161c:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB4);
    161e:	a8 e3       	ldi	r26, 0x38	; 56
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	e8 e3       	ldi	r30, 0x38	; 56
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	80 61       	ori	r24, 0x10	; 16
    162a:	8c 93       	st	X, r24
	/* Minutes Decrement*/
	CLEAR_BIT(DDRB, PB3);
    162c:	a7 e3       	ldi	r26, 0x37	; 55
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	e7 e3       	ldi	r30, 0x37	; 55
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	87 7f       	andi	r24, 0xF7	; 247
    1638:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB3);
    163a:	a8 e3       	ldi	r26, 0x38	; 56
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	e8 e3       	ldi	r30, 0x38	; 56
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	80 81       	ld	r24, Z
    1644:	88 60       	ori	r24, 0x08	; 8
    1646:	8c 93       	st	X, r24
	/* Hours increment*/
	CLEAR_BIT(DDRB, PB1);
    1648:	a7 e3       	ldi	r26, 0x37	; 55
    164a:	b0 e0       	ldi	r27, 0x00	; 0
    164c:	e7 e3       	ldi	r30, 0x37	; 55
    164e:	f0 e0       	ldi	r31, 0x00	; 0
    1650:	80 81       	ld	r24, Z
    1652:	8d 7f       	andi	r24, 0xFD	; 253
    1654:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB1);
    1656:	a8 e3       	ldi	r26, 0x38	; 56
    1658:	b0 e0       	ldi	r27, 0x00	; 0
    165a:	e8 e3       	ldi	r30, 0x38	; 56
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	80 81       	ld	r24, Z
    1660:	82 60       	ori	r24, 0x02	; 2
    1662:	8c 93       	st	X, r24
	/* Hours Decrement*/
	CLEAR_BIT(DDRB, PB0);
    1664:	a7 e3       	ldi	r26, 0x37	; 55
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e7 e3       	ldi	r30, 0x37	; 55
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	8e 7f       	andi	r24, 0xFE	; 254
    1670:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB0);
    1672:	a8 e3       	ldi	r26, 0x38	; 56
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	e8 e3       	ldi	r30, 0x38	; 56
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	80 81       	ld	r24, Z
    167c:	81 60       	ori	r24, 0x01	; 1
    167e:	8c 93       	st	X, r24
	/* LED Indicator*/
	SET_BIT(DDRD, PD4); /*RED  (Counting UP)*/
    1680:	a1 e3       	ldi	r26, 0x31	; 49
    1682:	b0 e0       	ldi	r27, 0x00	; 0
    1684:	e1 e3       	ldi	r30, 0x31	; 49
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	80 61       	ori	r24, 0x10	; 16
    168c:	8c 93       	st	X, r24
	SET_BIT(PORTD, PD4);
    168e:	a2 e3       	ldi	r26, 0x32	; 50
    1690:	b0 e0       	ldi	r27, 0x00	; 0
    1692:	e2 e3       	ldi	r30, 0x32	; 50
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	80 81       	ld	r24, Z
    1698:	80 61       	ori	r24, 0x10	; 16
    169a:	8c 93       	st	X, r24
	SET_BIT(DDRD, PD5); /*YELLOW (Counting DOWN)*/
    169c:	a1 e3       	ldi	r26, 0x31	; 49
    169e:	b0 e0       	ldi	r27, 0x00	; 0
    16a0:	e1 e3       	ldi	r30, 0x31	; 49
    16a2:	f0 e0       	ldi	r31, 0x00	; 0
    16a4:	80 81       	ld	r24, Z
    16a6:	80 62       	ori	r24, 0x20	; 32
    16a8:	8c 93       	st	X, r24
	CLEAR_BIT(PORTD, PD5);
    16aa:	a2 e3       	ldi	r26, 0x32	; 50
    16ac:	b0 e0       	ldi	r27, 0x00	; 0
    16ae:	e2 e3       	ldi	r30, 0x32	; 50
    16b0:	f0 e0       	ldi	r31, 0x00	; 0
    16b2:	80 81       	ld	r24, Z
    16b4:	8f 7d       	andi	r24, 0xDF	; 223
    16b6:	8c 93       	st	X, r24
	/*BUZZER Indicator*/
	SET_BIT(DDRD, PD0);
    16b8:	a1 e3       	ldi	r26, 0x31	; 49
    16ba:	b0 e0       	ldi	r27, 0x00	; 0
    16bc:	e1 e3       	ldi	r30, 0x31	; 49
    16be:	f0 e0       	ldi	r31, 0x00	; 0
    16c0:	80 81       	ld	r24, Z
    16c2:	81 60       	ori	r24, 0x01	; 1
    16c4:	8c 93       	st	X, r24
	CLEAR_BIT(PORTD, PD0);
    16c6:	a2 e3       	ldi	r26, 0x32	; 50
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e2 e3       	ldi	r30, 0x32	; 50
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	8e 7f       	andi	r24, 0xFE	; 254
    16d2:	8c 93       	st	X, r24
	/* Set PORTC,PORTA as output*/
	DDRC = 0x3F;
    16d4:	e4 e3       	ldi	r30, 0x34	; 52
    16d6:	f0 e0       	ldi	r31, 0x00	; 0
    16d8:	8f e3       	ldi	r24, 0x3F	; 63
    16da:	80 83       	st	Z, r24
	DDRA = 0x0F;
    16dc:	ea e3       	ldi	r30, 0x3A	; 58
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	8f e0       	ldi	r24, 0x0F	; 15
    16e2:	80 83       	st	Z, r24
	DDRD &= ~(1 << PD2);
    16e4:	a1 e3       	ldi	r26, 0x31	; 49
    16e6:	b0 e0       	ldi	r27, 0x00	; 0
    16e8:	e1 e3       	ldi	r30, 0x31	; 49
    16ea:	f0 e0       	ldi	r31, 0x00	; 0
    16ec:	80 81       	ld	r24, Z
    16ee:	8b 7f       	andi	r24, 0xFB	; 251
    16f0:	8c 93       	st	X, r24
	/*Configuration BIT for Toggle Decrement OR Increment*/
	CLEAR_BIT(DDRB, PB7);
    16f2:	a7 e3       	ldi	r26, 0x37	; 55
    16f4:	b0 e0       	ldi	r27, 0x00	; 0
    16f6:	e7 e3       	ldi	r30, 0x37	; 55
    16f8:	f0 e0       	ldi	r31, 0x00	; 0
    16fa:	80 81       	ld	r24, Z
    16fc:	8f 77       	andi	r24, 0x7F	; 127
    16fe:	8c 93       	st	X, r24
	SET_BIT(PORTB, PB7);
    1700:	a8 e3       	ldi	r26, 0x38	; 56
    1702:	b0 e0       	ldi	r27, 0x00	; 0
    1704:	e8 e3       	ldi	r30, 0x38	; 56
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	80 81       	ld	r24, Z
    170a:	80 68       	ori	r24, 0x80	; 128
    170c:	8c 93       	st	X, r24
	/*Enable Global Interrupt*/
	SREG |= (1 << 7);
    170e:	af e5       	ldi	r26, 0x5F	; 95
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	ef e5       	ldi	r30, 0x5F	; 95
    1714:	f0 e0       	ldi	r31, 0x00	; 0
    1716:	80 81       	ld	r24, Z
    1718:	80 68       	ori	r24, 0x80	; 128
    171a:	8c 93       	st	X, r24
}
    171c:	cf 91       	pop	r28
    171e:	df 91       	pop	r29
    1720:	08 95       	ret

00001722 <Cheak_Status>:
void Cheak_Status(void) {
    1722:	df 93       	push	r29
    1724:	cf 93       	push	r28
    1726:	cd b7       	in	r28, 0x3d	; 61
    1728:	de b7       	in	r29, 0x3e	; 62
	/*seconds adjustment*/
	if (READ_BIT(PINB,PB6) == 0) {
    172a:	e6 e3       	ldi	r30, 0x36	; 54
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	82 95       	swap	r24
    1732:	86 95       	lsr	r24
    1734:	86 95       	lsr	r24
    1736:	83 70       	andi	r24, 0x03	; 3
    1738:	88 2f       	mov	r24, r24
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	81 70       	andi	r24, 0x01	; 1
    173e:	90 70       	andi	r25, 0x00	; 0
    1740:	00 97       	sbiw	r24, 0x00	; 0
    1742:	99 f4       	brne	.+38     	; 0x176a <Cheak_Status+0x48>
		if (Sec_Inc_F == 0) {
    1744:	80 91 6d 00 	lds	r24, 0x006D
    1748:	88 23       	and	r24, r24
    174a:	89 f4       	brne	.+34     	; 0x176e <Cheak_Status+0x4c>
			SECONDS++;
    174c:	80 91 68 00 	lds	r24, 0x0068
    1750:	8f 5f       	subi	r24, 0xFF	; 255
    1752:	80 93 68 00 	sts	0x0068, r24
			if (SECONDS == 60) {
    1756:	80 91 68 00 	lds	r24, 0x0068
    175a:	8c 33       	cpi	r24, 0x3C	; 60
    175c:	11 f4       	brne	.+4      	; 0x1762 <Cheak_Status+0x40>
				SECONDS = 0;
    175e:	10 92 68 00 	sts	0x0068, r1
			}
			Sec_Inc_F = 1;
    1762:	81 e0       	ldi	r24, 0x01	; 1
    1764:	80 93 6d 00 	sts	0x006D, r24
    1768:	02 c0       	rjmp	.+4      	; 0x176e <Cheak_Status+0x4c>
		}
	} else {
		Sec_Inc_F = 0;
    176a:	10 92 6d 00 	sts	0x006D, r1
	}
	if (READ_BIT(PINB,PB5) == 0) {
    176e:	e6 e3       	ldi	r30, 0x36	; 54
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	82 95       	swap	r24
    1776:	86 95       	lsr	r24
    1778:	87 70       	andi	r24, 0x07	; 7
    177a:	88 2f       	mov	r24, r24
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	81 70       	andi	r24, 0x01	; 1
    1780:	90 70       	andi	r25, 0x00	; 0
    1782:	00 97       	sbiw	r24, 0x00	; 0
    1784:	a1 f4       	brne	.+40     	; 0x17ae <Cheak_Status+0x8c>
		if (Sec_Dec_F == 0) {
    1786:	80 91 6e 00 	lds	r24, 0x006E
    178a:	88 23       	and	r24, r24
    178c:	91 f4       	brne	.+36     	; 0x17b2 <Cheak_Status+0x90>
			if (SECONDS == 0) {
    178e:	80 91 68 00 	lds	r24, 0x0068
    1792:	88 23       	and	r24, r24
    1794:	19 f4       	brne	.+6      	; 0x179c <Cheak_Status+0x7a>
				SECONDS = 60;
    1796:	8c e3       	ldi	r24, 0x3C	; 60
    1798:	80 93 68 00 	sts	0x0068, r24
			}
			SECONDS--;
    179c:	80 91 68 00 	lds	r24, 0x0068
    17a0:	81 50       	subi	r24, 0x01	; 1
    17a2:	80 93 68 00 	sts	0x0068, r24
			Sec_Dec_F = 1;
    17a6:	81 e0       	ldi	r24, 0x01	; 1
    17a8:	80 93 6e 00 	sts	0x006E, r24
    17ac:	02 c0       	rjmp	.+4      	; 0x17b2 <Cheak_Status+0x90>
		}
	} else {
		Sec_Dec_F = 0;
    17ae:	10 92 6e 00 	sts	0x006E, r1
	}

	/*minutes adjustment*/
	if (READ_BIT(PINB,PB4) == 0) {
    17b2:	e6 e3       	ldi	r30, 0x36	; 54
    17b4:	f0 e0       	ldi	r31, 0x00	; 0
    17b6:	80 81       	ld	r24, Z
    17b8:	82 95       	swap	r24
    17ba:	8f 70       	andi	r24, 0x0F	; 15
    17bc:	88 2f       	mov	r24, r24
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	81 70       	andi	r24, 0x01	; 1
    17c2:	90 70       	andi	r25, 0x00	; 0
    17c4:	00 97       	sbiw	r24, 0x00	; 0
    17c6:	99 f4       	brne	.+38     	; 0x17ee <Cheak_Status+0xcc>
		if (Min_Inc_F == 0) {
    17c8:	80 91 6f 00 	lds	r24, 0x006F
    17cc:	88 23       	and	r24, r24
    17ce:	89 f4       	brne	.+34     	; 0x17f2 <Cheak_Status+0xd0>
			MINUTES++;
    17d0:	80 91 69 00 	lds	r24, 0x0069
    17d4:	8f 5f       	subi	r24, 0xFF	; 255
    17d6:	80 93 69 00 	sts	0x0069, r24
			if (MINUTES == 60) {
    17da:	80 91 69 00 	lds	r24, 0x0069
    17de:	8c 33       	cpi	r24, 0x3C	; 60
    17e0:	11 f4       	brne	.+4      	; 0x17e6 <Cheak_Status+0xc4>
				MINUTES = 0;
    17e2:	10 92 69 00 	sts	0x0069, r1
			}

			Min_Inc_F = 1;
    17e6:	81 e0       	ldi	r24, 0x01	; 1
    17e8:	80 93 6f 00 	sts	0x006F, r24
    17ec:	02 c0       	rjmp	.+4      	; 0x17f2 <Cheak_Status+0xd0>
		}
	} else {
		Min_Inc_F = 0;
    17ee:	10 92 6f 00 	sts	0x006F, r1
	}
	if (READ_BIT(PINB,PB3) == 0) {
    17f2:	e6 e3       	ldi	r30, 0x36	; 54
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	80 81       	ld	r24, Z
    17f8:	86 95       	lsr	r24
    17fa:	86 95       	lsr	r24
    17fc:	86 95       	lsr	r24
    17fe:	88 2f       	mov	r24, r24
    1800:	90 e0       	ldi	r25, 0x00	; 0
    1802:	81 70       	andi	r24, 0x01	; 1
    1804:	90 70       	andi	r25, 0x00	; 0
    1806:	00 97       	sbiw	r24, 0x00	; 0
    1808:	a1 f4       	brne	.+40     	; 0x1832 <Cheak_Status+0x110>
		if (Min_Dec_F == 0) {
    180a:	80 91 70 00 	lds	r24, 0x0070
    180e:	88 23       	and	r24, r24
    1810:	91 f4       	brne	.+36     	; 0x1836 <Cheak_Status+0x114>
			if (MINUTES == 0) {
    1812:	80 91 69 00 	lds	r24, 0x0069
    1816:	88 23       	and	r24, r24
    1818:	19 f4       	brne	.+6      	; 0x1820 <Cheak_Status+0xfe>
				MINUTES = 60;
    181a:	8c e3       	ldi	r24, 0x3C	; 60
    181c:	80 93 69 00 	sts	0x0069, r24
			}
			MINUTES--;
    1820:	80 91 69 00 	lds	r24, 0x0069
    1824:	81 50       	subi	r24, 0x01	; 1
    1826:	80 93 69 00 	sts	0x0069, r24
			Min_Dec_F = 1;
    182a:	81 e0       	ldi	r24, 0x01	; 1
    182c:	80 93 70 00 	sts	0x0070, r24
    1830:	02 c0       	rjmp	.+4      	; 0x1836 <Cheak_Status+0x114>
		}
	} else {
		Min_Dec_F = 0;
    1832:	10 92 70 00 	sts	0x0070, r1
	}

	/*Hours adjustment*/
	if (READ_BIT(PINB,PB1) == 0) {
    1836:	e6 e3       	ldi	r30, 0x36	; 54
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	80 81       	ld	r24, Z
    183c:	86 95       	lsr	r24
    183e:	88 2f       	mov	r24, r24
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	81 70       	andi	r24, 0x01	; 1
    1844:	90 70       	andi	r25, 0x00	; 0
    1846:	00 97       	sbiw	r24, 0x00	; 0
    1848:	99 f4       	brne	.+38     	; 0x1870 <Cheak_Status+0x14e>
		if (Hou_Inc_F == 0) {
    184a:	80 91 71 00 	lds	r24, 0x0071
    184e:	88 23       	and	r24, r24
    1850:	89 f4       	brne	.+34     	; 0x1874 <Cheak_Status+0x152>
			HOURS++;
    1852:	80 91 6a 00 	lds	r24, 0x006A
    1856:	8f 5f       	subi	r24, 0xFF	; 255
    1858:	80 93 6a 00 	sts	0x006A, r24
			if (HOURS == 24) {
    185c:	80 91 6a 00 	lds	r24, 0x006A
    1860:	88 31       	cpi	r24, 0x18	; 24
    1862:	11 f4       	brne	.+4      	; 0x1868 <Cheak_Status+0x146>
				HOURS = 0;
    1864:	10 92 6a 00 	sts	0x006A, r1
			}
			Hou_Inc_F = 1;
    1868:	81 e0       	ldi	r24, 0x01	; 1
    186a:	80 93 71 00 	sts	0x0071, r24
    186e:	02 c0       	rjmp	.+4      	; 0x1874 <Cheak_Status+0x152>
		}
	} else {
		Hou_Inc_F = 0;
    1870:	10 92 71 00 	sts	0x0071, r1
	}

	if (READ_BIT(PINB,PB0) == 0) {
    1874:	e6 e3       	ldi	r30, 0x36	; 54
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	80 81       	ld	r24, Z
    187a:	88 2f       	mov	r24, r24
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	81 70       	andi	r24, 0x01	; 1
    1880:	90 70       	andi	r25, 0x00	; 0
    1882:	00 97       	sbiw	r24, 0x00	; 0
    1884:	a1 f4       	brne	.+40     	; 0x18ae <Cheak_Status+0x18c>
		if (Hou_Dec_F == 0) {
    1886:	80 91 72 00 	lds	r24, 0x0072
    188a:	88 23       	and	r24, r24
    188c:	91 f4       	brne	.+36     	; 0x18b2 <Cheak_Status+0x190>
			if (HOURS == 0) {
    188e:	80 91 6a 00 	lds	r24, 0x006A
    1892:	88 23       	and	r24, r24
    1894:	19 f4       	brne	.+6      	; 0x189c <Cheak_Status+0x17a>
				HOURS = 24;
    1896:	88 e1       	ldi	r24, 0x18	; 24
    1898:	80 93 6a 00 	sts	0x006A, r24
			}
			HOURS--;
    189c:	80 91 6a 00 	lds	r24, 0x006A
    18a0:	81 50       	subi	r24, 0x01	; 1
    18a2:	80 93 6a 00 	sts	0x006A, r24
			Hou_Dec_F = 1;
    18a6:	81 e0       	ldi	r24, 0x01	; 1
    18a8:	80 93 72 00 	sts	0x0072, r24
    18ac:	02 c0       	rjmp	.+4      	; 0x18b2 <Cheak_Status+0x190>
		}
	} else {
		Hou_Dec_F = 0;
    18ae:	10 92 72 00 	sts	0x0072, r1
	}
	/*LED Indicator (Count UP , Count DOWN)*/
	if (READ_BIT(PINB, PB7)) {
    18b2:	e6 e3       	ldi	r30, 0x36	; 54
    18b4:	f0 e0       	ldi	r31, 0x00	; 0
    18b6:	80 81       	ld	r24, Z
    18b8:	88 23       	and	r24, r24
    18ba:	7c f4       	brge	.+30     	; 0x18da <Cheak_Status+0x1b8>
		SET_BIT(PORTD, PD4);
    18bc:	a2 e3       	ldi	r26, 0x32	; 50
    18be:	b0 e0       	ldi	r27, 0x00	; 0
    18c0:	e2 e3       	ldi	r30, 0x32	; 50
    18c2:	f0 e0       	ldi	r31, 0x00	; 0
    18c4:	80 81       	ld	r24, Z
    18c6:	80 61       	ori	r24, 0x10	; 16
    18c8:	8c 93       	st	X, r24
		CLEAR_BIT(PORTD, PD5);
    18ca:	a2 e3       	ldi	r26, 0x32	; 50
    18cc:	b0 e0       	ldi	r27, 0x00	; 0
    18ce:	e2 e3       	ldi	r30, 0x32	; 50
    18d0:	f0 e0       	ldi	r31, 0x00	; 0
    18d2:	80 81       	ld	r24, Z
    18d4:	8f 7d       	andi	r24, 0xDF	; 223
    18d6:	8c 93       	st	X, r24
    18d8:	0e c0       	rjmp	.+28     	; 0x18f6 <Cheak_Status+0x1d4>
	} else {
		SET_BIT(PORTD, PD5);
    18da:	a2 e3       	ldi	r26, 0x32	; 50
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	e2 e3       	ldi	r30, 0x32	; 50
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	80 62       	ori	r24, 0x20	; 32
    18e6:	8c 93       	st	X, r24
		CLEAR_BIT(PORTD, PD4);
    18e8:	a2 e3       	ldi	r26, 0x32	; 50
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	e2 e3       	ldi	r30, 0x32	; 50
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	8f 7e       	andi	r24, 0xEF	; 239
    18f4:	8c 93       	st	X, r24

	}

}
    18f6:	cf 91       	pop	r28
    18f8:	df 91       	pop	r29
    18fa:	08 95       	ret

000018fc <Intialization_Application>:
void Intialization_Application(void) {
    18fc:	df 93       	push	r29
    18fe:	cf 93       	push	r28
    1900:	cd b7       	in	r28, 0x3d	; 61
    1902:	de b7       	in	r29, 0x3e	; 62
	/*Initialize Timer1*/
	timer1_init();
    1904:	0e 94 a3 05 	call	0xb46	; 0xb46 <timer1_init>
	/*Initialize interrupt (INT0,INT1,INT2)*/
	INT_0_reset_Init();
    1908:	0e 94 65 06 	call	0xcca	; 0xcca <INT_0_reset_Init>
	INT_1_Pause_Init();
    190c:	0e 94 8c 06 	call	0xd18	; 0xd18 <INT_1_Pause_Init>
	INT_2_Resume_Init();
    1910:	0e 94 a8 06 	call	0xd50	; 0xd50 <INT_2_Resume_Init>
	/*initialize Configration Bits*/
	Configration_Bits();
    1914:	0e 94 e8 0a 	call	0x15d0	; 0x15d0 <Configration_Bits>

}
    1918:	cf 91       	pop	r28
    191a:	df 91       	pop	r29
    191c:	08 95       	ret

0000191e <__udivmodqi4>:
    191e:	99 1b       	sub	r25, r25
    1920:	79 e0       	ldi	r23, 0x09	; 9
    1922:	04 c0       	rjmp	.+8      	; 0x192c <__udivmodqi4_ep>

00001924 <__udivmodqi4_loop>:
    1924:	99 1f       	adc	r25, r25
    1926:	96 17       	cp	r25, r22
    1928:	08 f0       	brcs	.+2      	; 0x192c <__udivmodqi4_ep>
    192a:	96 1b       	sub	r25, r22

0000192c <__udivmodqi4_ep>:
    192c:	88 1f       	adc	r24, r24
    192e:	7a 95       	dec	r23
    1930:	c9 f7       	brne	.-14     	; 0x1924 <__udivmodqi4_loop>
    1932:	80 95       	com	r24
    1934:	08 95       	ret

00001936 <__prologue_saves__>:
    1936:	2f 92       	push	r2
    1938:	3f 92       	push	r3
    193a:	4f 92       	push	r4
    193c:	5f 92       	push	r5
    193e:	6f 92       	push	r6
    1940:	7f 92       	push	r7
    1942:	8f 92       	push	r8
    1944:	9f 92       	push	r9
    1946:	af 92       	push	r10
    1948:	bf 92       	push	r11
    194a:	cf 92       	push	r12
    194c:	df 92       	push	r13
    194e:	ef 92       	push	r14
    1950:	ff 92       	push	r15
    1952:	0f 93       	push	r16
    1954:	1f 93       	push	r17
    1956:	cf 93       	push	r28
    1958:	df 93       	push	r29
    195a:	cd b7       	in	r28, 0x3d	; 61
    195c:	de b7       	in	r29, 0x3e	; 62
    195e:	ca 1b       	sub	r28, r26
    1960:	db 0b       	sbc	r29, r27
    1962:	0f b6       	in	r0, 0x3f	; 63
    1964:	f8 94       	cli
    1966:	de bf       	out	0x3e, r29	; 62
    1968:	0f be       	out	0x3f, r0	; 63
    196a:	cd bf       	out	0x3d, r28	; 61
    196c:	09 94       	ijmp

0000196e <__epilogue_restores__>:
    196e:	2a 88       	ldd	r2, Y+18	; 0x12
    1970:	39 88       	ldd	r3, Y+17	; 0x11
    1972:	48 88       	ldd	r4, Y+16	; 0x10
    1974:	5f 84       	ldd	r5, Y+15	; 0x0f
    1976:	6e 84       	ldd	r6, Y+14	; 0x0e
    1978:	7d 84       	ldd	r7, Y+13	; 0x0d
    197a:	8c 84       	ldd	r8, Y+12	; 0x0c
    197c:	9b 84       	ldd	r9, Y+11	; 0x0b
    197e:	aa 84       	ldd	r10, Y+10	; 0x0a
    1980:	b9 84       	ldd	r11, Y+9	; 0x09
    1982:	c8 84       	ldd	r12, Y+8	; 0x08
    1984:	df 80       	ldd	r13, Y+7	; 0x07
    1986:	ee 80       	ldd	r14, Y+6	; 0x06
    1988:	fd 80       	ldd	r15, Y+5	; 0x05
    198a:	0c 81       	ldd	r16, Y+4	; 0x04
    198c:	1b 81       	ldd	r17, Y+3	; 0x03
    198e:	aa 81       	ldd	r26, Y+2	; 0x02
    1990:	b9 81       	ldd	r27, Y+1	; 0x01
    1992:	ce 0f       	add	r28, r30
    1994:	d1 1d       	adc	r29, r1
    1996:	0f b6       	in	r0, 0x3f	; 63
    1998:	f8 94       	cli
    199a:	de bf       	out	0x3e, r29	; 62
    199c:	0f be       	out	0x3f, r0	; 63
    199e:	cd bf       	out	0x3d, r28	; 61
    19a0:	ed 01       	movw	r28, r26
    19a2:	08 95       	ret

000019a4 <_exit>:
    19a4:	f8 94       	cli

000019a6 <__stop_program>:
    19a6:	ff cf       	rjmp	.-2      	; 0x19a6 <__stop_program>
