design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu,alu,RUN_2025.07.10_13.13.56,flow completed,0h0m58s0ms,0h0m38s0ms,66195.91921396236,0.0024170674249999998,19858.775764188707,-1,31.5728,488.19,34,0,0,0,0,0,0,0,0,0,0,0,668,296,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,307807.0,0.0,10.11,9.69,1.56,0.0,0.0,52,62,4,14,0,0,0,52,4,0,6,5,5,6,3,7,10,4,7,82,14,0,33,48,177,1066.0223999999998,8.08e-06,1.03e-05,2.22e-07,9.87e-06,1.32e-05,3.36e-10,1.08e-05,1.55e-05,4.37e-10,1.2799999999999998,10.0,100.0,10.0,1,30,8.160,8.165,0.3,1,10,0.4,0,sky130_fd_sc_hd,AREA 0
