#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x126ffe520 .scope module, "TB_Pipeline" "TB_Pipeline" 2 15;
 .timescale -9 -9;
v0x130121e10_0 .var "clk", 0 0;
v0x130121ea0_0 .var "debug", 0 0;
v0x130121f30_0 .var "rst", 0 0;
S_0x1300dfab0 .scope module, "riscv_top" "RISCVTop" 2 52, 3 6 0, S_0x126ffe520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
P_0x126f81ee0 .param/l "LINE_ADDR_LEN" 0 3 9, +C4<00000000000000000000000000000011>;
v0x130121660_0 .net "clk", 0 0, v0x130121e10_0;  1 drivers
v0x1301216f0_0 .net "debug", 0 0, v0x130121ea0_0;  1 drivers
v0x130121800_0 .net "instr", 31 0, L_0x130130760;  1 drivers
v0x130121910_0 .net "instr_addr", 31 0, L_0x1301220b0;  1 drivers
v0x1301219a0_0 .net "mem_addr", 31 0, L_0x13012df10;  1 drivers
v0x130121a30_0 .net "mem_read_data", 255 0, L_0x130131240;  1 drivers
v0x130121ac0_0 .net "mem_read_request", 0 0, L_0x13012e1d0;  1 drivers
v0x130121b50_0 .net "mem_request_finish", 0 0, v0x1300903a0_0;  1 drivers
v0x130121be0_0 .net "mem_write_data", 255 0, L_0x1301291a0;  1 drivers
v0x130121cf0_0 .net "mem_write_request", 0 0, L_0x13012e0b0;  1 drivers
v0x130121d80_0 .net "rst", 0 0, v0x130121f30_0;  1 drivers
S_0x1300d9830 .scope module, "instr_rom" "ROM" 3 32, 4 3 0, S_0x1300dfab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "data_out";
P_0x13005dfd0 .param/l "LEN" 0 4 8, +C4<00000000000000010000000000000000>;
L_0x130130760 .functor BUFZ 32, L_0x130130500, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300ec390_0 .net *"_ivl_0", 31 0, L_0x130130500;  1 drivers
v0x1300eb7a0_0 .net *"_ivl_2", 31 0, L_0x1301306c0;  1 drivers
v0x126f06dc0_0 .net *"_ivl_4", 29 0, L_0x1301305a0;  1 drivers
L_0x128089be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f0a960_0 .net *"_ivl_6", 1 0, L_0x128089be8;  1 drivers
v0x126f7afe0_0 .net "addr", 31 0, L_0x1301220b0;  alias, 1 drivers
v0x126f825d0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126f252d0_0 .net "data_out", 31 0, L_0x130130760;  alias, 1 drivers
v0x1300da000_0 .var/i "i", 31 0;
v0x1300df4f0 .array "mem_core", 65535 0, 31 0;
L_0x130130500 .array/port v0x1300df4f0, L_0x1301306c0;
L_0x1301305a0 .part L_0x1301220b0, 2, 30;
L_0x1301306c0 .concat [ 30 2 0 0], L_0x1301305a0, L_0x128089be8;
S_0x1300dea20 .scope module, "main_memory" "MainMemoryWrapper" 3 38, 5 3 0, S_0x1300dfab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 256 "write_data";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /OUTPUT 1 "request_finish";
    .port_info 8 /OUTPUT 256 "read_data";
P_0x13005f9e0 .param/l "ADDR_LEN" 0 5 5, +C4<00000000000000000000000000001101>;
P_0x13005fa20 .param/l "LINE_ADDR_LEN" 0 5 4, +C4<00000000000000000000000000000011>;
P_0x13005fa60 .param/l "LINE_SIZE" 1 5 22, +C4<00000000000000000000000000000001000>;
P_0x13005faa0 .param/l "RD_CYCLE" 1 5 20, +C4<00000000000000000000000000010001>;
P_0x13005fae0 .param/l "READ" 0 5 26, C4<10>;
P_0x13005fb20 .param/l "READY" 0 5 24, C4<00>;
P_0x13005fb60 .param/l "WORD_ADDR_LEN" 1 5 14, +C4<00000000000000000000000000000010>;
P_0x13005fba0 .param/l "WRITE" 0 5 25, C4<01>;
P_0x13005fbe0 .param/l "WR_CYCLE" 1 5 21, +C4<00000000000000000000000000010001>;
L_0x128089c78 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x130063570_0 .net/2u *"_ivl_27", 31 0, L_0x128089c78;  1 drivers
L_0x128089cc0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x130062470_0 .net/2u *"_ivl_31", 31 0, L_0x128089cc0;  1 drivers
v0x130085d60_0 .net "addr", 31 0, L_0x13012df10;  alias, 1 drivers
v0x130084c60_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13008e280_0 .net "debug", 0 0, v0x130121ea0_0;  alias, 1 drivers
v0x13008c160_0 .var/i "i", 31 0;
v0x130082a60_0 .var "mem_state", 1 0;
v0x13008d1f0_0 .var "ram_addr", 31 0;
v0x1300924c0_0 .net "ram_read_data", 31 0, L_0x130131ad0;  1 drivers
v0x13008f310_0 .var "ram_write", 0 0;
v0x1300945e0_0 .var "ram_write_data", 31 0;
v0x13008b0d0_0 .net "read_data", 255 0, L_0x130131240;  alias, 1 drivers
v0x130083b60_0 .var "read_delay", 31 0;
v0x130091430_0 .net "read_index", 31 0, L_0x1301315d0;  1 drivers
v0x13008a040 .array "read_line", 7 0, 31 0;
v0x130093550_0 .net "read_request", 0 0, L_0x13012e1d0;  alias, 1 drivers
v0x1300903a0_0 .var "request_finish", 0 0;
v0x13009efa0_0 .net "rst", 0 0, v0x130121f30_0;  alias, 1 drivers
v0x1300a1130_0 .var "tmp_addr", 31 0;
v0x1300a5380 .array "tmp_read_data", 7 0, 31 0;
v0x13009cda0 .array "tmp_write_data", 7 0, 31 0;
v0x1300a00a0_0 .net "write_data", 255 0, L_0x1301291a0;  alias, 1 drivers
v0x1300a21c0_0 .var "write_delay", 31 0;
v0x1300a3250_0 .net "write_index", 31 0, L_0x1301316d0;  1 drivers
v0x13009dea0 .array "write_line", 7 0;
v0x13009dea0_0 .net v0x13009dea0 0, 31 0, L_0x1301307d0; 1 drivers
v0x13009dea0_1 .net v0x13009dea0 1, 31 0, L_0x1301308e0; 1 drivers
v0x13009dea0_2 .net v0x13009dea0 2, 31 0, L_0x1301309f0; 1 drivers
v0x13009dea0_3 .net v0x13009dea0 3, 31 0, L_0x130130b40; 1 drivers
v0x13009dea0_4 .net v0x13009dea0 4, 31 0, L_0x130130d70; 1 drivers
v0x13009dea0_5 .net v0x13009dea0 5, 31 0, L_0x130130ea0; 1 drivers
v0x13009dea0_6 .net v0x13009dea0 6, 31 0, L_0x130131010; 1 drivers
v0x13009dea0_7 .net v0x13009dea0 7, 31 0, L_0x130131180; 1 drivers
v0x1300ab130_0 .net "write_request", 0 0, L_0x13012e0b0;  alias, 1 drivers
L_0x128089c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f4a8a0_0 .net "zeros", 31 0, L_0x128089c30;  1 drivers
L_0x1301307d0 .part L_0x1301291a0, 224, 32;
L_0x1301308e0 .part L_0x1301291a0, 192, 32;
L_0x1301309f0 .part L_0x1301291a0, 160, 32;
L_0x130130b40 .part L_0x1301291a0, 128, 32;
L_0x130130d70 .part L_0x1301291a0, 96, 32;
L_0x130130ea0 .part L_0x1301291a0, 64, 32;
L_0x130131010 .part L_0x1301291a0, 32, 32;
L_0x130131180 .part L_0x1301291a0, 0, 32;
v0x13008a040_7 .array/port v0x13008a040, 7;
v0x13008a040_6 .array/port v0x13008a040, 6;
v0x13008a040_5 .array/port v0x13008a040, 5;
v0x13008a040_4 .array/port v0x13008a040, 4;
LS_0x130131240_0_0 .concat8 [ 32 32 32 32], v0x13008a040_7, v0x13008a040_6, v0x13008a040_5, v0x13008a040_4;
v0x13008a040_3 .array/port v0x13008a040, 3;
v0x13008a040_2 .array/port v0x13008a040, 2;
v0x13008a040_1 .array/port v0x13008a040, 1;
v0x13008a040_0 .array/port v0x13008a040, 0;
LS_0x130131240_0_4 .concat8 [ 32 32 32 32], v0x13008a040_3, v0x13008a040_2, v0x13008a040_1, v0x13008a040_0;
L_0x130131240 .concat8 [ 128 128 0 0], LS_0x130131240_0_0, LS_0x130131240_0_4;
L_0x1301315d0 .arith/sub 32, v0x130083b60_0, L_0x128089c78;
L_0x1301316d0 .arith/sub 32, v0x1300a21c0_0, L_0x128089cc0;
S_0x1300dd920 .scope generate, "memory_interface[0]" "memory_interface[0]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f19b10 .param/l "line" 0 5 50, +C4<00>;
v0x130061330_0 .net *"_ivl_4", 31 0, v0x13008a040_0;  1 drivers
S_0x1300dc820 .scope generate, "memory_interface[1]" "memory_interface[1]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f197d0 .param/l "line" 0 5 50, +C4<01>;
v0x130088fc0_0 .net *"_ivl_4", 31 0, v0x13008a040_1;  1 drivers
S_0x1300db720 .scope generate, "memory_interface[2]" "memory_interface[2]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f1a970 .param/l "line" 0 5 50, +C4<010>;
v0x130087f20_0 .net *"_ivl_4", 31 0, v0x13008a040_2;  1 drivers
S_0x130062ac0 .scope generate, "memory_interface[3]" "memory_interface[3]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f1a150 .param/l "line" 0 5 50, +C4<011>;
v0x130086e80_0 .net *"_ivl_4", 31 0, v0x13008a040_3;  1 drivers
S_0x1300619a0 .scope generate, "memory_interface[4]" "memory_interface[4]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f189b0 .param/l "line" 0 5 50, +C4<0100>;
v0x1300819b0_0 .net *"_ivl_4", 31 0, v0x13008a040_4;  1 drivers
S_0x130064000 .scope generate, "memory_interface[5]" "memory_interface[5]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f08a30 .param/l "line" 0 5 50, +C4<0101>;
v0x1300a4300_0 .net *"_ivl_4", 31 0, v0x13008a040_5;  1 drivers
S_0x1300807b0 .scope generate, "memory_interface[6]" "memory_interface[6]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f24b80 .param/l "line" 0 5 50, +C4<0110>;
v0x13009bd30_0 .net *"_ivl_4", 31 0, v0x13008a040_6;  1 drivers
S_0x1300804e0 .scope generate, "memory_interface[7]" "memory_interface[7]" 5 50, 5 50 0, S_0x1300dea20;
 .timescale -9 -9;
P_0x126f258b0 .param/l "line" 0 5 50, +C4<0111>;
v0x1300d5e70_0 .net *"_ivl_4", 31 0, v0x13008a040_7;  1 drivers
S_0x130080210 .scope module, "ram" "RAM" 5 190, 6 3 0, S_0x1300dea20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "debug";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126fdf8d0 .param/l "ADDR_LEN" 0 6 4, +C4<00000000000000000000000000010000>;
P_0x126fdf910 .param/l "LEN" 0 6 14, +C4<000000000000000000000000000000010000000000000000>;
L_0x130131ad0 .functor BUFZ 32, L_0x130131830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300fb590_0 .net *"_ivl_0", 31 0, L_0x130131830;  1 drivers
v0x1300f3aa0_0 .net *"_ivl_3", 15 0, L_0x1301318d0;  1 drivers
v0x126fce010_0 .net *"_ivl_4", 17 0, L_0x130131970;  1 drivers
L_0x128089d08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x126f5b430_0 .net *"_ivl_7", 1 0, L_0x128089d08;  1 drivers
v0x126f78460_0 .net "addr", 31 0, v0x13008d1f0_0;  1 drivers
v0x1300e0580_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126fa88d0_0 .net "data_in", 31 0, v0x1300945e0_0;  1 drivers
v0x126fa8ff0_0 .net "data_out", 31 0, L_0x130131ad0;  alias, 1 drivers
v0x126f2f190_0 .net "debug", 0 0, v0x130121ea0_0;  alias, 1 drivers
v0x126f34100_0 .var/i "i", 31 0;
v0x1300de3d0 .array "mem_core", 65535 0, 31 0;
v0x1300db0d0_0 .var/i "out_file", 31 0;
v0x1300dd2d0_0 .var/i "ram_index", 31 0;
v0x1300dc1d0_0 .net "write_enable", 0 0, v0x13008f310_0;  1 drivers
E_0x126f24680 .event posedge, v0x126f825d0_0;
L_0x130131830 .array/port v0x1300de3d0, L_0x130131970;
L_0x1301318d0 .part v0x13008d1f0_0, 2, 16;
L_0x130131970 .concat [ 16 2 0 0], L_0x1301318d0, L_0x128089d08;
S_0x13007ff40 .scope module, "riscv" "RISCVPipeline" 3 19, 7 19 0, S_0x1300dfab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "instr_addr";
    .port_info 5 /OUTPUT 1 "mem_read_request";
    .port_info 6 /OUTPUT 1 "mem_write_request";
    .port_info 7 /OUTPUT 256 "mem_write_data";
    .port_info 8 /OUTPUT 32 "mem_addr";
    .port_info 9 /INPUT 1 "mem_request_finish";
    .port_info 10 /INPUT 256 "mem_read_data";
P_0x126f4a930 .param/l "LINE_ADDR_LEN" 0 7 20, +C4<00000000000000000000000000000011>;
L_0x1301220b0 .functor BUFZ 32, v0x130116060_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130122120 .functor BUFZ 32, L_0x130127480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130126f80 .functor BUFZ 32, L_0x130127060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130127e80 .functor BUFZ 3, L_0x130127a80, C4<000>, C4<000>, C4<000>;
L_0x130127f70 .functor BUFZ 3, L_0x130127a80, C4<000>, C4<000>, C4<000>;
L_0x130131bc0 .functor BUFT 32, L_0x130130760, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128088dd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13011ce80_0 .net/2u *"_ivl_14", 1 0, L_0x128088dd8;  1 drivers
v0x13011cf20_0 .net *"_ivl_16", 0 0, L_0x130127fe0;  1 drivers
L_0x128088e20 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13011cfc0_0 .net/2u *"_ivl_18", 1 0, L_0x128088e20;  1 drivers
v0x13011d050_0 .net *"_ivl_20", 0 0, L_0x1301280e0;  1 drivers
L_0x128088e68 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x13011d0e0_0 .net/2u *"_ivl_22", 1 0, L_0x128088e68;  1 drivers
v0x13011d1d0_0 .net *"_ivl_24", 0 0, L_0x1301281e0;  1 drivers
v0x13011d270_0 .net *"_ivl_26", 31 0, L_0x1301283c0;  1 drivers
v0x13011d320_0 .net *"_ivl_28", 31 0, L_0x130128460;  1 drivers
v0x13011d3d0_0 .net "alu_result_ex", 31 0, v0x1300e5380_0;  1 drivers
v0x13011d560_0 .net "alu_result_mem", 31 0, L_0x130127060;  1 drivers
v0x13011d670_0 .net "alu_result_wb", 31 0, L_0x13012e9a0;  1 drivers
v0x13011d700_0 .net "alu_src1_ex", 0 0, L_0x1301260f0;  1 drivers
v0x13011d810_0 .net "alu_src1_id", 0 0, v0x13010acb0_0;  1 drivers
v0x13011d920_0 .net "alu_src2_ex", 0 0, L_0x130126640;  1 drivers
v0x13011da30_0 .net "alu_src2_id", 0 0, v0x13010ada0_0;  1 drivers
v0x13011db40_0 .net "alu_type_ex", 3 0, L_0x130125890;  1 drivers
v0x13011dc50_0 .net "alu_type_id", 3 0, v0x13010ae70_0;  1 drivers
v0x13011dde0_0 .net "branch_id", 0 0, L_0x130124ad0;  1 drivers
v0x13011de70_0 .net "bubble_ex", 0 0, L_0x1301301b0;  1 drivers
v0x13011df00_0 .net "bubble_id", 0 0, L_0x130130390;  1 drivers
L_0x128089b10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13011df90_0 .net "bubble_if", 0 0, L_0x128089b10;  1 drivers
L_0x128089b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13011e020_0 .net "bubble_mem", 0 0, L_0x128089b58;  1 drivers
L_0x128089ba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13011e0b0_0 .net "bubble_wb", 0 0, L_0x128089ba0;  1 drivers
v0x13011e140_0 .net "cache_addr", 31 0, L_0x130126f80;  1 drivers
v0x13011e1d0_0 .net "cache_read_data", 31 0, v0x13008e4f0_0;  1 drivers
v0x13011e260_0 .net "cache_read_mem", 0 0, L_0x130127920;  1 drivers
v0x13011e2f0_0 .net "cache_write_data", 31 0, L_0x130122120;  1 drivers
v0x13011e380_0 .net "cache_write_mem", 0 0, L_0x130127620;  1 drivers
v0x13011e410_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13011e4a0_0 .net "debug", 0 0, v0x130121ea0_0;  alias, 1 drivers
v0x13011e530_0 .net "imm_ex", 31 0, L_0x130125070;  1 drivers
v0x13011e5c0_0 .net "imm_id", 31 0, v0x13010dc90_0;  1 drivers
v0x13011e650_0 .net "imm_mem", 31 0, L_0x130127320;  1 drivers
v0x13011dce0_0 .net "imm_wb", 31 0, L_0x13012eb40;  1 drivers
v0x13011e8e0_0 .net "instr", 31 0, L_0x130130760;  alias, 1 drivers
v0x13011e970_0 .net "instr_addr", 31 0, L_0x1301220b0;  alias, 1 drivers
v0x13011ea00_0 .net "instr_funct3_ex", 2 0, L_0x1301259f0;  1 drivers
v0x13011eb10_0 .net "instr_funct3_id", 2 0, L_0x130124cf0;  1 drivers
v0x13011eba0_0 .net "instr_funct3_mem", 2 0, L_0x130127a80;  1 drivers
v0x13011ec30_0 .net "instr_id", 31 0, L_0x130122220;  1 drivers
v0x13011ecc0_0 .net "instr_if", 31 0, L_0x130131bc0;  1 drivers
v0x13011ed50_0 .net "jal_id", 0 0, L_0x130124bc0;  1 drivers
v0x13011ede0_0 .net "jalr_id", 0 0, L_0x130124c80;  1 drivers
v0x13011ee70_0 .net "load_type_mem", 2 0, L_0x130127f70;  1 drivers
v0x13011ef00_0 .net "mem2reg_data", 31 0, v0x130116fc0_0;  1 drivers
v0x13011ef90_0 .net "mem2reg_data_wb", 31 0, L_0x13012e800;  1 drivers
v0x13011f020_0 .net "mem_addr", 31 0, L_0x13012df10;  alias, 1 drivers
v0x13011f0b0_0 .net "mem_read_data", 255 0, L_0x130131240;  alias, 1 drivers
v0x13011f140_0 .net "mem_read_ex", 0 0, L_0x1301264e0;  1 drivers
v0x13011f1d0_0 .net "mem_read_id", 0 0, v0x13010bcf0_0;  1 drivers
v0x13011f260_0 .net "mem_read_request", 0 0, L_0x13012e1d0;  alias, 1 drivers
v0x13011f330_0 .net "mem_request_finish", 0 0, v0x1300903a0_0;  alias, 1 drivers
v0x13011f400_0 .net "mem_write_data", 255 0, L_0x1301291a0;  alias, 1 drivers
v0x13011f4d0_0 .net "mem_write_ex", 0 0, L_0x130125cb0;  1 drivers
v0x13011f5e0_0 .net "mem_write_id", 0 0, v0x13010be00_0;  1 drivers
v0x13011f6f0_0 .net "mem_write_request", 0 0, L_0x13012e0b0;  alias, 1 drivers
v0x13011f780_0 .net "miss", 0 0, L_0x13012da50;  1 drivers
v0x13011f810_0 .net "new_pc", 31 0, v0x13010e940_0;  1 drivers
o0x12805c640 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13011f920_0 .net "nxpc_wb", 31 0, o0x12805c640;  0 drivers
v0x13011f9b0_0 .net "pc_ex", 31 0, L_0x130124eb0;  1 drivers
v0x13011fac0_0 .net "pc_id", 31 0, L_0x130122360;  1 drivers
v0x13011fb50_0 .net "pc_if", 31 0, v0x130116060_0;  1 drivers
v0x13011fbe0_0 .net "pc_plus4_ex", 31 0, L_0x130124f90;  1 drivers
v0x13011fcf0_0 .net "pc_plus4_id", 31 0, L_0x1301224e0;  1 drivers
v0x13011fd80_0 .net "pc_plus4_if", 31 0, L_0x130121fc0;  1 drivers
v0x13011e6e0_0 .net "pc_plus4_mem", 31 0, L_0x1301271c0;  1 drivers
v0x13011e7f0_0 .net "pc_plus4_wb", 31 0, L_0x13012ece0;  1 drivers
v0x13011fe10_0 .net "pc_src", 0 0, v0x13010ec60_0;  1 drivers
v0x13011fea0_0 .net "rd_ex", 4 0, L_0x1301253f0;  1 drivers
v0x13011ff30_0 .net "rd_id", 4 0, L_0x130122590;  1 drivers
v0x13011ffc0_0 .net "rd_mem", 4 0, L_0x130127be0;  1 drivers
v0x130120050_0 .net "rd_wb", 4 0, L_0x13012ee80;  1 drivers
v0x1301200e0_0 .net "reg_src_ex", 1 0, L_0x130125b50;  1 drivers
v0x1301201f0_0 .net "reg_src_id", 1 0, v0x13010bf20_0;  1 drivers
v0x130120300_0 .net "reg_src_mem", 1 0, L_0x130127dd0;  1 drivers
v0x130120410_0 .net "reg_src_wb", 1 0, L_0x13012e660;  1 drivers
v0x1301204a0_0 .net "reg_write_data_mem_tp", 31 0, L_0x130128630;  1 drivers
v0x130120530_0 .net "reg_write_data_wb_tp", 31 0, v0x13011cd70_0;  1 drivers
v0x1301205c0_0 .net "reg_write_ex", 0 0, L_0x130125e10;  1 drivers
v0x130120650_0 .net "reg_write_id", 0 0, v0x13010c090_0;  1 drivers
v0x130120760_0 .net "reg_write_mem", 0 0, L_0x1301277c0;  1 drivers
v0x1301207f0_0 .net "reg_write_wb", 0 0, L_0x13012efe0;  1 drivers
v0x130120900_0 .net "request_finish", 0 0, v0x13008b340_0;  1 drivers
v0x130120990_0 .net "rs1_data_ex", 31 0, L_0x130125150;  1 drivers
v0x130120a20_0 .net "rs1_data_id", 31 0, L_0x1301248f0;  1 drivers
v0x130120ab0_0 .net "rs1_ex", 4 0, L_0x130125550;  1 drivers
v0x130120b40_0 .net "rs1_fwd_ex", 1 0, v0x126f57200_0;  1 drivers
v0x130120c50_0 .net "rs1_fwd_id", 1 0, v0x126f48460_0;  1 drivers
v0x130120ce0_0 .net "rs1_id", 4 0, L_0x130122680;  1 drivers
v0x130120d70_0 .net "rs2_data_ex", 31 0, L_0x130125290;  1 drivers
v0x130120e00_0 .net "rs2_data_ex_new", 31 0, L_0x1300616c0;  1 drivers
v0x130120e90_0 .net "rs2_data_id", 31 0, L_0x1301249e0;  1 drivers
v0x130120f20_0 .net "rs2_data_mem", 31 0, L_0x130127480;  1 drivers
v0x130120fb0_0 .net "rs2_ex", 4 0, L_0x1301256f0;  1 drivers
v0x130121040_0 .net "rs2_fwd_ex", 1 0, v0x126f2d060_0;  1 drivers
v0x130121150_0 .net "rs2_fwd_id", 1 0, v0x126f48580_0;  1 drivers
v0x1301211e0_0 .net "rs2_id", 4 0, L_0x130122700;  1 drivers
v0x130121270_0 .net "rst", 0 0, v0x130121f30_0;  alias, 1 drivers
v0x130121300_0 .net "stall_ex", 0 0, L_0x1301300d0;  1 drivers
v0x130121390_0 .net "stall_id", 0 0, L_0x130130000;  1 drivers
v0x130121420_0 .net "stall_if", 0 0, L_0x13012fe90;  1 drivers
v0x1301214b0_0 .net "stall_mem", 0 0, L_0x130130140;  1 drivers
v0x130121540_0 .net "stall_wb", 0 0, L_0x130130220;  1 drivers
v0x1301215d0_0 .net "write_type", 2 0, L_0x130127e80;  1 drivers
L_0x130127fe0 .cmp/eq 2, L_0x130127dd0, L_0x128088dd8;
L_0x1301280e0 .cmp/eq 2, L_0x130127dd0, L_0x128088e20;
L_0x1301281e0 .cmp/eq 2, L_0x130127dd0, L_0x128088e68;
L_0x1301283c0 .functor MUXZ 32, L_0x1301271c0, L_0x130127320, L_0x1301281e0, C4<>;
L_0x130128460 .functor MUXZ 32, L_0x1301283c0, v0x130116fc0_0, L_0x1301280e0, C4<>;
L_0x130128630 .functor MUXZ 32, L_0x130128460, L_0x130127060, L_0x130127fe0, C4<>;
S_0x13007fc70 .scope module, "data_cache" "DataCache" 7 213, 8 6 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "debug";
    .port_info 3 /INPUT 1 "read_request";
    .port_info 4 /INPUT 1 "write_request";
    .port_info 5 /INPUT 3 "write_type";
    .port_info 6 /INPUT 32 "addr";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 1 "miss";
    .port_info 9 /OUTPUT 1 "request_finish";
    .port_info 10 /OUTPUT 32 "read_data";
    .port_info 11 /OUTPUT 1 "mem_read_request";
    .port_info 12 /OUTPUT 1 "mem_write_request";
    .port_info 13 /OUTPUT 256 "mem_write_data";
    .port_info 14 /OUTPUT 32 "mem_addr";
    .port_info 15 /INPUT 1 "mem_request_finish";
    .port_info 16 /INPUT 256 "mem_read_data";
P_0x126f54800 .param/l "LINE_ADDR_LEN" 0 8 7, +C4<00000000000000000000000000000011>;
P_0x126f54840 .param/l "LINE_SIZE" 1 8 32, +C4<00000000000000000000000000000001000>;
P_0x126f54880 .param/l "MEM_ADDR_LEN" 1 8 30, +C4<000000000000000000000000000001101>;
P_0x126f548c0 .param/l "READY" 0 8 35, C4<00>;
P_0x126f54900 .param/l "REPLACE_IN" 0 8 37, C4<10>;
P_0x126f54940 .param/l "REPLACE_OUT" 0 8 36, C4<01>;
P_0x126f54980 .param/l "SET_ADDR_LEN" 0 8 8, +C4<00000000000000000000000000000011>;
P_0x126f549c0 .param/l "SET_SIZE" 1 8 33, +C4<00000000000000000000000000000001000>;
P_0x126f54a00 .param/l "TAG_ADDR_LEN" 0 8 9, +C4<00000000000000000000000000001010>;
P_0x126f54a40 .param/l "UNUSED_ADDR_LEN" 1 8 31, +C4<000000000000000000000000000000001110>;
P_0x126f54a80 .param/l "WAY_CNT" 0 8 10, +C4<00000000000000000000000000000100>;
P_0x126f54ac0 .param/l "WORD_ADDR_LEN" 1 8 29, +C4<00000000000000000000000000000010>;
L_0x13012d230 .functor OR 1, L_0x130127920, L_0x130127620, C4<0>, C4<0>;
L_0x13012d500 .functor AND 1, L_0x13012d340, L_0x13012d460, C4<1>, C4<1>;
L_0x13012d720 .functor AND 1, L_0x13012d230, L_0x13012d5b0, C4<1>, C4<1>;
L_0x13012d790 .functor OR 1, L_0x130127920, L_0x130127620, C4<0>, C4<0>;
L_0x13012d9a0 .functor AND 1, L_0x13012d790, L_0x13012d900, C4<1>, C4<1>;
L_0x13012da50 .functor OR 1, L_0x13012d720, L_0x13012d9a0, C4<0>, C4<0>;
L_0x13012e2b0 .functor BUFZ 10, v0x1300926a0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x13012e520 .functor BUFZ 32, L_0x13012e360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130082060_0 .net *"_ivl_45", 0 0, L_0x13012d230;  1 drivers
L_0x128089720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130080f40_0 .net/2u *"_ivl_46", 1 0, L_0x128089720;  1 drivers
v0x130080fd0_0 .net *"_ivl_48", 0 0, L_0x13012d460;  1 drivers
v0x13008c760_0 .net *"_ivl_51", 0 0, L_0x13012d500;  1 drivers
v0x13008c7f0_0 .net *"_ivl_53", 0 0, L_0x13012d5b0;  1 drivers
v0x130091a30_0 .net *"_ivl_55", 0 0, L_0x13012d720;  1 drivers
v0x130091ac0_0 .net *"_ivl_57", 0 0, L_0x13012d790;  1 drivers
v0x13008e880_0 .net *"_ivl_59", 0 0, L_0x13012d900;  1 drivers
v0x13008e910_0 .net *"_ivl_61", 0 0, L_0x13012d9a0;  1 drivers
v0x130093b50_0 .net *"_ivl_64", 31 0, L_0x13012db40;  1 drivers
L_0x128089768 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130093be0_0 .net *"_ivl_67", 18 0, L_0x128089768;  1 drivers
v0x13008a640_0 .net *"_ivl_68", 31 0, L_0x13012dcc0;  1 drivers
L_0x1280897b0 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13008a6d0_0 .net *"_ivl_71", 18 0, L_0x1280897b0;  1 drivers
L_0x1280897f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1300909a0_0 .net/2u *"_ivl_72", 31 0, L_0x1280897f8;  1 drivers
v0x130090a30_0 .net *"_ivl_74", 31 0, L_0x13012dd60;  1 drivers
L_0x128089840 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x130092ac0_0 .net/2u *"_ivl_78", 1 0, L_0x128089840;  1 drivers
L_0x128089888 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x130092b50_0 .net/2u *"_ivl_82", 1 0, L_0x128089888;  1 drivers
v0x1300a5570_0 .net *"_ivl_88", 31 0, L_0x13012e360;  1 drivers
v0x1300a5600_0 .net *"_ivl_90", 4 0, L_0x13012e400;  1 drivers
L_0x1280898d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1300a06a0_0 .net *"_ivl_93", 1 0, L_0x1280898d0;  1 drivers
v0x1300a0730_0 .net "addr", 31 0, L_0x130126f80;  alias, 1 drivers
v0x1300a3850 .array "cache_data", 255 0, 31 0;
v0x1300a38e0_0 .var "cache_state", 1 0;
v0x13009c350_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13009c3e0_0 .net "debug", 0 0, v0x130121ea0_0;  alias, 1 drivers
v0x1300a1730 .array "dirty", 31 0, 0 0;
v0x1300a17c0_0 .var "dirty_ready", 0 0;
v0x1300a27c0_0 .net "hit", 0 0, L_0x13012d340;  1 drivers
v0x1300a2850_0 .net "hit_i", 3 0, L_0x13012bde0;  1 drivers
v0x1300c2e70_0 .var/i "hit_way", 31 0;
v0x1300c2f00_0 .var/i "i", 31 0;
v0x1300ef040_0 .var/i "j", 31 0;
v0x1300ef0d0_0 .var/i "k", 31 0;
v0x13008f910_0 .net "line_addr", 2 0, L_0x13012d0f0;  1 drivers
v0x13008f9a0_0 .var/i "line_index", 31 0;
v0x126f7fc10_0 .net "mem_addr", 31 0, L_0x13012df10;  alias, 1 drivers
v0x126f7fca0_0 .var "mem_read_addr", 12 0;
v0x1300df6c0_0 .net "mem_read_data", 255 0, L_0x130131240;  alias, 1 drivers
v0x1300df750 .array "mem_read_line", 7 0;
v0x1300df750_0 .net v0x1300df750 0, 31 0, L_0x130128780; 1 drivers
v0x1300df750_1 .net v0x1300df750 1, 31 0, L_0x130128910; 1 drivers
v0x1300df750_2 .net v0x1300df750 2, 31 0, L_0x130128a20; 1 drivers
v0x1300df750_3 .net v0x1300df750 3, 31 0, L_0x130128bb0; 1 drivers
v0x1300df750_4 .net v0x1300df750 4, 31 0, L_0x130128d20; 1 drivers
v0x1300df750_5 .net v0x1300df750 5, 31 0, L_0x130128f30; 1 drivers
v0x1300df750_6 .net v0x1300df750 6, 31 0, L_0x1301290a0; 1 drivers
v0x1300df750_7 .net v0x1300df750 7, 31 0, L_0x130129540; 1 drivers
v0x130093730_0 .net "mem_read_request", 0 0, L_0x13012e1d0;  alias, 1 drivers
v0x1300937c0_0 .var "mem_read_set_addr", 2 0;
v0x1300926a0_0 .var "mem_read_tag_addr", 9 0;
v0x130092730_0 .net "mem_request_finish", 0 0, v0x1300903a0_0;  alias, 1 drivers
v0x130091610_0 .var "mem_write_addr", 12 0;
v0x1300916a0_0 .net "mem_write_data", 255 0, L_0x1301291a0;  alias, 1 drivers
v0x130090580 .array "mem_write_line", 7 0, 31 0;
v0x130090610_0 .net "mem_write_request", 0 0, L_0x13012e0b0;  alias, 1 drivers
v0x13008f4f0_0 .net "miss", 0 0, L_0x13012da50;  alias, 1 drivers
v0x13008f580_0 .var "now_valid", 0 0;
v0x13008e460_0 .var/i "out_file", 31 0;
v0x13008e4f0_0 .var "read_data", 31 0;
v0x13008d3d0_0 .net "read_request", 0 0, L_0x130127920;  alias, 1 drivers
v0x13008d460_0 .net "replace_in_way_now", 31 0, L_0x13012e520;  1 drivers
v0x13008c340_0 .var "replace_ready", 31 0;
v0x13008c3d0_0 .var "replace_set_ready", 2 0;
v0x13008b2b0 .array "replace_way", 7 0, 31 0;
v0x13008b340_0 .var "request_finish", 0 0;
v0x13008a220_0 .net "rst", 0 0, v0x130121f30_0;  alias, 1 drivers
v0x13008a2b0_0 .net "set_addr", 2 0, L_0x13012d190;  1 drivers
v0x130089190_0 .var/i "set_index", 31 0;
v0x130089220 .array "tag", 31 0, 9 0;
v0x1300880f0_0 .net "tag_addr", 9 0, L_0x13012d2a0;  1 drivers
v0x130088180_0 .net "tag_replace_in_now", 9 0, L_0x13012e2b0;  1 drivers
v0x130087050 .array "valid", 31 0, 0 0;
v0x1300870e0_0 .var "valid_ready", 0 0;
v0x1300e6210_0 .var/i "way_i", 31 0;
v0x1300e62a0_0 .var/i "way_index", 31 0;
v0x1300e5f00_0 .net "word_addr", 1 0, L_0x13012cf70;  1 drivers
v0x1300e5f90_0 .net "write_data", 31 0, L_0x130122120;  alias, 1 drivers
v0x1300e55d0_0 .var "write_data_temp", 31 0;
v0x1300e5660_0 .net "write_request", 0 0, L_0x130127620;  alias, 1 drivers
v0x1300a0280_0 .net "write_type", 2 0, L_0x130127e80;  alias, 1 drivers
E_0x13008e310 .event edge, v0x1300a2850_0;
L_0x130128780 .part L_0x130131240, 224, 32;
L_0x130128910 .part L_0x130131240, 192, 32;
L_0x130128a20 .part L_0x130131240, 160, 32;
L_0x130128bb0 .part L_0x130131240, 128, 32;
L_0x130128d20 .part L_0x130131240, 96, 32;
L_0x130128f30 .part L_0x130131240, 64, 32;
L_0x1301290a0 .part L_0x130131240, 32, 32;
v0x130090580_7 .array/port v0x130090580, 7;
v0x130090580_6 .array/port v0x130090580, 6;
v0x130090580_5 .array/port v0x130090580, 5;
v0x130090580_4 .array/port v0x130090580, 4;
LS_0x1301291a0_0_0 .concat8 [ 32 32 32 32], v0x130090580_7, v0x130090580_6, v0x130090580_5, v0x130090580_4;
v0x130090580_3 .array/port v0x130090580, 3;
v0x130090580_2 .array/port v0x130090580, 2;
v0x130090580_1 .array/port v0x130090580, 1;
v0x130090580_0 .array/port v0x130090580, 0;
LS_0x1301291a0_0_4 .concat8 [ 32 32 32 32], v0x130090580_3, v0x130090580_2, v0x130090580_1, v0x130090580_0;
L_0x1301291a0 .concat8 [ 128 128 0 0], LS_0x1301291a0_0_0, LS_0x1301291a0_0_4;
L_0x130129540 .part L_0x130131240, 0, 32;
L_0x13012bde0 .concat8 [ 1 1 1 1], L_0x13012a010, L_0x13012ae10, L_0x13012bd30, L_0x13012cec0;
L_0x13012cf70 .part L_0x130126f80, 0, 2;
L_0x13012d0f0 .part L_0x130126f80, 2, 3;
L_0x13012d190 .part L_0x130126f80, 5, 3;
L_0x13012d2a0 .part L_0x130126f80, 8, 10;
L_0x13012d340 .reduce/or L_0x13012bde0;
L_0x13012d460 .cmp/eq 2, v0x1300a38e0_0, L_0x128089720;
L_0x13012d5b0 .reduce/nor L_0x13012d500;
L_0x13012d900 .reduce/nor v0x13008b340_0;
L_0x13012db40 .concat [ 13 19 0 0], v0x126f7fca0_0, L_0x128089768;
L_0x13012dcc0 .concat [ 13 19 0 0], v0x130091610_0, L_0x1280897b0;
L_0x13012dd60 .functor MUXZ 32, L_0x1280897f8, L_0x13012dcc0, L_0x13012e0b0, C4<>;
L_0x13012df10 .functor MUXZ 32, L_0x13012dd60, L_0x13012db40, L_0x13012e1d0, C4<>;
L_0x13012e0b0 .cmp/eq 2, v0x1300a38e0_0, L_0x128089840;
L_0x13012e1d0 .cmp/eq 2, v0x1300a38e0_0, L_0x128089888;
L_0x13012e360 .array/port v0x13008b2b0, L_0x13012e400;
L_0x13012e400 .concat [ 3 2 0 0], v0x1300937c0_0, L_0x1280898d0;
S_0x13006a330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 8 303, 8 303 0, S_0x13007fc70;
 .timescale -9 -9;
v0x126f74410_0 .var/i "line", 31 0;
S_0x13006a9e0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 8 346, 8 346 0, S_0x13007fc70;
 .timescale -9 -9;
v0x1300bf900_0 .var/i "i", 31 0;
S_0x1300852b0 .scope generate, "hitloop[0]" "hitloop[0]" 8 116, 8 116 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x13008c030 .param/l "way" 0 8 116, +C4<00>;
L_0x13012a010 .functor AND 1, L_0x130129630, L_0x130129ee0, C4<1>, C4<1>;
v0x1300bc820_0 .net *"_ivl_0", 0 0, L_0x130129630;  1 drivers
L_0x128088f40 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1300ba240_0 .net/2u *"_ivl_10", 9 0, L_0x128088f40;  1 drivers
v0x1300c1dc0_0 .net *"_ivl_13", 9 0, L_0x1301298b0;  1 drivers
v0x1300bf7e0_0 .net *"_ivl_14", 9 0, L_0x130129a10;  1 drivers
v0x1300bc700_0 .net *"_ivl_16", 7 0, L_0x130129ae0;  1 drivers
L_0x128088f88 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300ba120_0 .net *"_ivl_19", 4 0, L_0x128088f88;  1 drivers
v0x1300b6df0_0 .net *"_ivl_2", 7 0, L_0x1301296d0;  1 drivers
v0x1300b4800_0 .net *"_ivl_20", 9 0, L_0x130129c00;  1 drivers
L_0x128088fd0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130005330_0 .net *"_ivl_23", 1 0, L_0x128088fd0;  1 drivers
L_0x128089018 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1300a5ec0_0 .net/2u *"_ivl_24", 9 0, L_0x128089018;  1 drivers
v0x1300de6c0_0 .net *"_ivl_27", 9 0, L_0x130129d80;  1 drivers
v0x1300dd5c0_0 .net *"_ivl_28", 0 0, L_0x130129ee0;  1 drivers
v0x1300dc4c0_0 .net *"_ivl_31", 0 0, L_0x13012a010;  1 drivers
L_0x128088eb0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300db3c0_0 .net *"_ivl_5", 4 0, L_0x128088eb0;  1 drivers
v0x1300d95f0_0 .net *"_ivl_6", 9 0, L_0x130129770;  1 drivers
L_0x128088ef8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130062760_0 .net *"_ivl_9", 1 0, L_0x128088ef8;  1 drivers
L_0x130129630 .array/port v0x130087050, L_0x1301298b0;
L_0x1301296d0 .concat [ 3 5 0 0], L_0x13012d190, L_0x128088eb0;
L_0x130129770 .concat [ 8 2 0 0], L_0x1301296d0, L_0x128088ef8;
L_0x1301298b0 .arith/mult 10, L_0x130129770, L_0x128088f40;
L_0x130129a10 .array/port v0x130089220, L_0x130129d80;
L_0x130129ae0 .concat [ 3 5 0 0], L_0x13012d190, L_0x128088f88;
L_0x130129c00 .concat [ 8 2 0 0], L_0x130129ae0, L_0x128088fd0;
L_0x130129d80 .arith/mult 10, L_0x130129c00, L_0x128089018;
L_0x130129ee0 .cmp/eq 10, L_0x130129a10, L_0x13012d2a0;
S_0x1300884e0 .scope generate, "hitloop[1]" "hitloop[1]" 8 116, 8 116 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x130082930 .param/l "way" 0 8 116, +C4<01>;
L_0x13012ae10 .functor AND 1, L_0x13012a0c0, L_0x13012ac80, C4<1>, C4<1>;
v0x130061630_0 .net *"_ivl_0", 0 0, L_0x13012a0c0;  1 drivers
L_0x1280890f0 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x130013450_0 .net/2u *"_ivl_10", 9 0, L_0x1280890f0;  1 drivers
v0x13007f450_0 .net *"_ivl_13", 9 0, L_0x13012a3a0;  1 drivers
L_0x128089138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130070e50_0 .net *"_ivl_18", 0 0, L_0x128089138;  1 drivers
v0x1300707b0_0 .net *"_ivl_19", 10 0, L_0x13012a4e0;  1 drivers
v0x130086050_0 .net *"_ivl_2", 7 0, L_0x13012a160;  1 drivers
L_0x128089d50 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x130084f50_0 .net/2u *"_ivl_23", 10 0, L_0x128089d50;  1 drivers
v0x130083e50_0 .net *"_ivl_24", 10 0, L_0x13012a630;  1 drivers
v0x130082d50_0 .net *"_ivl_26", 9 0, L_0x13012a770;  1 drivers
v0x130081c30_0 .net *"_ivl_28", 7 0, L_0x13012a850;  1 drivers
L_0x128089180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13009a7b0_0 .net *"_ivl_31", 4 0, L_0x128089180;  1 drivers
v0x1300961b0_0 .net *"_ivl_32", 9 0, L_0x13012a970;  1 drivers
L_0x1280891c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130039980_0 .net *"_ivl_35", 1 0, L_0x1280891c8;  1 drivers
L_0x128089210 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x13009f290_0 .net/2u *"_ivl_36", 9 0, L_0x128089210;  1 drivers
v0x13009e190_0 .net *"_ivl_39", 9 0, L_0x1301261a0;  1 drivers
L_0x128089258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13009d090_0 .net *"_ivl_44", 0 0, L_0x128089258;  1 drivers
v0x13009bfb0_0 .net *"_ivl_45", 10 0, L_0x1301262e0;  1 drivers
L_0x128089d98 .functor BUFT 1, C4<00000000001>, C4<0>, C4<0>, C4<0>;
v0x1300ae1f0_0 .net/2u *"_ivl_49", 10 0, L_0x128089d98;  1 drivers
L_0x128089060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300aea90_0 .net *"_ivl_5", 4 0, L_0x128089060;  1 drivers
v0x1300ade40_0 .net *"_ivl_50", 10 0, L_0x13012ab80;  1 drivers
v0x1300ae3d0_0 .net *"_ivl_52", 0 0, L_0x13012ac80;  1 drivers
v0x1300ad6e0_0 .net *"_ivl_55", 0 0, L_0x13012ae10;  1 drivers
v0x1300ad370_0 .net *"_ivl_6", 9 0, L_0x13012a240;  1 drivers
L_0x1280890a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1300acbc0_0 .net *"_ivl_9", 1 0, L_0x1280890a8;  1 drivers
L_0x13012a0c0 .array/port v0x130087050, L_0x13012a630;
L_0x13012a160 .concat [ 3 5 0 0], L_0x13012d190, L_0x128089060;
L_0x13012a240 .concat [ 8 2 0 0], L_0x13012a160, L_0x1280890a8;
L_0x13012a3a0 .arith/mult 10, L_0x13012a240, L_0x1280890f0;
L_0x13012a4e0 .concat [ 10 1 0 0], L_0x13012a3a0, L_0x128089138;
L_0x13012a630 .arith/sum 11, L_0x13012a4e0, L_0x128089d50;
L_0x13012a770 .array/port v0x130089220, L_0x13012ab80;
L_0x13012a850 .concat [ 3 5 0 0], L_0x13012d190, L_0x128089180;
L_0x13012a970 .concat [ 8 2 0 0], L_0x13012a850, L_0x1280891c8;
L_0x1301261a0 .arith/mult 10, L_0x13012a970, L_0x128089210;
L_0x1301262e0 .concat [ 10 1 0 0], L_0x1301261a0, L_0x128089258;
L_0x13012ab80 .arith/sum 11, L_0x1301262e0, L_0x128089d98;
L_0x13012ac80 .cmp/eq 10, L_0x13012a770, L_0x13012d2a0;
S_0x1300841b0 .scope generate, "hitloop[2]" "hitloop[2]" 8 116, 8 116 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x13009ee70 .param/l "way" 0 8 116, +C4<010>;
L_0x13012bd30 .functor AND 1, L_0x13012aec0, L_0x13012bbe0, C4<1>, C4<1>;
v0x1300ac840_0 .net *"_ivl_0", 0 0, L_0x13012aec0;  1 drivers
L_0x128089330 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1300ab2d0_0 .net/2u *"_ivl_10", 9 0, L_0x128089330;  1 drivers
v0x1300aafe0_0 .net *"_ivl_13", 9 0, L_0x13012b160;  1 drivers
L_0x128089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300aa5c0_0 .net *"_ivl_18", 0 0, L_0x128089378;  1 drivers
v0x1300a9de0_0 .net *"_ivl_19", 10 0, L_0x13012b280;  1 drivers
v0x1300b6f20_0 .net *"_ivl_2", 7 0, L_0x13012af60;  1 drivers
L_0x128089de0 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x1300b4930_0 .net/2u *"_ivl_23", 10 0, L_0x128089de0;  1 drivers
v0x13005d7c0_0 .net *"_ivl_24", 10 0, L_0x13012b3d0;  1 drivers
v0x1300efcd0_0 .net *"_ivl_26", 9 0, L_0x13012b510;  1 drivers
v0x1300ee690_0 .net *"_ivl_28", 7 0, L_0x13012b5f0;  1 drivers
L_0x1280893c0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300ee500_0 .net *"_ivl_31", 4 0, L_0x1280893c0;  1 drivers
v0x1300ede00_0 .net *"_ivl_32", 9 0, L_0x13012b6d0;  1 drivers
L_0x128089408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1300eda90_0 .net *"_ivl_35", 1 0, L_0x128089408;  1 drivers
L_0x128089450 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x1300eccb0_0 .net/2u *"_ivl_36", 9 0, L_0x128089450;  1 drivers
v0x1300ec520_0 .net *"_ivl_39", 9 0, L_0x13012b820;  1 drivers
L_0x128089498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300ec240_0 .net *"_ivl_44", 0 0, L_0x128089498;  1 drivers
v0x1300eb900_0 .net *"_ivl_45", 10 0, L_0x13012b960;  1 drivers
L_0x128089e28 .functor BUFT 1, C4<00000000010>, C4<0>, C4<0>, C4<0>;
v0x1300eab60_0 .net/2u *"_ivl_49", 10 0, L_0x128089e28;  1 drivers
L_0x1280892a0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300e9d70_0 .net *"_ivl_5", 4 0, L_0x1280892a0;  1 drivers
v0x130006050_0 .net *"_ivl_50", 10 0, L_0x13012bae0;  1 drivers
v0x1300060e0_0 .net *"_ivl_52", 0 0, L_0x13012bbe0;  1 drivers
v0x13005e110_0 .net *"_ivl_55", 0 0, L_0x13012bd30;  1 drivers
v0x13005e1a0_0 .net *"_ivl_6", 9 0, L_0x13012b040;  1 drivers
L_0x1280892e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130063850_0 .net *"_ivl_9", 1 0, L_0x1280892e8;  1 drivers
L_0x13012aec0 .array/port v0x130087050, L_0x13012b3d0;
L_0x13012af60 .concat [ 3 5 0 0], L_0x13012d190, L_0x1280892a0;
L_0x13012b040 .concat [ 8 2 0 0], L_0x13012af60, L_0x1280892e8;
L_0x13012b160 .arith/mult 10, L_0x13012b040, L_0x128089330;
L_0x13012b280 .concat [ 10 1 0 0], L_0x13012b160, L_0x128089378;
L_0x13012b3d0 .arith/sum 11, L_0x13012b280, L_0x128089de0;
L_0x13012b510 .array/port v0x130089220, L_0x13012bae0;
L_0x13012b5f0 .concat [ 3 5 0 0], L_0x13012d190, L_0x1280893c0;
L_0x13012b6d0 .concat [ 8 2 0 0], L_0x13012b5f0, L_0x128089408;
L_0x13012b820 .arith/mult 10, L_0x13012b6d0, L_0x128089450;
L_0x13012b960 .concat [ 10 1 0 0], L_0x13012b820, L_0x128089498;
L_0x13012bae0 .arith/sum 11, L_0x13012b960, L_0x128089e28;
L_0x13012bbe0 .cmp/eq 10, L_0x13012b510, L_0x13012d2a0;
S_0x130087440 .scope generate, "hitloop[3]" "hitloop[3]" 8 116, 8 116 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x13009dd90 .param/l "way" 0 8 116, +C4<011>;
L_0x13012cec0 .functor AND 1, L_0x13012bf70, L_0x13012ccf0, C4<1>, C4<1>;
v0x1300638e0_0 .net *"_ivl_0", 0 0, L_0x13012bf70;  1 drivers
L_0x128089570 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x130070b10_0 .net/2u *"_ivl_10", 9 0, L_0x128089570;  1 drivers
v0x130070ba0_0 .net *"_ivl_13", 9 0, L_0x13012c210;  1 drivers
L_0x1280895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300ef920_0 .net *"_ivl_18", 0 0, L_0x1280895b8;  1 drivers
v0x1300ef9b0_0 .net *"_ivl_19", 10 0, L_0x13012c350;  1 drivers
v0x13004ac60_0 .net *"_ivl_2", 7 0, L_0x13012c010;  1 drivers
L_0x128089e70 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x13004acf0_0 .net/2u *"_ivl_23", 10 0, L_0x128089e70;  1 drivers
v0x1300aba30_0 .net *"_ivl_24", 10 0, L_0x13012c4a0;  1 drivers
v0x1300abac0_0 .net *"_ivl_26", 9 0, L_0x13012c5e0;  1 drivers
v0x1300eee00_0 .net *"_ivl_28", 7 0, L_0x13012c6c0;  1 drivers
L_0x128089600 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300eee90_0 .net *"_ivl_31", 4 0, L_0x128089600;  1 drivers
v0x1300ebf20_0 .net *"_ivl_32", 9 0, L_0x13012c860;  1 drivers
L_0x128089648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1300ebfb0_0 .net *"_ivl_35", 1 0, L_0x128089648;  1 drivers
L_0x128089690 .functor BUFT 1, C4<0000000100>, C4<0>, C4<0>, C4<0>;
v0x13009aeb0_0 .net/2u *"_ivl_36", 9 0, L_0x128089690;  1 drivers
v0x13009af40_0 .net *"_ivl_39", 9 0, L_0x13012c950;  1 drivers
L_0x1280896d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300a5c60_0 .net *"_ivl_44", 0 0, L_0x1280896d8;  1 drivers
v0x1300a5cf0_0 .net *"_ivl_45", 10 0, L_0x13012ca70;  1 drivers
L_0x128089eb8 .functor BUFT 1, C4<00000000011>, C4<0>, C4<0>, C4<0>;
v0x1300da630_0 .net/2u *"_ivl_49", 10 0, L_0x128089eb8;  1 drivers
L_0x1280894e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1300da6c0_0 .net *"_ivl_5", 4 0, L_0x1280894e0;  1 drivers
v0x13005f5e0_0 .net *"_ivl_50", 10 0, L_0x13012cbf0;  1 drivers
v0x13005f670_0 .net *"_ivl_52", 0 0, L_0x13012ccf0;  1 drivers
v0x130063d60_0 .net *"_ivl_55", 0 0, L_0x13012cec0;  1 drivers
v0x130063df0_0 .net *"_ivl_6", 9 0, L_0x13012c0f0;  1 drivers
L_0x128089528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13007b680_0 .net *"_ivl_9", 1 0, L_0x128089528;  1 drivers
L_0x13012bf70 .array/port v0x130087050, L_0x13012c4a0;
L_0x13012c010 .concat [ 3 5 0 0], L_0x13012d190, L_0x1280894e0;
L_0x13012c0f0 .concat [ 8 2 0 0], L_0x13012c010, L_0x128089528;
L_0x13012c210 .arith/mult 10, L_0x13012c0f0, L_0x128089570;
L_0x13012c350 .concat [ 10 1 0 0], L_0x13012c210, L_0x1280895b8;
L_0x13012c4a0 .arith/sum 11, L_0x13012c350, L_0x128089e70;
L_0x13012c5e0 .array/port v0x130089220, L_0x13012cbf0;
L_0x13012c6c0 .concat [ 3 5 0 0], L_0x13012d190, L_0x128089600;
L_0x13012c860 .concat [ 8 2 0 0], L_0x13012c6c0, L_0x128089648;
L_0x13012c950 .arith/mult 10, L_0x13012c860, L_0x128089690;
L_0x13012ca70 .concat [ 10 1 0 0], L_0x13012c950, L_0x1280896d8;
L_0x13012cbf0 .arith/sum 11, L_0x13012ca70, L_0x128089eb8;
L_0x13012ccf0 .cmp/eq 10, L_0x13012c5e0, L_0x13012d2a0;
S_0x13008dab0 .scope generate, "memory_interface[0]" "memory_interface[0]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x130070900 .param/l "line" 0 8 64, +C4<00>;
v0x13007b710_0 .net *"_ivl_2", 31 0, v0x130090580_0;  1 drivers
S_0x13008b990 .scope generate, "memory_interface[1]" "memory_interface[1]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x1300ac440 .param/l "line" 0 8 64, +C4<01>;
v0x1300947d0_0 .net *"_ivl_2", 31 0, v0x130090580_1;  1 drivers
S_0x1300863b0 .scope generate, "memory_interface[2]" "memory_interface[2]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x130090270 .param/l "line" 0 8 64, +C4<010>;
v0x130094860_0 .net *"_ivl_2", 31 0, v0x130090580_2;  1 drivers
S_0x130082290 .scope generate, "memory_interface[3]" "memory_interface[3]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x1300aaea0 .param/l "line" 0 8 64, +C4<011>;
v0x13008d7f0_0 .net *"_ivl_2", 31 0, v0x130090580_3;  1 drivers
S_0x1300811e0 .scope generate, "memory_interface[4]" "memory_interface[4]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x1300ee440 .param/l "line" 0 8 64, +C4<0100>;
v0x13008d880_0 .net *"_ivl_2", 31 0, v0x130090580_4;  1 drivers
S_0x13008ca20 .scope generate, "memory_interface[5]" "memory_interface[5]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x1300eb610 .param/l "line" 0 8 64, +C4<0101>;
v0x13008b6d0_0 .net *"_ivl_2", 31 0, v0x130090580_5;  1 drivers
S_0x130091cf0 .scope generate, "memory_interface[6]" "memory_interface[6]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x1300b4890 .param/l "line" 0 8 64, +C4<0110>;
v0x13008b760_0 .net *"_ivl_2", 31 0, v0x130090580_6;  1 drivers
S_0x13008eb40 .scope generate, "memory_interface[7]" "memory_interface[7]" 8 64, 8 64 0, S_0x13007fc70;
 .timescale -9 -9;
P_0x1300bc790 .param/l "line" 0 8 64, +C4<0111>;
v0x130081fd0_0 .net *"_ivl_2", 31 0, v0x130090580_7;  1 drivers
S_0x130093e10 .scope module, "ex_mem" "EX_MEM" 7 164, 9 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_ex";
    .port_info 2 /INPUT 32 "imm_ex";
    .port_info 3 /INPUT 32 "rs2_data_ex";
    .port_info 4 /INPUT 32 "alu_result_ex";
    .port_info 5 /INPUT 1 "mem_read_ex";
    .port_info 6 /INPUT 1 "mem_write_ex";
    .port_info 7 /INPUT 1 "reg_write_ex";
    .port_info 8 /INPUT 2 "reg_src_ex";
    .port_info 9 /INPUT 3 "instr_funct3_ex";
    .port_info 10 /INPUT 5 "rd_ex";
    .port_info 11 /INPUT 1 "stall_mem";
    .port_info 12 /INPUT 1 "bubble_mem";
    .port_info 13 /OUTPUT 1 "mem_read_mem";
    .port_info 14 /OUTPUT 1 "mem_write_mem";
    .port_info 15 /OUTPUT 1 "reg_write_mem";
    .port_info 16 /OUTPUT 32 "pc_plus4_mem";
    .port_info 17 /OUTPUT 32 "imm_mem";
    .port_info 18 /OUTPUT 32 "rs2_data_mem";
    .port_info 19 /OUTPUT 32 "alu_result_mem";
    .port_info 20 /OUTPUT 2 "reg_src_mem";
    .port_info 21 /OUTPUT 3 "instr_funct3_mem";
    .port_info 22 /OUTPUT 5 "rd_mem";
    .port_info 23 /OUTPUT 1 "mem_write";
    .port_info 24 /OUTPUT 3 "write_type";
    .port_info 25 /OUTPUT 32 "write_data";
    .port_info 26 /OUTPUT 32 "mem_addr";
v0x1300e3cb0_0 .net "alu_result_ex", 31 0, v0x1300e5380_0;  alias, 1 drivers
v0x13009e7c0_0 .net "alu_result_mem", 31 0, L_0x130127060;  alias, 1 drivers
v0x13009e850_0 .net "bubble_mem", 0 0, L_0x128089b58;  alias, 1 drivers
v0x13009f8c0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13009f950_0 .net "imm_ex", 31 0, L_0x130125070;  alias, 1 drivers
v0x13009d6c0_0 .net "imm_mem", 31 0, L_0x130127320;  alias, 1 drivers
v0x13009d750_0 .net "instr_funct3_ex", 2 0, L_0x1301259f0;  alias, 1 drivers
v0x1300c5d70_0 .net "instr_funct3_mem", 2 0, L_0x130127a80;  alias, 1 drivers
v0x1300c5e00_0 .net "mem_addr", 31 0, L_0x130126f80;  alias, 1 drivers
v0x1300ece90_0 .net "mem_read_ex", 0 0, L_0x1301264e0;  alias, 1 drivers
v0x1300ecf20_0 .net "mem_read_mem", 0 0, L_0x130127920;  alias, 1 drivers
o0x128054690 .functor BUFZ 1, C4<z>; HiZ drive
v0x126f620b0_0 .net "mem_write", 0 0, o0x128054690;  0 drivers
v0x126f62140_0 .net "mem_write_ex", 0 0, L_0x130125cb0;  alias, 1 drivers
v0x1300603f0_0 .net "mem_write_mem", 0 0, L_0x130127620;  alias, 1 drivers
v0x130060480_0 .net "pc_plus4_ex", 31 0, L_0x130124f90;  alias, 1 drivers
v0x1300600c0_0 .net "pc_plus4_mem", 31 0, L_0x1301271c0;  alias, 1 drivers
v0x130060150_0 .net "rd_ex", 4 0, L_0x1301253f0;  alias, 1 drivers
v0x1300dfe80_0 .net "rd_mem", 4 0, L_0x130127be0;  alias, 1 drivers
v0x130060b20_0 .net "reg_src_ex", 1 0, L_0x130125b50;  alias, 1 drivers
v0x130060bb0_0 .net "reg_src_mem", 1 0, L_0x130127dd0;  alias, 1 drivers
v0x130060810_0 .net "reg_write_ex", 0 0, L_0x130125e10;  alias, 1 drivers
v0x1300608a0_0 .net "reg_write_mem", 0 0, L_0x1301277c0;  alias, 1 drivers
v0x13006a6f0_0 .net "rs2_data_ex", 31 0, L_0x1300616c0;  alias, 1 drivers
v0x13006a780_0 .net "rs2_data_mem", 31 0, L_0x130127480;  alias, 1 drivers
v0x1300887b0_0 .net "stall_mem", 0 0, L_0x130130140;  alias, 1 drivers
v0x130088840_0 .net "write_data", 31 0, L_0x130122120;  alias, 1 drivers
v0x130087710_0 .net "write_type", 2 0, L_0x130127e80;  alias, 1 drivers
S_0x13008a900 .scope module, "EX_MEM_alu_result" "PipeDff" 9 23, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1300a45b0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130127060 .functor BUFZ 32, v0x1300a13a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300a3430_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x1300a34c0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300a23a0_0 .net "data_in", 31 0, v0x1300e5380_0;  alias, 1 drivers
v0x1300a2430_0 .net "data_out", 31 0, L_0x130127060;  alias, 1 drivers
v0x1300a1310_0 .net "data_out_wire", 31 0, v0x1300a13a0_0;  1 drivers
v0x1300a13a0_0 .var "data_reg", 31 0;
L_0x128088b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1300c82a0_0 .net "default_val", 31 0, L_0x128088b08;  1 drivers
v0x1300c8330_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x1300830b0 .scope module, "EX_MEM_imm" "PipeDff" 9 25, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x126fcea00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130127320 .functor BUFZ 32, v0x1300a7b60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300c7c40_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x1300aabf0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300aac80_0 .net "data_in", 31 0, L_0x130125070;  alias, 1 drivers
v0x126f3a2a0_0 .net "data_out", 31 0, L_0x130127320;  alias, 1 drivers
v0x126f3a330_0 .net "data_out_wire", 31 0, v0x1300a7b60_0;  1 drivers
v0x1300a7b60_0 .var "data_reg", 31 0;
L_0x128088b98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1300a7bf0_0 .net "default_val", 31 0, L_0x128088b98;  1 drivers
v0x1300da1f0_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x130090c60 .scope module, "EX_MEM_instr_funct3" "PipeDff" 9 32, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x126f517f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x130127a80 .functor BUFZ 3, v0x13007a7e0_0, C4<000>, C4<000>, C4<000>;
v0x130078e10_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x130078ea0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130076f40_0 .net "data_in", 2 0, L_0x1301259f0;  alias, 1 drivers
v0x130076fd0_0 .net "data_out", 2 0, L_0x130127a80;  alias, 1 drivers
v0x13007a750_0 .net "data_out_wire", 2 0, v0x13007a7e0_0;  1 drivers
v0x13007a7e0_0 .var "data_reg", 2 0;
L_0x128088d00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13007d430_0 .net "default_val", 2 0, L_0x128088d00;  1 drivers
v0x13007d4c0_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x130089580 .scope module, "EX_MEM_mem_read" "PipeDff" 9 30, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f3b660 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x130127920 .functor BUFZ 1, v0x1300c74f0_0, C4<0>, C4<0>, C4<0>;
v0x13007b310_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x130096c90_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130096d20_0 .net "data_in", 0 0, L_0x1301264e0;  alias, 1 drivers
v0x130097700_0 .net "data_out", 0 0, L_0x130127920;  alias, 1 drivers
v0x130097790_0 .net "data_out_wire", 0 0, v0x1300c74f0_0;  1 drivers
v0x1300c74f0_0 .var "data_reg", 0 0;
L_0x128088cb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300c7580_0 .net "default_val", 0 0, L_0x128088cb8;  1 drivers
v0x1300ae6a0_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x130092d80 .scope module, "EX_MEM_mem_write" "PipeDff" 9 28, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f85ef0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x130127620 .functor BUFZ 1, v0x1300e4760_0, C4<0>, C4<0>, C4<0>;
v0x1300f0d60_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x1300f0df0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300e4a90_0 .net "data_in", 0 0, L_0x130125cb0;  alias, 1 drivers
v0x1300e4b20_0 .net "data_out", 0 0, L_0x130127620;  alias, 1 drivers
v0x1300e46d0_0 .net "data_out_wire", 0 0, v0x1300e4760_0;  1 drivers
v0x1300e4760_0 .var "data_reg", 0 0;
L_0x128088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300e4310_0 .net "default_val", 0 0, L_0x128088c28;  1 drivers
v0x1300e43a0_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x13009aa20 .scope module, "EX_MEM_pc_plus4" "PipeDff" 9 24, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x13007d550 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x1301271c0 .functor BUFZ 32, v0x1300a48c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300964b0_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x13009e4f0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13009e580_0 .net "data_in", 31 0, L_0x130124f90;  alias, 1 drivers
v0x1300a0960_0 .net "data_out", 31 0, L_0x1301271c0;  alias, 1 drivers
v0x1300a09f0_0 .net "data_out_wire", 31 0, v0x1300a48c0_0;  1 drivers
v0x1300a48c0_0 .var "data_reg", 31 0;
L_0x128088b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1300a4950_0 .net "default_val", 31 0, L_0x128088b50;  1 drivers
v0x1300a3b10_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x13009c5f0 .scope module, "EX_MEM_rd" "PipeDff" 9 33, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x126f08620 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x130127be0 .functor BUFZ 5, v0x1300a2b10_0, C4<00000>, C4<00000>, C4<00000>;
v0x13009f5f0_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x13009f680_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300a19f0_0 .net "data_in", 4 0, L_0x1301253f0;  alias, 1 drivers
v0x1300a1a80_0 .net "data_out", 4 0, L_0x130127be0;  alias, 1 drivers
v0x1300a2a80_0 .net "data_out_wire", 4 0, v0x1300a2b10_0;  1 drivers
v0x1300a2b10_0 .var "data_reg", 4 0;
L_0x128088d48 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13009d3f0_0 .net "default_val", 4 0, L_0x128088d48;  1 drivers
v0x13009d480_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x13009b560 .scope module, "EX_MEM_reg_src" "PipeDff" 9 34, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x1300e9e00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x130127dd0 .functor BUFZ 2, v0x1300abc30_0, C4<00>, C4<00>, C4<00>;
v0x13009b320_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x1300c3c30_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300c3cc0_0 .net "data_in", 1 0, L_0x130125b50;  alias, 1 drivers
v0x1300c3570_0 .net "data_out", 1 0, L_0x130127dd0;  alias, 1 drivers
v0x1300c3600_0 .net "data_out_wire", 1 0, v0x1300abc30_0;  1 drivers
v0x1300abc30_0 .var "data_reg", 1 0;
L_0x128088d90 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1300abcc0_0 .net "default_val", 1 0, L_0x128088d90;  1 drivers
v0x130006a90_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x1300decf0 .scope module, "EX_MEM_reg_write" "PipeDff" 9 29, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f85eb0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1301277c0 .functor BUFZ 1, v0x1300dba80_0, C4<0>, C4<0>, C4<0>;
v0x1300ddbf0_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x1300ddc80_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300dcaf0_0 .net "data_in", 0 0, L_0x130125e10;  alias, 1 drivers
v0x1300dcb80_0 .net "data_out", 0 0, L_0x1301277c0;  alias, 1 drivers
v0x1300db9f0_0 .net "data_out_wire", 0 0, v0x1300dba80_0;  1 drivers
v0x1300dba80_0 .var "data_reg", 0 0;
L_0x128088c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130062d90_0 .net "default_val", 0 0, L_0x128088c70;  1 drivers
v0x130062e20_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x1300642f0 .scope module, "EX_MEM_rs2_data" "PipeDff" 9 26, 10 1 0, S_0x130093e10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130006bb0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130127480 .functor BUFZ 32, v0x130083380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13006ad60_0 .net "bubble", 0 0, L_0x128089b58;  alias, 1 drivers
v0x130084480_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130084510_0 .net "data_in", 31 0, L_0x1300616c0;  alias, 1 drivers
v0x130086680_0 .net "data_out", 31 0, L_0x130127480;  alias, 1 drivers
v0x130086710_0 .net "data_out_wire", 31 0, v0x130083380_0;  1 drivers
v0x130083380_0 .var "data_reg", 31 0;
L_0x128088be0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130083410_0 .net "default_val", 31 0, L_0x128088be0;  1 drivers
v0x1300e3c20_0 .net "stall", 0 0, L_0x130130140;  alias, 1 drivers
S_0x130089850 .scope module, "ex_module" "EX_MODULE" 7 139, 11 3 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 4 "alu_type";
    .port_info 1 /INPUT 1 "alu_src1";
    .port_info 2 /INPUT 1 "alu_src2";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 32 "rs1_data";
    .port_info 5 /INPUT 32 "rs2_data";
    .port_info 6 /INPUT 32 "imm";
    .port_info 7 /INPUT 32 "reg_write_data_mem";
    .port_info 8 /INPUT 32 "reg_write_data_wb";
    .port_info 9 /INPUT 2 "rs1_fwd_ex";
    .port_info 10 /INPUT 2 "rs2_fwd_ex";
    .port_info 11 /OUTPUT 32 "alu_result";
    .port_info 12 /OUTPUT 32 "rs2_data_ex_new";
    .port_info 13 /OUTPUT 1 "pc_src";
L_0x130126e90 .functor BUFZ 32, v0x1300e5380_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1300616c0 .functor BUFZ 32, L_0x130126980, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300bf0c0_0 .net "alu_result", 31 0, v0x1300e5380_0;  alias, 1 drivers
v0x1300bf150_0 .net "alu_result_wire", 31 0, L_0x130126e90;  1 drivers
v0x1300bbec0_0 .net "alu_src1", 0 0, L_0x1301260f0;  alias, 1 drivers
v0x1300bbf50_0 .net "alu_src2", 0 0, L_0x130126640;  alias, 1 drivers
v0x1300bbfe0_0 .net "alu_type", 3 0, L_0x130125890;  alias, 1 drivers
v0x1300bc070_0 .net "imm", 31 0, L_0x130125070;  alias, 1 drivers
v0x1300b98e0_0 .net "less_than", 0 0, v0x1300e5070_0;  1 drivers
v0x1300b9970_0 .net "op1", 31 0, L_0x130126b20;  1 drivers
v0x1300b9a00_0 .net "op2", 31 0, L_0x130126cb0;  1 drivers
v0x1300b9a90_0 .net "pc", 31 0, L_0x130124eb0;  alias, 1 drivers
o0x1280555c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x1300b65b0_0 .net "pc_src", 0 0, o0x1280555c0;  0 drivers
v0x1300b6640_0 .net "reg_write_data_mem", 31 0, L_0x130128630;  alias, 1 drivers
v0x1300b66d0_0 .net "reg_write_data_wb", 31 0, v0x13011cd70_0;  alias, 1 drivers
v0x1300b6760_0 .net "rs1_data", 31 0, L_0x130125150;  alias, 1 drivers
v0x1300b3fc0_0 .net "rs1_data_new", 31 0, L_0x130126890;  1 drivers
v0x1300b4050_0 .net "rs1_fwd_ex", 1 0, v0x126f57200_0;  alias, 1 drivers
v0x1300b40e0_0 .net "rs2_data", 31 0, L_0x130125290;  alias, 1 drivers
v0x1300b4170_0 .net "rs2_data_ex_new", 31 0, L_0x1300616c0;  alias, 1 drivers
v0x126fa6e10_0 .net "rs2_data_new", 31 0, L_0x130126980;  1 drivers
v0x126fa6ea0_0 .net "rs2_fwd_ex", 1 0, v0x126f2d060_0;  alias, 1 drivers
v0x126fa6f30_0 .net "zero", 0 0, v0x1300e5100_0;  1 drivers
S_0x1300e5cb0 .scope module, "EX_ALU" "ALU" 11 39, 12 2 0, S_0x130089850;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "alu_in1";
    .port_info 1 /INPUT 32 "alu_in2";
    .port_info 2 /INPUT 4 "alu_type";
    .port_info 3 /OUTPUT 32 "alu_result";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "less_than";
v0x1300e59a0_0 .net "alu_in1", 31 0, L_0x130126b20;  alias, 1 drivers
v0x1300e5a30_0 .net "alu_in2", 31 0, L_0x130126cb0;  alias, 1 drivers
v0x1300e5380_0 .var "alu_result", 31 0;
v0x1300e5410_0 .net "alu_type", 3 0, L_0x130125890;  alias, 1 drivers
v0x1300e5070_0 .var "less_than", 0 0;
v0x1300e5100_0 .var "zero", 0 0;
E_0x1300a4560 .event edge, v0x1300e5410_0, v0x1300e59a0_0, v0x1300e5a30_0, v0x1300a23a0_0;
S_0x1300e4d60 .scope module, "EX_OP_SELECTOR" "OpSelector" 11 23, 13 3 0, S_0x130089850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "alu_src1";
    .port_info 1 /INPUT 1 "alu_src2";
    .port_info 2 /INPUT 32 "rs1_data";
    .port_info 3 /INPUT 32 "rs2_data";
    .port_info 4 /INPUT 32 "reg_write_data_mem";
    .port_info 5 /INPUT 32 "reg_write_data_wb";
    .port_info 6 /INPUT 2 "fwd_ex1";
    .port_info 7 /INPUT 2 "fwd_ex2";
    .port_info 8 /INPUT 32 "pc";
    .port_info 9 /INPUT 32 "imm";
    .port_info 10 /OUTPUT 32 "op1";
    .port_info 11 /OUTPUT 32 "op2";
    .port_info 12 /OUTPUT 32 "rs1_data_new";
    .port_info 13 /OUTPUT 32 "rs2_data_new";
L_0x130126890 .functor BUFZ 32, v0x1300c3240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130126980 .functor BUFZ 32, v0x1300ba370_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x128088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x130126a70 .functor XNOR 1, L_0x1301260f0, L_0x128088a78, C4<0>, C4<0>;
L_0x128088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x130126c00 .functor XNOR 1, L_0x130126640, L_0x128088ac0, C4<0>, C4<0>;
v0x1300b7060_0 .net/2u *"_ivl_10", 0 0, L_0x128088ac0;  1 drivers
v0x1300b70f0_0 .net *"_ivl_12", 0 0, L_0x130126c00;  1 drivers
v0x1300b4a70_0 .net/2u *"_ivl_4", 0 0, L_0x128088a78;  1 drivers
v0x1300b4b00_0 .net *"_ivl_6", 0 0, L_0x130126a70;  1 drivers
v0x1300f1f40_0 .net "alu_src1", 0 0, L_0x1301260f0;  alias, 1 drivers
v0x1300f1fd0_0 .net "alu_src2", 0 0, L_0x130126640;  alias, 1 drivers
v0x1300f0230_0 .net "data_op1", 31 0, v0x1300c3240_0;  1 drivers
v0x1300f02c0_0 .net "data_op2", 31 0, v0x1300ba370_0;  1 drivers
v0x1300f0350_0 .net "fwd_ex1", 1 0, v0x126f57200_0;  alias, 1 drivers
v0x13004b270_0 .net "fwd_ex2", 1 0, v0x126f2d060_0;  alias, 1 drivers
v0x13004b300_0 .net "imm", 31 0, L_0x130125070;  alias, 1 drivers
v0x13004b390_0 .net "op1", 31 0, L_0x130126b20;  alias, 1 drivers
v0x13005fc70_0 .net "op2", 31 0, L_0x130126cb0;  alias, 1 drivers
v0x13005fd00_0 .net "pc", 31 0, L_0x130124eb0;  alias, 1 drivers
v0x13005fd90_0 .net "reg_write_data_mem", 31 0, L_0x130128630;  alias, 1 drivers
v0x13005fe20_0 .net "reg_write_data_wb", 31 0, v0x13011cd70_0;  alias, 1 drivers
v0x1300c1580_0 .net "rs1_data", 31 0, L_0x130125150;  alias, 1 drivers
v0x1300c1710_0 .net "rs1_data_new", 31 0, L_0x130126890;  alias, 1 drivers
v0x1300befa0_0 .net "rs2_data", 31 0, L_0x130125290;  alias, 1 drivers
v0x1300bf030_0 .net "rs2_data_new", 31 0, L_0x130126980;  alias, 1 drivers
L_0x130126b20 .functor MUXZ 32, L_0x130124eb0, v0x1300c3240_0, L_0x130126a70, C4<>;
L_0x130126cb0 .functor MUXZ 32, L_0x130125070, v0x1300ba370_0, L_0x130126c00, C4<>;
S_0x1300c93d0 .scope module, "FWD_MUX_1" "FWD_MUX" 13 13, 14 2 0, S_0x1300e4d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1300c8770_0 .net "Data_EX", 31 0, L_0x130125150;  alias, 1 drivers
v0x1300c8800_0 .net "Data_MEM", 31 0, L_0x130128630;  alias, 1 drivers
v0x1300c31b0_0 .net "Data_WB", 31 0, v0x13011cd70_0;  alias, 1 drivers
v0x1300c3240_0 .var "Data_out", 31 0;
v0x1300c2010_0 .net "fwd_ex", 1 0, v0x126f57200_0;  alias, 1 drivers
E_0x13008fd20 .event edge, v0x1300c2010_0, v0x1300c8770_0, v0x1300c8800_0, v0x1300c31b0_0;
S_0x1300bfa30 .scope module, "FWD_MUX_2" "FWD_MUX" 13 14, 14 2 0, S_0x1300e4d60;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "Data_EX";
    .port_info 1 /INPUT 32 "Data_MEM";
    .port_info 2 /INPUT 32 "Data_WB";
    .port_info 3 /INPUT 2 "fwd_ex";
    .port_info 4 /OUTPUT 32 "Data_out";
v0x1300c20a0_0 .net "Data_EX", 31 0, L_0x130125290;  alias, 1 drivers
v0x1300bc950_0 .net "Data_MEM", 31 0, L_0x130128630;  alias, 1 drivers
v0x1300bc9e0_0 .net "Data_WB", 31 0, v0x13011cd70_0;  alias, 1 drivers
v0x1300ba370_0 .var "Data_out", 31 0;
v0x1300ba400_0 .net "fwd_ex", 1 0, v0x126f2d060_0;  alias, 1 drivers
E_0x1300daa40 .event edge, v0x1300ba400_0, v0x1300c20a0_0, v0x1300c8800_0, v0x1300c31b0_0;
S_0x126fc1200 .scope module, "forward_unit_ex" "Forward_Unit_Ex" 7 287, 15 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_ex";
    .port_info 2 /INPUT 5 "rs2_ex";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 5 "rd_wb";
    .port_info 5 /INPUT 1 "reg_write_wb";
    .port_info 6 /OUTPUT 2 "rs1_fwd_ex";
    .port_info 7 /OUTPUT 2 "rs2_fwd_ex";
v0x126fc1430_0 .net "rd_mem", 4 0, L_0x130127be0;  alias, 1 drivers
v0x126f56fc0_0 .net "rd_wb", 4 0, L_0x13012ee80;  alias, 1 drivers
v0x126f57050_0 .net "reg_write_mem", 0 0, L_0x1301277c0;  alias, 1 drivers
v0x126f570e0_0 .net "reg_write_wb", 0 0, L_0x13012efe0;  alias, 1 drivers
v0x126f57170_0 .net "rs1_ex", 4 0, L_0x130125550;  alias, 1 drivers
v0x126f57200_0 .var "rs1_fwd_ex", 1 0;
v0x126f2cfd0_0 .net "rs2_ex", 4 0, L_0x1301256f0;  alias, 1 drivers
v0x126f2d060_0 .var "rs2_fwd_ex", 1 0;
E_0x1300b6ff0/0 .event edge, v0x1300dcb80_0, v0x1300a1a80_0, v0x126f57170_0, v0x126f570e0_0;
E_0x1300b6ff0/1 .event edge, v0x126f56fc0_0, v0x126f2cfd0_0;
E_0x1300b6ff0 .event/or E_0x1300b6ff0/0, E_0x1300b6ff0/1;
S_0x126f2d0f0 .scope module, "forward_unit_id" "Forward_Unit_Id" 7 278, 16 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reg_write_mem";
    .port_info 1 /INPUT 5 "rs1_id";
    .port_info 2 /INPUT 5 "rs2_id";
    .port_info 3 /INPUT 5 "rd_mem";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 1 "jal_id";
    .port_info 6 /INPUT 1 "jalr_id";
    .port_info 7 /OUTPUT 2 "rs1_fwd_id";
    .port_info 8 /OUTPUT 2 "rs2_fwd_id";
v0x126f058a0_0 .net "branch_id", 0 0, L_0x130124ad0;  alias, 1 drivers
v0x126f05930_0 .net "jal_id", 0 0, L_0x130124bc0;  alias, 1 drivers
v0x126f059c0_0 .net "jalr_id", 0 0, L_0x130124c80;  alias, 1 drivers
v0x126f48340_0 .net "rd_mem", 4 0, L_0x130127be0;  alias, 1 drivers
v0x126f483d0_0 .net "reg_write_mem", 0 0, L_0x1301277c0;  alias, 1 drivers
v0x126f48460_0 .var "rs1_fwd_id", 1 0;
v0x126f484f0_0 .net "rs1_id", 4 0, L_0x130122680;  alias, 1 drivers
v0x126f48580_0 .var "rs2_fwd_id", 1 0;
v0x126fcc160_0 .net "rs2_id", 4 0, L_0x130122700;  alias, 1 drivers
E_0x1300ab360/0 .event edge, v0x1300dcb80_0, v0x126f058a0_0, v0x1300a1a80_0, v0x126f484f0_0;
E_0x1300ab360/1 .event edge, v0x126f059c0_0, v0x126fcc160_0;
E_0x1300ab360 .event/or E_0x1300ab360/0, E_0x1300ab360/1;
S_0x126fcc1f0 .scope module, "hazard_detect_unit" "Hazard_Detect_Unit" 7 261, 17 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "pc_src_id";
    .port_info 2 /INPUT 1 "jal_id";
    .port_info 3 /INPUT 1 "jalr_id";
    .port_info 4 /INPUT 1 "branch_id";
    .port_info 5 /INPUT 5 "rs1_id";
    .port_info 6 /INPUT 5 "rs2_id";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 5 "rd_ex";
    .port_info 9 /INPUT 1 "mem_read_ex";
    .port_info 10 /INPUT 1 "mem_read_mem";
    .port_info 11 /INPUT 1 "reg_write_ex";
    .port_info 12 /INPUT 1 "mem_read_id";
    .port_info 13 /INPUT 1 "miss";
    .port_info 14 /OUTPUT 1 "stall_if";
    .port_info 15 /OUTPUT 1 "bubble_if";
    .port_info 16 /OUTPUT 1 "stall_id";
    .port_info 17 /OUTPUT 1 "bubble_id";
    .port_info 18 /OUTPUT 1 "stall_ex";
    .port_info 19 /OUTPUT 1 "bubble_ex";
    .port_info 20 /OUTPUT 1 "stall_mem";
    .port_info 21 /OUTPUT 1 "bubble_mem";
    .port_info 22 /OUTPUT 1 "stall_wb";
    .port_info 23 /OUTPUT 1 "bubble_wb";
L_0x13012f090 .functor OR 1, L_0x130124ad0, L_0x130124c80, C4<0>, C4<0>;
L_0x13012f3c0 .functor OR 1, L_0x13012f140, L_0x13012f200, C4<0>, C4<0>;
L_0x13012f470 .functor AND 1, L_0x130125e10, L_0x13012f3c0, C4<1>, C4<1>;
L_0x13012f860 .functor OR 1, L_0x13012f520, L_0x13012f6c0, C4<0>, C4<0>;
L_0x13012f8d0 .functor AND 1, L_0x130127920, L_0x13012f860, C4<1>, C4<1>;
L_0x13012f9b0 .functor OR 1, L_0x13012f470, L_0x13012f8d0, C4<0>, C4<0>;
L_0x13012faa0 .functor AND 1, L_0x13012f090, L_0x13012f9b0, C4<1>, C4<1>;
L_0x13012fbd0 .functor OR 1, L_0x130124ad0, L_0x130124c80, C4<0>, C4<0>;
L_0x130110e30 .functor OR 1, L_0x13012fbd0, L_0x130124bc0, C4<0>, C4<0>;
L_0x13012fe90 .functor OR 1, L_0x13012faa0, L_0x13012da50, C4<0>, C4<0>;
L_0x130130000 .functor OR 1, L_0x13012faa0, L_0x13012da50, C4<0>, C4<0>;
L_0x1301300d0 .functor BUFZ 1, L_0x13012da50, C4<0>, C4<0>, C4<0>;
L_0x130130140 .functor BUFZ 1, L_0x13012da50, C4<0>, C4<0>, C4<0>;
L_0x130130220 .functor BUFZ 1, L_0x13012da50, C4<0>, C4<0>, C4<0>;
L_0x130130390 .functor BUFZ 1, L_0x130110e30, C4<0>, C4<0>, C4<0>;
L_0x1301301b0 .functor BUFZ 1, L_0x13012faa0, C4<0>, C4<0>, C4<0>;
v0x126f50cd0_0 .net *"_ivl_1", 0 0, L_0x13012f090;  1 drivers
v0x126f0f5f0_0 .net *"_ivl_10", 0 0, L_0x13012f520;  1 drivers
v0x126f0f680_0 .net *"_ivl_12", 0 0, L_0x13012f6c0;  1 drivers
v0x126f0f710_0 .net *"_ivl_15", 0 0, L_0x13012f860;  1 drivers
v0x126f0f7a0_0 .net *"_ivl_17", 0 0, L_0x13012f8d0;  1 drivers
v0x126f0f830_0 .net *"_ivl_19", 0 0, L_0x13012f9b0;  1 drivers
v0x126f093e0_0 .net *"_ivl_2", 0 0, L_0x13012f140;  1 drivers
v0x126f09470_0 .net *"_ivl_23", 0 0, L_0x13012fbd0;  1 drivers
v0x126f09500_0 .net *"_ivl_4", 0 0, L_0x13012f200;  1 drivers
v0x126f09590_0 .net *"_ivl_7", 0 0, L_0x13012f3c0;  1 drivers
v0x126f09620_0 .net *"_ivl_9", 0 0, L_0x13012f470;  1 drivers
v0x126f59d30_0 .net "branch_id", 0 0, L_0x130124ad0;  alias, 1 drivers
v0x126f59dc0_0 .net "bubble", 0 0, L_0x130110e30;  1 drivers
v0x126f59e50_0 .net "bubble_ex", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x126f59ee0_0 .net "bubble_id", 0 0, L_0x130130390;  alias, 1 drivers
v0x126f59f70_0 .net "bubble_if", 0 0, L_0x128089b10;  alias, 1 drivers
v0x126f353e0_0 .net "bubble_mem", 0 0, L_0x128089b58;  alias, 1 drivers
v0x126f35570_0 .net "bubble_wb", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x126f35600_0 .net "jal_id", 0 0, L_0x130124bc0;  alias, 1 drivers
v0x126f31fc0_0 .net "jalr_id", 0 0, L_0x130124c80;  alias, 1 drivers
v0x126f32050_0 .net "mem_read_ex", 0 0, L_0x1301264e0;  alias, 1 drivers
v0x126f320e0_0 .net "mem_read_id", 0 0, v0x13010bcf0_0;  alias, 1 drivers
v0x126f32170_0 .net "mem_read_mem", 0 0, L_0x130127920;  alias, 1 drivers
v0x126f32200_0 .net "miss", 0 0, L_0x13012da50;  alias, 1 drivers
v0x126f7ca10_0 .net "pc_src_id", 0 0, v0x13010ec60_0;  alias, 1 drivers
v0x126f7caa0_0 .net "rd_ex", 4 0, L_0x1301253f0;  alias, 1 drivers
v0x126f7cb30_0 .net "rd_mem", 4 0, L_0x130127be0;  alias, 1 drivers
v0x126f7cbc0_0 .net "reg_write_ex", 0 0, L_0x130125e10;  alias, 1 drivers
v0x126f7cc50_0 .net "rs1_id", 4 0, L_0x130122680;  alias, 1 drivers
v0x126f76e50_0 .net "rs2_id", 4 0, L_0x130122700;  alias, 1 drivers
v0x126f76ee0_0 .net "rst", 0 0, v0x130121f30_0;  alias, 1 drivers
v0x126f76f70_0 .net "stall", 0 0, L_0x13012faa0;  1 drivers
v0x126f77000_0 .net "stall_ex", 0 0, L_0x1301300d0;  alias, 1 drivers
v0x126f77090_0 .net "stall_id", 0 0, L_0x130130000;  alias, 1 drivers
v0x126f35470_0 .net "stall_if", 0 0, L_0x13012fe90;  alias, 1 drivers
v0x126f79d10_0 .net "stall_mem", 0 0, L_0x130130140;  alias, 1 drivers
v0x126f46540_0 .net "stall_wb", 0 0, L_0x130130220;  alias, 1 drivers
L_0x13012f140 .cmp/eq 5, L_0x1301253f0, L_0x130122680;
L_0x13012f200 .cmp/eq 5, L_0x1301253f0, L_0x130122700;
L_0x13012f520 .cmp/eq 5, L_0x130127be0, L_0x130122680;
L_0x13012f6c0 .cmp/eq 5, L_0x130127be0, L_0x130122700;
S_0x126f46690 .scope module, "id_ex" "ID_EX" 7 114, 18 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_id";
    .port_info 2 /INPUT 32 "pc_plus4_id";
    .port_info 3 /INPUT 32 "imm_id";
    .port_info 4 /INPUT 32 "rs1_data_id";
    .port_info 5 /INPUT 32 "rs2_data_id";
    .port_info 6 /INPUT 1 "branch_id";
    .port_info 7 /INPUT 1 "jal_id";
    .port_info 8 /INPUT 1 "jalr_id";
    .port_info 9 /INPUT 1 "mem_read_id";
    .port_info 10 /INPUT 1 "mem_write_id";
    .port_info 11 /INPUT 1 "reg_write_id";
    .port_info 12 /INPUT 2 "reg_src_id";
    .port_info 13 /INPUT 1 "alu_src1_id";
    .port_info 14 /INPUT 1 "alu_src2_id";
    .port_info 15 /INPUT 3 "instr_funct3_id";
    .port_info 16 /INPUT 4 "alu_type_id";
    .port_info 17 /INPUT 5 "rd_id";
    .port_info 18 /INPUT 5 "rs1_id";
    .port_info 19 /INPUT 5 "rs2_id";
    .port_info 20 /INPUT 1 "stall_ex";
    .port_info 21 /INPUT 1 "bubble_ex";
    .port_info 22 /OUTPUT 1 "mem_read_ex";
    .port_info 23 /OUTPUT 1 "mem_write_ex";
    .port_info 24 /OUTPUT 1 "reg_write_ex";
    .port_info 25 /OUTPUT 1 "alu_src1_ex";
    .port_info 26 /OUTPUT 1 "alu_src2_ex";
    .port_info 27 /OUTPUT 32 "pc_plus4_ex";
    .port_info 28 /OUTPUT 32 "pc_ex";
    .port_info 29 /OUTPUT 32 "imm_ex";
    .port_info 30 /OUTPUT 32 "rs1_data_ex";
    .port_info 31 /OUTPUT 32 "rs2_data_ex";
    .port_info 32 /OUTPUT 2 "reg_src_ex";
    .port_info 33 /OUTPUT 3 "instr_funct3_ex";
    .port_info 34 /OUTPUT 4 "alu_type_ex";
    .port_info 35 /OUTPUT 5 "rd_ex";
    .port_info 36 /OUTPUT 5 "rs1_ex";
    .port_info 37 /OUTPUT 5 "rs2_ex";
v0x130108340_0 .net "alu_src1_ex", 0 0, L_0x1301260f0;  alias, 1 drivers
v0x1301083d0_0 .net "alu_src1_id", 0 0, v0x13010acb0_0;  alias, 1 drivers
v0x130108460_0 .net "alu_src2_ex", 0 0, L_0x130126640;  alias, 1 drivers
v0x130108510_0 .net "alu_src2_id", 0 0, v0x13010ada0_0;  alias, 1 drivers
v0x1301085c0_0 .net "alu_type_ex", 3 0, L_0x130125890;  alias, 1 drivers
v0x130108690_0 .net "alu_type_id", 3 0, v0x13010ae70_0;  alias, 1 drivers
v0x130108720_0 .net "branch_ex", 0 0, L_0x1301263a0;  1 drivers
v0x1301087b0_0 .net "branch_id", 0 0, L_0x130124ad0;  alias, 1 drivers
v0x130108840_0 .net "bubble_ex", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x130108950_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1301089e0_0 .net "imm_ex", 31 0, L_0x130125070;  alias, 1 drivers
v0x130108a70_0 .net "imm_id", 31 0, v0x13010dc90_0;  alias, 1 drivers
v0x130108b20_0 .net "instr_funct3_ex", 2 0, L_0x1301259f0;  alias, 1 drivers
v0x130108bb0_0 .net "instr_funct3_id", 2 0, L_0x130124cf0;  alias, 1 drivers
v0x130108c40_0 .net "jal_ex", 0 0, L_0x1301267a0;  1 drivers
v0x130108cd0_0 .net "jal_id", 0 0, L_0x130124bc0;  alias, 1 drivers
v0x130108d60_0 .net "jalr_ex", 0 0, L_0x130125f70;  1 drivers
v0x130108f10_0 .net "jalr_id", 0 0, L_0x130124c80;  alias, 1 drivers
v0x130108fa0_0 .net "mem_read_ex", 0 0, L_0x1301264e0;  alias, 1 drivers
v0x130109030_0 .net "mem_read_id", 0 0, v0x13010bcf0_0;  alias, 1 drivers
v0x1301090c0_0 .net "mem_write_ex", 0 0, L_0x130125cb0;  alias, 1 drivers
v0x130109150_0 .net "mem_write_id", 0 0, v0x13010be00_0;  alias, 1 drivers
v0x1301091e0_0 .net "pc_ex", 31 0, L_0x130124eb0;  alias, 1 drivers
v0x130109270_0 .net "pc_id", 31 0, L_0x130122360;  alias, 1 drivers
v0x130109320_0 .net "pc_plus4_ex", 31 0, L_0x130124f90;  alias, 1 drivers
v0x1301093b0_0 .net "pc_plus4_id", 31 0, L_0x1301224e0;  alias, 1 drivers
v0x130109460_0 .net "rd_ex", 4 0, L_0x1301253f0;  alias, 1 drivers
v0x130109570_0 .net "rd_id", 4 0, L_0x130122590;  alias, 1 drivers
v0x130109620_0 .net "reg_src_ex", 1 0, L_0x130125b50;  alias, 1 drivers
v0x1301096b0_0 .net "reg_src_id", 1 0, v0x13010bf20_0;  alias, 1 drivers
v0x130109740_0 .net "reg_write_ex", 0 0, L_0x130125e10;  alias, 1 drivers
v0x130109850_0 .net "reg_write_id", 0 0, v0x13010c090_0;  alias, 1 drivers
v0x130109900_0 .net "rs1_data_ex", 31 0, L_0x130125150;  alias, 1 drivers
v0x130109b90_0 .net "rs1_data_id", 31 0, L_0x1301248f0;  alias, 1 drivers
v0x130109c20_0 .net "rs1_ex", 4 0, L_0x130125550;  alias, 1 drivers
v0x130109cb0_0 .net "rs1_id", 4 0, L_0x130122680;  alias, 1 drivers
v0x130109d40_0 .net "rs2_data_ex", 31 0, L_0x130125290;  alias, 1 drivers
v0x130109dd0_0 .net "rs2_data_id", 31 0, L_0x1301249e0;  alias, 1 drivers
v0x130109e60_0 .net "rs2_ex", 4 0, L_0x1301256f0;  alias, 1 drivers
v0x130109ef0_0 .net "rs2_id", 4 0, L_0x130122700;  alias, 1 drivers
v0x130109f90_0 .net "stall_ex", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x126f4c2e0 .scope module, "ID_EX_alu_src1" "PipeDff" 18 41, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x126f46800 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1301260f0 .functor BUFZ 1, v0x126f18420_0, C4<0>, C4<0>, C4<0>;
v0x126f82020_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x126f820b0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126f82140_0 .net "data_in", 0 0, v0x13010acb0_0;  alias, 1 drivers
v0x126f821d0_0 .net "data_out", 0 0, L_0x1301260f0;  alias, 1 drivers
v0x126f82260_0 .net "data_out_wire", 0 0, v0x126f18420_0;  1 drivers
v0x126f18420_0 .var "data_reg", 0 0;
L_0x128088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f184b0_0 .net "default_val", 0 0, L_0x128088910;  1 drivers
v0x126f18540_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x126f07e60 .scope module, "ID_EX_alu_src2" "PipeDff" 18 44, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13009d160 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x130126640 .functor BUFZ 1, v0x126f400e0_0, C4<0>, C4<0>, C4<0>;
v0x126f18660_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x126f07fd0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126f23f60_0 .net "data_in", 0 0, v0x13010ada0_0;  alias, 1 drivers
v0x126f08060_0 .net "data_out", 0 0, L_0x130126640;  alias, 1 drivers
v0x1300f0500_0 .net "data_out_wire", 0 0, v0x126f400e0_0;  1 drivers
v0x126f400e0_0 .var "data_reg", 0 0;
L_0x1280889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f40170_0 .net "default_val", 0 0, L_0x1280889e8;  1 drivers
v0x126f40200_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x126fbdb80 .scope module, "ID_EX_alu_type" "PipeDff" 18 33, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 4 "default_val";
    .port_info 4 /INPUT 4 "data_in";
    .port_info 5 /OUTPUT 4 "data_out";
P_0x130096240 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000100>;
L_0x130125890 .functor BUFZ 4, v0x126fdf190_0, C4<0000>, C4<0000>, C4<0000>;
v0x126f40320_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x126fbdcf0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126fbdd80_0 .net "data_in", 3 0, v0x13010ae70_0;  alias, 1 drivers
v0x126fbde10_0 .net "data_out", 3 0, L_0x130125890;  alias, 1 drivers
v0x126fdf100_0 .net "data_out_wire", 3 0, v0x126fdf190_0;  1 drivers
v0x126fdf190_0 .var "data_reg", 3 0;
L_0x128088760 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x126fdf220_0 .net "default_val", 3 0, L_0x128088760;  1 drivers
v0x126fdf2b0_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x126f714b0 .scope module, "ID_EX_branch" "PipeDff" 18 42, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x130084fe0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1301263a0 .functor BUFZ 1, v0x126f5c770_0, C4<0>, C4<0>, C4<0>;
v0x126f71620_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x126f716b0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126f71740_0 .net "data_in", 0 0, L_0x130124ad0;  alias, 1 drivers
v0x126f5c650_0 .net "data_out", 0 0, L_0x1301263a0;  alias, 1 drivers
v0x126f5c6e0_0 .net "data_out_wire", 0 0, v0x126f5c770_0;  1 drivers
v0x126f5c770_0 .var "data_reg", 0 0;
L_0x128088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x126f5c800_0 .net "default_val", 0 0, L_0x128088958;  1 drivers
v0x126f5c890_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x126fe2460 .scope module, "ID_EX_imm" "PipeDff" 18 25, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1300134e0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130125070 .functor BUFZ 32, v0x126f69570_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x126fe2660_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x126fe26f0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126f693c0_0 .net "data_in", 31 0, v0x13010dc90_0;  alias, 1 drivers
v0x126f69450_0 .net "data_out", 31 0, L_0x130125070;  alias, 1 drivers
v0x126f694e0_0 .net "data_out_wire", 31 0, v0x126f69570_0;  1 drivers
v0x126f69570_0 .var "data_reg", 31 0;
L_0x1280885b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x126f69600_0 .net "default_val", 31 0, L_0x1280885b0;  1 drivers
v0x1300fca40_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300fcad0 .scope module, "ID_EX_instr_funct3" "PipeDff" 18 34, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 3 "default_val";
    .port_info 4 /INPUT 3 "data_in";
    .port_info 5 /OUTPUT 3 "data_out";
P_0x1300d9680 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000011>;
L_0x1301259f0 .functor BUFZ 3, v0x1300fcfa0_0, C4<000>, C4<000>, C4<000>;
v0x1300fccd0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fcd60_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300fcdf0_0 .net "data_in", 2 0, L_0x130124cf0;  alias, 1 drivers
v0x1300fce80_0 .net "data_out", 2 0, L_0x1301259f0;  alias, 1 drivers
v0x1300fcf10_0 .net "data_out_wire", 2 0, v0x1300fcfa0_0;  1 drivers
v0x1300fcfa0_0 .var "data_reg", 2 0;
L_0x1280887a8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1300fd030_0 .net "default_val", 2 0, L_0x1280887a8;  1 drivers
v0x1300fd0c0_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300fd150 .scope module, "ID_EX_jal" "PipeDff" 18 45, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1300a5f50 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1301267a0 .functor BUFZ 1, v0x1300fd620_0, C4<0>, C4<0>, C4<0>;
v0x1300fd350_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fd3e0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300fd470_0 .net "data_in", 0 0, L_0x130124bc0;  alias, 1 drivers
v0x1300fd500_0 .net "data_out", 0 0, L_0x1301267a0;  alias, 1 drivers
v0x1300fd590_0 .net "data_out_wire", 0 0, v0x1300fd620_0;  1 drivers
v0x1300fd620_0 .var "data_reg", 0 0;
L_0x128088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300fd6b0_0 .net "default_val", 0 0, L_0x128088a30;  1 drivers
v0x1300fd740_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300fd7d0 .scope module, "ID_EX_jalr" "PipeDff" 18 40, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1300ad580 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x130125f70 .functor BUFZ 1, v0x1300fdda0_0, C4<0>, C4<0>, C4<0>;
v0x1300fd9d0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fdb60_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300fdbf0_0 .net "data_in", 0 0, L_0x130124c80;  alias, 1 drivers
v0x1300fdc80_0 .net "data_out", 0 0, L_0x130125f70;  alias, 1 drivers
v0x1300fdd10_0 .net "data_out_wire", 0 0, v0x1300fdda0_0;  1 drivers
v0x1300fdda0_0 .var "data_reg", 0 0;
L_0x1280888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300fde30_0 .net "default_val", 0 0, L_0x1280888c8;  1 drivers
v0x1300fdec0_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300fe0b0 .scope module, "ID_EX_mem_read" "PipeDff" 18 43, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1300f0590 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x1301264e0 .functor BUFZ 1, v0x1300fe6e0_0, C4<0>, C4<0>, C4<0>;
v0x1300fe3f0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fe480_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300fe520_0 .net "data_in", 0 0, v0x13010bcf0_0;  alias, 1 drivers
v0x1300fe5b0_0 .net "data_out", 0 0, L_0x1301264e0;  alias, 1 drivers
v0x1300fe640_0 .net "data_out_wire", 0 0, v0x1300fe6e0_0;  1 drivers
v0x1300fe6e0_0 .var "data_reg", 0 0;
L_0x1280889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300fe790_0 .net "default_val", 0 0, L_0x1280889a0;  1 drivers
v0x1300fe840_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300fe960 .scope module, "ID_EX_mem_write" "PipeDff" 18 38, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x1300feb20 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x130125cb0 .functor BUFZ 1, v0x1300fefe0_0, C4<0>, C4<0>, C4<0>;
v0x1300fecb0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fed50_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300fedf0_0 .net "data_in", 0 0, v0x13010be00_0;  alias, 1 drivers
v0x1300fee80_0 .net "data_out", 0 0, L_0x130125cb0;  alias, 1 drivers
v0x1300fef10_0 .net "data_out_wire", 0 0, v0x1300fefe0_0;  1 drivers
v0x1300fefe0_0 .var "data_reg", 0 0;
L_0x128088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1300ff080_0 .net "default_val", 0 0, L_0x128088838;  1 drivers
v0x1300ff130_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300ff250 .scope module, "ID_EX_pc" "PipeDff" 18 23, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1300ff410 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130124eb0 .functor BUFZ 32, v0x1300ff8d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300ff5a0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300ff640_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1300ff6e0_0 .net "data_in", 31 0, L_0x130122360;  alias, 1 drivers
v0x1300ff770_0 .net "data_out", 31 0, L_0x130124eb0;  alias, 1 drivers
v0x1300ff800_0 .net "data_out_wire", 31 0, v0x1300ff8d0_0;  1 drivers
v0x1300ff8d0_0 .var "data_reg", 31 0;
L_0x128088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1300ff970_0 .net "default_val", 31 0, L_0x128088520;  1 drivers
v0x1300ffa20_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1300ffb40 .scope module, "ID_EX_pc_plus4" "PipeDff" 18 24, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1300ffd00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130124f90 .functor BUFZ 32, v0x130104230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1300ffe90_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fff30_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130104080_0 .net "data_in", 31 0, L_0x1301224e0;  alias, 1 drivers
v0x130104110_0 .net "data_out", 31 0, L_0x130124f90;  alias, 1 drivers
v0x1301041a0_0 .net "data_out_wire", 31 0, v0x130104230_0;  1 drivers
v0x130104230_0 .var "data_reg", 31 0;
L_0x128088568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1301042e0_0 .net "default_val", 31 0, L_0x128088568;  1 drivers
v0x130104390_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x1301044b0 .scope module, "ID_EX_rd" "PipeDff" 18 29, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x130104670 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x1301253f0 .functor BUFZ 5, v0x130104b00_0, C4<00000>, C4<00000>, C4<00000>;
v0x130104800_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1301048a0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130104940_0 .net "data_in", 4 0, L_0x130122590;  alias, 1 drivers
v0x1301049d0_0 .net "data_out", 4 0, L_0x1301253f0;  alias, 1 drivers
v0x130104a60_0 .net "data_out_wire", 4 0, v0x130104b00_0;  1 drivers
v0x130104b00_0 .var "data_reg", 4 0;
L_0x128088688 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x130104bb0_0 .net "default_val", 4 0, L_0x128088688;  1 drivers
v0x130104c60_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x130104d80 .scope module, "ID_EX_reg_src" "PipeDff" 18 35, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x130104f40 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x130125b50 .functor BUFZ 2, v0x130105400_0, C4<00>, C4<00>, C4<00>;
v0x1301050d0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x130105170_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130105210_0 .net "data_in", 1 0, v0x13010bf20_0;  alias, 1 drivers
v0x1301052a0_0 .net "data_out", 1 0, L_0x130125b50;  alias, 1 drivers
v0x130105330_0 .net "data_out_wire", 1 0, v0x130105400_0;  1 drivers
v0x130105400_0 .var "data_reg", 1 0;
L_0x1280887f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1301054a0_0 .net "default_val", 1 0, L_0x1280887f0;  1 drivers
v0x130105550_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x130105670 .scope module, "ID_EX_reg_write" "PipeDff" 18 39, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x130105830 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x130125e10 .functor BUFZ 1, v0x130105cc0_0, C4<0>, C4<0>, C4<0>;
v0x1301059c0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x130105a60_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130105b00_0 .net "data_in", 0 0, v0x13010c090_0;  alias, 1 drivers
v0x130105b90_0 .net "data_out", 0 0, L_0x130125e10;  alias, 1 drivers
v0x130105c20_0 .net "data_out_wire", 0 0, v0x130105cc0_0;  1 drivers
v0x130105cc0_0 .var "data_reg", 0 0;
L_0x128088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x130105d70_0 .net "default_val", 0 0, L_0x128088880;  1 drivers
v0x130105e20_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x130105f40 .scope module, "ID_EX_rs1" "PipeDff" 18 30, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x130106100 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x130125550 .functor BUFZ 5, v0x1301066e0_0, C4<00000>, C4<00000>, C4<00000>;
v0x130106290_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x1300fda60_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130106530_0 .net "data_in", 4 0, L_0x130122680;  alias, 1 drivers
v0x1301065c0_0 .net "data_out", 4 0, L_0x130125550;  alias, 1 drivers
v0x130106650_0 .net "data_out_wire", 4 0, v0x1301066e0_0;  1 drivers
v0x1301066e0_0 .var "data_reg", 4 0;
L_0x1280886d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x130106770_0 .net "default_val", 4 0, L_0x1280886d0;  1 drivers
v0x130106810_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x130106aa0 .scope module, "ID_EX_rs1_data" "PipeDff" 18 26, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130106d10 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130125150 .functor BUFZ 32, v0x130107100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130106e20_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x130106eb0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130106f40_0 .net "data_in", 31 0, L_0x1301248f0;  alias, 1 drivers
v0x130106fd0_0 .net "data_out", 31 0, L_0x130125150;  alias, 1 drivers
v0x130107060_0 .net "data_out_wire", 31 0, v0x130107100_0;  1 drivers
v0x130107100_0 .var "data_reg", 31 0;
L_0x1280885f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1301071b0_0 .net "default_val", 31 0, L_0x1280885f8;  1 drivers
v0x130107260_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x130107380 .scope module, "ID_EX_rs2" "PipeDff" 18 31, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x130107540 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x1301256f0 .functor BUFZ 5, v0x130107810_0, C4<00000>, C4<00000>, C4<00000>;
v0x1301076d0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x130107770_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x126f23d60_0 .net "data_in", 4 0, L_0x130122700;  alias, 1 drivers
v0x126f23df0_0 .net "data_out", 4 0, L_0x1301256f0;  alias, 1 drivers
v0x126f23e80_0 .net "data_out_wire", 4 0, v0x130107810_0;  1 drivers
v0x130107810_0 .var "data_reg", 4 0;
L_0x128088718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x1301078a0_0 .net "default_val", 4 0, L_0x128088718;  1 drivers
v0x130107950_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x130107a70 .scope module, "ID_EX_rs2_data" "PipeDff" 18 27, 10 1 0, S_0x126f46690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130107c30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130125290 .functor BUFZ 32, v0x1301080c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130107dc0_0 .net "bubble", 0 0, L_0x1301301b0;  alias, 1 drivers
v0x130107e60_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130107f00_0 .net "data_in", 31 0, L_0x1301249e0;  alias, 1 drivers
v0x130107f90_0 .net "data_out", 31 0, L_0x130125290;  alias, 1 drivers
v0x130108020_0 .net "data_out_wire", 31 0, v0x1301080c0_0;  1 drivers
v0x1301080c0_0 .var "data_reg", 31 0;
L_0x128088640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130108170_0 .net "default_val", 31 0, L_0x128088640;  1 drivers
v0x130108220_0 .net "stall", 0 0, L_0x1301300d0;  alias, 1 drivers
S_0x13010a3b0 .scope module, "id_module" "ID_MODULE" 7 74, 19 7 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "reg_write_in";
    .port_info 5 /INPUT 32 "reg_write_data_mem";
    .port_info 6 /INPUT 32 "reg_write_data_wb";
    .port_info 7 /INPUT 2 "rs1_fwd_id";
    .port_info 8 /INPUT 2 "rs2_fwd_id";
    .port_info 9 /INPUT 5 "rd_wb";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 2 "reg_src";
    .port_info 12 /OUTPUT 1 "alu_src1";
    .port_info 13 /OUTPUT 1 "alu_src2";
    .port_info 14 /OUTPUT 1 "mem_read";
    .port_info 15 /OUTPUT 1 "mem_write";
    .port_info 16 /OUTPUT 1 "reg_write_out";
    .port_info 17 /OUTPUT 32 "rs1_data";
    .port_info 18 /OUTPUT 32 "rs2_data";
    .port_info 19 /OUTPUT 32 "imm";
    .port_info 20 /OUTPUT 32 "new_pc";
    .port_info 21 /OUTPUT 3 "branch_type";
    .port_info 22 /OUTPUT 3 "load_type";
    .port_info 23 /OUTPUT 3 "store_type";
    .port_info 24 /OUTPUT 3 "instr_funct3";
    .port_info 25 /OUTPUT 4 "alu_type";
    .port_info 26 /OUTPUT 5 "rd";
    .port_info 27 /OUTPUT 5 "rs1";
    .port_info 28 /OUTPUT 5 "rs2";
    .port_info 29 /OUTPUT 1 "branch";
    .port_info 30 /OUTPUT 1 "jal";
    .port_info 31 /OUTPUT 1 "jalr";
L_0x130122590 .functor BUFZ 5, v0x13010c000_0, C4<00000>, C4<00000>, C4<00000>;
L_0x130122680 .functor BUFZ 5, v0x13010c160_0, C4<00000>, C4<00000>, C4<00000>;
L_0x130122700 .functor BUFZ 5, v0x13010c1f0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x130122900 .functor OR 1, L_0x13012efe0, L_0x1301227e0, C4<0>, C4<0>;
L_0x130122b10 .functor OR 1, L_0x130122900, L_0x1301229d0, C4<0>, C4<0>;
L_0x1301248f0 .functor BUFZ 32, L_0x130123600, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1301249e0 .functor BUFZ 32, L_0x130123b90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130124ad0 .functor BUFZ 1, v0x13010b750_0, C4<0>, C4<0>, C4<0>;
L_0x130124bc0 .functor BUFZ 1, v0x13010bb00_0, C4<0>, C4<0>, C4<0>;
L_0x130124c80 .functor BUFZ 1, v0x13010bba0_0, C4<0>, C4<0>, C4<0>;
L_0x130124cf0 .functor BUFZ 3, v0x13010ba20_0, C4<000>, C4<000>, C4<000>;
v0x130110560_0 .net "R_Addr1", 4 0, v0x13010c160_0;  1 drivers
v0x130110610_0 .net "R_Addr2", 4 0, v0x13010c1f0_0;  1 drivers
v0x1301106f0_0 .net "W_Addr", 4 0, v0x13010c000_0;  1 drivers
v0x130110780_0 .net *"_ivl_11", 0 0, L_0x130122900;  1 drivers
L_0x128088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x130110810_0 .net/2u *"_ivl_12", 1 0, L_0x128088178;  1 drivers
v0x130110900_0 .net *"_ivl_14", 0 0, L_0x1301229d0;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1301109a0_0 .net/2u *"_ivl_6", 1 0, L_0x128088130;  1 drivers
v0x130110a50_0 .net *"_ivl_8", 0 0, L_0x1301227e0;  1 drivers
v0x130110af0_0 .net "alu_src1", 0 0, v0x13010acb0_0;  alias, 1 drivers
v0x130110c00_0 .net "alu_src2", 0 0, v0x13010ada0_0;  alias, 1 drivers
v0x130110c90_0 .net "alu_type", 3 0, v0x13010ae70_0;  alias, 1 drivers
v0x130110da0_0 .net "branch", 0 0, L_0x130124ad0;  alias, 1 drivers
v0x130110eb0_0 .net "branch_inn", 0 0, v0x13010b750_0;  1 drivers
v0x130110f40_0 .net "branch_type", 2 0, L_0x130122c70;  1 drivers
v0x130110fd0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130111060_0 .net "funct3_inn", 2 0, v0x13010ba20_0;  1 drivers
v0x1301110f0_0 .net "imm", 31 0, v0x13010dc90_0;  alias, 1 drivers
v0x130111280_0 .net "instr", 31 0, L_0x130122220;  alias, 1 drivers
v0x130111310_0 .net "instr_funct3", 2 0, L_0x130124cf0;  alias, 1 drivers
v0x1301113e0_0 .net "jal", 0 0, L_0x130124bc0;  alias, 1 drivers
v0x130111470_0 .net "jal_inn", 0 0, v0x13010bb00_0;  1 drivers
v0x130111500_0 .net "jalr", 0 0, L_0x130124c80;  alias, 1 drivers
v0x130111610_0 .net "jalr_inn", 0 0, v0x13010bba0_0;  1 drivers
v0x1301116a0_0 .net "less_than", 0 0, L_0x1301247d0;  1 drivers
v0x130111770_0 .net "load_type", 2 0, L_0x130122ce0;  1 drivers
v0x130111800_0 .net "mem_read", 0 0, v0x13010bcf0_0;  alias, 1 drivers
v0x130111910_0 .net "mem_write", 0 0, v0x13010be00_0;  alias, 1 drivers
v0x1301119a0_0 .net "new_pc", 31 0, v0x13010e940_0;  alias, 1 drivers
v0x130111a30_0 .net "pc", 31 0, L_0x130122360;  alias, 1 drivers
v0x130111ac0_0 .net "pc_plus4", 31 0, L_0x1301224e0;  alias, 1 drivers
v0x130111b50_0 .net "pc_src", 0 0, v0x13010ec60_0;  alias, 1 drivers
v0x130111be0_0 .net "rd", 4 0, L_0x130122590;  alias, 1 drivers
v0x130111cb0_0 .net "rd_wb", 4 0, L_0x13012ee80;  alias, 1 drivers
v0x1301111c0_0 .net "reg_src", 1 0, v0x13010bf20_0;  alias, 1 drivers
v0x130111f40_0 .net "reg_write_data_mem", 31 0, L_0x130128630;  alias, 1 drivers
v0x130111fd0_0 .net "reg_write_data_wb", 31 0, v0x13011cd70_0;  alias, 1 drivers
v0x130112060_0 .net "reg_write_enable", 0 0, L_0x130122b10;  1 drivers
v0x1301120f0_0 .net "reg_write_in", 0 0, L_0x13012efe0;  alias, 1 drivers
v0x130112180_0 .net "reg_write_out", 0 0, v0x13010c090_0;  alias, 1 drivers
v0x130112210_0 .net "rs1", 4 0, L_0x130122680;  alias, 1 drivers
v0x130112320_0 .net "rs1_data", 31 0, L_0x1301248f0;  alias, 1 drivers
v0x1301123b0_0 .net "rs1_data_new", 31 0, L_0x130123dd0;  1 drivers
v0x130112440_0 .net "rs1_data_old", 31 0, L_0x130123600;  1 drivers
v0x130112510_0 .net "rs1_fwd_id", 1 0, v0x126f48460_0;  alias, 1 drivers
v0x1301125e0_0 .net "rs2", 4 0, L_0x130122700;  alias, 1 drivers
v0x1301126f0_0 .net "rs2_data", 31 0, L_0x1301249e0;  alias, 1 drivers
v0x130112780_0 .net "rs2_data_new", 31 0, L_0x130124010;  1 drivers
v0x130112850_0 .net "rs2_data_old", 31 0, L_0x130123b90;  1 drivers
v0x130112920_0 .net "rs2_fwd_id", 1 0, v0x126f48580_0;  alias, 1 drivers
v0x1301129f0_0 .net "store_type", 2 0, L_0x130122dd0;  1 drivers
v0x130112a80_0 .net "zero", 0 0, L_0x130124270;  1 drivers
L_0x1301227e0 .cmp/ne 2, v0x126f48460_0, L_0x128088130;
L_0x1301229d0 .cmp/ne 2, v0x126f48580_0, L_0x128088178;
S_0x13010a920 .scope module, "ID_ALU_Control" "ALUControl" 19 65, 20 3 0, S_0x13010a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /INPUT 32 "R_Data1";
    .port_info 2 /INPUT 32 "R_Data2";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /OUTPUT 1 "alu_src1";
    .port_info 5 /OUTPUT 1 "alu_src2";
    .port_info 6 /OUTPUT 4 "alu_type";
v0x13010ab40_0 .net "R_Data1", 31 0, L_0x130123dd0;  alias, 1 drivers
v0x13010ac00_0 .net "R_Data2", 31 0, L_0x130124010;  alias, 1 drivers
v0x13010acb0_0 .var "alu_src1", 0 0;
v0x13010ada0_0 .var "alu_src2", 0 0;
v0x13010ae70_0 .var "alu_type", 3 0;
v0x13010af80_0 .net "funct3", 2 0, L_0x130123020;  1 drivers
v0x13010b010_0 .net "funct7", 6 0, L_0x1301230c0;  1 drivers
v0x13010b0a0_0 .net "imm", 31 0, v0x13010dc90_0;  alias, 1 drivers
v0x13010b170_0 .net "instr", 31 0, L_0x130122220;  alias, 1 drivers
v0x13010b280_0 .net "opcode", 6 0, L_0x130122e80;  1 drivers
E_0x126f4c2a0 .event edge, v0x13010b280_0, v0x13010af80_0, v0x13010b010_0;
L_0x130122e80 .part L_0x130122220, 0, 7;
L_0x130123020 .part L_0x130122220, 12, 3;
L_0x1301230c0 .part L_0x130122220, 25, 7;
S_0x13010b370 .scope module, "ID_Control_Unit" "ControlUnit" 19 45, 21 3 0, S_0x13010a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 5 "rs1_read_addr";
    .port_info 2 /OUTPUT 5 "rs2_read_addr";
    .port_info 3 /OUTPUT 5 "reg_write_addr";
    .port_info 4 /OUTPUT 3 "instr_funct3";
    .port_info 5 /OUTPUT 3 "store_type";
    .port_info 6 /OUTPUT 2 "reg_src";
    .port_info 7 /OUTPUT 3 "branch_type";
    .port_info 8 /OUTPUT 3 "load_type";
    .port_info 9 /OUTPUT 1 "branch";
    .port_info 10 /OUTPUT 1 "jal";
    .port_info 11 /OUTPUT 1 "jalr";
    .port_info 12 /OUTPUT 1 "mem_read";
    .port_info 13 /OUTPUT 1 "mem_write";
    .port_info 14 /OUTPUT 1 "reg_write_enable";
L_0x130122c70 .functor BUFZ 3, v0x13010b8a0_0, C4<000>, C4<000>, C4<000>;
L_0x130122ce0 .functor BUFZ 3, v0x13010b8a0_0, C4<000>, C4<000>, C4<000>;
L_0x130122dd0 .functor BUFZ 3, v0x13010b8a0_0, C4<000>, C4<000>, C4<000>;
v0x13010b750_0 .var "branch", 0 0;
v0x13010b7f0_0 .net "branch_type", 2 0, L_0x130122c70;  alias, 1 drivers
v0x13010b8a0_0 .var "funct3", 2 0;
v0x13010b960_0 .net "instr", 31 0, L_0x130122220;  alias, 1 drivers
v0x13010ba20_0 .var "instr_funct3", 2 0;
v0x13010bb00_0 .var "jal", 0 0;
v0x13010bba0_0 .var "jalr", 0 0;
v0x13010bc40_0 .net "load_type", 2 0, L_0x130122ce0;  alias, 1 drivers
v0x13010bcf0_0 .var "mem_read", 0 0;
v0x13010be00_0 .var "mem_write", 0 0;
v0x13010be90_0 .var "opcode", 6 0;
v0x13010bf20_0 .var "reg_src", 1 0;
v0x13010c000_0 .var "reg_write_addr", 4 0;
v0x13010c090_0 .var "reg_write_enable", 0 0;
v0x13010c160_0 .var "rs1_read_addr", 4 0;
v0x13010c1f0_0 .var "rs2_read_addr", 4 0;
v0x13010c2a0_0 .net "store_type", 2 0, L_0x130122dd0;  alias, 1 drivers
E_0x126f4c260 .event edge, v0x13010b170_0, v0x13010b8a0_0, v0x13010be90_0;
S_0x13010c520 .scope module, "ID_ID_Control" "ID_Control" 19 87, 22 2 0, S_0x13010a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "rs1_data";
    .port_info 1 /INPUT 32 "rs2_data";
    .port_info 2 /INPUT 32 "reg_write_data_mem";
    .port_info 3 /INPUT 2 "rs1_fwd_id";
    .port_info 4 /INPUT 2 "rs2_fwd_id";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 4 "alu_type";
    .port_info 7 /INPUT 1 "branch";
    .port_info 8 /OUTPUT 32 "rs1_data_update";
    .port_info 9 /OUTPUT 32 "rs2_data_update";
    .port_info 10 /OUTPUT 1 "zero";
    .port_info 11 /OUTPUT 1 "less_than";
L_0x130124550 .functor OR 1, L_0x130124410, L_0x1301244b0, C4<0>, C4<0>;
L_0x128088400 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13010c820_0 .net/2u *"_ivl_0", 1 0, L_0x128088400;  1 drivers
L_0x128088490 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x13010c8b0_0 .net/2u *"_ivl_14", 2 0, L_0x128088490;  1 drivers
v0x13010c960_0 .net *"_ivl_16", 0 0, L_0x130124410;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x13010ca10_0 .net/2u *"_ivl_18", 2 0, L_0x1280884d8;  1 drivers
v0x13010cac0_0 .net *"_ivl_2", 0 0, L_0x130123cf0;  1 drivers
v0x13010cba0_0 .net *"_ivl_20", 0 0, L_0x1301244b0;  1 drivers
v0x13010cc40_0 .net *"_ivl_23", 0 0, L_0x130124550;  1 drivers
v0x13010cce0_0 .net *"_ivl_24", 0 0, L_0x130124640;  1 drivers
v0x13010cd80_0 .net *"_ivl_26", 0 0, L_0x1301246e0;  1 drivers
L_0x128088448 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x13010ce90_0 .net/2u *"_ivl_6", 1 0, L_0x128088448;  1 drivers
v0x13010cf30_0 .net *"_ivl_8", 0 0, L_0x130123f70;  1 drivers
v0x13010cfd0_0 .net "alu_type", 3 0, v0x13010ae70_0;  alias, 1 drivers
v0x13010d070_0 .net "branch", 0 0, v0x13010b750_0;  alias, 1 drivers
v0x13010d120_0 .net "funct3", 2 0, v0x13010ba20_0;  alias, 1 drivers
v0x13010d1b0_0 .net "less_than", 0 0, L_0x1301247d0;  alias, 1 drivers
v0x13010d240_0 .net "reg_write_data_mem", 31 0, L_0x130128630;  alias, 1 drivers
v0x13010d350_0 .net "rs1_data", 31 0, L_0x130123600;  alias, 1 drivers
v0x13010d4e0_0 .net "rs1_data_update", 31 0, L_0x130123dd0;  alias, 1 drivers
v0x13010d570_0 .net "rs1_fwd_id", 1 0, v0x126f48460_0;  alias, 1 drivers
v0x13010d600_0 .net "rs2_data", 31 0, L_0x130123b90;  alias, 1 drivers
v0x13010d690_0 .net "rs2_data_update", 31 0, L_0x130124010;  alias, 1 drivers
v0x13010d720_0 .net "rs2_fwd_id", 1 0, v0x126f48580_0;  alias, 1 drivers
v0x13010d7b0_0 .net "zero", 0 0, L_0x130124270;  alias, 1 drivers
L_0x130123cf0 .cmp/eq 2, v0x126f48460_0, L_0x128088400;
L_0x130123dd0 .functor MUXZ 32, L_0x130123600, L_0x130128630, L_0x130123cf0, C4<>;
L_0x130123f70 .cmp/eq 2, v0x126f48580_0, L_0x128088448;
L_0x130124010 .functor MUXZ 32, L_0x130123b90, L_0x130128630, L_0x130123f70, C4<>;
L_0x130124270 .cmp/eq 32, L_0x130123dd0, L_0x130124010;
L_0x130124410 .cmp/eq 3, v0x13010ba20_0, L_0x128088490;
L_0x1301244b0 .cmp/eq 3, v0x13010ba20_0, L_0x1280884d8;
L_0x130124640 .cmp/gt 32, L_0x130124010, L_0x130123dd0;
L_0x1301246e0 .cmp/gt.s 32, L_0x130124010, L_0x130123dd0;
L_0x1301247d0 .functor MUXZ 1, L_0x1301246e0, L_0x130124640, L_0x130124550, C4<>;
S_0x13010d960 .scope module, "ID_Imm_Gen" "ImmGen" 19 37, 23 3 0, S_0x13010a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x13010dbd0_0 .var "funct3", 2 0;
v0x13010dc90_0 .var "imm", 31 0;
v0x13010dd30_0 .var "imm12", 11 0;
v0x13010ddc0_0 .var "imm20", 20 0;
v0x13010de50_0 .var "immtemp", 31 0;
v0x13010df30_0 .net "instr", 31 0, L_0x130122220;  alias, 1 drivers
v0x13010e010_0 .var "opcode", 6 0;
E_0x13010db60/0 .event edge, v0x13010b170_0, v0x13010e010_0, v0x13010dbd0_0, v0x13010de50_0;
E_0x13010db60/1 .event edge, v0x13010dd30_0, v0x13010ddc0_0;
E_0x13010db60 .event/or E_0x13010db60/0, E_0x13010db60/1;
S_0x13010e0d0 .scope module, "ID_PC_EX" "PC_EX" 19 98, 24 2 0, S_0x13010a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "branch";
    .port_info 1 /INPUT 1 "jal";
    .port_info 2 /INPUT 1 "jalr";
    .port_info 3 /INPUT 3 "branch_type";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 32 "pc_plus4";
    .port_info 6 /INPUT 32 "rs1_data";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /INPUT 1 "zero";
    .port_info 9 /INPUT 1 "less_than";
    .port_info 10 /OUTPUT 1 "pc_src";
    .port_info 11 /OUTPUT 32 "new_pc";
v0x13010e4e0_0 .net "branch", 0 0, v0x13010b750_0;  alias, 1 drivers
v0x13010e5b0_0 .net "branch_type", 2 0, L_0x130122c70;  alias, 1 drivers
v0x13010e640_0 .net "imm", 31 0, v0x13010dc90_0;  alias, 1 drivers
v0x13010e750_0 .net "jal", 0 0, v0x13010bb00_0;  alias, 1 drivers
v0x13010e800_0 .net "jalr", 0 0, v0x13010bba0_0;  alias, 1 drivers
v0x13010e890_0 .net "less_than", 0 0, L_0x1301247d0;  alias, 1 drivers
v0x13010e940_0 .var "new_pc", 31 0;
v0x13010e9d0_0 .var "new_pc_temp", 31 0;
v0x13010ea60_0 .net "pc", 31 0, L_0x130122360;  alias, 1 drivers
v0x13010eb80_0 .net "pc_plus4", 31 0, L_0x1301224e0;  alias, 1 drivers
v0x13010ec60_0 .var "pc_src", 0 0;
v0x13010ecf0_0 .net "rs1_data", 31 0, L_0x130123dd0;  alias, 1 drivers
v0x13010edc0_0 .net "zero", 0 0, L_0x130124270;  alias, 1 drivers
E_0x13010e450/0 .event edge, v0x13010bb00_0, v0x1300ff6e0_0, v0x126f693c0_0, v0x13010bba0_0;
E_0x13010e450/1 .event edge, v0x13010ab40_0, v0x13010b750_0, v0x13010b7f0_0, v0x13010d7b0_0;
E_0x13010e450/2 .event edge, v0x13010e9d0_0, v0x130104080_0, v0x13010d1b0_0;
E_0x13010e450 .event/or E_0x13010e450/0, E_0x13010e450/1, E_0x13010e450/2;
S_0x13010ef40 .scope module, "ID_RegFile" "RegFile" 19 76, 25 2 0, S_0x13010a3b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reg_write_enable";
    .port_info 2 /INPUT 5 "read_addr1";
    .port_info 3 /INPUT 5 "read_addr2";
    .port_info 4 /INPUT 5 "reg_write_addr";
    .port_info 5 /INPUT 32 "reg_write_data";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
v0x13010f250_0 .net *"_ivl_0", 31 0, L_0x130123160;  1 drivers
v0x13010f310_0 .net *"_ivl_10", 6 0, L_0x130123440;  1 drivers
L_0x128088250 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13010f3b0_0 .net *"_ivl_13", 1 0, L_0x128088250;  1 drivers
L_0x128088298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13010f440_0 .net/2u *"_ivl_14", 31 0, L_0x128088298;  1 drivers
v0x13010f4d0_0 .net *"_ivl_18", 31 0, L_0x130123720;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13010f5c0_0 .net *"_ivl_21", 26 0, L_0x1280882e0;  1 drivers
L_0x128088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13010f670_0 .net/2u *"_ivl_22", 31 0, L_0x128088328;  1 drivers
v0x13010f720_0 .net *"_ivl_24", 0 0, L_0x130123860;  1 drivers
v0x13010f7c0_0 .net *"_ivl_26", 31 0, L_0x1301239a0;  1 drivers
v0x13010f8d0_0 .net *"_ivl_28", 6 0, L_0x130123a40;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13010f980_0 .net *"_ivl_3", 26 0, L_0x1280881c0;  1 drivers
L_0x128088370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13010fa30_0 .net *"_ivl_31", 1 0, L_0x128088370;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13010fae0_0 .net/2u *"_ivl_32", 31 0, L_0x1280883b8;  1 drivers
L_0x128088208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13010fb90_0 .net/2u *"_ivl_4", 31 0, L_0x128088208;  1 drivers
v0x13010fc40_0 .net *"_ivl_6", 0 0, L_0x130123280;  1 drivers
v0x13010fce0_0 .net *"_ivl_8", 31 0, L_0x1301233a0;  1 drivers
v0x13010fd90_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13010ff20_0 .var/i "i", 31 0;
v0x13010ffb0_0 .net "read_addr1", 4 0, v0x13010c160_0;  alias, 1 drivers
v0x130110060_0 .net "read_addr2", 4 0, v0x13010c1f0_0;  alias, 1 drivers
v0x1301100f0_0 .net "read_data1", 31 0, L_0x130123600;  alias, 1 drivers
v0x130110180_0 .net "read_data2", 31 0, L_0x130123b90;  alias, 1 drivers
v0x130110210_0 .net "reg_write_addr", 4 0, L_0x13012ee80;  alias, 1 drivers
v0x1301102a0_0 .net "reg_write_data", 31 0, v0x13011cd70_0;  alias, 1 drivers
v0x1301103b0_0 .net "reg_write_enable", 0 0, L_0x130122b10;  alias, 1 drivers
v0x130110440 .array "register_file", 31 0, 31 0;
E_0x13010f200 .event negedge, v0x126f825d0_0;
L_0x130123160 .concat [ 5 27 0 0], v0x13010c160_0, L_0x1280881c0;
L_0x130123280 .cmp/ne 32, L_0x130123160, L_0x128088208;
L_0x1301233a0 .array/port v0x130110440, L_0x130123440;
L_0x130123440 .concat [ 5 2 0 0], v0x13010c160_0, L_0x128088250;
L_0x130123600 .functor MUXZ 32, L_0x128088298, L_0x1301233a0, L_0x130123280, C4<>;
L_0x130123720 .concat [ 5 27 0 0], v0x13010c1f0_0, L_0x1280882e0;
L_0x130123860 .cmp/ne 32, L_0x130123720, L_0x128088328;
L_0x1301239a0 .array/port v0x130110440, L_0x130123a40;
L_0x130123a40 .concat [ 5 2 0 0], v0x13010c1f0_0, L_0x128088370;
L_0x130123b90 .functor MUXZ 32, L_0x1280883b8, L_0x1301239a0, L_0x130123860, C4<>;
S_0x130112db0 .scope module, "if_id" "IF_ID" 7 65, 26 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "instr_if";
    .port_info 2 /INPUT 32 "pc_if";
    .port_info 3 /INPUT 32 "pc_plus4_if";
    .port_info 4 /INPUT 1 "stall_id";
    .port_info 5 /INPUT 1 "bubble_id";
    .port_info 6 /OUTPUT 32 "instr_id";
    .port_info 7 /OUTPUT 32 "pc_id";
    .port_info 8 /OUTPUT 32 "pc_plus4_id";
v0x130114bc0_0 .net "bubble_id", 0 0, L_0x130130390;  alias, 1 drivers
v0x130114cd0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130114d60_0 .net "instr_id", 31 0, L_0x130122220;  alias, 1 drivers
v0x130114df0_0 .net "instr_if", 31 0, L_0x130130760;  alias, 1 drivers
v0x130114e80_0 .net "pc_id", 31 0, L_0x130122360;  alias, 1 drivers
v0x130114f50_0 .net "pc_if", 31 0, v0x130116060_0;  alias, 1 drivers
v0x130114fe0_0 .net "pc_plus4_id", 31 0, L_0x1301224e0;  alias, 1 drivers
v0x130115070_0 .net "pc_plus4_if", 31 0, L_0x130121fc0;  alias, 1 drivers
v0x130115120_0 .net "stall_id", 0 0, L_0x130130000;  alias, 1 drivers
S_0x130113050 .scope module, "IF_ID_instr" "PipeDff" 26 8, 10 1 0, S_0x130112db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1300b6fb0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130122220 .functor BUFZ 32, v0x130113700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130113390_0 .net "bubble", 0 0, L_0x130130390;  alias, 1 drivers
v0x130113440_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1301134d0_0 .net "data_in", 31 0, L_0x130130760;  alias, 1 drivers
v0x130113560_0 .net "data_out", 31 0, L_0x130122220;  alias, 1 drivers
v0x130113670_0 .net "data_out_wire", 31 0, v0x130113700_0;  1 drivers
v0x130113700_0 .var "data_reg", 31 0;
L_0x128088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130113790_0 .net "default_val", 31 0, L_0x128088058;  1 drivers
v0x130113820_0 .net "stall", 0 0, L_0x130130000;  alias, 1 drivers
S_0x130113930 .scope module, "IF_ID_pc" "PipeDff" 26 9, 10 1 0, S_0x130112db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130113b00 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x130122360 .functor BUFZ 32, v0x130114050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130113cc0_0 .net "bubble", 0 0, L_0x130130390;  alias, 1 drivers
v0x130113d90_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130113e20_0 .net "data_in", 31 0, v0x130116060_0;  alias, 1 drivers
v0x130113eb0_0 .net "data_out", 31 0, L_0x130122360;  alias, 1 drivers
v0x130113fc0_0 .net "data_out_wire", 31 0, v0x130114050_0;  1 drivers
v0x130114050_0 .var "data_reg", 31 0;
L_0x1280880a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1301140e0_0 .net "default_val", 31 0, L_0x1280880a0;  1 drivers
v0x130114170_0 .net "stall", 0 0, L_0x130130000;  alias, 1 drivers
S_0x1301142a0 .scope module, "IF_ID_pc_plus4" "PipeDff" 26 10, 10 1 0, S_0x130112db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130114460 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x1301224e0 .functor BUFZ 32, v0x130114970_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130114620_0 .net "bubble", 0 0, L_0x130130390;  alias, 1 drivers
v0x1301146b0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130114740_0 .net "data_in", 31 0, L_0x130121fc0;  alias, 1 drivers
v0x1301147d0_0 .net "data_out", 31 0, L_0x1301224e0;  alias, 1 drivers
v0x1301148e0_0 .net "data_out_wire", 31 0, v0x130114970_0;  1 drivers
v0x130114970_0 .var "data_reg", 31 0;
L_0x1280880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130114a00_0 .net "default_val", 31 0, L_0x1280880e8;  1 drivers
v0x130114aa0_0 .net "stall", 0 0, L_0x130130000;  alias, 1 drivers
S_0x130115340 .scope module, "if_module" "IF_MODULE" 7 42, 27 5 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "pc_src";
    .port_info 3 /INPUT 32 "new_pc";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /OUTPUT 32 "pc_plus4";
    .port_info 7 /OUTPUT 32 "pc";
L_0x130121fc0 .functor BUFZ 32, v0x130115aa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130116420_0 .net "bubble_if", 0 0, L_0x128089b10;  alias, 1 drivers
v0x1301164c0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130116560_0 .net "new_pc", 31 0, v0x13010e940_0;  alias, 1 drivers
v0x1301165f0_0 .net "pc", 31 0, v0x130116060_0;  alias, 1 drivers
L_0x128088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x130116700_0 .net "pc_incre", 31 0, L_0x128088010;  1 drivers
v0x1301167a0_0 .net "pc_plus4", 31 0, L_0x130121fc0;  alias, 1 drivers
v0x130116870_0 .net "pc_plus4_inn", 31 0, v0x130115aa0_0;  1 drivers
v0x130116950_0 .net "pc_src", 0 0, v0x13010ec60_0;  alias, 1 drivers
v0x130116a60_0 .net "rst", 0 0, v0x130121f30_0;  alias, 1 drivers
v0x130116bf0_0 .net "stall_if", 0 0, L_0x13012fe90;  alias, 1 drivers
S_0x130115570 .scope module, "IF_ADD" "Adder" 27 27, 28 1 0, S_0x130115340;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "op_num1";
    .port_info 1 /INPUT 32 "op_num2";
    .port_info 2 /OUTPUT 32 "res";
P_0x130115740 .param/l "WIDTH" 0 28 1, +C4<00000000000000000000000000100000>;
v0x130115920_0 .net "op_num1", 31 0, v0x130116060_0;  alias, 1 drivers
v0x130115a10_0 .net "op_num2", 31 0, L_0x128088010;  alias, 1 drivers
v0x130115aa0_0 .var "res", 31 0;
E_0x1301158d0 .event edge, v0x130113e20_0, v0x130115a10_0;
S_0x130115b30 .scope module, "IF_PC" "PC" 27 17, 29 1 0, S_0x130115340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_plus4";
    .port_info 3 /INPUT 1 "pc_src";
    .port_info 4 /INPUT 1 "stall_if";
    .port_info 5 /INPUT 1 "bubble_if";
    .port_info 6 /INPUT 32 "new_pc";
    .port_info 7 /OUTPUT 32 "pc";
v0x130115e30_0 .net "bubble_if", 0 0, L_0x128089b10;  alias, 1 drivers
v0x130115ee0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130115f70_0 .net "new_pc", 31 0, v0x13010e940_0;  alias, 1 drivers
v0x130116060_0 .var "pc", 31 0;
v0x1301160f0_0 .net "pc_plus4", 31 0, v0x130115aa0_0;  alias, 1 drivers
v0x1301161c0_0 .net "pc_src", 0 0, v0x13010ec60_0;  alias, 1 drivers
v0x130116250_0 .net "rst", 0 0, v0x130121f30_0;  alias, 1 drivers
v0x1301162e0_0 .net "stall_if", 0 0, L_0x13012fe90;  alias, 1 drivers
E_0x130115e00 .event posedge, v0x13009efa0_0, v0x126f825d0_0;
S_0x130116c80 .scope module, "mem_module" "MEM_MODULE" 7 200, 30 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "mem_read";
    .port_info 1 /INPUT 3 "load_type";
    .port_info 2 /INPUT 32 "mem_read_data";
    .port_info 3 /OUTPUT 32 "mem2reg_data";
v0x130116f00_0 .net "load_type", 2 0, L_0x130127f70;  alias, 1 drivers
v0x130116fc0_0 .var "mem2reg_data", 31 0;
v0x130117060_0 .net "mem_read", 0 0, L_0x130127920;  alias, 1 drivers
v0x130117170_0 .net "mem_read_data", 31 0, v0x13008e4f0_0;  alias, 1 drivers
v0x130117220_0 .var "temp", 31 0;
E_0x130116ea0 .event edge, v0x13008d3d0_0, v0x130116f00_0, v0x13008e4f0_0, v0x130117220_0;
S_0x1301172f0 .scope module, "mem_wb" "MEM_WB" 7 234, 31 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_plus4_mem";
    .port_info 2 /INPUT 32 "imm_mem";
    .port_info 3 /INPUT 32 "alu_result_mem";
    .port_info 4 /INPUT 32 "mem2reg_data_mem";
    .port_info 5 /INPUT 1 "reg_write_mem";
    .port_info 6 /INPUT 2 "reg_src_mem";
    .port_info 7 /INPUT 5 "rd_mem";
    .port_info 8 /INPUT 1 "stall_wb";
    .port_info 9 /INPUT 1 "bubble_wb";
    .port_info 10 /OUTPUT 1 "reg_write_wb";
    .port_info 11 /OUTPUT 32 "nxpc_wb";
    .port_info 12 /OUTPUT 32 "pc_plus4_wb";
    .port_info 13 /OUTPUT 32 "imm_wb";
    .port_info 14 /OUTPUT 32 "alu_result_wb";
    .port_info 15 /OUTPUT 32 "mem2reg_data_wb";
    .port_info 16 /OUTPUT 5 "rd_wb";
    .port_info 17 /OUTPUT 2 "reg_src_wb";
v0x13011b6c0_0 .net "alu_result_mem", 31 0, L_0x130127060;  alias, 1 drivers
v0x13011b750_0 .net "alu_result_wb", 31 0, L_0x13012e9a0;  alias, 1 drivers
v0x13011b7f0_0 .net "bubble_wb", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x13011b9a0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13011ba30_0 .net "imm_mem", 31 0, L_0x130127320;  alias, 1 drivers
v0x13011bb00_0 .net "imm_wb", 31 0, L_0x13012eb40;  alias, 1 drivers
v0x13011bb90_0 .net "mem2reg_data_mem", 31 0, v0x130116fc0_0;  alias, 1 drivers
v0x13011bc20_0 .net "mem2reg_data_wb", 31 0, L_0x13012e800;  alias, 1 drivers
v0x13011bcb0_0 .net "nxpc_wb", 31 0, o0x12805c640;  alias, 0 drivers
v0x13011bdc0_0 .net "pc_plus4_mem", 31 0, L_0x1301271c0;  alias, 1 drivers
v0x13011be50_0 .net "pc_plus4_wb", 31 0, L_0x13012ece0;  alias, 1 drivers
v0x13011bf00_0 .net "rd_mem", 4 0, L_0x130127be0;  alias, 1 drivers
v0x13011bf90_0 .net "rd_wb", 4 0, L_0x13012ee80;  alias, 1 drivers
v0x13011c0a0_0 .net "reg_src_mem", 1 0, L_0x130127dd0;  alias, 1 drivers
v0x13011c130_0 .net "reg_src_wb", 1 0, L_0x13012e660;  alias, 1 drivers
v0x13011c1c0_0 .net "reg_write_mem", 0 0, L_0x1301277c0;  alias, 1 drivers
v0x13011c250_0 .net "reg_write_wb", 0 0, L_0x13012efe0;  alias, 1 drivers
v0x13011c3e0_0 .net "stall_wb", 0 0, L_0x130130220;  alias, 1 drivers
S_0x1301176f0 .scope module, "MEM_WB_alu_result" "PipeDff" 31 20, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1301178c0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x13012e9a0 .functor BUFZ 32, v0x130117dc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130117a80_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x130117b40_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130117bd0_0 .net "data_in", 31 0, L_0x130127060;  alias, 1 drivers
v0x130117c60_0 .net "data_out", 31 0, L_0x13012e9a0;  alias, 1 drivers
v0x130117cf0_0 .net "data_out_wire", 31 0, v0x130117dc0_0;  1 drivers
v0x130117dc0_0 .var "data_reg", 31 0;
L_0x1280899a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130117e60_0 .net "default_val", 31 0, L_0x1280899a8;  1 drivers
v0x130117f10_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x130118020 .scope module, "MEM_WB_imm" "PipeDff" 31 21, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x1301181f0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x13012eb40 .functor BUFZ 32, v0x130118700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1301183b0_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x130118480_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130118510_0 .net "data_in", 31 0, L_0x130127320;  alias, 1 drivers
v0x1301185a0_0 .net "data_out", 31 0, L_0x13012eb40;  alias, 1 drivers
v0x130118630_0 .net "data_out_wire", 31 0, v0x130118700_0;  1 drivers
v0x130118700_0 .var "data_reg", 31 0;
L_0x1280899f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130118790_0 .net "default_val", 31 0, L_0x1280899f0;  1 drivers
v0x130118830_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x130118970 .scope module, "MEM_WB_mem2reg_data" "PipeDff" 31 19, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130118b30 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x13012e800 .functor BUFZ 32, v0x130118fe0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x130118cf0_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x130118d80_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x130118e10_0 .net "data_in", 31 0, v0x130116fc0_0;  alias, 1 drivers
v0x130118ea0_0 .net "data_out", 31 0, L_0x13012e800;  alias, 1 drivers
v0x130118f30_0 .net "data_out_wire", 31 0, v0x130118fe0_0;  1 drivers
v0x130118fe0_0 .var "data_reg", 31 0;
L_0x128089960 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x130119090_0 .net "default_val", 31 0, L_0x128089960;  1 drivers
v0x130119140_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x130119260 .scope module, "MEM_WB_pc_plus4" "PipeDff" 31 22, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 32 "default_val";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
P_0x130119420 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000100000>;
L_0x13012ece0 .functor BUFZ 32, v0x130119920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1301195b0_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x130119650_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x1301196f0_0 .net "data_in", 31 0, L_0x1301271c0;  alias, 1 drivers
v0x1301197c0_0 .net "data_out", 31 0, L_0x13012ece0;  alias, 1 drivers
v0x130119850_0 .net "data_out_wire", 31 0, v0x130119920_0;  1 drivers
v0x130119920_0 .var "data_reg", 31 0;
L_0x128089a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1301199c0_0 .net "default_val", 31 0, L_0x128089a38;  1 drivers
v0x130119a70_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x130119bf0 .scope module, "MEM_WB_rd" "PipeDff" 31 24, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 5 "default_val";
    .port_info 4 /INPUT 5 "data_in";
    .port_info 5 /OUTPUT 5 "data_out";
P_0x130119db0 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000101>;
L_0x13012ee80 .functor BUFZ 5, v0x13011a230_0, C4<00000>, C4<00000>, C4<00000>;
v0x130119f40_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x130119fe0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13011a080_0 .net "data_in", 4 0, L_0x130127be0;  alias, 1 drivers
v0x13011a110_0 .net "data_out", 4 0, L_0x13012ee80;  alias, 1 drivers
v0x13011a1a0_0 .net "data_out_wire", 4 0, v0x13011a230_0;  1 drivers
v0x13011a230_0 .var "data_reg", 4 0;
L_0x128089a80 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13011a2e0_0 .net "default_val", 4 0, L_0x128089a80;  1 drivers
v0x13011a390_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x13011a4b0 .scope module, "MEM_WB_reg_src" "PipeDff" 31 17, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 2 "default_val";
    .port_info 4 /INPUT 2 "data_in";
    .port_info 5 /OUTPUT 2 "data_out";
P_0x13011a670 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000010>;
L_0x13012e660 .functor BUFZ 2, v0x13011ab30_0, C4<00>, C4<00>, C4<00>;
v0x13011a800_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x13011a8a0_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13011a940_0 .net "data_in", 1 0, L_0x130127dd0;  alias, 1 drivers
v0x13011a9d0_0 .net "data_out", 1 0, L_0x13012e660;  alias, 1 drivers
v0x13011aa60_0 .net "data_out_wire", 1 0, v0x13011ab30_0;  1 drivers
v0x13011ab30_0 .var "data_reg", 1 0;
L_0x128089918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13011abd0_0 .net "default_val", 1 0, L_0x128089918;  1 drivers
v0x13011ac80_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x13011ada0 .scope module, "MEM_WB_reg_write_mem" "PipeDff" 31 25, 10 1 0, S_0x1301172f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "bubble";
    .port_info 2 /INPUT 1 "stall";
    .port_info 3 /INPUT 1 "default_val";
    .port_info 4 /INPUT 1 "data_in";
    .port_info 5 /OUTPUT 1 "data_out";
P_0x13011af60 .param/l "WIDTH" 0 10 1, +C4<00000000000000000000000000000001>;
L_0x13012efe0 .functor BUFZ 1, v0x13011b460_0, C4<0>, C4<0>, C4<0>;
v0x13011b0f0_0 .net "bubble", 0 0, L_0x128089ba0;  alias, 1 drivers
v0x13011b190_0 .net "clk", 0 0, v0x130121e10_0;  alias, 1 drivers
v0x13011b230_0 .net "data_in", 0 0, L_0x1301277c0;  alias, 1 drivers
v0x13011b340_0 .net "data_out", 0 0, L_0x13012efe0;  alias, 1 drivers
v0x13011b3d0_0 .net "data_out_wire", 0 0, v0x13011b460_0;  1 drivers
v0x13011b460_0 .var "data_reg", 0 0;
L_0x128089ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13011b4f0_0 .net "default_val", 0 0, L_0x128089ac8;  1 drivers
v0x13011b5a0_0 .net "stall", 0 0, L_0x130130220;  alias, 1 drivers
S_0x13011c650 .scope module, "wb_module" "WB_MODULE" 7 252, 32 2 0, S_0x13007ff40;
 .timescale -9 -9;
    .port_info 0 /INPUT 2 "reg_src";
    .port_info 1 /INPUT 32 "pc_plus4";
    .port_info 2 /INPUT 32 "nxpc";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 32 "alu_result";
    .port_info 5 /INPUT 32 "mem2reg_data";
    .port_info 6 /OUTPUT 32 "reg_write_data";
v0x1301174b0_0 .net "alu_result", 31 0, L_0x13012e9a0;  alias, 1 drivers
v0x13011c950_0 .net "imm", 31 0, L_0x13012eb40;  alias, 1 drivers
v0x13011ca30_0 .net "mem2reg_data", 31 0, L_0x13012e800;  alias, 1 drivers
v0x13011cb00_0 .net "nxpc", 31 0, o0x12805c640;  alias, 0 drivers
v0x13011cb90_0 .net "pc_plus4", 31 0, L_0x13012ece0;  alias, 1 drivers
v0x13011cca0_0 .net "reg_src", 1 0, L_0x13012e660;  alias, 1 drivers
v0x13011cd70_0 .var "reg_write_data", 31 0;
E_0x130119b50/0 .event edge, v0x13011a9d0_0, v0x130117c60_0, v0x130118ea0_0, v0x1301185a0_0;
E_0x130119b50/1 .event edge, v0x1301197c0_0;
E_0x130119b50 .event/or E_0x130119b50/0, E_0x130119b50/1;
    .scope S_0x130115b30;
T_0 ;
    %wait E_0x130115e00;
    %load/vec4 v0x130116250_0;
    %flag_set/vec4 8;
    %load/vec4 v0x130115e30_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_0.0, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130116060_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x1301162e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x130116060_0;
    %assign/vec4 v0x130116060_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x1301161c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x130115f70_0;
    %assign/vec4 v0x130116060_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1301160f0_0;
    %assign/vec4 v0x130116060_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x130115570;
T_1 ;
    %wait E_0x1301158d0;
    %load/vec4 v0x130115920_0;
    %load/vec4 v0x130115a10_0;
    %add;
    %store/vec4 v0x130115aa0_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x130113050;
T_2 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130113820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x130113670_0;
    %assign/vec4 v0x130113700_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x130113390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x130113790_0;
    %assign/vec4 v0x130113700_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1301134d0_0;
    %assign/vec4 v0x130113700_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x130113930;
T_3 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130114170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x130113fc0_0;
    %assign/vec4 v0x130114050_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x130113cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1301140e0_0;
    %assign/vec4 v0x130114050_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x130113e20_0;
    %assign/vec4 v0x130114050_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1301142a0;
T_4 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130114aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x1301148e0_0;
    %assign/vec4 v0x130114970_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x130114620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x130114a00_0;
    %assign/vec4 v0x130114970_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x130114740_0;
    %assign/vec4 v0x130114970_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13010d960;
T_5 ;
    %wait E_0x13010db60;
    %load/vec4 v0x13010df30_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x13010dbd0_0, 0, 3;
    %load/vec4 v0x13010df30_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x13010e010_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13010de50_0, 0, 32;
    %load/vec4 v0x13010e010_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v0x13010dbd0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x13010dbd0_0;
    %pushi/vec4 5, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v0x13010df30_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 12;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.12;
T_5.11 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 5, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 5;
    %load/vec4 v0x13010de50_0;
    %store/vec4 v0x13010dc90_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 7;
    %load/vec4 v0x13010df30_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 5;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 12;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010dd30_0, 4, 1;
    %load/vec4 v0x13010df30_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010dd30_0, 4, 6;
    %load/vec4 v0x13010df30_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010dd30_0, 4, 1;
    %load/vec4 v0x13010df30_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010dd30_0, 4, 4;
    %load/vec4 v0x13010dd30_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 12;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 20;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 20, 12, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 20;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010ddc0_0, 4, 1;
    %load/vec4 v0x13010df30_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010ddc0_0, 4, 8;
    %load/vec4 v0x13010df30_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010ddc0_0, 4, 1;
    %load/vec4 v0x13010df30_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010ddc0_0, 4, 10;
    %load/vec4 v0x13010ddc0_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 20;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v0x13010df30_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13010de50_0, 4, 12;
    %load/vec4 v0x13010de50_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x13010dc90_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x13010b370;
T_6 ;
    %wait E_0x126f4c260;
    %load/vec4 v0x13010b960_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x13010be90_0, 0, 7;
    %load/vec4 v0x13010b960_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x13010b8a0_0, 0, 3;
    %load/vec4 v0x13010b960_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x13010c160_0, 0, 5;
    %load/vec4 v0x13010b960_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x13010c1f0_0, 0, 5;
    %load/vec4 v0x13010b960_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x13010c000_0, 0, 5;
    %load/vec4 v0x13010b8a0_0;
    %store/vec4 v0x13010ba20_0, 0, 3;
    %load/vec4 v0x13010be90_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010b750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010bba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010bcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010be00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010c090_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x13010bf20_0, 0, 2;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x13010a920;
T_7 ;
    %wait E_0x126f4c2a0;
    %load/vec4 v0x13010b280_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %jmp T_7.9;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %load/vec4 v0x13010af80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.10 ;
    %load/vec4 v0x13010b010_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.20, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_7.21, 8;
T_7.20 ; End of true expr.
    %pushi/vec4 8, 0, 4;
    %jmp/0 T_7.21, 8;
 ; End of false expr.
    %blend;
T_7.21;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.11 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.13 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.14 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.15 ;
    %load/vec4 v0x13010b010_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.22, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.23, 8;
T_7.22 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.23, 8;
 ; End of false expr.
    %blend;
T_7.23;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.16 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.17 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.19;
T_7.19 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %load/vec4 v0x13010af80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.24 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.25 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.26 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.27 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.28 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.29 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.30 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.31 ;
    %load/vec4 v0x13010b010_0;
    %cmpi/e 0, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_7.34, 8;
    %pushi/vec4 5, 0, 4;
    %jmp/1 T_7.35, 8;
T_7.34 ; End of true expr.
    %pushi/vec4 13, 0, 4;
    %jmp/0 T_7.35, 8;
 ; End of false expr.
    %blend;
T_7.35;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.33;
T_7.33 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.9;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.9;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %load/vec4 v0x13010af80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.36, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.41, 6;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.37 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.38 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.39 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.40 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.41 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.43;
T_7.43 ;
    %pop/vec4 1;
    %jmp T_7.9;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.9;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.9;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010acb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ada0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x13010ae70_0, 0, 4;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x13010ef40;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x13010ff20_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x13010ff20_0;
    %cmpi/s 32, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x13010ff20_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x130110440, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13010ff20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13010ff20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x13010ef40;
T_9 ;
    %wait E_0x13010f200;
    %load/vec4 v0x1301103b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1301102a0_0;
    %load/vec4 v0x130110210_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130110440, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13010e0d0;
T_10 ;
    %wait E_0x13010e450;
    %load/vec4 v0x13010e750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13010ea60_0;
    %load/vec4 v0x13010e640_0;
    %add;
    %store/vec4 v0x13010e940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ec60_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x13010e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x13010ecf0_0;
    %load/vec4 v0x13010e640_0;
    %add;
    %store/vec4 v0x13010e940_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ec60_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x13010e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x13010ea60_0;
    %load/vec4 v0x13010e640_0;
    %add;
    %store/vec4 v0x13010e9d0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13010ec60_0, 0, 1;
    %load/vec4 v0x13010e5b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %load/vec4 v0x13010eb80_0;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.6 ;
    %load/vec4 v0x13010edc0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.14, 8;
    %load/vec4 v0x13010e9d0_0;
    %jmp/1 T_10.15, 8;
T_10.14 ; End of true expr.
    %load/vec4 v0x13010eb80_0;
    %jmp/0 T_10.15, 8;
 ; End of false expr.
    %blend;
T_10.15;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.7 ;
    %load/vec4 v0x13010edc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.16, 8;
    %load/vec4 v0x13010e9d0_0;
    %jmp/1 T_10.17, 8;
T_10.16 ; End of true expr.
    %load/vec4 v0x13010eb80_0;
    %jmp/0 T_10.17, 8;
 ; End of false expr.
    %blend;
T_10.17;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.8 ;
    %load/vec4 v0x13010e890_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.18, 8;
    %load/vec4 v0x13010e9d0_0;
    %jmp/1 T_10.19, 8;
T_10.18 ; End of true expr.
    %load/vec4 v0x13010eb80_0;
    %jmp/0 T_10.19, 8;
 ; End of false expr.
    %blend;
T_10.19;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.9 ;
    %load/vec4 v0x13010e890_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.20, 8;
    %load/vec4 v0x13010e9d0_0;
    %jmp/1 T_10.21, 8;
T_10.20 ; End of true expr.
    %load/vec4 v0x13010eb80_0;
    %jmp/0 T_10.21, 8;
 ; End of false expr.
    %blend;
T_10.21;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.10 ;
    %load/vec4 v0x13010e890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.22, 8;
    %load/vec4 v0x13010e9d0_0;
    %jmp/1 T_10.23, 8;
T_10.22 ; End of true expr.
    %load/vec4 v0x13010eb80_0;
    %jmp/0 T_10.23, 8;
 ; End of false expr.
    %blend;
T_10.23;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.11 ;
    %load/vec4 v0x13010e890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_10.24, 8;
    %load/vec4 v0x13010e9d0_0;
    %jmp/1 T_10.25, 8;
T_10.24 ; End of true expr.
    %load/vec4 v0x13010eb80_0;
    %jmp/0 T_10.25, 8;
 ; End of false expr.
    %blend;
T_10.25;
    %store/vec4 v0x13010e940_0, 0, 32;
    %jmp T_10.13;
T_10.13 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13010ec60_0, 0, 1;
    %load/vec4 v0x13010eb80_0;
    %store/vec4 v0x13010e940_0, 0, 32;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x1300ff250;
T_11 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300ffa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1300ff800_0;
    %assign/vec4 v0x1300ff8d0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1300ff5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x1300ff970_0;
    %assign/vec4 v0x1300ff8d0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1300ff6e0_0;
    %assign/vec4 v0x1300ff8d0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1300ffb40;
T_12 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130104390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x1301041a0_0;
    %assign/vec4 v0x130104230_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1300ffe90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x1301042e0_0;
    %assign/vec4 v0x130104230_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x130104080_0;
    %assign/vec4 v0x130104230_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x126fe2460;
T_13 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300fca40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x126f694e0_0;
    %assign/vec4 v0x126f69570_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x126fe2660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x126f69600_0;
    %assign/vec4 v0x126f69570_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x126f693c0_0;
    %assign/vec4 v0x126f69570_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x130106aa0;
T_14 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130107260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x130107060_0;
    %assign/vec4 v0x130107100_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x130106e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x1301071b0_0;
    %assign/vec4 v0x130107100_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x130106f40_0;
    %assign/vec4 v0x130107100_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x130107a70;
T_15 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130108220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x130108020_0;
    %assign/vec4 v0x1301080c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x130107dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x130108170_0;
    %assign/vec4 v0x1301080c0_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x130107f00_0;
    %assign/vec4 v0x1301080c0_0, 0;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1301044b0;
T_16 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130104c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x130104a60_0;
    %assign/vec4 v0x130104b00_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x130104800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x130104bb0_0;
    %assign/vec4 v0x130104b00_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x130104940_0;
    %assign/vec4 v0x130104b00_0, 0;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x130105f40;
T_17 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130106810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x130106650_0;
    %assign/vec4 v0x1301066e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x130106290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x130106770_0;
    %assign/vec4 v0x1301066e0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x130106530_0;
    %assign/vec4 v0x1301066e0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x130107380;
T_18 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130107950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x126f23e80_0;
    %assign/vec4 v0x130107810_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1301076d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x1301078a0_0;
    %assign/vec4 v0x130107810_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x126f23d60_0;
    %assign/vec4 v0x130107810_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x126fbdb80;
T_19 ;
    %wait E_0x126f24680;
    %load/vec4 v0x126fdf2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x126fdf100_0;
    %assign/vec4 v0x126fdf190_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x126f40320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x126fdf220_0;
    %assign/vec4 v0x126fdf190_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x126fbdd80_0;
    %assign/vec4 v0x126fdf190_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x1300fcad0;
T_20 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300fd0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x1300fcf10_0;
    %assign/vec4 v0x1300fcfa0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1300fccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x1300fd030_0;
    %assign/vec4 v0x1300fcfa0_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x1300fcdf0_0;
    %assign/vec4 v0x1300fcfa0_0, 0;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x130104d80;
T_21 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130105550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x130105330_0;
    %assign/vec4 v0x130105400_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1301050d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x1301054a0_0;
    %assign/vec4 v0x130105400_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x130105210_0;
    %assign/vec4 v0x130105400_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1300fe960;
T_22 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300ff130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x1300fef10_0;
    %assign/vec4 v0x1300fefe0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x1300fecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x1300ff080_0;
    %assign/vec4 v0x1300fefe0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x1300fedf0_0;
    %assign/vec4 v0x1300fefe0_0, 0;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x130105670;
T_23 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130105e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x130105c20_0;
    %assign/vec4 v0x130105cc0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x1301059c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x130105d70_0;
    %assign/vec4 v0x130105cc0_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x130105b00_0;
    %assign/vec4 v0x130105cc0_0, 0;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x1300fd7d0;
T_24 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300fdec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x1300fdd10_0;
    %assign/vec4 v0x1300fdda0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x1300fd9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x1300fde30_0;
    %assign/vec4 v0x1300fdda0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x1300fdbf0_0;
    %assign/vec4 v0x1300fdda0_0, 0;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x126f4c2e0;
T_25 ;
    %wait E_0x126f24680;
    %load/vec4 v0x126f18540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x126f82260_0;
    %assign/vec4 v0x126f18420_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x126f82020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x126f184b0_0;
    %assign/vec4 v0x126f18420_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x126f82140_0;
    %assign/vec4 v0x126f18420_0, 0;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x126f714b0;
T_26 ;
    %wait E_0x126f24680;
    %load/vec4 v0x126f5c890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x126f5c6e0_0;
    %assign/vec4 v0x126f5c770_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x126f71620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x126f5c800_0;
    %assign/vec4 v0x126f5c770_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x126f71740_0;
    %assign/vec4 v0x126f5c770_0, 0;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x1300fe0b0;
T_27 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300fe840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x1300fe640_0;
    %assign/vec4 v0x1300fe6e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x1300fe3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x1300fe790_0;
    %assign/vec4 v0x1300fe6e0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x1300fe520_0;
    %assign/vec4 v0x1300fe6e0_0, 0;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x126f07e60;
T_28 ;
    %wait E_0x126f24680;
    %load/vec4 v0x126f40200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x1300f0500_0;
    %assign/vec4 v0x126f400e0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x126f18660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x126f40170_0;
    %assign/vec4 v0x126f400e0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x126f23f60_0;
    %assign/vec4 v0x126f400e0_0, 0;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x1300fd150;
T_29 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300fd740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x1300fd590_0;
    %assign/vec4 v0x1300fd620_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x1300fd350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x1300fd6b0_0;
    %assign/vec4 v0x1300fd620_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x1300fd470_0;
    %assign/vec4 v0x1300fd620_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x1300c93d0;
T_30 ;
    %wait E_0x13008fd20;
    %load/vec4 v0x1300c2010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %load/vec4 v0x1300c8770_0;
    %store/vec4 v0x1300c3240_0, 0, 32;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x1300c8770_0;
    %store/vec4 v0x1300c3240_0, 0, 32;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x1300c8800_0;
    %store/vec4 v0x1300c3240_0, 0, 32;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x1300c31b0_0;
    %store/vec4 v0x1300c3240_0, 0, 32;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x1300bfa30;
T_31 ;
    %wait E_0x1300daa40;
    %load/vec4 v0x1300ba400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %load/vec4 v0x1300c20a0_0;
    %store/vec4 v0x1300ba370_0, 0, 32;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x1300c20a0_0;
    %store/vec4 v0x1300ba370_0, 0, 32;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x1300bc950_0;
    %store/vec4 v0x1300ba370_0, 0, 32;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x1300bc9e0_0;
    %store/vec4 v0x1300ba370_0, 0, 32;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x1300e5cb0;
T_32 ;
    %wait E_0x1300a4560;
    %load/vec4 v0x1300e5410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_32.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_32.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_32.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_32.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.0 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %add;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.1 ;
    %load/vec4 v0x1300e59a0_0;
    %ix/getv 4, v0x1300e5a30_0;
    %shiftl 4;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.2 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.3 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.4 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %xor;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.5 ;
    %load/vec4 v0x1300e59a0_0;
    %ix/getv 4, v0x1300e5a30_0;
    %shiftr 4;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.6 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %or;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.7 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %and;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.8 ;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %sub;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.9 ;
    %load/vec4 v0x1300e59a0_0;
    %ix/getv 4, v0x1300e5a30_0;
    %shiftr/s 4;
    %store/vec4 v0x1300e5380_0, 0, 32;
    %load/vec4 v0x1300e5380_0;
    %or/r;
    %nor/r;
    %store/vec4 v0x1300e5100_0, 0, 1;
    %jmp T_32.11;
T_32.11 ;
    %pop/vec4 1;
    %load/vec4 v0x1300e59a0_0;
    %load/vec4 v0x1300e5a30_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x1300e5070_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13008a900;
T_33 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300c8330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x1300a1310_0;
    %assign/vec4 v0x1300a13a0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x1300a3430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x1300c82a0_0;
    %assign/vec4 v0x1300a13a0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x1300a23a0_0;
    %assign/vec4 v0x1300a13a0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x13009aa20;
T_34 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300a3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x1300a09f0_0;
    %assign/vec4 v0x1300a48c0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x1300964b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x1300a4950_0;
    %assign/vec4 v0x1300a48c0_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x13009e580_0;
    %assign/vec4 v0x1300a48c0_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x1300830b0;
T_35 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300da1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x126f3a330_0;
    %assign/vec4 v0x1300a7b60_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x1300c7c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x1300a7bf0_0;
    %assign/vec4 v0x1300a7b60_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x1300aac80_0;
    %assign/vec4 v0x1300a7b60_0, 0;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x1300642f0;
T_36 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300e3c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x130086710_0;
    %assign/vec4 v0x130083380_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x13006ad60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x130083410_0;
    %assign/vec4 v0x130083380_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x130084510_0;
    %assign/vec4 v0x130083380_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x130092d80;
T_37 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300e43a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x1300e46d0_0;
    %assign/vec4 v0x1300e4760_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x1300f0d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x1300e4310_0;
    %assign/vec4 v0x1300e4760_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x1300e4a90_0;
    %assign/vec4 v0x1300e4760_0, 0;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x1300decf0;
T_38 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130062e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x1300db9f0_0;
    %assign/vec4 v0x1300dba80_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x1300ddbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x130062d90_0;
    %assign/vec4 v0x1300dba80_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x1300dcaf0_0;
    %assign/vec4 v0x1300dba80_0, 0;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x130089580;
T_39 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300ae6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x130097790_0;
    %assign/vec4 v0x1300c74f0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x13007b310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x1300c7580_0;
    %assign/vec4 v0x1300c74f0_0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/vec4 v0x130096d20_0;
    %assign/vec4 v0x1300c74f0_0, 0;
T_39.3 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x130090c60;
T_40 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13007d4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x13007a750_0;
    %assign/vec4 v0x13007a7e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x130078e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x13007d430_0;
    %assign/vec4 v0x13007a7e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x130076f40_0;
    %assign/vec4 v0x13007a7e0_0, 0;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x13009c5f0;
T_41 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13009d480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x1300a2a80_0;
    %assign/vec4 v0x1300a2b10_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x13009f5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x13009d3f0_0;
    %assign/vec4 v0x1300a2b10_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x1300a19f0_0;
    %assign/vec4 v0x1300a2b10_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x13009b560;
T_42 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130006a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x1300c3600_0;
    %assign/vec4 v0x1300abc30_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x13009b320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x1300abcc0_0;
    %assign/vec4 v0x1300abc30_0, 0;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x1300c3cc0_0;
    %assign/vec4 v0x1300abc30_0, 0;
T_42.3 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x130116c80;
T_43 ;
    %wait E_0x130116ea0;
    %load/vec4 v0x130117060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %load/vec4 v0x130116f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %jmp T_43.8;
T_43.2 ;
    %load/vec4 v0x130117170_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130117220_0, 4, 8;
    %load/vec4 v0x130117220_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %jmp T_43.8;
T_43.3 ;
    %load/vec4 v0x130117170_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130117220_0, 4, 8;
    %load/vec4 v0x130117220_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %jmp T_43.8;
T_43.4 ;
    %load/vec4 v0x130117170_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130117220_0, 4, 16;
    %load/vec4 v0x130117220_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %jmp T_43.8;
T_43.5 ;
    %load/vec4 v0x130117170_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x130117220_0, 4, 16;
    %load/vec4 v0x130117220_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %jmp T_43.8;
T_43.6 ;
    %load/vec4 v0x130117170_0;
    %store/vec4 v0x130116fc0_0, 0, 32;
    %jmp T_43.8;
T_43.8 ;
    %pop/vec4 1;
T_43.0 ;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13007fc70;
T_44 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x1300c2e70_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1300937c0_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x1300926a0_0, 0, 10;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x126f7fca0_0, 0, 13;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x130091610_0, 0, 13;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13008f580_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300e55d0_0, 0, 32;
    %end;
    .thread T_44;
    .scope S_0x13007fc70;
T_45 ;
    %wait E_0x13008e310;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300e6210_0, 0, 32;
T_45.0 ;
    %load/vec4 v0x1300e6210_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_45.1, 5;
    %load/vec4 v0x1300a2850_0;
    %load/vec4 v0x1300e6210_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x1300e6210_0;
    %store/vec4 v0x1300c2e70_0, 0, 32;
T_45.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1300e6210_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1300e6210_0, 0, 32;
    %jmp T_45.0;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13007fc70;
T_46 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13008a220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13008e4f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1300a38e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300c2f00_0, 0, 32;
T_46.2 ;
    %load/vec4 v0x1300c2f00_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1300c2f00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13008b2b0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300ef040_0, 0, 32;
T_46.4 ;
    %load/vec4 v0x1300ef040_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_46.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1300c2f00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1300ef040_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130087050, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1300c2f00_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1300ef040_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a1730, 0, 4;
    %load/vec4 v0x1300ef040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1300ef040_0, 0, 32;
    %jmp T_46.4;
T_46.5 ;
    %load/vec4 v0x1300c2f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1300c2f00_0, 0, 32;
    %jmp T_46.2;
T_46.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300ef0d0_0, 0, 32;
T_46.6 ;
    %load/vec4 v0x1300ef0d0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1300ef0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130090580, 0, 4;
    %load/vec4 v0x1300ef0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1300ef0d0_0, 0, 32;
    %jmp T_46.6;
T_46.7 ;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x1300a38e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.10, 6;
    %jmp T_46.11;
T_46.8 ;
    %load/vec4 v0x1300a27c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.12, 8;
    %load/vec4 v0x13008b340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %jmp T_46.15;
T_46.14 ;
    %load/vec4 v0x13008d3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.16, 8;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1300a3850, 4;
    %assign/vec4 v0x13008e4f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %jmp T_46.17;
T_46.16 ;
    %load/vec4 v0x1300e5660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.18, 8;
    %load/vec4 v0x1300a0280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.22, 6;
    %load/vec4 v0x1300e5f90_0;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 0, 4;
    %jmp T_46.24;
T_46.20 ;
    %load/vec4 v0x1300e5f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.28, 6;
    %jmp T_46.29;
T_46.25 ;
    %load/vec4 v0x1300e5f90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 4, 5;
    %jmp T_46.29;
T_46.26 ;
    %load/vec4 v0x1300e5f90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 4, 5;
    %jmp T_46.29;
T_46.27 ;
    %load/vec4 v0x1300e5f90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 4, 5;
    %jmp T_46.29;
T_46.28 ;
    %load/vec4 v0x1300e5f90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 0, 4;
    %jmp T_46.29;
T_46.29 ;
    %pop/vec4 1;
    %jmp T_46.24;
T_46.21 ;
    %load/vec4 v0x1300e5f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.31, 6;
    %jmp T_46.32;
T_46.30 ;
    %load/vec4 v0x1300e5f90_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 4, 5;
    %jmp T_46.32;
T_46.31 ;
    %load/vec4 v0x1300e5f90_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 0, 4;
    %jmp T_46.32;
T_46.32 ;
    %pop/vec4 1;
    %jmp T_46.24;
T_46.22 ;
    %load/vec4 v0x1300e5f90_0;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x13008f910_0;
    %pad/u 5;
    %pad/u 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 0, 4;
    %jmp T_46.24;
T_46.24 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1300c2e70_0;
    %pad/s 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a1730, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %jmp T_46.19;
T_46.18 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13008e4f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
T_46.19 ;
T_46.17 ;
T_46.15 ;
    %jmp T_46.13;
T_46.12 ;
    %load/vec4 v0x1300e5660_0;
    %flag_set/vec4 8;
    %load/vec4 v0x13008d3d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_46.33, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %assign/vec4 v0x13008c340_0, 0;
    %load/vec4 v0x13008a2b0_0;
    %assign/vec4 v0x13008c3d0_0, 0;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x13008b2b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x130087050, 4;
    %assign/vec4 v0x1300870e0_0, 0;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x13008b2b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1300a1730, 4;
    %assign/vec4 v0x1300a17c0_0, 0;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x13008b2b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x130087050, 4;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x13008b2b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1300a1730, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.35, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x1300a38e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13008c340_0, 4, 1;
    %pushi/vec4 0, 0, 14;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x13008b2b0, 5;
    %pad/u 11;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x130089220, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x13008a2b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %pad/u 13;
    %assign/vec4 v0x130091610_0, 0;
    %fork t_1, S_0x13006a330;
    %jmp t_0;
    .scope S_0x13006a330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f74410_0, 0, 32;
T_46.37 ;
    %load/vec4 v0x126f74410_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.38, 5;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x13008a2b0_0;
    %pad/u 5;
    %ix/vec4 5;
    %load/vec4a v0x13008b2b0, 5;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x126f74410_0;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x1300a3850, 4;
    %ix/getv/s 3, v0x126f74410_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130090580, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f74410_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f74410_0, 0, 32;
    %jmp T_46.37;
T_46.38 ;
    %end;
    .scope S_0x13007fc70;
t_0 %join;
    %jmp T_46.36;
T_46.35 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1300a38e0_0, 0;
T_46.36 ;
    %load/vec4 v0x1300880f0_0;
    %assign/vec4 v0x1300926a0_0, 0;
    %load/vec4 v0x13008a2b0_0;
    %assign/vec4 v0x1300937c0_0, 0;
    %load/vec4 v0x1300a0730_0;
    %parti/s 27, 5, 4;
    %concati/vec4 0, 0, 5;
    %pad/u 13;
    %assign/vec4 v0x126f7fca0_0, 0;
T_46.33 ;
T_46.13 ;
    %jmp T_46.11;
T_46.9 ;
    %load/vec4 v0x130092730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.39, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x1300a38e0_0, 0;
T_46.39 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %jmp T_46.11;
T_46.10 ;
    %load/vec4 v0x130092730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.41, 8;
    %fork t_3, S_0x13006a9e0;
    %jmp t_2;
    .scope S_0x13006a9e0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300bf900_0, 0, 32;
T_46.43 ;
    %load/vec4 v0x1300bf900_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_46.44, 5;
    %ix/getv/s 4, v0x1300bf900_0;
    %load/vec4a v0x1300df750, 4;
    %load/vec4 v0x1300937c0_0;
    %pad/u 11;
    %pad/u 16;
    %muli 32, 0, 16;
    %pad/u 17;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %pad/u 36;
    %pad/u 39;
    %muli 8, 0, 39;
    %pad/u 17;
    %add;
    %pad/u 18;
    %load/vec4 v0x1300bf900_0;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a3850, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1300bf900_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1300bf900_0, 0, 32;
    %jmp T_46.43;
T_46.44 ;
    %end;
    .scope S_0x13007fc70;
t_2 %join;
    %load/vec4 v0x1300926a0_0;
    %load/vec4 v0x1300937c0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130089220, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x1300937c0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x130087050, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x1300937c0_0;
    %pad/u 8;
    %pad/u 10;
    %muli 4, 0, 10;
    %pad/u 11;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %pad/u 11;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a1730, 0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1300a38e0_0, 0;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_46.45, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13008b2b0, 0, 4;
    %jmp T_46.46;
T_46.45 ;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13008b2b0, 4;
    %addi 1, 0, 32;
    %load/vec4 v0x1300937c0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13008b2b0, 0, 4;
T_46.46 ;
T_46.41 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008b340_0, 0;
    %jmp T_46.11;
T_46.11 ;
    %pop/vec4 1;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x13007fc70;
T_47 ;
    %vpi_func 8 418 "$fopen" 32, "cache_else1.txt", "w" {0 0 0};
    %store/vec4 v0x13008e460_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x13007fc70;
T_48 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13009c3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x130089190_0, 0, 32;
T_48.2 ;
    %load/vec4 v0x130089190_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300e62a0_0, 0, 32;
T_48.4 ;
    %load/vec4 v0x1300e62a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_48.5, 5;
    %load/vec4 v0x130089190_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1300e62a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x130087050, 4;
    %load/vec4 v0x130089190_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1300e62a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1300a1730, 4;
    %load/vec4 v0x130089190_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x1300e62a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x130089220, 4;
    %vpi_call 8 432 "$fwrite", v0x13008e460_0, "%d %d %8h ", S<2,vec4,u1>, S<1,vec4,u1>, S<0,vec4,u10> {3 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13008f9a0_0, 0, 32;
T_48.6 ;
    %load/vec4 v0x13008f9a0_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_48.7, 5;
    %load/vec4 v0x130089190_0;
    %pad/s 38;
    %pad/s 43;
    %muli 32, 0, 43;
    %pad/s 44;
    %load/vec4 v0x1300e62a0_0;
    %pad/s 36;
    %pad/s 39;
    %muli 8, 0, 39;
    %pad/s 44;
    %add;
    %pad/s 45;
    %load/vec4 v0x13008f9a0_0;
    %pad/s 45;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x1300a3850, 4;
    %vpi_call 8 438 "$fwrite", v0x13008e460_0, "%8h ", S<0,vec4,u32> {1 0 0};
    %load/vec4 v0x13008f9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13008f9a0_0, 0, 32;
    %jmp T_48.6;
T_48.7 ;
    %vpi_call 8 440 "$fwrite", v0x13008e460_0, "\012" {0 0 0};
    %load/vec4 v0x1300e62a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1300e62a0_0, 0, 32;
    %jmp T_48.4;
T_48.5 ;
    %vpi_call 8 442 "$fwrite", v0x13008e460_0, "\012" {0 0 0};
    %load/vec4 v0x130089190_0;
    %addi 1, 0, 32;
    %store/vec4 v0x130089190_0, 0, 32;
    %jmp T_48.2;
T_48.3 ;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x13011a4b0;
T_49 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13011ac80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x13011aa60_0;
    %assign/vec4 v0x13011ab30_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x13011a800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x13011abd0_0;
    %assign/vec4 v0x13011ab30_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x13011a940_0;
    %assign/vec4 v0x13011ab30_0, 0;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x130118970;
T_50 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130119140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x130118f30_0;
    %assign/vec4 v0x130118fe0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x130118cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x130119090_0;
    %assign/vec4 v0x130118fe0_0, 0;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x130118e10_0;
    %assign/vec4 v0x130118fe0_0, 0;
T_50.3 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x1301176f0;
T_51 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130117f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %load/vec4 v0x130117cf0_0;
    %assign/vec4 v0x130117dc0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x130117a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x130117e60_0;
    %assign/vec4 v0x130117dc0_0, 0;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x130117bd0_0;
    %assign/vec4 v0x130117dc0_0, 0;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x130118020;
T_52 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130118830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x130118630_0;
    %assign/vec4 v0x130118700_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x1301183b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x130118790_0;
    %assign/vec4 v0x130118700_0, 0;
    %jmp T_52.3;
T_52.2 ;
    %load/vec4 v0x130118510_0;
    %assign/vec4 v0x130118700_0, 0;
T_52.3 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x130119260;
T_53 ;
    %wait E_0x126f24680;
    %load/vec4 v0x130119a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x130119850_0;
    %assign/vec4 v0x130119920_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1301195b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x1301199c0_0;
    %assign/vec4 v0x130119920_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x1301196f0_0;
    %assign/vec4 v0x130119920_0, 0;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x130119bf0;
T_54 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13011a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x13011a1a0_0;
    %assign/vec4 v0x13011a230_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x130119f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x13011a2e0_0;
    %assign/vec4 v0x13011a230_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %load/vec4 v0x13011a080_0;
    %assign/vec4 v0x13011a230_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x13011ada0;
T_55 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13011b5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x13011b3d0_0;
    %assign/vec4 v0x13011b460_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x13011b0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x13011b4f0_0;
    %assign/vec4 v0x13011b460_0, 0;
    %jmp T_55.3;
T_55.2 ;
    %load/vec4 v0x13011b230_0;
    %assign/vec4 v0x13011b460_0, 0;
T_55.3 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x13011c650;
T_56 ;
    %wait E_0x130119b50;
    %load/vec4 v0x13011cca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13011cd70_0, 0, 32;
    %jmp T_56.5;
T_56.0 ;
    %load/vec4 v0x1301174b0_0;
    %store/vec4 v0x13011cd70_0, 0, 32;
    %jmp T_56.5;
T_56.1 ;
    %load/vec4 v0x13011ca30_0;
    %store/vec4 v0x13011cd70_0, 0, 32;
    %jmp T_56.5;
T_56.2 ;
    %load/vec4 v0x13011c950_0;
    %store/vec4 v0x13011cd70_0, 0, 32;
    %jmp T_56.5;
T_56.3 ;
    %load/vec4 v0x13011cb90_0;
    %store/vec4 v0x13011cd70_0, 0, 32;
    %jmp T_56.5;
T_56.5 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x126f2d0f0;
T_57 ;
    %wait E_0x1300ab360;
    %load/vec4 v0x126f483d0_0;
    %load/vec4 v0x126f058a0_0;
    %and;
    %load/vec4 v0x126f48340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f48340_0;
    %load/vec4 v0x126f484f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f48460_0, 0, 2;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x126f483d0_0;
    %load/vec4 v0x126f059c0_0;
    %and;
    %load/vec4 v0x126f48340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f48340_0;
    %load/vec4 v0x126f484f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f48460_0, 0, 2;
    %jmp T_57.3;
T_57.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f48460_0, 0, 2;
T_57.3 ;
T_57.1 ;
    %load/vec4 v0x126f483d0_0;
    %load/vec4 v0x126f058a0_0;
    %and;
    %load/vec4 v0x126f48340_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f48340_0;
    %load/vec4 v0x126fcc160_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f48580_0, 0, 2;
    %jmp T_57.5;
T_57.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f48580_0, 0, 2;
T_57.5 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x126fc1200;
T_58 ;
    %wait E_0x1300b6ff0;
    %load/vec4 v0x126f57050_0;
    %load/vec4 v0x126fc1430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126fc1430_0;
    %load/vec4 v0x126f57170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f57200_0, 0, 2;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x126f570e0_0;
    %load/vec4 v0x126fc1430_0;
    %load/vec4 v0x126f57170_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f56fc0_0;
    %load/vec4 v0x126f57170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x126f57200_0, 0, 2;
    %jmp T_58.3;
T_58.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f57200_0, 0, 2;
T_58.3 ;
T_58.1 ;
    %load/vec4 v0x126f57050_0;
    %load/vec4 v0x126fc1430_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126fc1430_0;
    %load/vec4 v0x126f2cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x126f2d060_0, 0, 2;
    %jmp T_58.5;
T_58.4 ;
    %load/vec4 v0x126f570e0_0;
    %load/vec4 v0x126fc1430_0;
    %load/vec4 v0x126f2cfd0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x126f56fc0_0;
    %load/vec4 v0x126f2cfd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x126f2d060_0, 0, 2;
    %jmp T_58.7;
T_58.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x126f2d060_0, 0, 2;
T_58.7 ;
T_58.5 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1300d9830;
T_59 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x1300da000_0, 0, 32;
T_59.0 ;
    %load/vec4 v0x1300da000_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_59.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1300da000_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1300df4f0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1300da000_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1300da000_0, 0, 32;
    %jmp T_59.0;
T_59.1 ;
    %vpi_call 4 37 "$readmemh", "test_codes/4_naive_test/inst_data.hex", v0x1300df4f0 {0 0 0};
    %end;
    .thread T_59;
    .scope S_0x130080210;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1300dd2d0_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x130080210;
T_61 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x126f34100_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x126f34100_0;
    %pad/s 48;
    %cmpi/s 65536, 0, 48;
    %flag_or 5, 4;
    %jmp/0xz T_61.1, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x126f34100_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %store/vec4a v0x1300de3d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f34100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f34100_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %vpi_call 6 73 "$readmemh", "test_codes/4_naive_test/mem_data.hex", v0x1300de3d0 {0 0 0};
    %vpi_func 6 74 "$fopen" 32, "mem_else1.txt", "w" {0 0 0};
    %store/vec4 v0x1300db0d0_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x130080210;
T_62 ;
    %wait E_0x126f24680;
    %load/vec4 v0x126f2f190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x126f34100_0, 0, 32;
T_62.2 ;
    %load/vec4 v0x126f34100_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_62.3, 5;
    %vpi_call 6 127 "$fwrite", v0x1300db0d0_0, "%8h\012", &A<v0x1300de3d0, v0x126f34100_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x126f34100_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x126f34100_0, 0, 32;
    %jmp T_62.2;
T_62.3 ;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x130080210;
T_63 ;
    %wait E_0x126f24680;
    %load/vec4 v0x1300dc1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x126fa88d0_0;
    %load/vec4 v0x126f78460_0;
    %parti/s 16, 2, 3;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300de3d0, 0, 4;
T_63.0 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x1300dea20;
T_64 ;
    %wait E_0x126f24680;
    %load/vec4 v0x13009efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x130082a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130083b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1300a21c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1300a1130_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x13008c160_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13008a040, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a5380, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13009cda0, 0, 4;
    %load/vec4 v0x13008c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008f310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13008d1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1300945e0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x130082a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %jmp T_64.7;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008f310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %load/vec4 v0x130085d60_0;
    %assign/vec4 v0x1300a1130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130083b60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1300a21c0_0, 0;
    %load/vec4 v0x130093550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.8, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x130082a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
T_64.10 ;
    %load/vec4 v0x13008c160_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.11, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a5380, 0, 4;
    %load/vec4 v0x13008c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
    %jmp T_64.10;
T_64.11 ;
    %jmp T_64.9;
T_64.8 ;
    %load/vec4 v0x1300ab130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.12, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x130082a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
T_64.14 ;
    %load/vec4 v0x13008c160_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.15, 5;
    %ix/getv/s 4, v0x13008c160_0;
    %load/vec4a v0x13009dea0, 4;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13009cda0, 0, 4;
    %load/vec4 v0x13008c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
    %jmp T_64.14;
T_64.15 ;
T_64.12 ;
T_64.9 ;
    %jmp T_64.7;
T_64.5 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x130083b60_0, 0;
    %load/vec4 v0x1300a21c0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x1300a21c0_0, 0;
    %load/vec4 v0x1300a21c0_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.16, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x1300a21c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x1300a21c0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13008f310_0, 0;
    %load/vec4 v0x126f4a8a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1300a1130_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f4a8a0_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x1300a3250_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x13008d1f0_0, 0;
    %load/vec4 v0x1300a3250_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x13009cda0, 4;
    %assign/vec4 v0x1300945e0_0, 0;
    %jmp T_64.19;
T_64.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008f310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x13008d1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1300945e0_0, 0;
T_64.19 ;
    %jmp T_64.17;
T_64.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008f310_0, 0;
    %load/vec4 v0x1300a21c0_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.20, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %jmp T_64.21;
T_64.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x130082a60_0, 0;
T_64.21 ;
T_64.17 ;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13008f310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1300a21c0_0, 0;
    %load/vec4 v0x130083b60_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x130083b60_0, 0;
    %load/vec4 v0x130083b60_0;
    %cmpi/u 17, 0, 32;
    %jmp/0xz  T_64.22, 5;
    %load/vec4 v0x130083b60_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %flag_or 5, 4;
    %jmp/0xz  T_64.24, 5;
    %load/vec4 v0x126f4a8a0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1300a1130_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x126f4a8a0_0;
    %parti/s 27, 5, 4;
    %load/vec4 v0x130091430_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %assign/vec4 v0x13008d1f0_0, 0;
T_64.24 ;
    %pushi/vec4 2, 0, 32;
    %load/vec4 v0x130083b60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x130083b60_0;
    %pad/u 35;
    %cmpi/u 9, 0, 35;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.26, 8;
    %load/vec4 v0x1300924c0_0;
    %load/vec4 v0x130083b60_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1300a5380, 0, 4;
T_64.26 ;
    %jmp T_64.23;
T_64.22 ;
    %load/vec4 v0x130083b60_0;
    %cmpi/e 17, 0, 32;
    %jmp/0xz  T_64.28, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
T_64.30 ;
    %load/vec4 v0x13008c160_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.31, 5;
    %ix/getv/s 4, v0x13008c160_0;
    %load/vec4a v0x1300a5380, 4;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13008a040, 0, 4;
    %load/vec4 v0x13008c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
    %jmp T_64.30;
T_64.31 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %jmp T_64.29;
T_64.28 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1300903a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
T_64.32 ;
    %load/vec4 v0x13008c160_0;
    %pad/s 35;
    %cmpi/s 8, 0, 35;
    %jmp/0xz T_64.33, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x13008c160_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13008a040, 0, 4;
    %load/vec4 v0x13008c160_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13008c160_0, 0, 32;
    %jmp T_64.32;
T_64.33 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x130082a60_0, 0;
T_64.29 ;
T_64.23 ;
    %jmp T_64.7;
T_64.7 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x126ffe520;
T_65 ;
    %vpi_call 2 17 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x126ffe520 {0 0 0};
    %end;
    .thread T_65;
    .scope S_0x126ffe520;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130121e10_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x126ffe520;
T_67 ;
    %delay 1, 0;
    %load/vec4 v0x130121e10_0;
    %inv;
    %store/vec4 v0x130121e10_0, 0, 1;
    %jmp T_67;
    .thread T_67;
    .scope S_0x126ffe520;
T_68 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130121f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130121ea0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130121f30_0, 0, 1;
    %delay 1024, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x130121ea0_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x130121ea0_0, 0, 1;
    %vpi_call 2 48 "$stop" {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "tb/tb_cache.v";
    "./src/riscv_top.v";
    "./src/inst_mem.v";
    "./src/main_memory_wrapper.v";
    "./src/mem.v";
    "./src/riscv.v";
    "./src/dp_components/data_cache.v";
    "./src/pipe_regs/ex_mem.v";
    "./src/templates/pipe_dff.v";
    "./src/five_stages/ex.v";
    "./src/dp_components/alu.v";
    "./src/dp_components/op_selector.v";
    "./src/dp_components/forward_mux.v";
    "./src/hazard_unit/forward_unit_ex.v";
    "./src/hazard_unit/forward_unit_id.v";
    "./src/hazard_unit/hazard_detect_unit.v";
    "./src/pipe_regs/id_ex.v";
    "./src/five_stages/id.v";
    "./src/cp_components/alu_control.v";
    "./src/cp_components/control_unit.v";
    "./src/dp_components/id_control.v";
    "./src/dp_components/imm_gen.v";
    "./src/dp_components/pc_ex.v";
    "./src/dp_components/regfile.v";
    "./src/pipe_regs/if_id.v";
    "./src/five_stages/if.v";
    "./src/templates/adder.v";
    "./src/dp_components/pc.v";
    "./src/five_stages/mem.v";
    "./src/pipe_regs/mem_wb.v";
    "./src/five_stages/wb.v";
