{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1733268990397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1733268990398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 20:36:30 2024 " "Processing started: Tue Dec 03 20:36:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1733268990398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1733268990398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ULA -c ULA --generate_functional_sim_netlist " "Command: quartus_map ULA -c ULA --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1733268990398 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1733268990619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-main " "Found design unit 1: ULA-main" {  } { { "ULA.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/ULA.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991013 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/ULA.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733268991013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "abext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file abext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 abext-main " "Found design unit 1: abext-main" {  } { { "abext.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/abext.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991015 ""} { "Info" "ISGN_ENTITY_NAME" "1 abext " "Found entity 1: abext" {  } { { "abext.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/abext.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733268991015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cinext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cinext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cinext-main " "Found design unit 1: cinext-main" {  } { { "cinext.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/cinext.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991017 ""} { "Info" "ISGN_ENTITY_NAME" "1 cinext " "Found entity 1: cinext" {  } { { "cinext.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/cinext.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733268991017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-main " "Found design unit 1: full_adder-main" {  } { { "full_adder.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/full_adder.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991019 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/full_adder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1733268991019 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1733268991041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "abext abext:abext0 " "Elaborating entity \"abext\" for hierarchy \"abext:abext0\"" {  } { { "ULA.vhd" "abext0" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/ULA.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733268991047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cinext cinext:cinext_0 " "Elaborating entity \"cinext\" for hierarchy \"cinext:cinext_0\"" {  } { { "ULA.vhd" "cinext_0" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/ULA.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733268991055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:somador " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:somador\"" {  } { { "ULA.vhd" "somador" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/ULA.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733268991057 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg6.vhd 2 1 " "Using design file reg6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg6-behav " "Found design unit 1: reg6-behav" {  } { { "reg6.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/reg6.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991068 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg6 " "Found entity 1: reg6" {  } { { "reg6.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/reg6.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1733268991068 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1733268991068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg6 reg6:registrador " "Elaborating entity \"reg6\" for hierarchy \"reg6:registrador\"" {  } { { "ULA.vhd" "registrador" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/ULA.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1733268991069 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg6.vhd(15) " "VHDL Process Statement warning at reg6.vhd(15): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg6.vhd" "" { Text "C:/Users/enioa/Desktop/Aulas/Lab-5-SD/reg6.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1733268991070 "|ULA|reg6:registrador"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1733268991160 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 20:36:31 2024 " "Processing ended: Tue Dec 03 20:36:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1733268991160 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1733268991160 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1733268991160 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1733268991160 ""}
