 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : fpu
Version: L-2016.03-SP5-1
Date   : Wed Apr 24 09:31:21 2019
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v25c   Library: saed32rvt_ss0p95v25c

  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U676/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[45] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[45]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U677/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[46] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[46]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U675/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[44] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[44]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U691/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[58] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[58]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U694/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[61] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[61]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U687/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[55] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[55]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U684/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[52] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[52]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U692/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[59] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[59]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U688/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[56] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[56]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U685/Y (AND2X1_RVT)             0.10 *     8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[53] (dff_s_SIZE64_3)
                                                          0.00       8.21 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]/D (SDFFX1_RVT)
                                                          0.00 *     8.21 r
  data arrival time                                                  8.21

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[53]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.21
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U686/Y (AND2X1_RVT)             0.10 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[54] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[54]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U673/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[42] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[42]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U683/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[51] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[51]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U680/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[48] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[48]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U672/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[41] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[41]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U682/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[50] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[50]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U679/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[47] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[47]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U693/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[60] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[60]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U668/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[37] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[37]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


  Startpoint: fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.40       0.40
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/CLK (DFFX1_RVT)
                                                          0.00 #     0.40 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q_reg[0]/Q (DFFX1_RVT)
                                                          0.25       0.65 r
  fpu_add/fpu_add_frac_dp/i_astg_xtra_regs/q[0] (dffe_s_SIZE64_4)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/CI (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       0.65 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_0/CO (FADDX1_RVT)
                                                          0.13 *     0.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_1/CO (FADDX1_RVT)
                                                          0.11 *     0.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_2/CO (FADDX1_RVT)
                                                          0.11 *     1.00 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_3/CO (FADDX1_RVT)
                                                          0.11 *     1.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_4/CO (FADDX1_RVT)
                                                          0.11 *     1.21 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_5/CO (FADDX1_RVT)
                                                          0.10 *     1.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_6/CO (FADDX1_RVT)
                                                          0.11 *     1.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_7/CO (FADDX1_RVT)
                                                          0.11 *     1.53 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_8/CO (FADDX1_RVT)
                                                          0.11 *     1.64 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_9/CO (FADDX1_RVT)
                                                          0.11 *     1.74 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_10/CO (FADDX1_RVT)
                                                          0.12 *     1.86 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_11/CO (FADDX1_RVT)
                                                          0.11 *     1.97 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_12/CO (FADDX1_RVT)
                                                          0.11 *     2.08 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_13/CO (FADDX1_RVT)
                                                          0.11 *     2.18 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_14/CO (FADDX1_RVT)
                                                          0.11 *     2.30 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_15/CO (FADDX1_RVT)
                                                          0.11 *     2.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_16/CO (FADDX1_RVT)
                                                          0.11 *     2.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_17/CO (FADDX1_RVT)
                                                          0.10 *     2.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_18/CO (FADDX1_RVT)
                                                          0.10 *     2.72 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_19/CO (FADDX1_RVT)
                                                          0.10 *     2.83 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_20/CO (FADDX1_RVT)
                                                          0.10 *     2.93 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_21/CO (FADDX1_RVT)
                                                          0.11 *     3.04 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_22/CO (FADDX1_RVT)
                                                          0.10 *     3.14 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_23/CO (FADDX1_RVT)
                                                          0.11 *     3.25 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_24/CO (FADDX1_RVT)
                                                          0.11 *     3.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_25/CO (FADDX1_RVT)
                                                          0.10 *     3.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_26/CO (FADDX1_RVT)
                                                          0.10 *     3.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_27/CO (FADDX1_RVT)
                                                          0.11 *     3.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_28/CO (FADDX1_RVT)
                                                          0.10 *     3.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_29/CO (FADDX1_RVT)
                                                          0.11 *     3.88 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_30/CO (FADDX1_RVT)
                                                          0.11 *     3.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_31/CO (FADDX1_RVT)
                                                          0.11 *     4.09 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_32/CO (FADDX1_RVT)
                                                          0.11 *     4.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_33/CO (FADDX1_RVT)
                                                          0.11 *     4.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_34/CO (FADDX1_RVT)
                                                          0.11 *     4.41 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_35/CO (FADDX1_RVT)
                                                          0.10 *     4.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_36/CO (FADDX1_RVT)
                                                          0.11 *     4.62 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_37/CO (FADDX1_RVT)
                                                          0.11 *     4.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_38/CO (FADDX1_RVT)
                                                          0.11 *     4.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_39/CO (FADDX1_RVT)
                                                          0.10 *     4.94 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_40/CO (FADDX1_RVT)
                                                          0.10 *     5.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_41/CO (FADDX1_RVT)
                                                          0.11 *     5.15 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_42/CO (FADDX1_RVT)
                                                          0.10 *     5.26 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_43/CO (FADDX1_RVT)
                                                          0.10 *     5.36 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_44/CO (FADDX1_RVT)
                                                          0.10 *     5.46 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_45/CO (FADDX1_RVT)
                                                          0.10 *     5.57 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_46/CO (FADDX1_RVT)
                                                          0.11 *     5.67 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_47/CO (FADDX1_RVT)
                                                          0.11 *     5.78 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_48/CO (FADDX1_RVT)
                                                          0.11 *     5.89 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_49/CO (FADDX1_RVT)
                                                          0.11 *     5.99 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_50/CO (FADDX1_RVT)
                                                          0.10 *     6.10 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_51/CO (FADDX1_RVT)
                                                          0.10 *     6.20 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_52/CO (FADDX1_RVT)
                                                          0.11 *     6.31 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_53/CO (FADDX1_RVT)
                                                          0.11 *     6.42 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_54/CO (FADDX1_RVT)
                                                          0.10 *     6.52 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_55/CO (FADDX1_RVT)
                                                          0.11 *     6.63 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_56/CO (FADDX1_RVT)
                                                          0.11 *     6.73 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_57/CO (FADDX1_RVT)
                                                          0.11 *     6.84 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_58/CO (FADDX1_RVT)
                                                          0.11 *     6.95 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_59/CO (FADDX1_RVT)
                                                          0.11 *     7.05 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_60/CO (FADDX1_RVT)
                                                          0.11 *     7.16 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_61/CO (FADDX1_RVT)
                                                          0.11 *     7.27 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_62/CO (FADDX1_RVT)
                                                          0.10 *     7.37 r
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/U1_63/Y (XOR3X2_RVT)
                                                          0.14 *     7.51 f
  fpu_add/fpu_add_frac_dp/add_1_root_add_765_2/SUM[63] (fpu_add_frac_dp_DW01_add_1)
                                                          0.00       7.51 f
  fpu_add/fpu_add_frac_dp/U813/Y (INVX1_RVT)              0.08 *     7.59 r
  fpu_add/fpu_add_frac_dp/U34/Y (AND3X1_RVT)              0.10 *     7.69 r
  fpu_add/fpu_add_frac_dp/U349/Y (AND3X1_RVT)             0.08 *     7.77 r
  fpu_add/fpu_add_frac_dp/U1353/Y (OA21X1_RVT)            0.15 *     7.92 r
  fpu_add/fpu_add_frac_dp/U192/Y (NBUFFX2_RVT)            0.19 *     8.11 r
  fpu_add/fpu_add_frac_dp/U635/Y (AND2X1_RVT)             0.09 *     8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/din[8] (dff_s_SIZE64_3)
                                                          0.00       8.20 r
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]/D (SDFFX1_RVT)
                                                          0.00 *     8.20 r
  data arrival time                                                  8.20

  clock ideal_clock1 (rise edge)                         10.00      10.00
  clock network delay (ideal)                             0.40      10.40
  clock uncertainty                                      -0.05      10.35
  fpu_add/fpu_add_frac_dp/i_a4stg_rnd_frac_pre3/q_reg[8]/CLK (SDFFX1_RVT)
                                                          0.00      10.35 r
  library setup time                                     -0.12      10.23
  data required time                                                10.23
  --------------------------------------------------------------------------
  data required time                                                10.23
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        2.03


1
