#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ISR */
ISR__REMOVED EQU 1

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* LED_1 */
LED_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LED_1__0__MASK EQU 0x01
LED_1__0__PC EQU CYREG_PRT0_PC0
LED_1__0__PORT EQU 0
LED_1__0__SHIFT EQU 0
LED_1__AG EQU CYREG_PRT0_AG
LED_1__AMUX EQU CYREG_PRT0_AMUX
LED_1__BIE EQU CYREG_PRT0_BIE
LED_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED_1__BYP EQU CYREG_PRT0_BYP
LED_1__CTL EQU CYREG_PRT0_CTL
LED_1__DM0 EQU CYREG_PRT0_DM0
LED_1__DM1 EQU CYREG_PRT0_DM1
LED_1__DM2 EQU CYREG_PRT0_DM2
LED_1__DR EQU CYREG_PRT0_DR
LED_1__INP_DIS EQU CYREG_PRT0_INP_DIS
LED_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED_1__LCD_EN EQU CYREG_PRT0_LCD_EN
LED_1__MASK EQU 0x01
LED_1__PORT EQU 0
LED_1__PRT EQU CYREG_PRT0_PRT
LED_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED_1__PS EQU CYREG_PRT0_PS
LED_1__SHIFT EQU 0
LED_1__SLW EQU CYREG_PRT0_SLW

/* LED_2 */
LED_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
LED_2__0__MASK EQU 0x08
LED_2__0__PC EQU CYREG_PRT6_PC3
LED_2__0__PORT EQU 6
LED_2__0__SHIFT EQU 3
LED_2__AG EQU CYREG_PRT6_AG
LED_2__AMUX EQU CYREG_PRT6_AMUX
LED_2__BIE EQU CYREG_PRT6_BIE
LED_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_2__BYP EQU CYREG_PRT6_BYP
LED_2__CTL EQU CYREG_PRT6_CTL
LED_2__DM0 EQU CYREG_PRT6_DM0
LED_2__DM1 EQU CYREG_PRT6_DM1
LED_2__DM2 EQU CYREG_PRT6_DM2
LED_2__DR EQU CYREG_PRT6_DR
LED_2__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_2__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_2__MASK EQU 0x08
LED_2__PORT EQU 6
LED_2__PRT EQU CYREG_PRT6_PRT
LED_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_2__PS EQU CYREG_PRT6_PS
LED_2__SHIFT EQU 3
LED_2__SLW EQU CYREG_PRT6_SLW

/* LED_3 */
LED_3__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
LED_3__0__MASK EQU 0x04
LED_3__0__PC EQU CYREG_PRT6_PC2
LED_3__0__PORT EQU 6
LED_3__0__SHIFT EQU 2
LED_3__AG EQU CYREG_PRT6_AG
LED_3__AMUX EQU CYREG_PRT6_AMUX
LED_3__BIE EQU CYREG_PRT6_BIE
LED_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED_3__BYP EQU CYREG_PRT6_BYP
LED_3__CTL EQU CYREG_PRT6_CTL
LED_3__DM0 EQU CYREG_PRT6_DM0
LED_3__DM1 EQU CYREG_PRT6_DM1
LED_3__DM2 EQU CYREG_PRT6_DM2
LED_3__DR EQU CYREG_PRT6_DR
LED_3__INP_DIS EQU CYREG_PRT6_INP_DIS
LED_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
LED_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED_3__LCD_EN EQU CYREG_PRT6_LCD_EN
LED_3__MASK EQU 0x04
LED_3__PORT EQU 6
LED_3__PRT EQU CYREG_PRT6_PRT
LED_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED_3__PS EQU CYREG_PRT6_PS
LED_3__SHIFT EQU 2
LED_3__SLW EQU CYREG_PRT6_SLW

/* MDC_M */
MDC_M__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
MDC_M__0__MASK EQU 0x02
MDC_M__0__PC EQU CYREG_PRT12_PC1
MDC_M__0__PORT EQU 12
MDC_M__0__SHIFT EQU 1
MDC_M__AG EQU CYREG_PRT12_AG
MDC_M__BIE EQU CYREG_PRT12_BIE
MDC_M__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MDC_M__BYP EQU CYREG_PRT12_BYP
MDC_M__DM0 EQU CYREG_PRT12_DM0
MDC_M__DM1 EQU CYREG_PRT12_DM1
MDC_M__DM2 EQU CYREG_PRT12_DM2
MDC_M__DR EQU CYREG_PRT12_DR
MDC_M__INP_DIS EQU CYREG_PRT12_INP_DIS
MDC_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MDC_M__MASK EQU 0x02
MDC_M__PORT EQU 12
MDC_M__PRT EQU CYREG_PRT12_PRT
MDC_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MDC_M__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MDC_M__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MDC_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MDC_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MDC_M__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MDC_M__PS EQU CYREG_PRT12_PS
MDC_M__SHIFT EQU 1
MDC_M__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MDC_M__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MDC_M__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MDC_M__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MDC_M__SLW EQU CYREG_PRT12_SLW

/* MDC_S */
MDC_S__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
MDC_S__0__MASK EQU 0x08
MDC_S__0__PC EQU CYREG_PRT12_PC3
MDC_S__0__PORT EQU 12
MDC_S__0__SHIFT EQU 3
MDC_S__AG EQU CYREG_PRT12_AG
MDC_S__BIE EQU CYREG_PRT12_BIE
MDC_S__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MDC_S__BYP EQU CYREG_PRT12_BYP
MDC_S__DM0 EQU CYREG_PRT12_DM0
MDC_S__DM1 EQU CYREG_PRT12_DM1
MDC_S__DM2 EQU CYREG_PRT12_DM2
MDC_S__DR EQU CYREG_PRT12_DR
MDC_S__INP_DIS EQU CYREG_PRT12_INP_DIS
MDC_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MDC_S__MASK EQU 0x08
MDC_S__PORT EQU 12
MDC_S__PRT EQU CYREG_PRT12_PRT
MDC_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MDC_S__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MDC_S__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MDC_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MDC_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MDC_S__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MDC_S__PS EQU CYREG_PRT12_PS
MDC_S__SHIFT EQU 3
MDC_S__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MDC_S__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MDC_S__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MDC_S__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MDC_S__SLW EQU CYREG_PRT12_SLW

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB01_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB01_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB01_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB01_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB01_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB01_F1

/* PWM_2_PWMUDB */
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1

/* MDIO_M */
MDIO_M__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
MDIO_M__0__MASK EQU 0x01
MDIO_M__0__PC EQU CYREG_PRT12_PC0
MDIO_M__0__PORT EQU 12
MDIO_M__0__SHIFT EQU 0
MDIO_M__AG EQU CYREG_PRT12_AG
MDIO_M__BIE EQU CYREG_PRT12_BIE
MDIO_M__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MDIO_M__BYP EQU CYREG_PRT12_BYP
MDIO_M__DM0 EQU CYREG_PRT12_DM0
MDIO_M__DM1 EQU CYREG_PRT12_DM1
MDIO_M__DM2 EQU CYREG_PRT12_DM2
MDIO_M__DR EQU CYREG_PRT12_DR
MDIO_M__INP_DIS EQU CYREG_PRT12_INP_DIS
MDIO_M__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MDIO_M__MASK EQU 0x01
MDIO_M__PORT EQU 12
MDIO_M__PRT EQU CYREG_PRT12_PRT
MDIO_M__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MDIO_M__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MDIO_M__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MDIO_M__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MDIO_M__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MDIO_M__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MDIO_M__PS EQU CYREG_PRT12_PS
MDIO_M__SHIFT EQU 0
MDIO_M__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MDIO_M__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MDIO_M__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MDIO_M__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MDIO_M__SLW EQU CYREG_PRT12_SLW

/* MDIO_S */
MDIO_S__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
MDIO_S__0__MASK EQU 0x04
MDIO_S__0__PC EQU CYREG_PRT12_PC2
MDIO_S__0__PORT EQU 12
MDIO_S__0__SHIFT EQU 2
MDIO_S__AG EQU CYREG_PRT12_AG
MDIO_S__BIE EQU CYREG_PRT12_BIE
MDIO_S__BIT_MASK EQU CYREG_PRT12_BIT_MASK
MDIO_S__BYP EQU CYREG_PRT12_BYP
MDIO_S__DM0 EQU CYREG_PRT12_DM0
MDIO_S__DM1 EQU CYREG_PRT12_DM1
MDIO_S__DM2 EQU CYREG_PRT12_DM2
MDIO_S__DR EQU CYREG_PRT12_DR
MDIO_S__INP_DIS EQU CYREG_PRT12_INP_DIS
MDIO_S__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
MDIO_S__MASK EQU 0x04
MDIO_S__PORT EQU 12
MDIO_S__PRT EQU CYREG_PRT12_PRT
MDIO_S__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
MDIO_S__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
MDIO_S__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
MDIO_S__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
MDIO_S__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
MDIO_S__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
MDIO_S__PS EQU CYREG_PRT12_PS
MDIO_S__SHIFT EQU 2
MDIO_S__SIO_CFG EQU CYREG_PRT12_SIO_CFG
MDIO_S__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
MDIO_S__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
MDIO_S__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
MDIO_S__SLW EQU CYREG_PRT12_SLW

/* COR_ISR */
COR_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
COR_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
COR_ISR__INTC_MASK EQU 0x02
COR_ISR__INTC_NUMBER EQU 1
COR_ISR__INTC_PRIOR_NUM EQU 7
COR_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
COR_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
COR_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x02
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x04
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x04

/* Clock_3 */
Clock_3__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_3__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_3__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_3__CFG2_SRC_SEL_MASK EQU 0x07
Clock_3__INDEX EQU 0x01
Clock_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_3__PM_ACT_MSK EQU 0x02
Clock_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_3__PM_STBY_MSK EQU 0x02

/* DAT_ISR */
DAT_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
DAT_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
DAT_ISR__INTC_MASK EQU 0x04
DAT_ISR__INTC_NUMBER EQU 2
DAT_ISR__INTC_PRIOR_NUM EQU 7
DAT_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
DAT_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
DAT_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Opamp_1_ABuf */
Opamp_1_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_1_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_1_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_1_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_1_ABuf__PM_ACT_MSK EQU 0x08
Opamp_1_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_1_ABuf__PM_STBY_MSK EQU 0x08
Opamp_1_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_1_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_1_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_1_ABuf__TR1 EQU CYREG_OPAMP3_TR1

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* ADDR_ISR */
ADDR_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADDR_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADDR_ISR__INTC_MASK EQU 0x01
ADDR_ISR__INTC_NUMBER EQU 0
ADDR_ISR__INTC_PRIOR_NUM EQU 7
ADDR_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADDR_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADDR_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* VRef_1V2 */
VRef_1V2__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
VRef_1V2__0__MASK EQU 0x01
VRef_1V2__0__PC EQU CYREG_PRT3_PC0
VRef_1V2__0__PORT EQU 3
VRef_1V2__0__SHIFT EQU 0
VRef_1V2__AG EQU CYREG_PRT3_AG
VRef_1V2__AMUX EQU CYREG_PRT3_AMUX
VRef_1V2__BIE EQU CYREG_PRT3_BIE
VRef_1V2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
VRef_1V2__BYP EQU CYREG_PRT3_BYP
VRef_1V2__CTL EQU CYREG_PRT3_CTL
VRef_1V2__DM0 EQU CYREG_PRT3_DM0
VRef_1V2__DM1 EQU CYREG_PRT3_DM1
VRef_1V2__DM2 EQU CYREG_PRT3_DM2
VRef_1V2__DR EQU CYREG_PRT3_DR
VRef_1V2__INP_DIS EQU CYREG_PRT3_INP_DIS
VRef_1V2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
VRef_1V2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
VRef_1V2__LCD_EN EQU CYREG_PRT3_LCD_EN
VRef_1V2__MASK EQU 0x01
VRef_1V2__PORT EQU 3
VRef_1V2__PRT EQU CYREG_PRT3_PRT
VRef_1V2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
VRef_1V2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
VRef_1V2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
VRef_1V2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
VRef_1V2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
VRef_1V2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
VRef_1V2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
VRef_1V2__PS EQU CYREG_PRT3_PS
VRef_1V2__SHIFT EQU 0
VRef_1V2__SLW EQU CYREG_PRT3_SLW

/* USBUART_1_arb_int */
USBUART_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_arb_int__INTC_MASK EQU 0x400000
USBUART_1_arb_int__INTC_NUMBER EQU 22
USBUART_1_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_bus_reset */
USBUART_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_bus_reset__INTC_MASK EQU 0x800000
USBUART_1_bus_reset__INTC_NUMBER EQU 23
USBUART_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_Dm */
USBUART_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_1_Dm__0__MASK EQU 0x80
USBUART_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_1_Dm__0__PORT EQU 15
USBUART_1_Dm__0__SHIFT EQU 7
USBUART_1_Dm__AG EQU CYREG_PRT15_AG
USBUART_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dm__DR EQU CYREG_PRT15_DR
USBUART_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dm__MASK EQU 0x80
USBUART_1_Dm__PORT EQU 15
USBUART_1_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dm__PS EQU CYREG_PRT15_PS
USBUART_1_Dm__SHIFT EQU 7
USBUART_1_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_1_Dp */
USBUART_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_1_Dp__0__MASK EQU 0x40
USBUART_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_1_Dp__0__PORT EQU 15
USBUART_1_Dp__0__SHIFT EQU 6
USBUART_1_Dp__AG EQU CYREG_PRT15_AG
USBUART_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_1_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_1_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_1_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_1_Dp__DR EQU CYREG_PRT15_DR
USBUART_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_1_Dp__MASK EQU 0x40
USBUART_1_Dp__PORT EQU 15
USBUART_1_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_1_Dp__PS EQU CYREG_PRT15_PS
USBUART_1_Dp__SHIFT EQU 6
USBUART_1_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_1_dp_int */
USBUART_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_dp_int__INTC_MASK EQU 0x1000
USBUART_1_dp_int__INTC_NUMBER EQU 12
USBUART_1_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_0 */
USBUART_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_0__INTC_MASK EQU 0x1000000
USBUART_1_ep_0__INTC_NUMBER EQU 24
USBUART_1_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_1 */
USBUART_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_1__INTC_MASK EQU 0x08
USBUART_1_ep_1__INTC_NUMBER EQU 3
USBUART_1_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_2 */
USBUART_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_2__INTC_MASK EQU 0x10
USBUART_1_ep_2__INTC_NUMBER EQU 4
USBUART_1_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_ep_3 */
USBUART_1_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_ep_3__INTC_MASK EQU 0x20
USBUART_1_ep_3__INTC_NUMBER EQU 5
USBUART_1_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_1_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_1_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_sof_int */
USBUART_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_1_sof_int__INTC_MASK EQU 0x200000
USBUART_1_sof_int__INTC_NUMBER EQU 21
USBUART_1_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_1_USB */
USBUART_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_1_USB__CR0 EQU CYREG_USB_CR0
USBUART_1_USB__CR1 EQU CYREG_USB_CR1
USBUART_1_USB__CWA EQU CYREG_USB_CWA
USBUART_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_1_USB__PM_ACT_MSK EQU 0x01
USBUART_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_1_USB__PM_STBY_MSK EQU 0x01
USBUART_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_1_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_1_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Debug_MDIO */
Debug_MDIO__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Debug_MDIO__0__MASK EQU 0x80
Debug_MDIO__0__PC EQU CYREG_PRT0_PC7
Debug_MDIO__0__PORT EQU 0
Debug_MDIO__0__SHIFT EQU 7
Debug_MDIO__AG EQU CYREG_PRT0_AG
Debug_MDIO__AMUX EQU CYREG_PRT0_AMUX
Debug_MDIO__BIE EQU CYREG_PRT0_BIE
Debug_MDIO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Debug_MDIO__BYP EQU CYREG_PRT0_BYP
Debug_MDIO__CTL EQU CYREG_PRT0_CTL
Debug_MDIO__DM0 EQU CYREG_PRT0_DM0
Debug_MDIO__DM1 EQU CYREG_PRT0_DM1
Debug_MDIO__DM2 EQU CYREG_PRT0_DM2
Debug_MDIO__DR EQU CYREG_PRT0_DR
Debug_MDIO__INP_DIS EQU CYREG_PRT0_INP_DIS
Debug_MDIO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Debug_MDIO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Debug_MDIO__LCD_EN EQU CYREG_PRT0_LCD_EN
Debug_MDIO__MASK EQU 0x80
Debug_MDIO__PORT EQU 0
Debug_MDIO__PRT EQU CYREG_PRT0_PRT
Debug_MDIO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Debug_MDIO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Debug_MDIO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Debug_MDIO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Debug_MDIO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Debug_MDIO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Debug_MDIO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Debug_MDIO__PS EQU CYREG_PRT0_PS
Debug_MDIO__SHIFT EQU 7
Debug_MDIO__SLW EQU CYREG_PRT0_SLW

/* MDIO_host_2 */
MDIO_host_2_cntrl16_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
MDIO_host_2_cntrl16_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
MDIO_host_2_cntrl16_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
MDIO_host_2_cntrl16_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
MDIO_host_2_cntrl16_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
MDIO_host_2_cntrl16_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
MDIO_host_2_cntrl16_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
MDIO_host_2_cntrl16_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
MDIO_host_2_cntrl16_u0__A0_REG EQU CYREG_B0_UDB06_A0
MDIO_host_2_cntrl16_u0__A1_REG EQU CYREG_B0_UDB06_A1
MDIO_host_2_cntrl16_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
MDIO_host_2_cntrl16_u0__D0_REG EQU CYREG_B0_UDB06_D0
MDIO_host_2_cntrl16_u0__D1_REG EQU CYREG_B0_UDB06_D1
MDIO_host_2_cntrl16_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
MDIO_host_2_cntrl16_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
MDIO_host_2_cntrl16_u0__F0_REG EQU CYREG_B0_UDB06_F0
MDIO_host_2_cntrl16_u0__F1_REG EQU CYREG_B0_UDB06_F1
MDIO_host_2_cntrl16_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
MDIO_host_2_cntrl16_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
MDIO_host_2_cntrl16_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
MDIO_host_2_cntrl16_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
MDIO_host_2_cntrl16_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MDIO_host_2_cntrl16_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
MDIO_host_2_cntrl16_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
MDIO_host_2_cntrl16_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
MDIO_host_2_cntrl16_u1__A0_REG EQU CYREG_B0_UDB07_A0
MDIO_host_2_cntrl16_u1__A1_REG EQU CYREG_B0_UDB07_A1
MDIO_host_2_cntrl16_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
MDIO_host_2_cntrl16_u1__D0_REG EQU CYREG_B0_UDB07_D0
MDIO_host_2_cntrl16_u1__D1_REG EQU CYREG_B0_UDB07_D1
MDIO_host_2_cntrl16_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MDIO_host_2_cntrl16_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
MDIO_host_2_cntrl16_u1__F0_REG EQU CYREG_B0_UDB07_F0
MDIO_host_2_cntrl16_u1__F1_REG EQU CYREG_B0_UDB07_F1
MDIO_host_2_MdioControlReg__0__MASK EQU 0x01
MDIO_host_2_MdioControlReg__0__POS EQU 0
MDIO_host_2_MdioControlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
MDIO_host_2_MdioControlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
MDIO_host_2_MdioControlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
MDIO_host_2_MdioControlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
MDIO_host_2_MdioControlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
MDIO_host_2_MdioControlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
MDIO_host_2_MdioControlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
MDIO_host_2_MdioControlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
MDIO_host_2_MdioControlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
MDIO_host_2_MdioControlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
MDIO_host_2_MdioControlReg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
MDIO_host_2_MdioControlReg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
MDIO_host_2_MdioControlReg__COUNT_REG EQU CYREG_B0_UDB05_CTL
MDIO_host_2_MdioControlReg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
MDIO_host_2_MdioControlReg__MASK EQU 0x01
MDIO_host_2_MdioControlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MDIO_host_2_MdioControlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
MDIO_host_2_MdioControlReg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
MDIO_host_2_MdioCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MDIO_host_2_MdioCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MDIO_host_2_MdioCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MDIO_host_2_MdioCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
MDIO_host_2_MdioCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
MDIO_host_2_MdioCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MDIO_host_2_MdioCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MDIO_host_2_MdioCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
MDIO_host_2_MdioCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
MDIO_host_2_MdioCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MDIO_host_2_MdioCounter__CONTROL_REG EQU CYREG_B0_UDB02_CTL
MDIO_host_2_MdioCounter__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MDIO_host_2_MdioCounter__COUNT_REG EQU CYREG_B0_UDB02_CTL
MDIO_host_2_MdioCounter__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
MDIO_host_2_MdioCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MDIO_host_2_MdioCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MDIO_host_2_MdioCounter__PERIOD_REG EQU CYREG_B0_UDB02_MSK
MDIO_host_2_MdioCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MDIO_host_2_MdioCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
MDIO_host_2_MdioCounter_ST__MASK_REG EQU CYREG_B0_UDB02_MSK
MDIO_host_2_MdioCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MDIO_host_2_MdioCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MDIO_host_2_MdioCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MDIO_host_2_MdioCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB02_ST_CTL
MDIO_host_2_MdioCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB02_ST_CTL
MDIO_host_2_MdioCounter_ST__STATUS_REG EQU CYREG_B0_UDB02_ST
MDIO_host_2_MdioStatusReg__0__MASK EQU 0x01
MDIO_host_2_MdioStatusReg__0__POS EQU 0
MDIO_host_2_MdioStatusReg__1__MASK EQU 0x02
MDIO_host_2_MdioStatusReg__1__POS EQU 1
MDIO_host_2_MdioStatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
MDIO_host_2_MdioStatusReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
MDIO_host_2_MdioStatusReg__2__MASK EQU 0x04
MDIO_host_2_MdioStatusReg__2__POS EQU 2
MDIO_host_2_MdioStatusReg__3__MASK EQU 0x08
MDIO_host_2_MdioStatusReg__3__POS EQU 3
MDIO_host_2_MdioStatusReg__MASK EQU 0x0F
MDIO_host_2_MdioStatusReg__MASK_REG EQU CYREG_B0_UDB07_MSK
MDIO_host_2_MdioStatusReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
MDIO_host_2_MdioStatusReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* MDIO_Interface_AddrDMA */
MDIO_Interface_AddrDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
MDIO_Interface_AddrDMA__DRQ_NUMBER EQU 0
MDIO_Interface_AddrDMA__NUMBEROF_TDS EQU 0
MDIO_Interface_AddrDMA__PRIORITY EQU 2
MDIO_Interface_AddrDMA__TERMIN_EN EQU 0
MDIO_Interface_AddrDMA__TERMIN_SEL EQU 0
MDIO_Interface_AddrDMA__TERMOUT0_EN EQU 1
MDIO_Interface_AddrDMA__TERMOUT0_SEL EQU 0
MDIO_Interface_AddrDMA__TERMOUT1_EN EQU 0
MDIO_Interface_AddrDMA__TERMOUT1_SEL EQU 0

/* MDIO_Interface_bMDIO */
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A0_REG EQU CYREG_B0_UDB02_A0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__A1_REG EQU CYREG_B0_UDB02_A1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D0_REG EQU CYREG_B0_UDB02_D0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__D1_REG EQU CYREG_B0_UDB02_D1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F0_REG EQU CYREG_B0_UDB02_F0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__F1_REG EQU CYREG_B0_UDB02_F1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A0_REG EQU CYREG_B0_UDB03_A0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__A1_REG EQU CYREG_B0_UDB03_A1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D0_REG EQU CYREG_B0_UDB03_D0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__D1_REG EQU CYREG_B0_UDB03_D1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F0_REG EQU CYREG_B0_UDB03_F0
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__F1_REG EQU CYREG_B0_UDB03_F1
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_AddrCalc_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A0_REG EQU CYREG_B0_UDB08_A0
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__A1_REG EQU CYREG_B0_UDB08_A1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D0_REG EQU CYREG_B0_UDB08_D0
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__D1_REG EQU CYREG_B0_UDB08_D1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F0_REG EQU CYREG_B0_UDB08_F0
MDIO_Interface_bMDIO_Advanced_AddrComp_u0__F1_REG EQU CYREG_B0_UDB08_F1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A0_REG EQU CYREG_B0_UDB09_A0
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__A1_REG EQU CYREG_B0_UDB09_A1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D0_REG EQU CYREG_B0_UDB09_D0
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__D1_REG EQU CYREG_B0_UDB09_D1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F0_REG EQU CYREG_B0_UDB09_F0
MDIO_Interface_bMDIO_Advanced_AddrComp_u1__F1_REG EQU CYREG_B0_UDB09_F1
MDIO_Interface_bMDIO_Advanced_CfgReg__1__MASK EQU 0x02
MDIO_Interface_bMDIO_Advanced_CfgReg__1__POS EQU 1
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
MDIO_Interface_bMDIO_Advanced_CfgReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
MDIO_Interface_bMDIO_Advanced_CfgReg__2__MASK EQU 0x04
MDIO_Interface_bMDIO_Advanced_CfgReg__2__POS EQU 2
MDIO_Interface_bMDIO_Advanced_CfgReg__3__MASK EQU 0x08
MDIO_Interface_bMDIO_Advanced_CfgReg__3__POS EQU 3
MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
MDIO_Interface_bMDIO_Advanced_CfgReg__MASK EQU 0x0E
MDIO_Interface_bMDIO_Advanced_CfgReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_CfgReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_CfgReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__0__MASK EQU 0x01
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__0__POS EQU 0
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__1__MASK EQU 0x02
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__1__POS EQU 1
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__2__MASK EQU 0x04
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__2__POS EQU 2
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__3__MASK EQU 0x08
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__3__POS EQU 3
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__4__MASK EQU 0x10
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__4__POS EQU 4
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__5__MASK EQU 0x20
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__5__POS EQU 5
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__6__MASK EQU 0x40
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__6__POS EQU 6
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__7__MASK EQU 0x80
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__7__POS EQU 7
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__COUNT_REG EQU CYREG_B1_UDB04_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__MASK EQU 0xFF
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_DataWidthCfg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A0_REG EQU CYREG_B1_UDB04_A0
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__A1_REG EQU CYREG_B1_UDB04_A1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D0_REG EQU CYREG_B1_UDB04_D0
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__D1_REG EQU CYREG_B1_UDB04_D1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F0_REG EQU CYREG_B1_UDB04_F0
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__F1_REG EQU CYREG_B1_UDB04_F1
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A0_REG EQU CYREG_B1_UDB05_A0
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__A1_REG EQU CYREG_B1_UDB05_A1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D0_REG EQU CYREG_B1_UDB05_D0
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__D1_REG EQU CYREG_B1_UDB05_D1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F0_REG EQU CYREG_B1_UDB05_F0
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__F1_REG EQU CYREG_B1_UDB05_F1
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_FwAlu_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__0__MASK EQU 0x01
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__0__POS EQU 0
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__1__MASK EQU 0x02
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__1__POS EQU 1
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__MASK EQU 0x03
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__MASK_REG EQU CYREG_B1_UDB06_MSK
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
MDIO_Interface_bMDIO_Advanced_FwDmaStatus__STATUS_REG EQU CYREG_B1_UDB06_ST
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__0__MASK EQU 0x01
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__0__POS EQU 0
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__1__MASK EQU 0x02
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__1__POS EQU 1
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__2__MASK EQU 0x04
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__2__POS EQU 2
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__3__MASK EQU 0x08
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__3__POS EQU 3
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__4__MASK EQU 0x10
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__4__POS EQU 4
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__5__MASK EQU 0x20
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__5__POS EQU 5
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__6__MASK EQU 0x40
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__6__POS EQU 6
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__7__MASK EQU 0x80
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__7__POS EQU 7
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__COUNT_REG EQU CYREG_B0_UDB00_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__MASK EQU 0xFF
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
MDIO_Interface_bMDIO_Advanced_MemTypeCfg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MDIO_Interface_bMDIO_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MDIO_Interface_bMDIO_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
MDIO_Interface_bMDIO_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
MDIO_Interface_bMDIO_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MDIO_Interface_bMDIO_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MDIO_Interface_bMDIO_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
MDIO_Interface_bMDIO_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
MDIO_Interface_bMDIO_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MDIO_Interface_bMDIO_BitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
MDIO_Interface_bMDIO_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MDIO_Interface_bMDIO_BitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
MDIO_Interface_bMDIO_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
MDIO_Interface_bMDIO_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MDIO_Interface_bMDIO_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MDIO_Interface_bMDIO_BitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
MDIO_Interface_bMDIO_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
MDIO_Interface_bMDIO_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
MDIO_Interface_bMDIO_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
MDIO_Interface_bMDIO_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MDIO_Interface_bMDIO_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
MDIO_Interface_bMDIO_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
MDIO_Interface_bMDIO_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
MDIO_Interface_bMDIO_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
MDIO_Interface_bMDIO_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
MDIO_Interface_bMDIO_CtlReg__0__MASK EQU 0x01
MDIO_Interface_bMDIO_CtlReg__0__POS EQU 0
MDIO_Interface_bMDIO_CtlReg__1__MASK EQU 0x02
MDIO_Interface_bMDIO_CtlReg__1__POS EQU 1
MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
MDIO_Interface_bMDIO_CtlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
MDIO_Interface_bMDIO_CtlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
MDIO_Interface_bMDIO_CtlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
MDIO_Interface_bMDIO_CtlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
MDIO_Interface_bMDIO_CtlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
MDIO_Interface_bMDIO_CtlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
MDIO_Interface_bMDIO_CtlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
MDIO_Interface_bMDIO_CtlReg__2__MASK EQU 0x04
MDIO_Interface_bMDIO_CtlReg__2__POS EQU 2
MDIO_Interface_bMDIO_CtlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
MDIO_Interface_bMDIO_CtlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
MDIO_Interface_bMDIO_CtlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
MDIO_Interface_bMDIO_CtlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
MDIO_Interface_bMDIO_CtlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
MDIO_Interface_bMDIO_CtlReg__MASK EQU 0x07
MDIO_Interface_bMDIO_CtlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MDIO_Interface_bMDIO_CtlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
MDIO_Interface_bMDIO_CtlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
MDIO_Interface_bMDIO_MdioDp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
MDIO_Interface_bMDIO_MdioDp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
MDIO_Interface_bMDIO_MdioDp_u0__A0_REG EQU CYREG_B1_UDB08_A0
MDIO_Interface_bMDIO_MdioDp_u0__A1_REG EQU CYREG_B1_UDB08_A1
MDIO_Interface_bMDIO_MdioDp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
MDIO_Interface_bMDIO_MdioDp_u0__D0_REG EQU CYREG_B1_UDB08_D0
MDIO_Interface_bMDIO_MdioDp_u0__D1_REG EQU CYREG_B1_UDB08_D1
MDIO_Interface_bMDIO_MdioDp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
MDIO_Interface_bMDIO_MdioDp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
MDIO_Interface_bMDIO_MdioDp_u0__F0_REG EQU CYREG_B1_UDB08_F0
MDIO_Interface_bMDIO_MdioDp_u0__F1_REG EQU CYREG_B1_UDB08_F1
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
MDIO_Interface_bMDIO_MdioDp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
MDIO_Interface_bMDIO_MdioDp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
MDIO_Interface_bMDIO_MdioDp_u1__A0_REG EQU CYREG_B1_UDB09_A0
MDIO_Interface_bMDIO_MdioDp_u1__A1_REG EQU CYREG_B1_UDB09_A1
MDIO_Interface_bMDIO_MdioDp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
MDIO_Interface_bMDIO_MdioDp_u1__D0_REG EQU CYREG_B1_UDB09_D0
MDIO_Interface_bMDIO_MdioDp_u1__D1_REG EQU CYREG_B1_UDB09_D1
MDIO_Interface_bMDIO_MdioDp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
MDIO_Interface_bMDIO_MdioDp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
MDIO_Interface_bMDIO_MdioDp_u1__F0_REG EQU CYREG_B1_UDB09_F0
MDIO_Interface_bMDIO_MdioDp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* MDIO_Interface_CfgDMA1 */
MDIO_Interface_CfgDMA1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
MDIO_Interface_CfgDMA1__DRQ_NUMBER EQU 1
MDIO_Interface_CfgDMA1__NUMBEROF_TDS EQU 0
MDIO_Interface_CfgDMA1__PRIORITY EQU 2
MDIO_Interface_CfgDMA1__TERMIN_EN EQU 0
MDIO_Interface_CfgDMA1__TERMIN_SEL EQU 0
MDIO_Interface_CfgDMA1__TERMOUT0_EN EQU 1
MDIO_Interface_CfgDMA1__TERMOUT0_SEL EQU 1
MDIO_Interface_CfgDMA1__TERMOUT1_EN EQU 0
MDIO_Interface_CfgDMA1__TERMOUT1_SEL EQU 0

/* MDIO_Interface_CfgDMA2 */
MDIO_Interface_CfgDMA2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
MDIO_Interface_CfgDMA2__DRQ_NUMBER EQU 2
MDIO_Interface_CfgDMA2__NUMBEROF_TDS EQU 0
MDIO_Interface_CfgDMA2__PRIORITY EQU 2
MDIO_Interface_CfgDMA2__TERMIN_EN EQU 0
MDIO_Interface_CfgDMA2__TERMIN_SEL EQU 0
MDIO_Interface_CfgDMA2__TERMOUT0_EN EQU 0
MDIO_Interface_CfgDMA2__TERMOUT0_SEL EQU 0
MDIO_Interface_CfgDMA2__TERMOUT1_EN EQU 0
MDIO_Interface_CfgDMA2__TERMOUT1_SEL EQU 0

/* MDIO_Interface_EndAddrDMA */
MDIO_Interface_EndAddrDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
MDIO_Interface_EndAddrDMA__DRQ_NUMBER EQU 3
MDIO_Interface_EndAddrDMA__NUMBEROF_TDS EQU 0
MDIO_Interface_EndAddrDMA__PRIORITY EQU 2
MDIO_Interface_EndAddrDMA__TERMIN_EN EQU 0
MDIO_Interface_EndAddrDMA__TERMIN_SEL EQU 0
MDIO_Interface_EndAddrDMA__TERMOUT0_EN EQU 0
MDIO_Interface_EndAddrDMA__TERMOUT0_SEL EQU 0
MDIO_Interface_EndAddrDMA__TERMOUT1_EN EQU 0
MDIO_Interface_EndAddrDMA__TERMOUT1_SEL EQU 0

/* MDIO_Interface_FwDMA1 */
MDIO_Interface_FwDMA1__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
MDIO_Interface_FwDMA1__DRQ_NUMBER EQU 4
MDIO_Interface_FwDMA1__NUMBEROF_TDS EQU 0
MDIO_Interface_FwDMA1__PRIORITY EQU 2
MDIO_Interface_FwDMA1__TERMIN_EN EQU 0
MDIO_Interface_FwDMA1__TERMIN_SEL EQU 0
MDIO_Interface_FwDMA1__TERMOUT0_EN EQU 1
MDIO_Interface_FwDMA1__TERMOUT0_SEL EQU 4
MDIO_Interface_FwDMA1__TERMOUT1_EN EQU 0
MDIO_Interface_FwDMA1__TERMOUT1_SEL EQU 0

/* MDIO_Interface_FwDMA2 */
MDIO_Interface_FwDMA2__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
MDIO_Interface_FwDMA2__DRQ_NUMBER EQU 5
MDIO_Interface_FwDMA2__NUMBEROF_TDS EQU 0
MDIO_Interface_FwDMA2__PRIORITY EQU 2
MDIO_Interface_FwDMA2__TERMIN_EN EQU 0
MDIO_Interface_FwDMA2__TERMIN_SEL EQU 0
MDIO_Interface_FwDMA2__TERMOUT0_EN EQU 1
MDIO_Interface_FwDMA2__TERMOUT0_SEL EQU 5
MDIO_Interface_FwDMA2__TERMOUT1_EN EQU 0
MDIO_Interface_FwDMA2__TERMOUT1_SEL EQU 0

/* MDIO_Interface_InfoDMA */
MDIO_Interface_InfoDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
MDIO_Interface_InfoDMA__DRQ_NUMBER EQU 6
MDIO_Interface_InfoDMA__NUMBEROF_TDS EQU 0
MDIO_Interface_InfoDMA__PRIORITY EQU 2
MDIO_Interface_InfoDMA__TERMIN_EN EQU 0
MDIO_Interface_InfoDMA__TERMIN_SEL EQU 0
MDIO_Interface_InfoDMA__TERMOUT0_EN EQU 1
MDIO_Interface_InfoDMA__TERMOUT0_SEL EQU 6
MDIO_Interface_InfoDMA__TERMOUT1_EN EQU 0
MDIO_Interface_InfoDMA__TERMOUT1_SEL EQU 0

/* MDIO_Interface_RdDMA */
MDIO_Interface_RdDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL1
MDIO_Interface_RdDMA__DRQ_NUMBER EQU 7
MDIO_Interface_RdDMA__NUMBEROF_TDS EQU 0
MDIO_Interface_RdDMA__PRIORITY EQU 2
MDIO_Interface_RdDMA__TERMIN_EN EQU 0
MDIO_Interface_RdDMA__TERMIN_SEL EQU 0
MDIO_Interface_RdDMA__TERMOUT0_EN EQU 0
MDIO_Interface_RdDMA__TERMOUT0_SEL EQU 0
MDIO_Interface_RdDMA__TERMOUT1_EN EQU 0
MDIO_Interface_RdDMA__TERMOUT1_SEL EQU 0

/* MDIO_Interface_StartAddrDMA */
MDIO_Interface_StartAddrDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
MDIO_Interface_StartAddrDMA__DRQ_NUMBER EQU 8
MDIO_Interface_StartAddrDMA__NUMBEROF_TDS EQU 0
MDIO_Interface_StartAddrDMA__PRIORITY EQU 2
MDIO_Interface_StartAddrDMA__TERMIN_EN EQU 0
MDIO_Interface_StartAddrDMA__TERMIN_SEL EQU 0
MDIO_Interface_StartAddrDMA__TERMOUT0_EN EQU 0
MDIO_Interface_StartAddrDMA__TERMOUT0_SEL EQU 0
MDIO_Interface_StartAddrDMA__TERMOUT1_EN EQU 0
MDIO_Interface_StartAddrDMA__TERMOUT1_SEL EQU 0

/* MDIO_Interface_WrDMA */
MDIO_Interface_WrDMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL2
MDIO_Interface_WrDMA__DRQ_NUMBER EQU 9
MDIO_Interface_WrDMA__NUMBEROF_TDS EQU 0
MDIO_Interface_WrDMA__PRIORITY EQU 2
MDIO_Interface_WrDMA__TERMIN_EN EQU 0
MDIO_Interface_WrDMA__TERMIN_SEL EQU 0
MDIO_Interface_WrDMA__TERMOUT0_EN EQU 1
MDIO_Interface_WrDMA__TERMOUT0_SEL EQU 9
MDIO_Interface_WrDMA__TERMOUT1_EN EQU 0
MDIO_Interface_WrDMA__TERMOUT1_SEL EQU 0

/* interrupt_MDIO */
interrupt_MDIO__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
interrupt_MDIO__0__MASK EQU 0x40
interrupt_MDIO__0__PC EQU CYREG_PRT0_PC6
interrupt_MDIO__0__PORT EQU 0
interrupt_MDIO__0__SHIFT EQU 6
interrupt_MDIO__AG EQU CYREG_PRT0_AG
interrupt_MDIO__AMUX EQU CYREG_PRT0_AMUX
interrupt_MDIO__BIE EQU CYREG_PRT0_BIE
interrupt_MDIO__BIT_MASK EQU CYREG_PRT0_BIT_MASK
interrupt_MDIO__BYP EQU CYREG_PRT0_BYP
interrupt_MDIO__CTL EQU CYREG_PRT0_CTL
interrupt_MDIO__DM0 EQU CYREG_PRT0_DM0
interrupt_MDIO__DM1 EQU CYREG_PRT0_DM1
interrupt_MDIO__DM2 EQU CYREG_PRT0_DM2
interrupt_MDIO__DR EQU CYREG_PRT0_DR
interrupt_MDIO__INP_DIS EQU CYREG_PRT0_INP_DIS
interrupt_MDIO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
interrupt_MDIO__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
interrupt_MDIO__LCD_EN EQU CYREG_PRT0_LCD_EN
interrupt_MDIO__MASK EQU 0x40
interrupt_MDIO__PORT EQU 0
interrupt_MDIO__PRT EQU CYREG_PRT0_PRT
interrupt_MDIO__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
interrupt_MDIO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
interrupt_MDIO__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
interrupt_MDIO__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
interrupt_MDIO__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
interrupt_MDIO__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
interrupt_MDIO__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
interrupt_MDIO__PS EQU CYREG_PRT0_PS
interrupt_MDIO__SHIFT EQU 6
interrupt_MDIO__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO0_MV EQU 3300
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 3300
CYDEV_VIO0_MV EQU 3300
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 3300
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x000003FF
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
