============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Fri Jun 28 10:52:32 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(79)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_data_out.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(105)
HDL-1007 : undeclared symbol 'tx_busy', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(813)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/colorcorrecction.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_gpio.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_vga.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/apb_uart.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/rs232.v
HDL-5007 WARNING: literal value 'd115200 truncated to fit in 16 bits in ../../../rtl/apb_uart/rs232.v(21)
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_rx.v
HDL-1007 : analyze verilog file ../../../rtl/apb_uart/uart_tx.v
RUN-1001 : Project manager successfully analyzed 44 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.464294s wall, 0.546875s user + 0.015625s system = 0.562500s CPU (38.4%)

RUN-1004 : used memory is 283 MB, reserved memory is 260 MB, peak memory is 289 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 5.0000 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 5.0000 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  8.0199999999999996 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 8.0199999999999996"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip fifo_data_out ../../al_ip/fifo_data_out.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 101167954657280"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4496830758912"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 90473486090240"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4488240824320"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../apb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 9 view nodes, 85 trigger nets, 85 data nets.
KIT-1004 : Chipwatcher code = 1010011111010011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=228) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=228)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=9,BUS_DIN_NUM=85,BUS_CTRL_NUM=206,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01,32'sb01,32'sb0100000,32'sb01,32'sb0100000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010,32'sb010011,32'sb010100,32'sb0110100,32'sb0110101},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100,32'sb0111010,32'sb01000000,32'sb010000100,32'sb010001010})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 14296/37 useful/useless nets, 11709/23 useful/useless insts
SYN-1016 : Merged 47 instances.
SYN-1032 : 13758/10 useful/useless nets, 12376/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 13742/16 useful/useless nets, 12364/12 useful/useless insts
SYN-1021 : Optimized 4 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 4 mux instances.
SYN-1015 : Optimize round 1, 679 better
SYN-1014 : Optimize round 2
SYN-1032 : 13204/60 useful/useless nets, 11826/64 useful/useless insts
SYN-1015 : Optimize round 2, 128 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.290072s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (43.6%)

RUN-1004 : used memory is 297 MB, reserved memory is 271 MB, peak memory is 299 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 47 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 80 instances.
SYN-2501 : Optimize round 1, 162 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 18 macro adder
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 12 instances.
SYN-1032 : 13927/2 useful/useless nets, 12558/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 56972, tnet num: 13927, tinst num: 12557, tnode num: 70005, tedge num: 91750.
TMR-2508 : Levelizing timing graph completed, there are 85 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 13927 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 375 (3.21), #lev = 7 (1.57)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 826 instances into 375 LUTs, name keeping = 71%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 642 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 212 adder to BLE ...
SYN-4008 : Packed 212 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.180640s wall, 0.718750s user + 0.031250s system = 0.750000s CPU (34.4%)

RUN-1004 : used memory is 316 MB, reserved memory is 297 MB, peak memory is 446 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.602117s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (37.3%)

RUN-1004 : used memory is 316 MB, reserved memory is 298 MB, peak memory is 446 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[31] will be merged to another kept net PRDATA[31]
SYN-5055 WARNING: The kept net PRDATA[31] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[30] will be merged to another kept net PRDATA[30]
SYN-5055 WARNING: The kept net PRDATA[30] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[29] will be merged to another kept net PRDATA[29]
SYN-5055 WARNING: The kept net PRDATA[29] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[28] will be merged to another kept net PRDATA[28]
SYN-5055 WARNING: The kept net PRDATA[28] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net ahb_to_apb/PRDATA[27] will be merged to another kept net PRDATA[27]
SYN-5055 WARNING: The kept net PRDATA[27] will be merged to another kept net PRDATA[26]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 12870/1 useful/useless nets, 11490/0 useful/useless insts
SYN-4016 : Net config_inst_syn_10 driven by BUFG (472 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 6 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 11490 instances
RUN-0007 : 6713 luts, 3738 seqs, 597 mslices, 297 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 12870 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 7525 nets have 2 pins
RUN-1001 : 4001 nets have [3 - 5] pins
RUN-1001 : 772 nets have [6 - 10] pins
RUN-1001 : 341 nets have [11 - 20] pins
RUN-1001 : 210 nets have [21 - 99] pins
RUN-1001 : 20 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     231     
RUN-1001 :   No   |  No   |  Yes  |    1519     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |    1185     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |  69   |     18     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 92
PHY-3001 : Initial placement ...
PHY-3001 : design contains 11488 instances, 6713 luts, 3738 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-0007 : Cell area utilization is 43%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54548, tnet num: 12868, tinst num: 11488, tnode num: 67370, tedge num: 89146.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 12868 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.079144s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (31.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.91653e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 11488.
PHY-3001 : Level 1 #clusters 1726.
PHY-3001 : End clustering;  0.094252s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 43%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 885775, overlap = 320.562
PHY-3002 : Step(2): len = 780671, overlap = 384.312
PHY-3002 : Step(3): len = 539618, overlap = 494.25
PHY-3002 : Step(4): len = 485332, overlap = 533
PHY-3002 : Step(5): len = 396205, overlap = 614.219
PHY-3002 : Step(6): len = 347578, overlap = 670.281
PHY-3002 : Step(7): len = 284913, overlap = 740.75
PHY-3002 : Step(8): len = 256845, overlap = 773.375
PHY-3002 : Step(9): len = 222461, overlap = 819.281
PHY-3002 : Step(10): len = 202492, overlap = 852.094
PHY-3002 : Step(11): len = 180785, overlap = 881.188
PHY-3002 : Step(12): len = 162999, overlap = 901.406
PHY-3002 : Step(13): len = 155081, overlap = 907.938
PHY-3002 : Step(14): len = 141984, overlap = 925.219
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.89019e-06
PHY-3002 : Step(15): len = 149675, overlap = 891.938
PHY-3002 : Step(16): len = 186501, overlap = 807.531
PHY-3002 : Step(17): len = 197458, overlap = 745.906
PHY-3002 : Step(18): len = 205805, overlap = 691.688
PHY-3002 : Step(19): len = 204303, overlap = 672.344
PHY-3002 : Step(20): len = 202066, overlap = 655.375
PHY-3002 : Step(21): len = 199480, overlap = 661
PHY-3002 : Step(22): len = 195819, overlap = 664.312
PHY-3002 : Step(23): len = 193114, overlap = 655.938
PHY-3002 : Step(24): len = 190682, overlap = 661.25
PHY-3002 : Step(25): len = 189227, overlap = 662.281
PHY-3002 : Step(26): len = 188089, overlap = 669.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.78038e-06
PHY-3002 : Step(27): len = 194678, overlap = 648.844
PHY-3002 : Step(28): len = 208338, overlap = 604.5
PHY-3002 : Step(29): len = 215572, overlap = 597.531
PHY-3002 : Step(30): len = 219379, overlap = 568.156
PHY-3002 : Step(31): len = 220257, overlap = 553.312
PHY-3002 : Step(32): len = 221070, overlap = 548.594
PHY-3002 : Step(33): len = 220204, overlap = 552.406
PHY-3002 : Step(34): len = 219940, overlap = 553.969
PHY-3002 : Step(35): len = 219350, overlap = 574.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.56076e-06
PHY-3002 : Step(36): len = 229840, overlap = 552.25
PHY-3002 : Step(37): len = 247619, overlap = 520.125
PHY-3002 : Step(38): len = 254737, overlap = 493.375
PHY-3002 : Step(39): len = 258130, overlap = 470.688
PHY-3002 : Step(40): len = 256689, overlap = 472.25
PHY-3002 : Step(41): len = 255192, overlap = 476.344
PHY-3002 : Step(42): len = 252875, overlap = 468.656
PHY-3002 : Step(43): len = 252360, overlap = 475.719
PHY-3002 : Step(44): len = 252301, overlap = 462.344
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.51215e-05
PHY-3002 : Step(45): len = 266642, overlap = 436.281
PHY-3002 : Step(46): len = 285922, overlap = 381.406
PHY-3002 : Step(47): len = 295726, overlap = 358.438
PHY-3002 : Step(48): len = 299442, overlap = 347.281
PHY-3002 : Step(49): len = 298680, overlap = 329.906
PHY-3002 : Step(50): len = 298027, overlap = 327.094
PHY-3002 : Step(51): len = 298490, overlap = 330.406
PHY-3002 : Step(52): len = 299376, overlap = 344.219
PHY-3002 : Step(53): len = 298287, overlap = 325.781
PHY-3002 : Step(54): len = 297097, overlap = 331.781
PHY-3002 : Step(55): len = 295623, overlap = 330.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.02431e-05
PHY-3002 : Step(56): len = 313194, overlap = 312.312
PHY-3002 : Step(57): len = 329434, overlap = 297.469
PHY-3002 : Step(58): len = 336461, overlap = 278
PHY-3002 : Step(59): len = 339238, overlap = 264.219
PHY-3002 : Step(60): len = 340997, overlap = 270.188
PHY-3002 : Step(61): len = 342707, overlap = 261.844
PHY-3002 : Step(62): len = 342935, overlap = 264.094
PHY-3002 : Step(63): len = 342434, overlap = 251.812
PHY-3002 : Step(64): len = 341091, overlap = 256.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.04861e-05
PHY-3002 : Step(65): len = 359281, overlap = 241.094
PHY-3002 : Step(66): len = 371587, overlap = 221.219
PHY-3002 : Step(67): len = 374562, overlap = 202.719
PHY-3002 : Step(68): len = 377452, overlap = 203.969
PHY-3002 : Step(69): len = 380288, overlap = 209.344
PHY-3002 : Step(70): len = 381872, overlap = 210.438
PHY-3002 : Step(71): len = 379978, overlap = 198.125
PHY-3002 : Step(72): len = 380321, overlap = 214.938
PHY-3002 : Step(73): len = 381601, overlap = 217.375
PHY-3002 : Step(74): len = 381850, overlap = 231.281
PHY-3002 : Step(75): len = 379798, overlap = 229.406
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000120972
PHY-3002 : Step(76): len = 391459, overlap = 224.094
PHY-3002 : Step(77): len = 401291, overlap = 214.219
PHY-3002 : Step(78): len = 404836, overlap = 186.969
PHY-3002 : Step(79): len = 407973, overlap = 174.75
PHY-3002 : Step(80): len = 412384, overlap = 162.312
PHY-3002 : Step(81): len = 414958, overlap = 158.594
PHY-3002 : Step(82): len = 412374, overlap = 162.906
PHY-3002 : Step(83): len = 411410, overlap = 158.062
PHY-3002 : Step(84): len = 412356, overlap = 167.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000241944
PHY-3002 : Step(85): len = 422612, overlap = 151.625
PHY-3002 : Step(86): len = 430644, overlap = 144.312
PHY-3002 : Step(87): len = 431906, overlap = 144
PHY-3002 : Step(88): len = 434619, overlap = 134.75
PHY-3002 : Step(89): len = 438857, overlap = 138.656
PHY-3002 : Step(90): len = 440657, overlap = 133.688
PHY-3002 : Step(91): len = 438803, overlap = 136.188
PHY-3002 : Step(92): len = 438467, overlap = 132.094
PHY-3002 : Step(93): len = 439710, overlap = 134.531
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000483889
PHY-3002 : Step(94): len = 444998, overlap = 128.562
PHY-3002 : Step(95): len = 450857, overlap = 112.75
PHY-3002 : Step(96): len = 452315, overlap = 105.219
PHY-3002 : Step(97): len = 454073, overlap = 96.5312
PHY-3002 : Step(98): len = 456162, overlap = 98.4375
PHY-3002 : Step(99): len = 457073, overlap = 92.875
PHY-3002 : Step(100): len = 456060, overlap = 91.2188
PHY-3002 : Step(101): len = 456154, overlap = 93.875
PHY-3002 : Step(102): len = 457593, overlap = 93.625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000939041
PHY-3002 : Step(103): len = 461458, overlap = 95.8438
PHY-3002 : Step(104): len = 464977, overlap = 94.8438
PHY-3002 : Step(105): len = 466223, overlap = 89.2812
PHY-3002 : Step(106): len = 468061, overlap = 88.6562
PHY-3002 : Step(107): len = 470113, overlap = 89.9688
PHY-3002 : Step(108): len = 471761, overlap = 84.1562
PHY-3002 : Step(109): len = 471173, overlap = 85.1562
PHY-3002 : Step(110): len = 471381, overlap = 85.9062
PHY-3002 : Step(111): len = 472693, overlap = 88.4688
PHY-3002 : Step(112): len = 473925, overlap = 85.3438
PHY-3002 : Step(113): len = 473492, overlap = 83.7188
PHY-3002 : Step(114): len = 473394, overlap = 79.1562
PHY-3002 : Step(115): len = 474038, overlap = 82.2812
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00171425
PHY-3002 : Step(116): len = 475891, overlap = 81.6562
PHY-3002 : Step(117): len = 478288, overlap = 79.9688
PHY-3002 : Step(118): len = 479652, overlap = 78.9062
PHY-3002 : Step(119): len = 481314, overlap = 76.7812
PHY-3002 : Step(120): len = 482741, overlap = 77.2188
PHY-3002 : Step(121): len = 483866, overlap = 74.4062
PHY-3002 : Step(122): len = 483720, overlap = 77.9062
PHY-3002 : Step(123): len = 483552, overlap = 79.1562
PHY-3002 : Step(124): len = 484556, overlap = 77.0312
PHY-3002 : Step(125): len = 485277, overlap = 75.3438
PHY-3002 : Step(126): len = 485304, overlap = 75.5938
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00288897
PHY-3002 : Step(127): len = 486563, overlap = 75.2812
PHY-3002 : Step(128): len = 487487, overlap = 72.7812
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021144s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (73.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/12870.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 639680, over cnt = 1473(4%), over = 8248, worst = 30
PHY-1001 : End global iterations;  0.345325s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.6%)

PHY-1001 : Congestion index: top1 = 89.70, top5 = 66.43, top10 = 55.22, top15 = 48.55.
PHY-3001 : End congestion estimation;  0.461627s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (30.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12868 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.454037s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (65.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161112
PHY-3002 : Step(129): len = 535124, overlap = 28.7188
PHY-3002 : Step(130): len = 536841, overlap = 23.5312
PHY-3002 : Step(131): len = 534300, overlap = 21.75
PHY-3002 : Step(132): len = 534380, overlap = 21.5312
PHY-3002 : Step(133): len = 536358, overlap = 19.875
PHY-3002 : Step(134): len = 534474, overlap = 19.625
PHY-3002 : Step(135): len = 533517, overlap = 17.875
PHY-3002 : Step(136): len = 532575, overlap = 19.8125
PHY-3002 : Step(137): len = 530865, overlap = 16.0938
PHY-3002 : Step(138): len = 528674, overlap = 13.9375
PHY-3002 : Step(139): len = 527280, overlap = 13.7188
PHY-3002 : Step(140): len = 525780, overlap = 14.4062
PHY-3002 : Step(141): len = 523513, overlap = 13.7188
PHY-3002 : Step(142): len = 521866, overlap = 12.625
PHY-3002 : Step(143): len = 519902, overlap = 12.2188
PHY-3002 : Step(144): len = 518008, overlap = 14.0938
PHY-3002 : Step(145): len = 515961, overlap = 15.75
PHY-3002 : Step(146): len = 514532, overlap = 15.5938
PHY-3002 : Step(147): len = 513561, overlap = 14.1875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000322225
PHY-3002 : Step(148): len = 515233, overlap = 12.7812
PHY-3002 : Step(149): len = 520545, overlap = 10.5938
PHY-3002 : Step(150): len = 523928, overlap = 9.75
PHY-3002 : Step(151): len = 526140, overlap = 9.4375
PHY-3002 : Step(152): len = 528153, overlap = 10.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000644449
PHY-3002 : Step(153): len = 531440, overlap = 9.28125
PHY-3002 : Step(154): len = 540031, overlap = 7.78125
PHY-3002 : Step(155): len = 548437, overlap = 9.09375
PHY-3002 : Step(156): len = 548204, overlap = 8.78125
PHY-3002 : Step(157): len = 548126, overlap = 9.21875
PHY-3002 : Step(158): len = 548354, overlap = 8.53125
PHY-3002 : Step(159): len = 548910, overlap = 7.5625
PHY-3002 : Step(160): len = 549571, overlap = 10.0938
PHY-3002 : Step(161): len = 551462, overlap = 11.5938
PHY-3002 : Step(162): len = 551634, overlap = 13.1562
PHY-3002 : Step(163): len = 550804, overlap = 13.5625
PHY-3002 : Step(164): len = 549299, overlap = 12.0938
PHY-3002 : Step(165): len = 547728, overlap = 9.5
PHY-3002 : Step(166): len = 546531, overlap = 9.78125
PHY-3002 : Step(167): len = 545521, overlap = 9.78125
PHY-3002 : Step(168): len = 545161, overlap = 10.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0012889
PHY-3002 : Step(169): len = 546882, overlap = 12.2188
PHY-3002 : Step(170): len = 550100, overlap = 12.6562
PHY-3002 : Step(171): len = 554758, overlap = 12.4688
PHY-3002 : Step(172): len = 555493, overlap = 13.5938
PHY-3002 : Step(173): len = 555713, overlap = 12.4375
PHY-3002 : Step(174): len = 557452, overlap = 13.3438
PHY-3002 : Step(175): len = 558251, overlap = 12.6562
PHY-3002 : Step(176): len = 558480, overlap = 14.5
PHY-3002 : Step(177): len = 558197, overlap = 12.75
PHY-3002 : Step(178): len = 556988, overlap = 13.3438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0025778
PHY-3002 : Step(179): len = 557453, overlap = 13.2812
PHY-3002 : Step(180): len = 558157, overlap = 13.2188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 63/12870.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 662096, over cnt = 2008(5%), over = 9611, worst = 56
PHY-1001 : End global iterations;  0.423231s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (44.3%)

PHY-1001 : Congestion index: top1 = 90.60, top5 = 67.82, top10 = 57.64, top15 = 51.33.
PHY-3001 : End congestion estimation;  0.560291s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12868 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.471269s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (53.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000147418
PHY-3002 : Step(181): len = 558874, overlap = 122.594
PHY-3002 : Step(182): len = 555689, overlap = 104.281
PHY-3002 : Step(183): len = 549495, overlap = 91.8438
PHY-3002 : Step(184): len = 542214, overlap = 81.5312
PHY-3002 : Step(185): len = 536923, overlap = 82.6562
PHY-3002 : Step(186): len = 531586, overlap = 80.9062
PHY-3002 : Step(187): len = 526281, overlap = 80.8125
PHY-3002 : Step(188): len = 520510, overlap = 81.5312
PHY-3002 : Step(189): len = 516835, overlap = 83.5312
PHY-3002 : Step(190): len = 512370, overlap = 82.0938
PHY-3002 : Step(191): len = 508166, overlap = 89.9688
PHY-3002 : Step(192): len = 503605, overlap = 90.625
PHY-3002 : Step(193): len = 500766, overlap = 86.0312
PHY-3002 : Step(194): len = 496960, overlap = 83.0312
PHY-3002 : Step(195): len = 494103, overlap = 87.1562
PHY-3002 : Step(196): len = 491952, overlap = 85.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000294836
PHY-3002 : Step(197): len = 493520, overlap = 82.0625
PHY-3002 : Step(198): len = 498191, overlap = 68.3438
PHY-3002 : Step(199): len = 499253, overlap = 66.0312
PHY-3002 : Step(200): len = 500352, overlap = 59.4688
PHY-3002 : Step(201): len = 500632, overlap = 60.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000589671
PHY-3002 : Step(202): len = 503419, overlap = 60.7812
PHY-3002 : Step(203): len = 510360, overlap = 56.0312
PHY-3002 : Step(204): len = 515092, overlap = 56.8125
PHY-3002 : Step(205): len = 515040, overlap = 52.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54548, tnet num: 12868, tinst num: 11488, tnode num: 67370, tedge num: 89146.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 306.88 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 197/12870.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 630328, over cnt = 2161(6%), over = 7565, worst = 27
PHY-1001 : End global iterations;  0.437608s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.7%)

PHY-1001 : Congestion index: top1 = 72.00, top5 = 54.08, top10 = 47.65, top15 = 43.83.
PHY-1001 : End incremental global routing;  0.585225s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (42.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12868 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.462349s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (43.9%)

OPT-1001 : 8 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 11375 has valid locations, 75 needs to be replaced
PHY-3001 : design contains 11555 instances, 6748 luts, 3770 seqs, 894 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 520114
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10705/12937.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635592, over cnt = 2174(6%), over = 7592, worst = 27
PHY-1001 : End global iterations;  0.090479s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (69.1%)

PHY-1001 : Congestion index: top1 = 71.98, top5 = 54.29, top10 = 47.86, top15 = 44.06.
PHY-3001 : End congestion estimation;  0.252878s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (61.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 54781, tnet num: 12935, tinst num: 11555, tnode num: 67699, tedge num: 89478.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12935 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.329094s wall, 0.531250s user + 0.031250s system = 0.562500s CPU (42.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(206): len = 519875, overlap = 0
PHY-3002 : Step(207): len = 519850, overlap = 0
PHY-3002 : Step(208): len = 519905, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10728/12937.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 634560, over cnt = 2169(6%), over = 7599, worst = 27
PHY-1001 : End global iterations;  0.086187s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (72.5%)

PHY-1001 : Congestion index: top1 = 72.03, top5 = 54.29, top10 = 47.87, top15 = 44.06.
PHY-3001 : End congestion estimation;  0.255378s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (73.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 12935 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.488222s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000565875
PHY-3002 : Step(209): len = 519894, overlap = 53.1562
PHY-3002 : Step(210): len = 519997, overlap = 53.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00113175
PHY-3002 : Step(211): len = 520025, overlap = 53.0312
PHY-3002 : Step(212): len = 520093, overlap = 53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0022635
PHY-3002 : Step(213): len = 520181, overlap = 52.9375
PHY-3002 : Step(214): len = 520267, overlap = 53.0312
PHY-3001 : Final: Len = 520267, Over = 53.0312
PHY-3001 : End incremental placement;  2.737973s wall, 1.125000s user + 0.046875s system = 1.171875s CPU (42.8%)

OPT-1001 : Total overflow 308.62 peak overflow 3.06
OPT-1001 : End high-fanout net optimization;  4.061235s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (43.5%)

OPT-1001 : Current memory(MB): used = 554, reserve = 538, peak = 566.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10715/12937.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 635416, over cnt = 2165(6%), over = 7458, worst = 27
PHY-1002 : len = 673368, over cnt = 1337(3%), over = 3332, worst = 21
PHY-1002 : len = 697936, over cnt = 558(1%), over = 1230, worst = 20
PHY-1002 : len = 707008, over cnt = 194(0%), over = 361, worst = 10
PHY-1002 : len = 710944, over cnt = 33(0%), over = 78, worst = 6
PHY-1001 : End global iterations;  0.772136s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (36.4%)

PHY-1001 : Congestion index: top1 = 57.46, top5 = 48.60, top10 = 44.24, top15 = 41.50.
OPT-1001 : End congestion update;  0.927260s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (45.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 12935 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.419152s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.9%)

OPT-0007 : Start: WNS -3827 TNS -579533 NUM_FEPS 417
OPT-0007 : Iter 1: improved WNS -3827 TNS -306351 NUM_FEPS 417 with 58 cells processed and 4032 slack improved
OPT-0007 : Iter 2: improved WNS -3827 TNS -306285 NUM_FEPS 417 with 12 cells processed and 232 slack improved
OPT-1001 : End global optimization;  1.368326s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (49.1%)

OPT-1001 : Current memory(MB): used = 555, reserve = 539, peak = 566.
OPT-1001 : End physical optimization;  6.547567s wall, 2.937500s user + 0.046875s system = 2.984375s CPU (45.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6748 LUT to BLE ...
SYN-4008 : Packed 6748 LUT and 1372 SEQ to BLE.
SYN-4003 : Packing 2398 remaining SEQ's ...
SYN-4005 : Packed 1770 SEQ with LUT/SLICE
SYN-4006 : 3741 single LUT's are left
SYN-4006 : 628 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 7376/8779 primitive instances ...
PHY-3001 : End packing;  0.518585s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (54.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 5086 instances
RUN-1001 : 2471 mslices, 2470 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11801 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6207 nets have 2 pins
RUN-1001 : 4083 nets have [3 - 5] pins
RUN-1001 : 868 nets have [6 - 10] pins
RUN-1001 : 375 nets have [11 - 20] pins
RUN-1001 : 256 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
PHY-3001 : design contains 5084 instances, 4941 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : After packing: Len = 534447, Over = 115.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5827/11801.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 694600, over cnt = 1413(4%), over = 2230, worst = 9
PHY-1002 : len = 700248, over cnt = 847(2%), over = 1167, worst = 7
PHY-1002 : len = 708336, over cnt = 336(0%), over = 444, worst = 7
PHY-1002 : len = 713432, over cnt = 56(0%), over = 75, worst = 3
PHY-1002 : len = 714864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.862440s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (34.4%)

PHY-1001 : Congestion index: top1 = 57.69, top5 = 48.77, top10 = 44.12, top15 = 41.29.
PHY-3001 : End congestion estimation;  1.086751s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (44.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50813, tnet num: 11799, tinst num: 5084, tnode num: 60715, tedge num: 85808.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.005865s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (60.6%)

RUN-1004 : used memory is 512 MB, reserved memory is 500 MB, peak memory is 566 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.493067s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (58.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.02558e-05
PHY-3002 : Step(215): len = 526104, overlap = 115.25
PHY-3002 : Step(216): len = 519136, overlap = 127
PHY-3002 : Step(217): len = 514196, overlap = 141
PHY-3002 : Step(218): len = 511006, overlap = 145.25
PHY-3002 : Step(219): len = 509376, overlap = 154.5
PHY-3002 : Step(220): len = 508115, overlap = 156.5
PHY-3002 : Step(221): len = 507056, overlap = 156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000120512
PHY-3002 : Step(222): len = 513106, overlap = 134.75
PHY-3002 : Step(223): len = 519192, overlap = 121.75
PHY-3002 : Step(224): len = 520156, overlap = 124.25
PHY-3002 : Step(225): len = 521387, overlap = 123.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000241023
PHY-3002 : Step(226): len = 529946, overlap = 105.75
PHY-3002 : Step(227): len = 536622, overlap = 93.25
PHY-3002 : Step(228): len = 539900, overlap = 91.75
PHY-3002 : Step(229): len = 541624, overlap = 91.75
PHY-3002 : Step(230): len = 542070, overlap = 88.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.916467s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Trial Legalized: Len = 589063
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 56%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 688/11801.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 716456, over cnt = 1807(5%), over = 2987, worst = 7
PHY-1002 : len = 728360, over cnt = 984(2%), over = 1408, worst = 6
PHY-1002 : len = 739544, over cnt = 368(1%), over = 529, worst = 6
PHY-1002 : len = 743800, over cnt = 151(0%), over = 219, worst = 6
PHY-1002 : len = 746760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.121724s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 55.17, top5 = 48.04, top10 = 44.26, top15 = 41.74.
PHY-3001 : End congestion estimation;  1.370308s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (49.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.507821s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (52.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000161914
PHY-3002 : Step(231): len = 572784, overlap = 11.5
PHY-3002 : Step(232): len = 563548, overlap = 20.75
PHY-3002 : Step(233): len = 556539, overlap = 33.75
PHY-3002 : Step(234): len = 550991, overlap = 44.75
PHY-3002 : Step(235): len = 547053, overlap = 53.25
PHY-3002 : Step(236): len = 544913, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000323828
PHY-3002 : Step(237): len = 551436, overlap = 50
PHY-3002 : Step(238): len = 554911, overlap = 42.5
PHY-3002 : Step(239): len = 556766, overlap = 46.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000647656
PHY-3002 : Step(240): len = 561856, overlap = 40
PHY-3002 : Step(241): len = 570500, overlap = 37.75
PHY-3002 : Step(242): len = 576019, overlap = 38.25
PHY-3002 : Step(243): len = 576973, overlap = 40.25
PHY-3002 : Step(244): len = 577634, overlap = 42.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011979s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 593206, Over = 0
PHY-3001 : Spreading special nets. 70 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.037185s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 96 instances has been re-located, deltaX = 19, deltaY = 60, maxDist = 1.
PHY-3001 : Final: Len = 594751, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50813, tnet num: 11799, tinst num: 5084, tnode num: 60715, tedge num: 85808.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.125783s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (52.7%)

RUN-1004 : used memory is 511 MB, reserved memory is 493 MB, peak memory is 577 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2790/11801.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 734136, over cnt = 1642(4%), over = 2592, worst = 8
PHY-1002 : len = 744096, over cnt = 914(2%), over = 1240, worst = 7
PHY-1002 : len = 755512, over cnt = 187(0%), over = 250, worst = 4
PHY-1002 : len = 757704, over cnt = 72(0%), over = 100, worst = 4
PHY-1002 : len = 758904, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.104987s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (53.7%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.96, top10 = 43.11, top15 = 40.67.
PHY-1001 : End incremental global routing;  1.345212s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (53.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11799 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.500983s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (18.7%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4977 has valid locations, 9 needs to be replaced
PHY-3001 : design contains 5091 instances, 4948 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 595900
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10785/11808.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 760464, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 760544, over cnt = 18(0%), over = 18, worst = 1
PHY-1002 : len = 760704, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.308843s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.4%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.97, top10 = 43.17, top15 = 40.73.
PHY-3001 : End congestion estimation;  0.526512s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (56.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50889, tnet num: 11806, tinst num: 5091, tnode num: 60812, tedge num: 85922.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.096051s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (61.3%)

RUN-1004 : used memory is 534 MB, reserved memory is 518 MB, peak memory is 581 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.608010s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (56.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(245): len = 595353, overlap = 0
PHY-3002 : Step(246): len = 595269, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 10779/11808.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 759584, over cnt = 15(0%), over = 18, worst = 3
PHY-1002 : len = 759592, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 759616, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 759632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.438985s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.7%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.96, top10 = 43.12, top15 = 40.67.
PHY-3001 : End congestion estimation;  0.682775s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (50.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.510842s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (36.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000103007
PHY-3002 : Step(247): len = 595475, overlap = 0.25
PHY-3002 : Step(248): len = 595475, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003984s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 595482, Over = 0
PHY-3001 : End spreading;  0.030319s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (103.1%)

PHY-3001 : Final: Len = 595482, Over = 0
PHY-3001 : End incremental placement;  3.656179s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (50.0%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  5.825672s wall, 2.765625s user + 0.046875s system = 2.812500s CPU (48.3%)

OPT-1001 : Current memory(MB): used = 588, reserve = 576, peak = 590.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10782/11808.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 760232, over cnt = 12(0%), over = 15, worst = 2
PHY-1002 : len = 760288, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 760312, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.309419s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (70.7%)

PHY-1001 : Congestion index: top1 = 53.77, top5 = 46.96, top10 = 43.14, top15 = 40.70.
OPT-1001 : End congestion update;  0.543685s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (71.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.411305s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (38.0%)

OPT-0007 : Start: WNS -4011 TNS -182838 NUM_FEPS 286
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4986 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5091 instances, 4948 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 607600, Over = 0
PHY-3001 : Spreading special nets. 12 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.029363s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 16 instances has been re-located, deltaX = 6, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 607778, Over = 0
PHY-3001 : End incremental legalization;  0.230405s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (27.1%)

OPT-0007 : Iter 1: improved WNS -3861 TNS -139171 NUM_FEPS 260 with 120 cells processed and 20368 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 102 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4986 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 5091 instances, 4948 slices, 163 macros(894 instances: 597 mslices 297 lslices)
PHY-3001 : Cell area utilization is 57%
PHY-3001 : Initial: Len = 611970, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.028038s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.7%)

PHY-3001 : 9 instances has been re-located, deltaX = 4, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 612122, Over = 0
PHY-3001 : End incremental legalization;  0.241355s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (38.8%)

OPT-0007 : Iter 2: improved WNS -3811 TNS -127627 NUM_FEPS 260 with 51 cells processed and 8952 slack improved
OPT-0007 : Iter 3: improved WNS -3811 TNS -127627 NUM_FEPS 260 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  1.714064s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (51.0%)

OPT-1001 : Current memory(MB): used = 588, reserve = 576, peak = 590.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.397650s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (55.0%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10299/11808.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 776280, over cnt = 155(0%), over = 242, worst = 5
PHY-1002 : len = 776712, over cnt = 108(0%), over = 146, worst = 5
PHY-1002 : len = 778216, over cnt = 8(0%), over = 10, worst = 2
PHY-1002 : len = 778360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.486354s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (51.4%)

PHY-1001 : Congestion index: top1 = 54.09, top5 = 47.43, top10 = 43.64, top15 = 41.22.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.402549s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (50.5%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3811 TNS -127946 NUM_FEPS 260
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 53.689655
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3811ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 11808 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 11808 nets
OPT-1001 : End physical optimization;  10.421420s wall, 5.125000s user + 0.046875s system = 5.171875s CPU (49.6%)

RUN-1003 : finish command "place" in  32.972263s wall, 14.234375s user + 0.781250s system = 15.015625s CPU (45.5%)

RUN-1004 : used memory is 493 MB, reserved memory is 474 MB, peak memory is 590 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.298360s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (60.2%)

RUN-1004 : used memory is 497 MB, reserved memory is 479 MB, peak memory is 590 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 5093 instances
RUN-1001 : 2475 mslices, 2473 lslices, 102 pads, 35 brams, 3 dsps
RUN-1001 : There are total 11808 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 6205 nets have 2 pins
RUN-1001 : 4086 nets have [3 - 5] pins
RUN-1001 : 868 nets have [6 - 10] pins
RUN-1001 : 379 nets have [11 - 20] pins
RUN-1001 : 258 nets have [21 - 99] pins
RUN-1001 : 11 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50889, tnet num: 11806, tinst num: 5091, tnode num: 60812, tedge num: 85922.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2475 mslices, 2473 lslices, 102 pads, 35 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 735888, over cnt = 1678(4%), over = 2782, worst = 8
PHY-1002 : len = 749192, over cnt = 868(2%), over = 1171, worst = 7
PHY-1002 : len = 760840, over cnt = 210(0%), over = 269, worst = 6
PHY-1002 : len = 763976, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 763976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.915778s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (37.5%)

PHY-1001 : Congestion index: top1 = 53.62, top5 = 47.12, top10 = 43.35, top15 = 40.87.
PHY-1001 : End global routing;  1.136292s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (37.1%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 595, reserve = 583, peak = 595.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/rd_to_wr_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 855, reserve = 843, peak = 855.
PHY-1001 : End build detailed router design. 2.881497s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (32.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 145992, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.509337s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (47.6%)

PHY-1001 : Current memory(MB): used = 889, reserve = 879, peak = 889.
PHY-1001 : End phase 1; 1.514960s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (47.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.94692e+06, over cnt = 1032(0%), over = 1041, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 893, reserve = 882, peak = 893.
PHY-1001 : End initial routed; 25.419891s wall, 12.359375s user + 0.140625s system = 12.500000s CPU (49.2%)

PHY-1001 : Update timing.....
PHY-1001 : 356/11027(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.594   |  -930.097  |  366  
RUN-1001 :   Hold   |   0.112   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.769420s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (38.9%)

PHY-1001 : Current memory(MB): used = 901, reserve = 890, peak = 901.
PHY-1001 : End phase 2; 27.189381s wall, 13.046875s user + 0.140625s system = 13.187500s CPU (48.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -4.256ns STNS -921.037ns FEP 366.
PHY-1001 : End OPT Iter 1; 0.197176s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.8%)

PHY-1022 : len = 1.94703e+06, over cnt = 1048(0%), over = 1057, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.349854s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91707e+06, over cnt = 346(0%), over = 347, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.232508s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (62.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.9119e+06, over cnt = 75(0%), over = 75, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.391133s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (59.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.91216e+06, over cnt = 16(0%), over = 16, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.216068s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (50.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.91227e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.137694s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (22.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 1.91202e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.119247s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (65.5%)

PHY-1001 : Update timing.....
PHY-1001 : 349/11027(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.293   |  -925.803  |  366  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.760701s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (52.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 325 feed throughs used by 196 nets
PHY-1001 : End commit to database; 1.243731s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (46.5%)

PHY-1001 : Current memory(MB): used = 976, reserve = 968, peak = 976.
PHY-1001 : End phase 3; 5.657183s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (51.4%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 20 pins with SWNS -4.256ns STNS -923.625ns FEP 366.
PHY-1001 : End OPT Iter 1; 0.285942s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (71.0%)

PHY-1022 : len = 1.9121e+06, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.426711s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (62.2%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-4.256ns, -923.625ns, 366}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.91192e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.124836s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (75.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.91191e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.105918s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (44.3%)

PHY-1001 : Update timing.....
PHY-1001 : 349/11027(3%) critical/total net(s).
RUN-1001 : ---------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)   |  FEP  
RUN-1001 : ---------------------------------------
RUN-1001 :   Setup  |  -4.267   |  -924.801  |  366  
RUN-1001 :   Hold   |   0.111   |   0.000    |   0   
RUN-1001 : ---------------------------------------
PHY-1001 : End update timing; 1.765970s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (72.6%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 326 feed throughs used by 198 nets
PHY-1001 : End commit to database; 1.303444s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (61.1%)

PHY-1001 : Current memory(MB): used = 982, reserve = 975, peak = 982.
PHY-1001 : End phase 4; 3.761338s wall, 2.484375s user + 0.000000s system = 2.484375s CPU (66.1%)

PHY-1003 : Routed, final wirelength = 1.91191e+06
PHY-1001 : Current memory(MB): used = 984, reserve = 976, peak = 984.
PHY-1001 : End export database. 0.037332s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  41.299631s wall, 20.171875s user + 0.171875s system = 20.343750s CPU (49.3%)

RUN-1003 : finish command "route" in  43.983953s wall, 21.093750s user + 0.171875s system = 21.265625s CPU (48.3%)

RUN-1004 : used memory is 981 MB, reserved memory is 974 MB, peak memory is 984 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        47
  #input                   12
  #output                  33
  #inout                    2

Utilization Statistics
#lut                     8938   out of  19600   45.60%
#reg                     3940   out of  19600   20.10%
#le                      9562
  #lut only              5622   out of   9562   58.80%
  #reg only               624   out of   9562    6.53%
  #lut&reg               3316   out of   9562   34.68%
#dsp                        3   out of     29   10.34%
#bram                      27   out of     64   42.19%
  #bram9k                  27
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       47   out of    188   25.00%
  #ireg                     6
  #oreg                     7
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1811
#2        config_inst_syn_9                        GCLK               config             config_inst.jtck               267
#3        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    253
#4        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    248
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    63


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS33          N/A          PULLUP       NONE     
       RX           INPUT        F16        LVTTL33           N/A          PULLUP       IREG     
     SWCLK          INPUT         F9        LVCMOS33          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     col[3]         INPUT        G12        LVTTL33           N/A          PULLUP       NONE     
     col[2]         INPUT        J13        LVTTL33           N/A          PULLUP       NONE     
     col[1]         INPUT        L12        LVTTL33           N/A          PULLUP       NONE     
     col[0]         INPUT        H14        LVTTL33           N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
       TX          OUTPUT        E16        LVTTL33            8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS33           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+------------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                          |le     |lut     |ripple  |seq     |bram    |dsp     |
+------------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                    |9562   |8044    |894     |3954    |35      |3       |
|  ISP                               |AHBISP                                          |1471   |835     |356     |848     |8       |0       |
|    u_5X5Window                     |slidingWindow_5X5                               |581    |295     |142     |328     |8       |0       |
|      u_fifo_1                      |fifo_buf                                        |73     |41      |18      |47      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |5      |5       |0       |5       |2       |0       |
|      u_fifo_2                      |fifo_buf                                        |75     |24      |18      |50      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |7      |4       |0       |7       |2       |0       |
|      u_fifo_3                      |fifo_buf                                        |63     |38      |18      |34      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |6      |6       |0       |6       |2       |0       |
|      u_fifo_4                      |fifo_buf                                        |67     |42      |18      |40      |2       |0       |
|        ram_inst                    |ram_infer_fifo_buf                              |8      |8       |0       |8       |2       |0       |
|    u_CC                            |CC                                              |110    |90      |20      |72      |0       |0       |
|    u_bypass                        |bypass                                          |127    |87      |40      |40      |0       |0       |
|    u_demosaic                      |demosaic                                        |445    |208     |142     |282     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                      |108    |47      |31      |79      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                      |79     |38      |27      |51      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                      |79     |34      |27      |50      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                      |85     |39      |33      |65      |0       |0       |
|    u_gamma                         |gamma                                           |33     |33      |0       |16      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                       |10     |10      |0       |7       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                       |13     |13      |0       |5       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                       |10     |10      |0       |4       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                            |14     |7       |7       |3       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                                |14     |7       |7       |3       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                               |9      |9       |0       |8       |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                               |14     |14      |0       |14      |0       |0       |
|  RAM_CODE                          |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                       |0      |0       |0       |0       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                        |3      |3       |0       |1       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                              |34     |17      |0       |30      |0       |0       |
|  U_APB_UART                        |APB_UART                                        |10     |10      |0       |6       |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                                 |2      |2       |0       |1       |0       |0       |
|  U_sdram                           |SDRAM                                           |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                                |18     |18      |0       |9       |0       |0       |
|  clk_gen_inst                      |clk_gen                                         |0      |0       |0       |0       |0       |0       |
|  cmsdk_apb_slave_mux               |cmsdk_apb_slave_mux                             |2      |2       |0       |1       |0       |0       |
|  fifo                              |sd2isp_fifo                                     |127    |77      |21      |89      |1       |0       |
|    ram_inst                        |ram_infer_sd2isp_fifo                           |6      |0       |0       |6       |1       |0       |
|    rd_to_wr_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |35     |25      |0       |34      |0       |0       |
|    wr_to_rd_cross_inst             |fifo_cross_domain_addr_process_al_sd2isp_fifo   |27     |24      |0       |27      |0       |0       |
|  kb                                |Keyboard                                        |89     |73      |16      |43      |0       |0       |
|  sd_reader                         |sd_reader                                       |688    |575     |100     |345     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                      |307    |267     |34      |159     |0       |0       |
|  sdram_top_inst                    |sdram_top                                       |780    |585     |119     |408     |8       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                       |418    |269     |73      |282     |8       |0       |
|      rd_fifo_data                  |fifo_data_out                                   |144    |87      |21      |116     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data_out                         |14     |14      |0       |14      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |43     |23      |0       |43      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data_out |36     |23      |0       |36      |0       |0       |
|      wr_fifo_data                  |fifo_data                                       |168    |98      |30      |129     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                             |31     |19      |0       |31      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |35     |20      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data     |36     |25      |0       |36      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                      |362    |316     |46      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                     |59     |47      |12      |21      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                     |74     |74      |0       |15      |0       |0       |
|      sdram_init_inst               |sdram_init                                      |42     |38      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                      |116    |98      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                     |71     |59      |12      |29      |0       |0       |
|  u_logic                           |cortexm0ds_logic                                |5081   |5019    |51      |1398    |0       |3       |
|  u_rs232                           |rs232                                           |79     |66      |8       |54      |0       |0       |
|    uart_rx_inst                    |uart_rx                                         |53     |44      |4       |40      |0       |0       |
|    uart_tx_inst                    |uart_tx                                         |26     |22      |4       |14      |0       |0       |
|  vga_ctrl_inst                     |vga_ctrl                                        |152    |87      |65      |25      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                                  |923    |594     |145     |623     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                         |923    |594     |145     |623     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                     |463    |296     |0       |446     |0       |0       |
|        reg_inst                    |register                                        |460    |293     |0       |443     |0       |0       |
|        tap_inst                    |tap                                             |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger                                         |460    |298     |145     |177     |0       |0       |
|        bus_inst                    |bus_top                                         |260    |168     |88      |94      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                         |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                         |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                         |28     |15      |10      |11      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                         |28     |18      |10      |11      |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det                                         |4      |4       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det                                         |98     |63      |34      |34      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes |bus_det                                         |96     |62      |34      |28      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                        |105    |76      |29      |53      |0       |0       |
+------------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6158  
    #2          2       2430  
    #3          3       1028  
    #4          4       627   
    #5        5-10      940   
    #6        11-50     546   
    #7       51-100      17   
    #8       101-500     5    
  Average     3.09            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.557244s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (53.2%)

RUN-1004 : used memory is 977 MB, reserved memory is 969 MB, peak memory is 1035 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 20, tpin num: 50889, tnet num: 11806, tinst num: 5091, tnode num: 60812, tedge num: 85922.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 11806 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 6 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		SWCLK_dup_1
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 55ee338dd32f048d17c5b07802c02f05a4520843737890057e9b6f7149a197c5 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 5091
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 11808, pip num: 131062
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 326
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3155 valid insts, and 355879 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100000111010011111010011
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  19.303512s wall, 109.703125s user + 1.078125s system = 110.781250s CPU (573.9%)

RUN-1004 : used memory is 990 MB, reserved memory is 987 MB, peak memory is 1166 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240628_105232.log"
