// Seed: 616471740
module module_0 (
    input supply0 id_0,
    output wor id_1,
    output wire id_2,
    input wand id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    input wor id_7,
    input wand id_8,
    input wand id_9
);
endmodule
module module_1 #(
    parameter id_21 = 32'd15,
    parameter id_6  = 32'd81
) (
    input wire id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 _id_6,
    output wire id_7,
    input wor id_8,
    input uwire id_9
    , id_27,
    output supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    input supply0 id_13,
    input tri id_14,
    output wor id_15,
    output uwire id_16,
    output wire id_17,
    output wand id_18,
    input supply0 id_19,
    output wire id_20,
    input supply0 _id_21,
    output tri id_22
    , id_28,
    output uwire id_23,
    input supply0 id_24,
    input tri id_25
);
  wire id_29 = id_21;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_10,
      id_14,
      id_17,
      id_17,
      id_8,
      id_14,
      id_4,
      id_13
  );
  assign modCall_1.id_9 = 0;
  logic id_30;
  assign id_28[id_6==id_21] = id_30 == -1;
endmodule
