Line number: 
[168, 171]
Comment: 
This block of code implements a resettable register. Driven by the rising edge of the 50 MHz clock (CLOCK_50), this block sets the state of the register (streg) to the value of 'st_input_check' during a reset condition. Otherwise, it maintains the current state 'st'.