// Seed: 3291990946
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3
);
  tri0 id_5;
  assign module_1.id_0 = 0;
  assign id_5 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    output wire id_2,
    input wor id_3,
    input wor id_4,
    output supply0 id_5,
    input wor id_6,
    input wand id_7
);
  always @(negedge 1) begin : LABEL_0
    id_0 = new(1);
  end
  logic [7:0] id_9;
  assign id_9[1] = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
