timestamp=1715267949966

[~A]
LastVerilogToplevel=tb_halfadder
ModifyID=1
Version=74
design.sv_testbench.sv=0*579*1137

[~MFT]
0=5|0work.mgf|1137|0
1=3|1work.mgf|1342|0
3=6|3work.mgf|1816|0

[$root]
A/$root=22|||1*0
BinL64/$root=3*0
SLP=3*106
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|c73a565f2ade592f8ac1c68f484c92160bb1abf9a79c73763eb7228935451e35

[half_adder]
A/half_adder=22|../design.sv|2|1*390
BinL64/half_adder=3*174
R=../design.sv|2
SLP=3*563
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|9d478890ab412e42d6b75255d560236f41ab0ed49771ee80612b3666c997a9c21559b9dc87291c0edca3bfbc6db3e380

[tb_halfadder]
A/tb_halfadder=22|../testbench.sv|3|1*1342
BinL64/tb_halfadder=3*758
R=../testbench.sv|3
SLP=3*1816
Version=2023.04.112 (Linux64)|00000012789cd32dc9cc4d2d4e4ecc495530cc2bd60762003d9c0658|f7f2850be1c802e2619784061a50eb34e0cad35631228364fd7c533c3535efbff0796d83c6d3da4e5348c0c5afc9bf80

[~U]
$root=12|0*0|
half_adder=12|0*182|
tb_halfadder=12|0*399||0x10
