
module system_clk_wiz_1_0(clk_out1,clk_in1);

  output clk_out1;
  input  clk_in1;


endmodule

