{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 08 15:20:02 2011 " "Info: Processing started: Mon Aug 08 15:20:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IOP_DIGITAL -c IOP_DIGITAL_MAIN " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IOP_DIGITAL -c IOP_DIGITAL_MAIN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CPLD_CLK " "Info: Assuming node \"CPLD_CLK\" is an undefined clock" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 15 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPLD_CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CPLD_CLK register CPLD_READ_ADD_BUF\[7\] register LED_REGISTER1\[11\] 95.89 MHz 10.429 ns Internal " "Info: Clock \"CPLD_CLK\" has Internal fmax of 95.89 MHz between source register \"CPLD_READ_ADD_BUF\[7\]\" and destination register \"LED_REGISTER1\[11\]\" (period= 10.429 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.720 ns + Longest register register " "Info: + Longest register to register delay is 9.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPLD_READ_ADD_BUF\[7\] 1 REG LC_X11_Y4_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y4_N9; Fanout = 1; REG Node = 'CPLD_READ_ADD_BUF\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_READ_ADD_BUF[7] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.914 ns) 2.192 ns Equal0~1 2 COMB LC_X12_Y4_N5 1 " "Info: 2: + IC(1.278 ns) + CELL(0.914 ns) = 2.192 ns; Loc. = LC_X12_Y4_N5; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.192 ns" { CPLD_READ_ADD_BUF[7] Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.914 ns) 3.807 ns Equal0~3 3 COMB LC_X12_Y4_N8 18 " "Info: 3: + IC(0.701 ns) + CELL(0.914 ns) = 3.807 ns; Loc. = LC_X12_Y4_N8; Fanout = 18; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.615 ns" { Equal0~1 Equal0~3 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.754 ns) + CELL(0.200 ns) 4.761 ns process_6~0 4 COMB LC_X12_Y4_N0 16 " "Info: 4: + IC(0.754 ns) + CELL(0.200 ns) = 4.761 ns; Loc. = LC_X12_Y4_N0; Fanout = 16; COMB Node = 'process_6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.954 ns" { Equal0~3 process_6~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.716 ns) + CELL(1.243 ns) 9.720 ns LED_REGISTER1\[11\] 5 REG LC_X2_Y5_N2 1 " "Info: 5: + IC(3.716 ns) + CELL(1.243 ns) = 9.720 ns; Loc. = LC_X2_Y5_N2; Fanout = 1; REG Node = 'LED_REGISTER1\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.959 ns" { process_6~0 LED_REGISTER1[11] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 33.65 % ) " "Info: Total cell delay = 3.271 ns ( 33.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.449 ns ( 66.35 % ) " "Info: Total interconnect delay = 6.449 ns ( 66.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.720 ns" { CPLD_READ_ADD_BUF[7] Equal0~1 Equal0~3 process_6~0 LED_REGISTER1[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.720 ns" { CPLD_READ_ADD_BUF[7] {} Equal0~1 {} Equal0~3 {} process_6~0 {} LED_REGISTER1[11] {} } { 0.000ns 1.278ns 0.701ns 0.754ns 3.716ns } { 0.000ns 0.914ns 0.914ns 0.200ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPLD_CLK destination 3.838 ns + Shortest register " "Info: + Shortest clock path from clock \"CPLD_CLK\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CPLD_CLK 1 CLK PIN_H12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H12; Fanout = 65; CLK Node = 'CPLD_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_CLK } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.918 ns) 3.838 ns LED_REGISTER1\[11\] 2 REG LC_X2_Y5_N2 1 " "Info: 2: + IC(1.757 ns) + CELL(0.918 ns) = 3.838 ns; Loc. = LC_X2_Y5_N2; Fanout = 1; REG Node = 'LED_REGISTER1\[11\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CPLD_CLK LED_REGISTER1[11] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.22 % ) " "Info: Total cell delay = 2.081 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.757 ns ( 45.78 % ) " "Info: Total interconnect delay = 1.757 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER1[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER1[11] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPLD_CLK source 3.838 ns - Longest register " "Info: - Longest clock path from clock \"CPLD_CLK\" to source register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CPLD_CLK 1 CLK PIN_H12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H12; Fanout = 65; CLK Node = 'CPLD_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_CLK } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.918 ns) 3.838 ns CPLD_READ_ADD_BUF\[7\] 2 REG LC_X11_Y4_N9 1 " "Info: 2: + IC(1.757 ns) + CELL(0.918 ns) = 3.838 ns; Loc. = LC_X11_Y4_N9; Fanout = 1; REG Node = 'CPLD_READ_ADD_BUF\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CPLD_CLK CPLD_READ_ADD_BUF[7] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.22 % ) " "Info: Total cell delay = 2.081 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.757 ns ( 45.78 % ) " "Info: Total interconnect delay = 1.757 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK CPLD_READ_ADD_BUF[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} CPLD_READ_ADD_BUF[7] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER1[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER1[11] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK CPLD_READ_ADD_BUF[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} CPLD_READ_ADD_BUF[7] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 144 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.720 ns" { CPLD_READ_ADD_BUF[7] Equal0~1 Equal0~3 process_6~0 LED_REGISTER1[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.720 ns" { CPLD_READ_ADD_BUF[7] {} Equal0~1 {} Equal0~3 {} process_6~0 {} LED_REGISTER1[11] {} } { 0.000ns 1.278ns 0.701ns 0.754ns 3.716ns } { 0.000ns 0.914ns 0.914ns 0.200ns 1.243ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER1[11] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER1[11] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK CPLD_READ_ADD_BUF[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} CPLD_READ_ADD_BUF[7] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPLD_READ_ADD_BUF\[1\] MPC_CS3n CPLD_CLK 4.542 ns register " "Info: tsu for register \"CPLD_READ_ADD_BUF\[1\]\" (data pin = \"MPC_CS3n\", clock pin = \"CPLD_CLK\") is 4.542 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.047 ns + Longest pin register " "Info: + Longest pin to register delay is 8.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns MPC_CS3n 1 PIN PIN_K3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_K3; Fanout = 4; PIN Node = 'MPC_CS3n'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MPC_CS3n } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.694 ns) + CELL(0.914 ns) 5.740 ns process_2~0 2 COMB LC_X11_Y4_N2 14 " "Info: 2: + IC(3.694 ns) + CELL(0.914 ns) = 5.740 ns; Loc. = LC_X11_Y4_N2; Fanout = 14; COMB Node = 'process_2~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.608 ns" { MPC_CS3n process_2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(1.243 ns) 8.047 ns CPLD_READ_ADD_BUF\[1\] 3 REG LC_X12_Y4_N0 18 " "Info: 3: + IC(1.064 ns) + CELL(1.243 ns) = 8.047 ns; Loc. = LC_X12_Y4_N0; Fanout = 18; REG Node = 'CPLD_READ_ADD_BUF\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.307 ns" { process_2~0 CPLD_READ_ADD_BUF[1] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.289 ns ( 40.87 % ) " "Info: Total cell delay = 3.289 ns ( 40.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.758 ns ( 59.13 % ) " "Info: Total interconnect delay = 4.758 ns ( 59.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { MPC_CS3n process_2~0 CPLD_READ_ADD_BUF[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.047 ns" { MPC_CS3n {} MPC_CS3n~combout {} process_2~0 {} CPLD_READ_ADD_BUF[1] {} } { 0.000ns 0.000ns 3.694ns 1.064ns } { 0.000ns 1.132ns 0.914ns 1.243ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 144 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPLD_CLK destination 3.838 ns - Shortest register " "Info: - Shortest clock path from clock \"CPLD_CLK\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CPLD_CLK 1 CLK PIN_H12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H12; Fanout = 65; CLK Node = 'CPLD_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_CLK } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.918 ns) 3.838 ns CPLD_READ_ADD_BUF\[1\] 2 REG LC_X12_Y4_N0 18 " "Info: 2: + IC(1.757 ns) + CELL(0.918 ns) = 3.838 ns; Loc. = LC_X12_Y4_N0; Fanout = 18; REG Node = 'CPLD_READ_ADD_BUF\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CPLD_CLK CPLD_READ_ADD_BUF[1] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 144 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.22 % ) " "Info: Total cell delay = 2.081 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.757 ns ( 45.78 % ) " "Info: Total interconnect delay = 1.757 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK CPLD_READ_ADD_BUF[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} CPLD_READ_ADD_BUF[1] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.047 ns" { MPC_CS3n process_2~0 CPLD_READ_ADD_BUF[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.047 ns" { MPC_CS3n {} MPC_CS3n~combout {} process_2~0 {} CPLD_READ_ADD_BUF[1] {} } { 0.000ns 0.000ns 3.694ns 1.064ns } { 0.000ns 1.132ns 0.914ns 1.243ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK CPLD_READ_ADD_BUF[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} CPLD_READ_ADD_BUF[1] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CPLD_CLK DI4_ACTIVE LED_REGISTER1\[3\] 11.291 ns register " "Info: tco from clock \"CPLD_CLK\" to destination pin \"DI4_ACTIVE\" through register \"LED_REGISTER1\[3\]\" is 11.291 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPLD_CLK source 3.838 ns + Longest register " "Info: + Longest clock path from clock \"CPLD_CLK\" to source register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CPLD_CLK 1 CLK PIN_H12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H12; Fanout = 65; CLK Node = 'CPLD_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_CLK } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.918 ns) 3.838 ns LED_REGISTER1\[3\] 2 REG LC_X8_Y11_N2 2 " "Info: 2: + IC(1.757 ns) + CELL(0.918 ns) = 3.838 ns; Loc. = LC_X8_Y11_N2; Fanout = 2; REG Node = 'LED_REGISTER1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CPLD_CLK LED_REGISTER1[3] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.22 % ) " "Info: Total cell delay = 2.081 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.757 ns ( 45.78 % ) " "Info: Total interconnect delay = 1.757 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER1[3] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.077 ns + Longest register pin " "Info: + Longest register to pin delay is 7.077 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LED_REGISTER1\[3\] 1 REG LC_X8_Y11_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y11_N2; Fanout = 2; REG Node = 'LED_REGISTER1\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { LED_REGISTER1[3] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.755 ns) + CELL(2.322 ns) 7.077 ns DI4_ACTIVE 2 PIN PIN_L16 0 " "Info: 2: + IC(4.755 ns) + CELL(2.322 ns) = 7.077 ns; Loc. = PIN_L16; Fanout = 0; PIN Node = 'DI4_ACTIVE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.077 ns" { LED_REGISTER1[3] DI4_ACTIVE } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 32.81 % ) " "Info: Total cell delay = 2.322 ns ( 32.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.755 ns ( 67.19 % ) " "Info: Total interconnect delay = 4.755 ns ( 67.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.077 ns" { LED_REGISTER1[3] DI4_ACTIVE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.077 ns" { LED_REGISTER1[3] {} DI4_ACTIVE {} } { 0.000ns 4.755ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER1[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER1[3] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.077 ns" { LED_REGISTER1[3] DI4_ACTIVE } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.077 ns" { LED_REGISTER1[3] {} DI4_ACTIVE {} } { 0.000ns 4.755ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LED_REGISTER2\[4\] B_MPC_DATA\[4\] CPLD_CLK -1.143 ns register " "Info: th for register \"LED_REGISTER2\[4\]\" (data pin = \"B_MPC_DATA\[4\]\", clock pin = \"CPLD_CLK\") is -1.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CPLD_CLK destination 3.838 ns + Longest register " "Info: + Longest clock path from clock \"CPLD_CLK\" to destination register is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CPLD_CLK 1 CLK PIN_H12 65 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_H12; Fanout = 65; CLK Node = 'CPLD_CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPLD_CLK } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.757 ns) + CELL(0.918 ns) 3.838 ns LED_REGISTER2\[4\] 2 REG LC_X8_Y8_N4 2 " "Info: 2: + IC(1.757 ns) + CELL(0.918 ns) = 3.838 ns; Loc. = LC_X8_Y8_N4; Fanout = 2; REG Node = 'LED_REGISTER2\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.675 ns" { CPLD_CLK LED_REGISTER2[4] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.22 % ) " "Info: Total cell delay = 2.081 ns ( 54.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.757 ns ( 45.78 % ) " "Info: Total interconnect delay = 1.757 ns ( 45.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER2[4] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.202 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.202 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns B_MPC_DATA\[4\] 1 PIN PIN_T7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_T7; Fanout = 1; PIN Node = 'B_MPC_DATA\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { B_MPC_DATA[4] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns B_MPC_DATA\[4\]~4 2 COMB IOC_X8_Y3_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = IOC_X8_Y3_N0; Fanout = 2; COMB Node = 'B_MPC_DATA\[4\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { B_MPC_DATA[4] B_MPC_DATA[4]~4 } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.887 ns) + CELL(1.183 ns) 5.202 ns LED_REGISTER2\[4\] 3 REG LC_X8_Y8_N4 2 " "Info: 3: + IC(2.887 ns) + CELL(1.183 ns) = 5.202 ns; Loc. = LC_X8_Y8_N4; Fanout = 2; REG Node = 'LED_REGISTER2\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.070 ns" { B_MPC_DATA[4]~4 LED_REGISTER2[4] } "NODE_NAME" } } { "IOP_DIGITAL_MAIN.vhd" "" { Text "E:/cpld/IOP_DM/temp/IOP_Digital/IOP_DIGITAL_MAIN.vhd" 189 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 44.50 % ) " "Info: Total cell delay = 2.315 ns ( 44.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.887 ns ( 55.50 % ) " "Info: Total interconnect delay = 2.887 ns ( 55.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.202 ns" { B_MPC_DATA[4] B_MPC_DATA[4]~4 LED_REGISTER2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.202 ns" { B_MPC_DATA[4] {} B_MPC_DATA[4]~4 {} LED_REGISTER2[4] {} } { 0.000ns 0.000ns 2.887ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { CPLD_CLK LED_REGISTER2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.838 ns" { CPLD_CLK {} CPLD_CLK~combout {} LED_REGISTER2[4] {} } { 0.000ns 0.000ns 1.757ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.202 ns" { B_MPC_DATA[4] B_MPC_DATA[4]~4 LED_REGISTER2[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.202 ns" { B_MPC_DATA[4] {} B_MPC_DATA[4]~4 {} LED_REGISTER2[4] {} } { 0.000ns 0.000ns 2.887ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "131 " "Info: Peak virtual memory: 131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 08 15:20:04 2011 " "Info: Processing ended: Mon Aug 08 15:20:04 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
