
---------- Begin Simulation Statistics ----------
final_tick                                   14940000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90201                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674280                       # Number of bytes of host memory used
host_op_rate                                   102956                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.02                       # Real time elapsed on the host
host_tick_rate                              850127573                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        1578                       # Number of instructions simulated
sim_ops                                          1808                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    14940000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             20.550847                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                      97                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                  472                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               146                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted               360                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              33                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               33                       # Number of indirect misses.
system.cpu.branchPred.lookups                     599                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      56                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        1578                       # Number of instructions committed
system.cpu.committedOps                          1808                       # Number of ops (including micro ops) committed
system.cpu.cpi                              15.148289                       # CPI: cycles per instruction
system.cpu.discardedOps                           443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               1882                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions               497                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions              492                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           20058                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.066014                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                            23904                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    1146     63.38%     63.38% # Class of committed instruction
system.cpu.op_class_0::IntMult                      2      0.11%     63.50% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.50% # Class of committed instruction
system.cpu.op_class_0::MemRead                    243     13.44%     76.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                   417     23.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     1808                       # Class of committed instruction
system.cpu.tickCycles                            3846                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     6                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           202                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            9                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          211                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                172                       # Transaction distribution
system.membus.trans_dist::ReadExReq                30                       # Transaction distribution
system.membus.trans_dist::ReadExResp               30                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           172                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    404                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        12928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   12928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 202                       # Request fanout histogram
system.membus.respLayer1.occupancy            1071125                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              301000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               181                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               30                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              30                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           142                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           39                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         4416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  13504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              211                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.042654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.202556                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    202     95.73%     95.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      9      4.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                211                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             131875                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            129375                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            266250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    2                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    7                       # number of demand (read+write) hits
system.l2.demand_hits::total                        9                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   2                       # number of overall hits
system.l2.overall_hits::.cpu.data                   7                       # number of overall hits
system.l2.overall_hits::total                       9                       # number of overall hits
system.l2.demand_misses::.cpu.inst                140                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                 62                       # number of demand (read+write) misses
system.l2.demand_misses::total                    202                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               140                       # number of overall misses
system.l2.overall_misses::.cpu.data                62                       # number of overall misses
system.l2.overall_misses::total                   202                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     11275625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data      4938125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         16213750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     11275625                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data      4938125                       # number of overall miss cycles
system.l2.overall_miss_latency::total        16213750                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              142                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data               69                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  211                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             142                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data              69                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 211                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.985915                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.898551                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.957346                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985915                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.898551                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.957346                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80540.178571                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79647.177419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80266.089109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80540.178571                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79647.177419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80266.089109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           140                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data            62                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               202                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          140                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data           62                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              202                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst      9486750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data      4150500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     13637250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst      9486750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data      4150500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     13637250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.898551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.957346                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.898551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.957346                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67762.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66943.548387                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67511.138614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67762.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66943.548387                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67511.138614                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadExReq_misses::.cpu.data              30                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  30                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      2385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2385000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                30                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        79500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        79500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             30                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      2004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2004500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66816.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66816.666667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              140                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     11275625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     11275625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            142                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80540.178571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80540.178571                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst      9486750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      9486750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67762.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67762.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              32                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      2553125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      2553125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           39                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            39                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.820513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.820513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79785.156250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79785.156250                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           32                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      2146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      2146000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.820513                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67062.500000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67062.500000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   101.550810                       # Cycle average of tags in use
system.l2.tags.total_refs                         211                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       202                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.044554                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        69.059710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        32.491100                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.004215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.006198                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.012329                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1890                       # Number of tag accesses
system.l2.tags.data_accesses                     1890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst           8960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              12928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst         8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8960                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 202                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         599732262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         265595716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             865327979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    599732262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        599732262                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        599732262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        265595716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            865327979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000461250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 406                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         202                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       202                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                36                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                       970875                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1010000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                 4758375                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4806.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23556.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.17                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   202                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           25                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    386.560000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   278.495860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.722932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127            4     16.00%     16.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            5     20.00%     36.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6     24.00%     60.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      8.00%     68.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            4     16.00%     84.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      4.00%     88.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            3     12.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           25                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  12928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   12928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       865.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    865.33                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      14858125                       # Total gap between requests
system.mem_ctrls.avgGap                      73555.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst         8960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         3968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 599732262.382864832878                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 265595716.198125839233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           62                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      3333750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      1424625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     23812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     22977.82                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    83.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               164220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                64515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              921060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy          6749370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy            53280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            8567085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        573.432731                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       110625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     14569375                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                78540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                30360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              521220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     614640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy          6552720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           218880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy            8016360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        536.570281                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       542500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF       260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     14137500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        14940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst          566                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total              566                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst          566                       # number of overall hits
system.cpu.icache.overall_hits::total             566                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          142                       # number of overall misses
system.cpu.icache.overall_misses::total           142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11748125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11748125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11748125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11748125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst          708                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total          708                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst          708                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total          708                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.200565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.200565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 82733.274648                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 82733.274648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 82733.274648                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 82733.274648                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          142                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          142                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          142                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          142                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     11570625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     11570625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     11570625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     11570625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.200565                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.200565                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.200565                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.200565                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81483.274648                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81483.274648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81483.274648                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81483.274648                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst          566                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total             566                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11748125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11748125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst          708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total          708                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.200565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 82733.274648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 82733.274648                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          142                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     11570625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     11570625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.200565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.200565                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81483.274648                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81483.274648                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            69.769792                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 708                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               142                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              4.985915                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    69.769792                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.136269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.136269                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.277344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              2974                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             2974                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          616                       # number of overall hits
system.cpu.dcache.overall_hits::total             616                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           91                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             91                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           96                       # number of overall misses
system.cpu.dcache.overall_misses::total            96                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      6981250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      6981250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      6981250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      6981250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          706                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          706                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          712                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          712                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.128895                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.128895                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.134831                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.134831                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76717.032967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76717.032967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72721.354167                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72721.354167                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           27                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           64                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           68                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           68                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      4750625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      4750625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      5090000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      5090000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.090652                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.090652                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.095506                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.095506                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74228.515625                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74228.515625                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74852.941176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74852.941176                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             257                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            41                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2908125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2908125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          298                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.137584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.137584                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70929.878049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70929.878049                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      2308750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2308750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.114094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.114094                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67904.411765                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67904.411765                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            358                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           50                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4073125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4073125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          408                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.122549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.122549                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81462.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81462.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           30                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2441875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2441875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.073529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81395.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81395.833333                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             1                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.833333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.833333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       339375                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       339375                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 84843.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84843.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        80625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        80625                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            2                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.500000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        80625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        79375                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        79375                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        79375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            2                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            36.719463                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 688                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                69                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.971014                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            187500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    36.719463                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.071718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.071718                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.134766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              2933                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             2933                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     14940000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
