Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Apr 13 12:55:42 2024
| Host         : USCS-667 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1400)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3569)
5. checking no_input_delay (10)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1400)
---------------------------
 There are 1396 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uAHB7SEGDEC/counter_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3569)
---------------------------------------------------
 There are 3569 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.661        0.000                      0                    1        0.380        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.661ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.333ns  (logic 0.580ns (43.520%)  route 0.753ns (56.480%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.625     5.228    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.456     5.684 f  clk_div_reg/Q
                         net (fo=2, routed)           0.753     6.436    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.124     6.560 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.560    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.504    14.927    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.029    15.221    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.221    
                         arrival time                          -6.560    
  -------------------------------------------------------------------
                         slack                                  8.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.514%)  route 0.285ns (60.486%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 f  clk_div_reg/Q
                         net (fo=2, routed)           0.285     1.909    clk_div
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.045     1.954 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.954    p_0_in__0
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.380    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3600 Endpoints
Min Delay          3600 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.679ns  (logic 9.118ns (32.942%)  route 18.561ns (67.058%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.080 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.145    19.225    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.303    19.528 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           1.000    20.528    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.859    21.512    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.636 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.446    22.081    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.205 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.982    23.187    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.761    24.072    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.196 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           1.008    25.204    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I3_O)        0.124    25.328 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8/O
                         net (fo=2, routed)           1.129    26.458    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124    26.582 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3/O
                         net (fo=1, routed)           0.633    27.215    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_3_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I1_O)        0.124    27.339 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.340    27.679    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X39Y58         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        26.796ns  (logic 9.118ns (34.028%)  route 17.678ns (65.972%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT5=2 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.080 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.145    19.225    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.303    19.528 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           1.000    20.528    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.859    21.512    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.636 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.446    22.081    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.205 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.982    23.187    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.311 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.812    24.123    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124    24.247 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31/O
                         net (fo=1, routed)           0.607    24.854    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31_n_0
    SLICE_X41Y55         LUT6 (Prop_lut6_I2_O)        0.124    24.978 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16/O
                         net (fo=1, routed)           0.562    25.540    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I4_O)        0.124    25.664 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           1.007    26.672    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X34Y53         LUT6 (Prop_lut6_I3_O)        0.124    26.796 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    26.796    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X34Y53         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.833ns  (logic 9.118ns (35.296%)  route 16.715ns (64.704%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.080 f  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.145    19.225    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.303    19.528 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           1.000    20.528    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.859    21.512    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.636 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.446    22.081    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I1_O)        0.124    22.205 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.982    23.187    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I0_O)        0.124    23.311 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.761    24.072    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I5_O)        0.124    24.196 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           0.506    24.702    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X41Y55         LUT4 (Prop_lut4_I2_O)        0.124    24.826 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=1, routed)           0.594    25.420    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.124    25.544 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.165    25.709    u_CORTEXM0INTEGRATION/u_logic_n_108
    SLICE_X42Y55         LUT5 (Prop_lut5_I2_O)        0.124    25.833 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    25.833    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X42Y55         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kmjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.026ns  (logic 8.524ns (34.061%)  route 16.502ns (65.939%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.080 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.145    19.225    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.303    19.528 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           1.000    20.528    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.859    21.512    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.636 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.611    22.247    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.150    22.397 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          2.629    25.026    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X38Y63         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kmjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rnibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.939ns  (logic 8.410ns (33.722%)  route 16.529ns (66.278%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.968 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[0]
                         net (fo=1, routed)           1.160    19.128    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.299    19.427 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8/O
                         net (fo=1, routed)           0.994    20.421    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.545 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4/O
                         net (fo=1, routed)           0.737    21.282    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.406 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2/O
                         net (fo=2, routed)           0.827    22.233    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2_n_0
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.152    22.385 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_1/O
                         net (fo=16, routed)          2.554    24.939    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X45Y69         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rnibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F8tax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.886ns  (logic 8.524ns (34.252%)  route 16.362ns (65.748%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.080 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.145    19.225    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.303    19.528 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           1.000    20.528    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.859    21.512    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.636 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.611    22.247    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.150    22.397 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          2.489    24.886    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X39Y64         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F8tax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rhibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.806ns  (logic 8.410ns (33.904%)  route 16.396ns (66.096%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.968 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[0]
                         net (fo=1, routed)           1.160    19.128    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.299    19.427 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8/O
                         net (fo=1, routed)           0.994    20.421    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.545 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4/O
                         net (fo=1, routed)           0.737    21.282    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.406 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2/O
                         net (fo=2, routed)           0.827    22.233    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2_n_0
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.152    22.385 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_1/O
                         net (fo=16, routed)          2.421    24.806    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X42Y69         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rhibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/T20qw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.736ns  (logic 8.524ns (34.460%)  route 16.212ns (65.540%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.080 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[1]
                         net (fo=1, routed)           1.145    19.225    u_CORTEXM0INTEGRATION/u_logic/p_0_in65_in
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.303    19.528 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11/O
                         net (fo=1, routed)           1.000    20.528    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_11_n_0
    SLICE_X46Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.652 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6/O
                         net (fo=1, routed)           0.859    21.512    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_6_n_0
    SLICE_X45Y57         LUT6 (Prop_lut6_I5_O)        0.124    21.636 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2/O
                         net (fo=2, routed)           0.611    22.247    u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_2_n_0
    SLICE_X42Y58         LUT2 (Prop_lut2_I0_O)        0.150    22.397 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_i_1/O
                         net (fo=16, routed)          2.340    24.736    u_CORTEXM0INTEGRATION/u_logic/P4liu6
    SLICE_X38Y65         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/T20qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/R7ibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.704ns  (logic 8.410ns (34.043%)  route 16.294ns (65.957%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.968 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[0]
                         net (fo=1, routed)           1.160    19.128    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.299    19.427 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8/O
                         net (fo=1, routed)           0.994    20.421    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.545 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4/O
                         net (fo=1, routed)           0.737    21.282    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.406 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2/O
                         net (fo=2, routed)           0.827    22.233    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2_n_0
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.152    22.385 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_1/O
                         net (fo=16, routed)          2.319    24.704    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X43Y68         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/R7ibx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rlibx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.678ns  (logic 8.410ns (34.079%)  route 16.268ns (65.921%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=3 LUT3=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Shopw6_reg/Q
                         net (fo=172, routed)         5.348     5.804    u_CORTEXM0INTEGRATION/u_logic/Shopw6
    SLICE_X56Y61         LUT6 (Prop_lut6_I4_O)        0.124     5.928 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91/O
                         net (fo=1, routed)           0.171     6.099    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_91_n_0
    SLICE_X56Y61         LUT5 (Prop_lut5_I4_O)        0.124     6.223 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68/O
                         net (fo=1, routed)           0.815     7.037    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_68_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I5_O)        0.124     7.161 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34/O
                         net (fo=6, routed)           1.831     8.992    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_34_n_0
    SLICE_X57Y58         LUT2 (Prop_lut2_I1_O)        0.149     9.141 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_i_15/O
                         net (fo=2, routed)           0.721     9.863    u_CORTEXM0INTEGRATION/u_logic/Mifpw6[4]
    DSP48_X1Y23          DSP48E1 (Prop_dsp48e1_A[4]_PCOUT[47])
                                                      4.244    14.107 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.627 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.370    16.996    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X57Y53         LUT2 (Prop_lut2_I0_O)        0.124    17.120 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    17.120    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    17.518 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    17.518    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X57Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.632 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    17.632    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.746 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    17.746    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.968 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[0]
                         net (fo=1, routed)           1.160    19.128    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X45Y55         LUT6 (Prop_lut6_I2_O)        0.299    19.427 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8/O
                         net (fo=1, routed)           0.994    20.421    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8_n_0
    SLICE_X47Y51         LUT3 (Prop_lut3_I2_O)        0.124    20.545 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4/O
                         net (fo=1, routed)           0.737    21.282    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4_n_0
    SLICE_X45Y56         LUT6 (Prop_lut6_I2_O)        0.124    21.406 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2/O
                         net (fo=2, routed)           0.827    22.233    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2_n_0
    SLICE_X44Y55         LUT2 (Prop_lut2_I0_O)        0.152    22.385 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_1/O
                         net (fo=16, routed)          2.293    24.678    u_CORTEXM0INTEGRATION/u_logic/Gfniu6
    SLICE_X41Y69         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rlibx6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/addrh_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.148ns (62.471%)  route 0.089ns (37.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/C
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/HorzAddrCounter/counter_reg[3]/Q
                         net (fo=6, routed)           0.089     0.237    uAHBVGA/uVGAInterface/HorzCount[3]
    SLICE_X13Y33         FDRE                                         r  uAHBVGA/uVGAInterface/addrh_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vlxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kzabx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.086%)  route 0.065ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y40         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vlxax6_reg/C
    SLICE_X24Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Vlxax6_reg/Q
                         net (fo=2, routed)           0.065     0.206    u_CORTEXM0INTEGRATION/u_logic/Vlxax6
    SLICE_X25Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.251 r  u_CORTEXM0INTEGRATION/u_logic/Kzabx6_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_CORTEXM0INTEGRATION/u_logic/Jeuhu6
    SLICE_X25Y40         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kzabx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wlspw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/C
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Ujspw6_reg/Q
                         net (fo=2, routed)           0.065     0.206    u_CORTEXM0INTEGRATION/u_logic/Ujspw6
    SLICE_X25Y43         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  u_CORTEXM0INTEGRATION/u_logic/Wlspw6_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_CORTEXM0INTEGRATION/u_logic/Pauhu6
    SLICE_X25Y43         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wlspw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBTIMER/load_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBTIMER/value_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE                         0.000     0.000 r  uAHBTIMER/load_reg[7]/C
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBTIMER/load_reg[7]/Q
                         net (fo=2, routed)           0.070     0.211    uAHBTIMER/load_reg_n_0_[7]
    SLICE_X44Y37         LUT5 (Prop_lut5_I1_O)        0.045     0.256 r  uAHBTIMER/value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.256    uAHBTIMER/value[7]_i_1_n_0
    SLICE_X44Y37         FDCE                                         r  uAHBTIMER/value_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.267    reset_sync_reg_reg_n_0_[0]
    SLICE_X6Y39          FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/DP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.537%)  route 0.141ns (52.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.141     0.269    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/D
    SLICE_X34Y36         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBUART/uUART_RX/data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.128ns (47.537%)  route 0.141ns (52.463%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDCE                         0.000     0.000 r  uAHBUART/uUART_RX/data_reg_reg[6]/C
    SLICE_X32Y37         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uAHBUART/uUART_RX/data_reg_reg[6]/Q
                         net (fo=3, routed)           0.141     0.269    uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/D
    SLICE_X34Y36         RAMD32                                       r  uAHBUART/uFIFO_RX/array_reg_reg_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBGPIO/gpio_dataout_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uAHBGPIO/gpio_datain_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDCE                         0.000     0.000 r  uAHBGPIO/gpio_dataout_reg[13]/C
    SLICE_X32Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uAHBGPIO/gpio_dataout_reg[13]/Q
                         net (fo=1, routed)           0.086     0.227    uAHBGPIO/gpio_dataout_reg_n_0_[13]
    SLICE_X33Y40         LUT3 (Prop_lut3_I2_O)        0.045     0.272 r  uAHBGPIO/gpio_datain[13]_i_1/O
                         net (fo=1, routed)           0.000     0.272    uAHBGPIO/gpio_datain[13]
    SLICE_X33Y40         FDCE                                         r  uAHBGPIO/gpio_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    uAHBVGA/uvga_console/pixel_x1[2]
    SLICE_X10Y32         FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Hhvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Nr7ax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.543%)  route 0.098ns (34.457%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Hhvpw6_reg/C
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Hhvpw6_reg/Q
                         net (fo=2, routed)           0.098     0.239    u_CORTEXM0INTEGRATION/u_logic/Hhvpw6
    SLICE_X25Y44         LUT6 (Prop_lut6_I1_O)        0.045     0.284 r  u_CORTEXM0INTEGRATION/u_logic/Nr7ax6_i_1/O
                         net (fo=1, routed)           0.000     0.284    u_CORTEXM0INTEGRATION/u_logic/U9uhu6
    SLICE_X25Y44         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nr7ax6_reg/D
  -------------------------------------------------------------------    -------------------





