Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ng_pc/Desktop/13000123058/updown_easy/test_isim_beh.exe -prj /home/ng_pc/Desktop/13000123058/updown_easy/test_beh.prj work.test 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/ng_pc/Desktop/13000123058/updown_easy/jk_rtl.vhd" into library work
Parsing VHDL file "/home/ng_pc/Desktop/13000123058/updown_easy/updown_rtl.vhd" into library work
Parsing VHDL file "/home/ng_pc/Desktop/13000123058/updown_easy/test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83420 KB
Fuse CPU Usage: 1090 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity jk_rtl [jk_rtl_default]
Compiling architecture behavioral of entity updown_rtl [updown_rtl_default]
Compiling architecture behavior of entity test
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/ng_pc/Desktop/13000123058/updown_easy/test_isim_beh.exe
Fuse Memory Usage: 649108 KB
Fuse CPU Usage: 1110 ms
GCC CPU Usage: 220 ms
