// Seed: 2425858873
`define pp_1 0
`define pp_2 0
`default_nettype `pp_1 `timescale 1 ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  input id_6;
  input id_5;
  output id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_8;
  always @(posedge 1'b0) begin
    id_4 <= 1;
  end
endmodule
