Classic Timing Analyzer report for UPC
Sun May 19 09:28:49 2024
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CLK'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                     ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.664 ns                                       ; LOAD                     ; 74161:inst|f74161:sub|9   ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.667 ns                                       ; 74161:inst|f74161:sub|99 ; Q6                        ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.899 ns                                      ; D1                       ; 74161:inst1|f74161:sub|87 ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9 ; 74161:inst|f74161:sub|99  ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                          ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 2.401 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.400 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 2.392 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 2.310 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.309 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 2.301 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 2.095 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 2.094 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 2.086 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.947 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.922 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.921 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.913 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.833 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.790 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.722 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.719 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.715 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 1.538 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 1.534 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 1.532 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 1.354 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 1.259 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|9    ; 74161:inst|f74161:sub|9    ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|9   ; 74161:inst1|f74161:sub|9   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|87  ; 74161:inst1|f74161:sub|87  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|99  ; 74161:inst1|f74161:sub|99  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst1|f74161:sub|110 ; 74161:inst1|f74161:sub|110 ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|87   ; 74161:inst|f74161:sub|87   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|99   ; 74161:inst|f74161:sub|99   ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; 74161:inst|f74161:sub|110  ; 74161:inst|f74161:sub|110  ; CLK        ; CLK      ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                         ; To Clock ;
+-------+--------------+------------+------+----------------------------+----------+
; N/A   ; None         ; 5.664 ns   ; LOAD ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A   ; None         ; 5.662 ns   ; LOAD ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A   ; None         ; 5.662 ns   ; LOAD ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A   ; None         ; 5.661 ns   ; LOAD ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A   ; None         ; 5.660 ns   ; LOAD ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A   ; None         ; 5.659 ns   ; LOAD ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A   ; None         ; 5.656 ns   ; LOAD ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A   ; None         ; 5.656 ns   ; LOAD ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A   ; None         ; 5.280 ns   ; D0   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A   ; None         ; 4.965 ns   ; D3   ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A   ; None         ; 4.593 ns   ; D6   ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A   ; None         ; 4.585 ns   ; D2   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A   ; None         ; 4.583 ns   ; D7   ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A   ; None         ; 4.582 ns   ; D4   ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A   ; None         ; 4.580 ns   ; D5   ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A   ; None         ; 4.165 ns   ; D1   ; 74161:inst1|f74161:sub|87  ; CLK      ;
+-------+--------------+------------+------+----------------------------+----------+


+----------------------------------------------------------------------------------+
; tco                                                                              ;
+-------+--------------+------------+----------------------------+----+------------+
; Slack ; Required tco ; Actual tco ; From                       ; To ; From Clock ;
+-------+--------------+------------+----------------------------+----+------------+
; N/A   ; None         ; 9.667 ns   ; 74161:inst|f74161:sub|99   ; Q6 ; CLK        ;
; N/A   ; None         ; 9.350 ns   ; 74161:inst1|f74161:sub|87  ; Q1 ; CLK        ;
; N/A   ; None         ; 9.307 ns   ; 74161:inst|f74161:sub|110  ; Q7 ; CLK        ;
; N/A   ; None         ; 9.306 ns   ; 74161:inst|f74161:sub|87   ; Q5 ; CLK        ;
; N/A   ; None         ; 9.289 ns   ; 74161:inst1|f74161:sub|99  ; Q2 ; CLK        ;
; N/A   ; None         ; 9.275 ns   ; 74161:inst1|f74161:sub|110 ; Q3 ; CLK        ;
; N/A   ; None         ; 9.271 ns   ; 74161:inst|f74161:sub|9    ; Q4 ; CLK        ;
; N/A   ; None         ; 8.844 ns   ; 74161:inst1|f74161:sub|9   ; Q0 ; CLK        ;
+-------+--------------+------------+----------------------------+----+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                         ; To Clock ;
+---------------+-------------+-----------+------+----------------------------+----------+
; N/A           ; None        ; -3.899 ns ; D1   ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A           ; None        ; -4.314 ns ; D5   ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A           ; None        ; -4.316 ns ; D4   ; 74161:inst|f74161:sub|9    ; CLK      ;
; N/A           ; None        ; -4.317 ns ; D7   ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A           ; None        ; -4.319 ns ; D2   ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A           ; None        ; -4.327 ns ; D6   ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A           ; None        ; -4.699 ns ; D3   ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A           ; None        ; -5.014 ns ; D0   ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A           ; None        ; -5.390 ns ; LOAD ; 74161:inst1|f74161:sub|99  ; CLK      ;
; N/A           ; None        ; -5.390 ns ; LOAD ; 74161:inst1|f74161:sub|110 ; CLK      ;
; N/A           ; None        ; -5.393 ns ; LOAD ; 74161:inst|f74161:sub|87   ; CLK      ;
; N/A           ; None        ; -5.394 ns ; LOAD ; 74161:inst1|f74161:sub|9   ; CLK      ;
; N/A           ; None        ; -5.395 ns ; LOAD ; 74161:inst|f74161:sub|110  ; CLK      ;
; N/A           ; None        ; -5.396 ns ; LOAD ; 74161:inst1|f74161:sub|87  ; CLK      ;
; N/A           ; None        ; -5.396 ns ; LOAD ; 74161:inst|f74161:sub|99   ; CLK      ;
; N/A           ; None        ; -5.398 ns ; LOAD ; 74161:inst|f74161:sub|9    ; CLK      ;
+---------------+-------------+-----------+------+----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sun May 19 09:28:48 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off UPC -c UPC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" Internal fmax is restricted to 340.02 MHz between source register "74161:inst1|f74161:sub|9" and destination register "74161:inst|f74161:sub|99"
    Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.401 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y4_N25; Fanout = 6; REG Node = '74161:inst1|f74161:sub|9'
            Info: 2: + IC(0.513 ns) + CELL(0.614 ns) = 1.127 ns; Loc. = LCCOMB_X25_Y4_N0; Fanout = 4; COMB Node = '74161:inst|f74161:sub|106~17'
            Info: 3: + IC(0.388 ns) + CELL(0.206 ns) = 1.721 ns; Loc. = LCCOMB_X25_Y4_N12; Fanout = 1; COMB Node = '74161:inst|f74161:sub|106~19'
            Info: 4: + IC(0.366 ns) + CELL(0.206 ns) = 2.293 ns; Loc. = LCCOMB_X25_Y4_N20; Fanout = 1; COMB Node = '74161:inst|f74161:sub|102~119'
            Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.401 ns; Loc. = LCFF_X25_Y4_N21; Fanout = 3; REG Node = '74161:inst|f74161:sub|99'
            Info: Total cell delay = 1.134 ns ( 47.23 % )
            Info: Total interconnect delay = 1.267 ns ( 52.77 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CLK" to destination register is 2.873 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N21; Fanout = 3; REG Node = '74161:inst|f74161:sub|99'
                Info: Total cell delay = 1.816 ns ( 63.21 % )
                Info: Total interconnect delay = 1.057 ns ( 36.79 % )
            Info: - Longest clock path from clock "CLK" to source register is 2.873 ns
                Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
                Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N25; Fanout = 6; REG Node = '74161:inst1|f74161:sub|9'
                Info: Total cell delay = 1.816 ns ( 63.21 % )
                Info: Total interconnect delay = 1.057 ns ( 36.79 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "74161:inst|f74161:sub|9" (data pin = "LOAD", clock pin = "CLK") is 5.664 ns
    Info: + Longest pin to register delay is 8.577 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; PIN Node = 'LOAD'
        Info: 2: + IC(6.851 ns) + CELL(0.624 ns) = 8.469 ns; Loc. = LCCOMB_X25_Y4_N16; Fanout = 1; COMB Node = '74161:inst|f74161:sub|75~142'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.577 ns; Loc. = LCFF_X25_Y4_N17; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 1.726 ns ( 20.12 % )
        Info: Total interconnect delay = 6.851 ns ( 79.88 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N17; Fanout = 5; REG Node = '74161:inst|f74161:sub|9'
        Info: Total cell delay = 1.816 ns ( 63.21 % )
        Info: Total interconnect delay = 1.057 ns ( 36.79 % )
Info: tco from clock "CLK" to destination pin "Q6" through register "74161:inst|f74161:sub|99" is 9.667 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N21; Fanout = 3; REG Node = '74161:inst|f74161:sub|99'
        Info: Total cell delay = 1.816 ns ( 63.21 % )
        Info: Total interconnect delay = 1.057 ns ( 36.79 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.490 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y4_N21; Fanout = 3; REG Node = '74161:inst|f74161:sub|99'
        Info: 2: + IC(3.374 ns) + CELL(3.116 ns) = 6.490 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'Q6'
        Info: Total cell delay = 3.116 ns ( 48.01 % )
        Info: Total interconnect delay = 3.374 ns ( 51.99 % )
Info: th for register "74161:inst1|f74161:sub|87" (data pin = "D1", clock pin = "CLK") is -3.899 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.289 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.918 ns) + CELL(0.666 ns) = 2.873 ns; Loc. = LCFF_X25_Y4_N19; Fanout = 5; REG Node = '74161:inst1|f74161:sub|87'
        Info: Total cell delay = 1.816 ns ( 63.21 % )
        Info: Total interconnect delay = 1.057 ns ( 36.79 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.078 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; PIN Node = 'D1'
        Info: 2: + IC(5.780 ns) + CELL(0.206 ns) = 6.970 ns; Loc. = LCCOMB_X25_Y4_N18; Fanout = 1; COMB Node = '74161:inst1|f74161:sub|92~42'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.078 ns; Loc. = LCFF_X25_Y4_N19; Fanout = 5; REG Node = '74161:inst1|f74161:sub|87'
        Info: Total cell delay = 1.298 ns ( 18.34 % )
        Info: Total interconnect delay = 5.780 ns ( 81.66 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Sun May 19 09:28:49 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


