<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: dl_dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.05.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1ec8ed615bc2da65e0c30f17adbe5612.html">bazel-out</a></li><li class="navelem"><a class="el" href="dir_81796cf7b8c85abf4aaa4478eac07be3.html">k8-opt</a></li><li class="navelem"><a class="el" href="dir_7d9ef33ae1d656eb0f786113430116c5.html">bin</a></li><li class="navelem"><a class="el" href="dir_e0abc62f7a8fffc210aad9d69afc4cc1.html">docs</a></li><li class="navelem"><a class="el" href="dir_a1b67bd9de939d499eb32d6d220671a0.html">chinese</a></li><li class="navelem"><a class="el" href="dir_bbe32cf608396e186d702eea875dea8c.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_eb1754e66e17f8645a838c771a241536.html">mspm0g1x0x_g3x0x_api_guide-srcs</a></li><li class="navelem"><a class="el" href="dir_26947027a1a7e9aabd35db434e5d5e0d.html">source</a></li><li class="navelem"><a class="el" href="dir_9118a0dd9f6f6eebb139b07968cd782d.html">ti</a></li><li class="navelem"><a class="el" href="dir_50aea775a7460bce0ea013f10953c68f.html">driverlib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">dl_dma.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Direct Memory Access (DMA) Driver Library. </p>
<hr/>
</div><div class="textblock"><code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;ti/devices/msp/msp.h&gt;</code><br />
<code>#include &lt;<a class="el" href="dl__common_8h_source.html">ti/driverlib/dl_common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for dl_dma.h:</div>
<div class="dyncontent">
<div class="center"><img src="dl__dma_8h__incl.png" border="0" usemap="#dl__dma_8h" alt=""/></div>
<map name="dl__dma_8h" id="dl__dma_8h">
<area shape="rect" id="node5" href="dl__common_8h.html" title="DriverLib Common APIs. " alt="" coords="259,80,440,107"/>
</map>
</div>
</div>
<p><a href="dl__dma_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___d_m_a___config.html">DL_DMA_Config</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration struct for <a class="el" href="group___d_m_a.html#gae21565c7cf4e46f01fd729c59bba5f4b">DL_DMA_initChannel</a>.  <a href="struct_d_l___d_m_a___config.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga8f24fd5e050b3b5bffa83baa62eae24e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8f24fd5e050b3b5bffa83baa62eae24e">DEVICE_HAS_DMA_FULL_CHANNEL</a></td></tr>
<tr class="memdesc:ga8f24fd5e050b3b5bffa83baa62eae24e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device has support for DMA FULL channels. <br /></td></tr>
<tr class="separator:ga8f24fd5e050b3b5bffa83baa62eae24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e81b6dc74174d233feb796572f02902"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga7e81b6dc74174d233feb796572f02902">DL_DMA_INTERRUPT_CHANNEL0</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH0_SET)</td></tr>
<tr class="memdesc:ga7e81b6dc74174d233feb796572f02902"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 0 interrupt. <br /></td></tr>
<tr class="separator:ga7e81b6dc74174d233feb796572f02902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4f8b371e2912389d43098dd1313ca6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4a4f8b371e2912389d43098dd1313ca6">DL_DMA_INTERRUPT_CHANNEL1</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH1_SET)</td></tr>
<tr class="memdesc:ga4a4f8b371e2912389d43098dd1313ca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 1 interrupt. <br /></td></tr>
<tr class="separator:ga4a4f8b371e2912389d43098dd1313ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512f958ca10dbec9d4ac388f0257b0aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga512f958ca10dbec9d4ac388f0257b0aa">DL_DMA_INTERRUPT_CHANNEL2</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH2_SET)</td></tr>
<tr class="memdesc:ga512f958ca10dbec9d4ac388f0257b0aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 2 interrupt. <br /></td></tr>
<tr class="separator:ga512f958ca10dbec9d4ac388f0257b0aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a2ec421df7644939abaa945415ebee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga38a2ec421df7644939abaa945415ebee">DL_DMA_INTERRUPT_CHANNEL3</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH3_SET)</td></tr>
<tr class="memdesc:ga38a2ec421df7644939abaa945415ebee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 3 interrupt. <br /></td></tr>
<tr class="separator:ga38a2ec421df7644939abaa945415ebee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b54cbadc3bc377b635e9fa191c3d9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga87b54cbadc3bc377b635e9fa191c3d9c">DL_DMA_INTERRUPT_CHANNEL4</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH4_SET)</td></tr>
<tr class="memdesc:ga87b54cbadc3bc377b635e9fa191c3d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 4 interrupt. <br /></td></tr>
<tr class="separator:ga87b54cbadc3bc377b635e9fa191c3d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a529ae0c58adbfc9da12464540b595a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga9a529ae0c58adbfc9da12464540b595a">DL_DMA_INTERRUPT_CHANNEL5</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH5_SET)</td></tr>
<tr class="memdesc:ga9a529ae0c58adbfc9da12464540b595a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 5 interrupt. <br /></td></tr>
<tr class="separator:ga9a529ae0c58adbfc9da12464540b595a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70deeb463137167bb11504be9ed65ed8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga70deeb463137167bb11504be9ed65ed8">DL_DMA_INTERRUPT_CHANNEL6</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH6_SET)</td></tr>
<tr class="memdesc:ga70deeb463137167bb11504be9ed65ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 6 interrupt. <br /></td></tr>
<tr class="separator:ga70deeb463137167bb11504be9ed65ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477cfe2112ef152b1b589e1e0db276d8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga477cfe2112ef152b1b589e1e0db276d8">DL_DMA_INTERRUPT_CHANNEL7</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH7_SET)</td></tr>
<tr class="memdesc:ga477cfe2112ef152b1b589e1e0db276d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 7 interrupt. <br /></td></tr>
<tr class="separator:ga477cfe2112ef152b1b589e1e0db276d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89a2c3cfcc79eafd6959f6de274d9c03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga89a2c3cfcc79eafd6959f6de274d9c03">DL_DMA_INTERRUPT_CHANNEL8</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH8_SET)</td></tr>
<tr class="memdesc:ga89a2c3cfcc79eafd6959f6de274d9c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 8 interrupt. <br /></td></tr>
<tr class="separator:ga89a2c3cfcc79eafd6959f6de274d9c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad48619c6e8fd1da92028fd48da5130e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gad48619c6e8fd1da92028fd48da5130e3">DL_DMA_INTERRUPT_CHANNEL9</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH9_SET)</td></tr>
<tr class="memdesc:gad48619c6e8fd1da92028fd48da5130e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 9 interrupt. <br /></td></tr>
<tr class="separator:gad48619c6e8fd1da92028fd48da5130e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4263a24ecb25ea8e8a010ce91decd3e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4263a24ecb25ea8e8a010ce91decd3e5">DL_DMA_INTERRUPT_CHANNEL10</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH10_SET)</td></tr>
<tr class="memdesc:ga4263a24ecb25ea8e8a010ce91decd3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 10 interrupt. <br /></td></tr>
<tr class="separator:ga4263a24ecb25ea8e8a010ce91decd3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962bb9d34453c558112a723650760899"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga962bb9d34453c558112a723650760899">DL_DMA_INTERRUPT_CHANNEL12</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH12_SET)</td></tr>
<tr class="memdesc:ga962bb9d34453c558112a723650760899"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 12 interrupt. <br /></td></tr>
<tr class="separator:ga962bb9d34453c558112a723650760899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23966789efe54dd7174d9e2c50744d41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga23966789efe54dd7174d9e2c50744d41">DL_DMA_INTERRUPT_CHANNEL13</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH13_SET)</td></tr>
<tr class="memdesc:ga23966789efe54dd7174d9e2c50744d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 13 interrupt. <br /></td></tr>
<tr class="separator:ga23966789efe54dd7174d9e2c50744d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0404299241e610ac48843087c55997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga8d0404299241e610ac48843087c55997">DL_DMA_INTERRUPT_CHANNEL14</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH14_SET)</td></tr>
<tr class="memdesc:ga8d0404299241e610ac48843087c55997"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 14 interrupt. <br /></td></tr>
<tr class="separator:ga8d0404299241e610ac48843087c55997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4457cd646455c7e0138405ef3046ca6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga4457cd646455c7e0138405ef3046ca6c">DL_DMA_INTERRUPT_CHANNEL15</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DMACH15_SET)</td></tr>
<tr class="memdesc:ga4457cd646455c7e0138405ef3046ca6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 15 interrupt. <br /></td></tr>
<tr class="separator:ga4457cd646455c7e0138405ef3046ca6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2079e77d478e76fd7e061fdbc905f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gadf2079e77d478e76fd7e061fdbc905f8">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL0</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH0_SET)</td></tr>
<tr class="memdesc:gadf2079e77d478e76fd7e061fdbc905f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 0 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gadf2079e77d478e76fd7e061fdbc905f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4cbfb00c7f2c295f99b83a93a23970"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga7b4cbfb00c7f2c295f99b83a93a23970">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL1</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH1_SET)</td></tr>
<tr class="memdesc:ga7b4cbfb00c7f2c295f99b83a93a23970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 1 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga7b4cbfb00c7f2c295f99b83a93a23970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6e6e24b795f25b859d95e593b753ad8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gad6e6e24b795f25b859d95e593b753ad8">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL2</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH2_SET)</td></tr>
<tr class="memdesc:gad6e6e24b795f25b859d95e593b753ad8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 2 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gad6e6e24b795f25b859d95e593b753ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56942d52a45d492764a1068a9a9a1ad2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga56942d52a45d492764a1068a9a9a1ad2">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL3</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH3_SET)</td></tr>
<tr class="memdesc:ga56942d52a45d492764a1068a9a9a1ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 3 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga56942d52a45d492764a1068a9a9a1ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8224eb3c385aacf0e61a2d214cae8818"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga8224eb3c385aacf0e61a2d214cae8818">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL4</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH4_SET)</td></tr>
<tr class="memdesc:ga8224eb3c385aacf0e61a2d214cae8818"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 4 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga8224eb3c385aacf0e61a2d214cae8818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f368d2f2f2dd80721d0a0432c08f6aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga3f368d2f2f2dd80721d0a0432c08f6aa">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL5</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH5_SET)</td></tr>
<tr class="memdesc:ga3f368d2f2f2dd80721d0a0432c08f6aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 5 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga3f368d2f2f2dd80721d0a0432c08f6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5617a8d33a3e3c91e3bae8e8d385e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gad5617a8d33a3e3c91e3bae8e8d385e68">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL6</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH6_SET)</td></tr>
<tr class="memdesc:gad5617a8d33a3e3c91e3bae8e8d385e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 6 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gad5617a8d33a3e3c91e3bae8e8d385e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c85d577dbf22790a2a02a0de0d22e63"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga2c85d577dbf22790a2a02a0de0d22e63">DL_DMA_FULL_CH_INTERRUPT_EARLY_CHANNEL7</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_PREIRQCH7_SET)</td></tr>
<tr class="memdesc:ga2c85d577dbf22790a2a02a0de0d22e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 7 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga2c85d577dbf22790a2a02a0de0d22e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8ddec51f7bb0c975b1b480f471ec39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#ga8a8ddec51f7bb0c975b1b480f471ec39">DL_DMA_INTERRUPT_ADDR_ERROR</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_ADDRERR_SET)</td></tr>
<tr class="memdesc:ga8a8ddec51f7bb0c975b1b480f471ec39"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA address error, source address not reachable. <br /></td></tr>
<tr class="separator:ga8a8ddec51f7bb0c975b1b480f471ec39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1fde9dc3ec9b9dc35bb8a344ff8767f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___i_n_t_e_r_r_u_p_t.html#gae1fde9dc3ec9b9dc35bb8a344ff8767f">DL_DMA_INTERRUPT_DATA_ERROR</a>&#160;&#160;&#160;(DMA_CPU_INT_IMASK_DATAERR_SET)</td></tr>
<tr class="memdesc:gae1fde9dc3ec9b9dc35bb8a344ff8767f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA data error, source data might be corrupted (PAR or ECC error) <br /></td></tr>
<tr class="separator:gae1fde9dc3ec9b9dc35bb8a344ff8767f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7f7a9f1743f108a66e83c5a61985e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gaed7f7a9f1743f108a66e83c5a61985e7">DL_DMA_EVENT_CHANNEL0</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH0_SET)</td></tr>
<tr class="memdesc:gaed7f7a9f1743f108a66e83c5a61985e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 0 interrupt. <br /></td></tr>
<tr class="separator:gaed7f7a9f1743f108a66e83c5a61985e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga207d517314d5ac53a1e15474e2836e5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga207d517314d5ac53a1e15474e2836e5e">DL_DMA_EVENT_CHANNEL1</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH1_SET)</td></tr>
<tr class="memdesc:ga207d517314d5ac53a1e15474e2836e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 1 interrupt. <br /></td></tr>
<tr class="separator:ga207d517314d5ac53a1e15474e2836e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4666bd66a8a3a5fef8f5eb5eec7f4cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gab4666bd66a8a3a5fef8f5eb5eec7f4cd">DL_DMA_EVENT_CHANNEL2</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH2_SET)</td></tr>
<tr class="memdesc:gab4666bd66a8a3a5fef8f5eb5eec7f4cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 2 interrupt. <br /></td></tr>
<tr class="separator:gab4666bd66a8a3a5fef8f5eb5eec7f4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3546966346108ddc31fe9e1f7055954b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga3546966346108ddc31fe9e1f7055954b">DL_DMA_EVENT_CHANNEL3</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH3_SET)</td></tr>
<tr class="memdesc:ga3546966346108ddc31fe9e1f7055954b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 3 interrupt. <br /></td></tr>
<tr class="separator:ga3546966346108ddc31fe9e1f7055954b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba7b98b6feceb97d3d2982fb4a901a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gafba7b98b6feceb97d3d2982fb4a901a9">DL_DMA_EVENT_CHANNEL4</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH4_SET)</td></tr>
<tr class="memdesc:gafba7b98b6feceb97d3d2982fb4a901a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 4 interrupt. <br /></td></tr>
<tr class="separator:gafba7b98b6feceb97d3d2982fb4a901a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbaf383e987095f364fa10e1c6a8b73a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gabbaf383e987095f364fa10e1c6a8b73a">DL_DMA_EVENT_CHANNEL5</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH5_SET)</td></tr>
<tr class="memdesc:gabbaf383e987095f364fa10e1c6a8b73a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 5 interrupt. <br /></td></tr>
<tr class="separator:gabbaf383e987095f364fa10e1c6a8b73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4296e34d72e55714b1c7e4d18e415ca9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga4296e34d72e55714b1c7e4d18e415ca9">DL_DMA_EVENT_CHANNEL6</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH6_SET)</td></tr>
<tr class="memdesc:ga4296e34d72e55714b1c7e4d18e415ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 6 interrupt. <br /></td></tr>
<tr class="separator:ga4296e34d72e55714b1c7e4d18e415ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30c11452373b373c11ed2cc64ce39f68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga30c11452373b373c11ed2cc64ce39f68">DL_DMA_EVENT_CHANNEL7</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH7_SET)</td></tr>
<tr class="memdesc:ga30c11452373b373c11ed2cc64ce39f68"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 7 interrupt. <br /></td></tr>
<tr class="separator:ga30c11452373b373c11ed2cc64ce39f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d4475cf21501f96f8ee93dcbf022c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gaf2d4475cf21501f96f8ee93dcbf022c0">DL_DMA_EVENT_CHANNEL8</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH8_SET)</td></tr>
<tr class="memdesc:gaf2d4475cf21501f96f8ee93dcbf022c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 8 interrupt. <br /></td></tr>
<tr class="separator:gaf2d4475cf21501f96f8ee93dcbf022c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bd6baa8bbf4357362fc675dd89c2853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga1bd6baa8bbf4357362fc675dd89c2853">DL_DMA_EVENT_CHANNEL9</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH9_SET)</td></tr>
<tr class="memdesc:ga1bd6baa8bbf4357362fc675dd89c2853"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 9 interrupt. <br /></td></tr>
<tr class="separator:ga1bd6baa8bbf4357362fc675dd89c2853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fd23cd3f997aabac77fc250440c3ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gaa9fd23cd3f997aabac77fc250440c3ff">DL_DMA_EVENT_CHANNEL10</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH10_SET)</td></tr>
<tr class="memdesc:gaa9fd23cd3f997aabac77fc250440c3ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 10 interrupt. <br /></td></tr>
<tr class="separator:gaa9fd23cd3f997aabac77fc250440c3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3135b16df866c51d0df4f8796314e626"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga3135b16df866c51d0df4f8796314e626">DL_DMA_EVENT_CHANNEL12</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH12_SET)</td></tr>
<tr class="memdesc:ga3135b16df866c51d0df4f8796314e626"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 12 interrupt. <br /></td></tr>
<tr class="separator:ga3135b16df866c51d0df4f8796314e626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f451400550431595a790a213c290a75"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga8f451400550431595a790a213c290a75">DL_DMA_EVENT_CHANNEL13</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH13_SET)</td></tr>
<tr class="memdesc:ga8f451400550431595a790a213c290a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 13 interrupt. <br /></td></tr>
<tr class="separator:ga8f451400550431595a790a213c290a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4a41a972b3530a196afdfda88ca254c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gab4a41a972b3530a196afdfda88ca254c">DL_DMA_EVENT_CHANNEL14</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH14_SET)</td></tr>
<tr class="memdesc:gab4a41a972b3530a196afdfda88ca254c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 14 interrupt. <br /></td></tr>
<tr class="separator:gab4a41a972b3530a196afdfda88ca254c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bdb118fefd5adf23b0395091934e2a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga7bdb118fefd5adf23b0395091934e2a2">DL_DMA_EVENT_CHANNEL15</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DMACH15_SET)</td></tr>
<tr class="memdesc:ga7bdb118fefd5adf23b0395091934e2a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel 15 interrupt. <br /></td></tr>
<tr class="separator:ga7bdb118fefd5adf23b0395091934e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dd1b80f3d57c35e03276bcda50e29d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gad5dd1b80f3d57c35e03276bcda50e29d">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL0</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH0_SET)</td></tr>
<tr class="memdesc:gad5dd1b80f3d57c35e03276bcda50e29d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 0 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gad5dd1b80f3d57c35e03276bcda50e29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eeb0ea5ea1d87890fae1ff8ff4cd0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga27eeb0ea5ea1d87890fae1ff8ff4cd0f">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL1</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH1_SET)</td></tr>
<tr class="memdesc:ga27eeb0ea5ea1d87890fae1ff8ff4cd0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 1 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga27eeb0ea5ea1d87890fae1ff8ff4cd0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd59d3e2055a001e82f7e7eba7b44e68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gabd59d3e2055a001e82f7e7eba7b44e68">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL2</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH2_SET)</td></tr>
<tr class="memdesc:gabd59d3e2055a001e82f7e7eba7b44e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 2 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gabd59d3e2055a001e82f7e7eba7b44e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d2eb41094bf0cde0d8fa0e94da8729"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gab8d2eb41094bf0cde0d8fa0e94da8729">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL3</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH3_SET)</td></tr>
<tr class="memdesc:gab8d2eb41094bf0cde0d8fa0e94da8729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 3 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gab8d2eb41094bf0cde0d8fa0e94da8729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67d17e89be4e49e02a958444ca58461"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gaa67d17e89be4e49e02a958444ca58461">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL4</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH4_SET)</td></tr>
<tr class="memdesc:gaa67d17e89be4e49e02a958444ca58461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 4 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gaa67d17e89be4e49e02a958444ca58461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41afd3a6f45e6ef2fecdce78d847929d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga41afd3a6f45e6ef2fecdce78d847929d">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL5</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH5_SET)</td></tr>
<tr class="memdesc:ga41afd3a6f45e6ef2fecdce78d847929d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 5 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga41afd3a6f45e6ef2fecdce78d847929d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3bfec44df506dd137ebe9fec477198"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gaef3bfec44df506dd137ebe9fec477198">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL6</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH6_SET)</td></tr>
<tr class="memdesc:gaef3bfec44df506dd137ebe9fec477198"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 6 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:gaef3bfec44df506dd137ebe9fec477198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b09f9fb4eeef5e9c4da98aafc4c4b06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga8b09f9fb4eeef5e9c4da98aafc4c4b06">DL_DMA_FULL_CH_EVENT_EARLY_CHANNEL7</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_PREIRQCH7_SET)</td></tr>
<tr class="memdesc:ga8b09f9fb4eeef5e9c4da98aafc4c4b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Available for FULL-channel configuration only. Early IRQ for DMA channel 7 interrupt. Size counter has reached early IRQ threshold. <br /></td></tr>
<tr class="separator:ga8b09f9fb4eeef5e9c4da98aafc4c4b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad568ccd15a3fd1016f87488c22949d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#gaad568ccd15a3fd1016f87488c22949d2">DL_DMA_EVENT_ADDR_ERROR</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_ADDRERR_SET)</td></tr>
<tr class="memdesc:gaad568ccd15a3fd1016f87488c22949d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA address error, source address not reachable. <br /></td></tr>
<tr class="separator:gaad568ccd15a3fd1016f87488c22949d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4bc214598ff023efdd7e30142e143e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_l___d_m_a___e_v_e_n_t.html#ga8d4bc214598ff023efdd7e30142e143e">DL_DMA_EVENT_DATA_ERROR</a>&#160;&#160;&#160;(DMA_GEN_EVENT_IMASK_DATAERR_SET)</td></tr>
<tr class="memdesc:ga8d4bc214598ff023efdd7e30142e143e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA data error, source data might be corrupted (PAR or ECC error) <br /></td></tr>
<tr class="separator:ga8d4bc214598ff023efdd7e30142e143e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7d1157042646cbffc613b6164c7ed5a8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a48adc65d25a06b14a63268aedf2e0e9f">DL_DMA_SINGLE_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_SINGLE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a95a10f0a1060426eca8c16f3c0718333">DL_DMA_SINGLE_BLOCK_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_BLOCK, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a6f096384bb41144646ee651936f288b0">DL_DMA_FULL_CH_REPEAT_SINGLE_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_RPTSNGL, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7d1157042646cbffc613b6164c7ed5a8a03b8e4d1275507a7e06ac3fc2a41e827">DL_DMA_FULL_CH_REPEAT_BLOCK_TRANSFER_MODE</a> = DMA_DMACTL_DMATM_RPTBLCK
<br />
 }</td></tr>
<tr class="separator:ga7d1157042646cbffc613b6164c7ed5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492a0576e98efee98bebd313be27fbf2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga492a0576e98efee98bebd313be27fbf2a077f8a71dcd13137f82a58305d4af349">DL_DMA_NORMAL_MODE</a> = DMA_DMACTL_DMAEM_NORMAL, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga492a0576e98efee98bebd313be27fbf2aca0f445c9e3358c80f6ad6ebcc9aadfb">DL_DMA_FULL_CH_FILL_MODE</a> = DMA_DMACTL_DMAEM_FILLMODE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga492a0576e98efee98bebd313be27fbf2a1ede584989a704dd5b435015e0960640">DL_DMA_FULL_CH_TABLE_MODE</a> = DMA_DMACTL_DMAEM_TABLEMODE
<br />
 }</td></tr>
<tr class="separator:ga492a0576e98efee98bebd313be27fbf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08767430c6d576fddbad7f2bb1157ee"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea0a128e784f9f16966845e78293b9f389">DL_DMA_ADDR_UNCHANGED</a> = DMA_DMACTL_DMASRCINCR_UNCHANGED, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea6e82deabb4c97aae01b707f513256a0a">DL_DMA_ADDR_DECREMENT</a> = DMA_DMACTL_DMASRCINCR_DECREMENT, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eead07ef29a2690b9f9475373df0e5584df">DL_DMA_ADDR_INCREMENT</a> = DMA_DMACTL_DMASRCINCR_INCREMENT, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eeac79756ef09e3091975b8b6178c3ba22c">DL_DMA_ADDR_STRIDE_2</a> = DMA_DMACTL_DMASRCINCR_STRIDE_2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eeaf8cb5117f7343f6c3dd987924f06eb3c">DL_DMA_ADDR_STRIDE_3</a> = DMA_DMACTL_DMASRCINCR_STRIDE_3, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eeafc4b9d23ba3ded680bb6559a368fdb75">DL_DMA_ADDR_STRIDE_4</a> = DMA_DMACTL_DMASRCINCR_STRIDE_4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea17c0cafe437d06f8ebfe9723b7ef3a93">DL_DMA_ADDR_STRIDE_5</a> = DMA_DMACTL_DMASRCINCR_STRIDE_5, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea8c7fbad9e4d110064986cc212b38fb2f">DL_DMA_ADDR_STRIDE_6</a> = DMA_DMACTL_DMASRCINCR_STRIDE_6, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea1b62cda47f7c5a67453bc54a2a0e18b0">DL_DMA_ADDR_STRIDE_7</a> = DMA_DMACTL_DMASRCINCR_STRIDE_7, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea3c54cea72d4e063cbc2f22d64de50d30">DL_DMA_ADDR_STRIDE_8</a> = DMA_DMACTL_DMASRCINCR_STRIDE_8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae08767430c6d576fddbad7f2bb1157eea85ecdd6284b958637a6913eb6a59a5be">DL_DMA_ADDR_STRIDE_9</a> = DMA_DMACTL_DMASRCINCR_STRIDE_9
<br />
 }</td></tr>
<tr class="separator:gae08767430c6d576fddbad7f2bb1157ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da0bf5384dbbd60633b008428a834c7"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7acbd116f07e83262dbe960ece88b9019e">DL_DMA_EARLY_INTERRUPT_THRESHOLD_DISABLED</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_DISABLE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7aa37bc7368001763bea94dd1e531293b9">DL_DMA_EARLY_INTERRUPT_THRESHOLD_1</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_1, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a91244cd08cc89df45217db73d84298fc">DL_DMA_EARLY_INTERRUPT_THRESHOLD_2</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7afc8cffcdea7a8004270e28c6327977bf">DL_DMA_EARLY_INTERRUPT_THRESHOLD_4</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a50c2df6071a61ad2aa53a43ef6912e32">DL_DMA_EARLY_INTERRUPT_THRESHOLD_8</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7aba419f2a0cd22e62d3ddd576310acb6e">DL_DMA_EARLY_INTERRUPT_THRESHOLD_32</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_32, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a62ae5e30e652f102fded126058682087">DL_DMA_EARLY_INTERRUPT_THRESHOLD_64</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_64, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga1da0bf5384dbbd60633b008428a834c7a21ec3f0d25c2ab9c65f9eff88ab0748c">DL_DMA_EARLY_INTERRUPT_THRESHOLD_HALF</a> = DMA_DMACTL_DMAPREIRQ_PREIRQ_HALF
<br />
 }</td></tr>
<tr class="separator:ga1da0bf5384dbbd60633b008428a834c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3e053c6a9c5586e2bfd6a0015e870d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870dafdcc85b7b7324d3db269401f0b378096">DL_DMA_BURST_SIZE_INFINITY</a> = DMA_DMAPRIO_BURSTSZ_INFINITI, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870da77a7b90bae4d1244dd0c12c9acad99e7">DL_DMA_BURST_SIZE_8</a> = DMA_DMAPRIO_BURSTSZ_BURST_8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870dae65ddb8b19bca3dff9b7e230af7c0e1e">DL_DMA_BURST_SIZE_16</a> = DMA_DMAPRIO_BURSTSZ_BUSRT_16, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga7e3e053c6a9c5586e2bfd6a0015e870da0f143a66cc13feb54fc313f05db00558">DL_DMA_BURST_SIZE_32</a> = DMA_DMAPRIO_BURSTSZ_BURST_32
<br />
 }</td></tr>
<tr class="separator:ga7e3e053c6a9c5586e2bfd6a0015e870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49c5ab6f9867d9c0422f6a454dbaec8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae49c5ab6f9867d9c0422f6a454dbaec8a93a2b3aedb5d711c40733aa73a74907d">DL_DMA_TRIGGER_TYPE_INTERNAL</a> = DMA_DMATCTL_DMATINT_INTERNAL, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggae49c5ab6f9867d9c0422f6a454dbaec8acaea09d744ed9f945fc4c28243dce244">DL_DMA_TRIGGER_TYPE_EXTERNAL</a> = DMA_DMATCTL_DMATINT_EXTERNAL
<br />
 }</td></tr>
<tr class="separator:gae49c5ab6f9867d9c0422f6a454dbaec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab605141334a8b69900305c81ef998fc9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9a3a5b65c86a9598f2901011aa5d534964">DL_DMA_WIDTH_BYTE</a> = DMA_DMACTL_DMASRCWDTH_BYTE, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9aedc17c2fd6c23e189017519faf2a9450">DL_DMA_WIDTH_HALF_WORD</a> = DMA_DMACTL_DMASRCWDTH_HALF, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9adc3ad93a92404f7bdda3ee6452e21836">DL_DMA_WIDTH_WORD</a> = DMA_DMACTL_DMASRCWDTH_WORD, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggab605141334a8b69900305c81ef998fc9a1a708457117247baa843d434a2d37a2e">DL_DMA_WIDTH_LONG</a> = DMA_DMACTL_DMASRCWDTH_LONG
<br />
 }</td></tr>
<tr class="separator:gab605141334a8b69900305c81ef998fc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5dfde9fc934940ba9aac298be440b8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a5c8dbcebf4546d277afe8da3522156bb">DL_DMA_EVENT_IIDX_NO_INTR</a> = DMA_GEN_EVENT_IIDX_STAT_NO_INTR, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ade40aba422aa1f5e0a618ac42dc04c19">DL_DMA_EVENT_IIDX_DMACH0</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH0, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a7db5326d3d04b250f42d399e5ef4f171">DL_DMA_EVENT_IIDX_DMACH1</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH1, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1838df2b5121d03e8530cfd9714412ba">DL_DMA_EVENT_IIDX_DMACH2</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1125831d2e0b0223cd8ba0c8abf0bc10">DL_DMA_EVENT_IIDX_DMACH3</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH3, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8aaa6eb13c114b2a4d670ef12b11a1a55b">DL_DMA_EVENT_IIDX_DMACH4</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3e9c9c41f11edaf62c8f7ee0633310fe">DL_DMA_EVENT_IIDX_DMACH5</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH5, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1c4573895e887445b61afbebc49805ec">DL_DMA_EVENT_IIDX_DMACH6</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH6, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a33d16b3c32ab690e851bc55ed6963ef1">DL_DMA_EVENT_IIDX_DMACH7</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH7, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a7bba410117a1f7c9d66eb73cd1cd84fc">DL_DMA_EVENT_IIDX_DMACH8</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH8, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a350c8187ca2515451aa08f599bfacc47">DL_DMA_EVENT_IIDX_DMACH9</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH9, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a4e3b790cbcec53cdb95d65c4bae24db0">DL_DMA_EVENT_IIDX_DMACH10</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH10, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3335822720e2ce6c9f46ee48b13b801a">DL_DMA_EVENT_IIDX_DMACH11</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH11, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ad4d6f4340d0a33746673f08abfc3d010">DL_DMA_EVENT_IIDX_DMACH12</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH12, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8abcc6d64271b30a4563a087c83fa8a99a">DL_DMA_EVENT_IIDX_DMACH13</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH13, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a5f7e0a6a4937405ca4f4d88e9a44ae2d">DL_DMA_EVENT_IIDX_DMACH14</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH14, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a5740dd2d4978aa4a088e1e45c9a3ce65">DL_DMA_EVENT_IIDX_DMACH15</a> = DMA_GEN_EVENT_IIDX_STAT_DMACH15, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ad44ecfa3278001c127078697c15a1d09">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH0</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH0, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8acc735933d41b9ce29029d0fefed63739">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH1</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH1, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a03bbf4447e73deef4da0df0e8fbcea69">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH2</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH2, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a1126d30c223677900837288277d65e7c">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH3</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH3, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8ad3e2c3cddfbcaa781a7b75c427ec75fb">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH4</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH4, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a4c89a802b27ec5c3385a94329ec7adad">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH5</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH5, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3e410b2358fe3059afb8710ef629eca7">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH6</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH6, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a3d4ea06db3f44778b89e2c0856735f66">DL_DMA_FULL_CH_EVENT_IIDX_EARLY_IRQ_DMACH7</a> = DMA_GEN_EVENT_IIDX_STAT_PREIRQCH7, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a210582d59f844caef1c1f03b0ccff809">DL_DMA_EVENT_IIDX_ADDR_ERROR</a> = DMA_GEN_EVENT_IIDX_STAT_ADDRERR, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#gga9c5dfde9fc934940ba9aac298be440b8a264038dc1206040d4714e6ec626677fc">DL_DMA_EVENT_IIDX_DATA_ERROR</a> = DMA_GEN_EVENT_IIDX_STAT_DATAERR
<br />
 }</td></tr>
<tr class="separator:ga9c5dfde9fc934940ba9aac298be440b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga977dac008eaf9d11e29441be2fe54339"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a> { <a class="el" href="group___d_m_a.html#gga977dac008eaf9d11e29441be2fe54339a1dfd1fe897038e880518e0686c9ce02d">DL_DMA_PUBLISHER_INDEX_0</a> = 0
 }</td></tr>
<tr class="separator:ga977dac008eaf9d11e29441be2fe54339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5cab158d8d96858b0905b602c0a846a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a> { <br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggaa5cab158d8d96858b0905b602c0a846aa0a5cfbb93339ef6ff8a3a6870830383e">DL_DMA_SUBSCRIBER_INDEX_0</a> = 0, 
<br />
&#160;&#160;<a class="el" href="group___d_m_a.html#ggaa5cab158d8d96858b0905b602c0a846aa85348fedd260f64bf890e608d33a3f3e">DL_DMA_SUBSCRIBER_INDEX_1</a> = 1
<br />
 }</td></tr>
<tr class="separator:gaa5cab158d8d96858b0905b602c0a846a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3cfd8d2a08be11fe872cd08196e7eb1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac3cfd8d2a08be11fe872cd08196e7eb1">DL_DMA_AUTOEN</a> { <a class="el" href="group___d_m_a.html#ggac3cfd8d2a08be11fe872cd08196e7eb1a7e8c78fd7a18b4f5f353c2b145147dd2">DL_DMA_AUTOEN_DISABLE</a> = DMA_DMACTL_DMAAUTOEN_DISABLE
 }</td></tr>
<tr class="separator:gac3cfd8d2a08be11fe872cd08196e7eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gae21565c7cf4e46f01fd729c59bba5f4b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae21565c7cf4e46f01fd729c59bba5f4b">DL_DMA_initChannel</a> (DMA_Regs *dma, uint8_t channelNum, const <a class="el" href="struct_d_l___d_m_a___config.html">DL_DMA_Config</a> *config)</td></tr>
<tr class="memdesc:gae21565c7cf4e46f01fd729c59bba5f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize a DMA channel.  <a href="group___d_m_a.html#gae21565c7cf4e46f01fd729c59bba5f4b">More...</a><br /></td></tr>
<tr class="separator:gae21565c7cf4e46f01fd729c59bba5f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e4595240333440fb932a78c70729cd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd">DL_DMA_configTransfer</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> transferMode, <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> extendedMode, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> srcWidth, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> destWidth, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> srcIncrement, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> destIncrement)</td></tr>
<tr class="memdesc:ga28e4595240333440fb932a78c70729cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure a DMA channel for a transfer.  <a href="group___d_m_a.html#ga28e4595240333440fb932a78c70729cd">More...</a><br /></td></tr>
<tr class="separator:ga28e4595240333440fb932a78c70729cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb0c9605b8bf5a6d4848234a877b0eb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaccb0c9605b8bf5a6d4848234a877b0eb">DL_DMA_enableRoundRobinPriority</a> (DMA_Regs *dma)</td></tr>
<tr class="memdesc:gaccb0c9605b8bf5a6d4848234a877b0eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DMA for round-robin priority.  <a href="group___d_m_a.html#gaccb0c9605b8bf5a6d4848234a877b0eb">More...</a><br /></td></tr>
<tr class="separator:gaccb0c9605b8bf5a6d4848234a877b0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9be0a7ff077399526d8abfec135abc33"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9be0a7ff077399526d8abfec135abc33">DL_DMA_disableRoundRobinPriority</a> (DMA_Regs *dma)</td></tr>
<tr class="memdesc:ga9be0a7ff077399526d8abfec135abc33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable round-robin priority for the DMA.  <a href="group___d_m_a.html#ga9be0a7ff077399526d8abfec135abc33">More...</a><br /></td></tr>
<tr class="separator:ga9be0a7ff077399526d8abfec135abc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae06b221099fb44d19e2880ea4973bbe6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae06b221099fb44d19e2880ea4973bbe6">DL_DMA_isRoundRobinPriorityEnabled</a> (const DMA_Regs *dma)</td></tr>
<tr class="memdesc:gae06b221099fb44d19e2880ea4973bbe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if round-robin priority is enabled for the DMA.  <a href="group___d_m_a.html#gae06b221099fb44d19e2880ea4973bbe6">More...</a><br /></td></tr>
<tr class="separator:gae06b221099fb44d19e2880ea4973bbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae134a88ce92bee6cc6ab940462419a5a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae134a88ce92bee6cc6ab940462419a5a">DL_DMA_setBurstSize</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a> burstSize)</td></tr>
<tr class="memdesc:gae134a88ce92bee6cc6ab940462419a5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the burst size for block transfers.  <a href="group___d_m_a.html#gae134a88ce92bee6cc6ab940462419a5a">More...</a><br /></td></tr>
<tr class="separator:gae134a88ce92bee6cc6ab940462419a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae872e0c12a0fc0110e31431858c48cce"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga7e3e053c6a9c5586e2bfd6a0015e870d">DL_DMA_BURST_SIZE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae872e0c12a0fc0110e31431858c48cce">DL_DMA_getBurstSize</a> (const DMA_Regs *dma)</td></tr>
<tr class="memdesc:gae872e0c12a0fc0110e31431858c48cce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the burst size for block transfers.  <a href="group___d_m_a.html#gae872e0c12a0fc0110e31431858c48cce">More...</a><br /></td></tr>
<tr class="separator:gae872e0c12a0fc0110e31431858c48cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f23920a43794e7d5de8f5edf0721c27"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7f23920a43794e7d5de8f5edf0721c27">DL_DMA_enableChannel</a> (DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga7f23920a43794e7d5de8f5edf0721c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a DMA channel for transfers.  <a href="group___d_m_a.html#ga7f23920a43794e7d5de8f5edf0721c27">More...</a><br /></td></tr>
<tr class="separator:ga7f23920a43794e7d5de8f5edf0721c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df220a6523711b5b8e9c4f7a530e169"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5df220a6523711b5b8e9c4f7a530e169">DL_DMA_disableChannel</a> (DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga5df220a6523711b5b8e9c4f7a530e169"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a DMA channel for transfers.  <a href="group___d_m_a.html#ga5df220a6523711b5b8e9c4f7a530e169">More...</a><br /></td></tr>
<tr class="separator:ga5df220a6523711b5b8e9c4f7a530e169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5622405c92d74b546b91ede45dcdbaa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf5622405c92d74b546b91ede45dcdbaa">DL_DMA_isChannelEnabled</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaf5622405c92d74b546b91ede45dcdbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if a DMA channel is enabled for transfers.  <a href="group___d_m_a.html#gaf5622405c92d74b546b91ede45dcdbaa">More...</a><br /></td></tr>
<tr class="separator:gaf5622405c92d74b546b91ede45dcdbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc211d16ecb783ec28778e397ebf001b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gabc211d16ecb783ec28778e397ebf001b">DL_DMA_configMode</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> transferMode, <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> extendedMode)</td></tr>
<tr class="memdesc:gabc211d16ecb783ec28778e397ebf001b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the mode for a DMA channel.  <a href="group___d_m_a.html#gabc211d16ecb783ec28778e397ebf001b">More...</a><br /></td></tr>
<tr class="separator:gabc211d16ecb783ec28778e397ebf001b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2fd26ceccb036b40be6d546216dabe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8f2fd26ceccb036b40be6d546216dabe">DL_DMA_setTransferMode</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a> transferMode)</td></tr>
<tr class="memdesc:ga8f2fd26ceccb036b40be6d546216dabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's transfer mode.  <a href="group___d_m_a.html#ga8f2fd26ceccb036b40be6d546216dabe">More...</a><br /></td></tr>
<tr class="separator:ga8f2fd26ceccb036b40be6d546216dabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec823560c28bcc7c21716a08666e1d2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga7d1157042646cbffc613b6164c7ed5a8">DL_DMA_TRANSFER_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaec823560c28bcc7c21716a08666e1d2b">DL_DMA_getTransferMode</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaec823560c28bcc7c21716a08666e1d2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's transfer mode.  <a href="group___d_m_a.html#gaec823560c28bcc7c21716a08666e1d2b">More...</a><br /></td></tr>
<tr class="separator:gaec823560c28bcc7c21716a08666e1d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08cda526430185fa1e52d0a96c28fd7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga08cda526430185fa1e52d0a96c28fd7d">DL_DMA_setExtendedMode</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a> extendedMode)</td></tr>
<tr class="memdesc:ga08cda526430185fa1e52d0a96c28fd7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's extended mode.  <a href="group___d_m_a.html#ga08cda526430185fa1e52d0a96c28fd7d">More...</a><br /></td></tr>
<tr class="separator:ga08cda526430185fa1e52d0a96c28fd7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e447d0f2033dbf656a13b51b84a9f06"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga492a0576e98efee98bebd313be27fbf2">DL_DMA_EXTENDED_MODE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga8e447d0f2033dbf656a13b51b84a9f06">DL_DMA_getExtendedMode</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga8e447d0f2033dbf656a13b51b84a9f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's extended mode.  <a href="group___d_m_a.html#ga8e447d0f2033dbf656a13b51b84a9f06">More...</a><br /></td></tr>
<tr class="separator:ga8e447d0f2033dbf656a13b51b84a9f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6bfe5ad90a0f2bf52087804508f5dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7d6bfe5ad90a0f2bf52087804508f5dc">DL_DMA_startTransfer</a> (DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga7d6bfe5ad90a0f2bf52087804508f5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start a DMA transfer using software.  <a href="group___d_m_a.html#ga7d6bfe5ad90a0f2bf52087804508f5dc">More...</a><br /></td></tr>
<tr class="separator:ga7d6bfe5ad90a0f2bf52087804508f5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29783b9d75a59fd07fbd3150a5d0e470"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga29783b9d75a59fd07fbd3150a5d0e470">DL_DMA_setTrigger</a> (DMA_Regs *dma, uint8_t channelNum, uint8_t trigger, <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a> triggerType)</td></tr>
<tr class="memdesc:ga29783b9d75a59fd07fbd3150a5d0e470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a channel's trigger for a DMA transfer.  <a href="group___d_m_a.html#ga29783b9d75a59fd07fbd3150a5d0e470">More...</a><br /></td></tr>
<tr class="separator:ga29783b9d75a59fd07fbd3150a5d0e470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf535aaecfb356035eb8f8fe45f497e71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaf535aaecfb356035eb8f8fe45f497e71">DL_DMA_getTrigger</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaf535aaecfb356035eb8f8fe45f497e71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current trigger for a DMA channel.  <a href="group___d_m_a.html#gaf535aaecfb356035eb8f8fe45f497e71">More...</a><br /></td></tr>
<tr class="separator:gaf535aaecfb356035eb8f8fe45f497e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a00df27635cd91562beccb8d7d3795"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae49c5ab6f9867d9c0422f6a454dbaec8">DL_DMA_TRIGGER_TYPE</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga82a00df27635cd91562beccb8d7d3795">DL_DMA_getTriggerType</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga82a00df27635cd91562beccb8d7d3795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the current trigger type for a DMA channel.  <a href="group___d_m_a.html#ga82a00df27635cd91562beccb8d7d3795">More...</a><br /></td></tr>
<tr class="separator:ga82a00df27635cd91562beccb8d7d3795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea77c300f52b64ee42a278709ab14b7d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaea77c300f52b64ee42a278709ab14b7d">DL_DMA_setSrcAddr</a> (DMA_Regs *dma, uint8_t channelNum, uint32_t srcAddr)</td></tr>
<tr class="memdesc:gaea77c300f52b64ee42a278709ab14b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's source address.  <a href="group___d_m_a.html#gaea77c300f52b64ee42a278709ab14b7d">More...</a><br /></td></tr>
<tr class="separator:gaea77c300f52b64ee42a278709ab14b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a58b29d57ff0044bd8d97a0946b8754"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9a58b29d57ff0044bd8d97a0946b8754">DL_DMA_getSrcAddr</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga9a58b29d57ff0044bd8d97a0946b8754"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's source address.  <a href="group___d_m_a.html#ga9a58b29d57ff0044bd8d97a0946b8754">More...</a><br /></td></tr>
<tr class="separator:ga9a58b29d57ff0044bd8d97a0946b8754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8be896ace7a9196d11e351e2d2e7f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7d8be896ace7a9196d11e351e2d2e7f7">DL_DMA_setDestAddr</a> (DMA_Regs *dma, uint8_t channelNum, uint32_t destAddr)</td></tr>
<tr class="memdesc:ga7d8be896ace7a9196d11e351e2d2e7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a DMA channel's destination address.  <a href="group___d_m_a.html#ga7d8be896ace7a9196d11e351e2d2e7f7">More...</a><br /></td></tr>
<tr class="separator:ga7d8be896ace7a9196d11e351e2d2e7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d12c93511bf7a8f3592ed5f7f03ec2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga6d12c93511bf7a8f3592ed5f7f03ec2a">DL_DMA_getDestAddr</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga6d12c93511bf7a8f3592ed5f7f03ec2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a DMA channel's destination address.  <a href="group___d_m_a.html#ga6d12c93511bf7a8f3592ed5f7f03ec2a">More...</a><br /></td></tr>
<tr class="separator:ga6d12c93511bf7a8f3592ed5f7f03ec2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7144999354b63a075f1b28b3b858cdae"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga7144999354b63a075f1b28b3b858cdae">DL_DMA_setTransferSize</a> (DMA_Regs *dma, uint8_t channelNum, uint16_t size)</td></tr>
<tr class="memdesc:ga7144999354b63a075f1b28b3b858cdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the size of a block for a DMA transfer.  <a href="group___d_m_a.html#ga7144999354b63a075f1b28b3b858cdae">More...</a><br /></td></tr>
<tr class="separator:ga7144999354b63a075f1b28b3b858cdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f61aeebb0ec57bcf48ffabb362800a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa2f61aeebb0ec57bcf48ffabb362800a">DL_DMA_getTransferSize</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaa2f61aeebb0ec57bcf48ffabb362800a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a channel's size of block of data for a DMA transfer.  <a href="group___d_m_a.html#gaa2f61aeebb0ec57bcf48ffabb362800a">More...</a><br /></td></tr>
<tr class="separator:gaa2f61aeebb0ec57bcf48ffabb362800a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac542c77c87ea935518bafc7a55b1daa0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gac542c77c87ea935518bafc7a55b1daa0">DL_DMA_setSrcIncrement</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> srcIncrement)</td></tr>
<tr class="memdesc:gac542c77c87ea935518bafc7a55b1daa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a channel's source address increment amount.  <a href="group___d_m_a.html#gac542c77c87ea935518bafc7a55b1daa0">More...</a><br /></td></tr>
<tr class="separator:gac542c77c87ea935518bafc7a55b1daa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac63b23721c17ef477def956c596ee6f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaac63b23721c17ef477def956c596ee6f">DL_DMA_getSrcIncrement</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaac63b23721c17ef477def956c596ee6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a channel's source address increment amount.  <a href="group___d_m_a.html#gaac63b23721c17ef477def956c596ee6f">More...</a><br /></td></tr>
<tr class="separator:gaac63b23721c17ef477def956c596ee6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352d875acdefec8b4329468bceeb865a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga352d875acdefec8b4329468bceeb865a">DL_DMA_setDestIncrement</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a> destIncrement)</td></tr>
<tr class="memdesc:ga352d875acdefec8b4329468bceeb865a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set a channel's destination address increment amount.  <a href="group___d_m_a.html#ga352d875acdefec8b4329468bceeb865a">More...</a><br /></td></tr>
<tr class="separator:ga352d875acdefec8b4329468bceeb865a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ba20e26de73f107f574b5f6f809d6c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gae08767430c6d576fddbad7f2bb1157ee">DL_DMA_INCREMENT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa7ba20e26de73f107f574b5f6f809d6c">DL_DMA_getDestIncrement</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:gaa7ba20e26de73f107f574b5f6f809d6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a channel's destination address increment amount.  <a href="group___d_m_a.html#gaa7ba20e26de73f107f574b5f6f809d6c">More...</a><br /></td></tr>
<tr class="separator:gaa7ba20e26de73f107f574b5f6f809d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga878d2c792c14426a3bc0a112a5584337"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga878d2c792c14426a3bc0a112a5584337">DL_DMA_setSrcWidth</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> srcWidth)</td></tr>
<tr class="memdesc:ga878d2c792c14426a3bc0a112a5584337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the width of the DMA source address for a channel.  <a href="group___d_m_a.html#ga878d2c792c14426a3bc0a112a5584337">More...</a><br /></td></tr>
<tr class="separator:ga878d2c792c14426a3bc0a112a5584337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9b30cf4d9ba481c4f09f03d9a7f646"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5e9b30cf4d9ba481c4f09f03d9a7f646">DL_DMA_getSrcWidth</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga5e9b30cf4d9ba481c4f09f03d9a7f646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the width of the DMA source address for a channel.  <a href="group___d_m_a.html#ga5e9b30cf4d9ba481c4f09f03d9a7f646">More...</a><br /></td></tr>
<tr class="separator:ga5e9b30cf4d9ba481c4f09f03d9a7f646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde9d2eac104122645fc4316ddb8e425"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gacde9d2eac104122645fc4316ddb8e425">DL_DMA_setDestWidth</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a> destWidth)</td></tr>
<tr class="memdesc:gacde9d2eac104122645fc4316ddb8e425"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the width of the DMA destination address for a channel.  <a href="group___d_m_a.html#gacde9d2eac104122645fc4316ddb8e425">More...</a><br /></td></tr>
<tr class="separator:gacde9d2eac104122645fc4316ddb8e425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c857da0e62d94ba6a474b7265151b2b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#gab605141334a8b69900305c81ef998fc9">DL_DMA_WIDTH</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga9c857da0e62d94ba6a474b7265151b2b">DL_DMA_getDestWidth</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga9c857da0e62d94ba6a474b7265151b2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the width of the DMA destination address for a channel.  <a href="group___d_m_a.html#ga9c857da0e62d94ba6a474b7265151b2b">More...</a><br /></td></tr>
<tr class="separator:ga9c857da0e62d94ba6a474b7265151b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc68c40f08f75d0bb0aa2cc028a52e69"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gacc68c40f08f75d0bb0aa2cc028a52e69">DL_DMA_Full_Ch_setEarlyInterruptThreshold</a> (DMA_Regs *dma, uint8_t channelNum, <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a> threshold)</td></tr>
<tr class="memdesc:gacc68c40f08f75d0bb0aa2cc028a52e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the early interrupt event.  <a href="group___d_m_a.html#gacc68c40f08f75d0bb0aa2cc028a52e69">More...</a><br /></td></tr>
<tr class="separator:gacc68c40f08f75d0bb0aa2cc028a52e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d879280a91f179ff1f5ecce6824c615"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga1da0bf5384dbbd60633b008428a834c7">DL_DMA_EARLY_INTERRUPT_THRESHOLD</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga2d879280a91f179ff1f5ecce6824c615">DL_DMA_Full_Ch_getEarlyInterruptThreshold</a> (const DMA_Regs *dma, uint8_t channelNum)</td></tr>
<tr class="memdesc:ga2d879280a91f179ff1f5ecce6824c615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the early interrupt event threshold.  <a href="group___d_m_a.html#ga2d879280a91f179ff1f5ecce6824c615">More...</a><br /></td></tr>
<tr class="separator:ga2d879280a91f179ff1f5ecce6824c615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d19ffe6b6f29f936f0f3e7498b66102"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1d19ffe6b6f29f936f0f3e7498b66102">DL_DMA_enableInterrupt</a> (DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga1d19ffe6b6f29f936f0f3e7498b66102"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA interrupts.  <a href="group___d_m_a.html#ga1d19ffe6b6f29f936f0f3e7498b66102">More...</a><br /></td></tr>
<tr class="separator:ga1d19ffe6b6f29f936f0f3e7498b66102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c9c1075a26f2084257cbb131a86f7f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga81c9c1075a26f2084257cbb131a86f7f">DL_DMA_disableInterrupt</a> (DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga81c9c1075a26f2084257cbb131a86f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA interrupts.  <a href="group___d_m_a.html#ga81c9c1075a26f2084257cbb131a86f7f">More...</a><br /></td></tr>
<tr class="separator:ga81c9c1075a26f2084257cbb131a86f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe61e7fba29853ba4750c26b814efa5e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gafe61e7fba29853ba4750c26b814efa5e">DL_DMA_getEnabledInterrupts</a> (const DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gafe61e7fba29853ba4750c26b814efa5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which DMA interrupts are enabled.  <a href="group___d_m_a.html#gafe61e7fba29853ba4750c26b814efa5e">More...</a><br /></td></tr>
<tr class="separator:gafe61e7fba29853ba4750c26b814efa5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36db7e11544ee9301bda334ebeae53be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga36db7e11544ee9301bda334ebeae53be">DL_DMA_getEnabledInterruptStatus</a> (const DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:ga36db7e11544ee9301bda334ebeae53be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of enabled DMA interrupts.  <a href="group___d_m_a.html#ga36db7e11544ee9301bda334ebeae53be">More...</a><br /></td></tr>
<tr class="separator:ga36db7e11544ee9301bda334ebeae53be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3826183d72a9a72bb73b191a5f38d15"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa3826183d72a9a72bb73b191a5f38d15">DL_DMA_getRawInterruptStatus</a> (const DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaa3826183d72a9a72bb73b191a5f38d15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check interrupt flag of any DMA interrupt.  <a href="group___d_m_a.html#gaa3826183d72a9a72bb73b191a5f38d15">More...</a><br /></td></tr>
<tr class="separator:gaa3826183d72a9a72bb73b191a5f38d15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67245fc9852a0485d0458354ece6a686"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE <a class="el" href="group___d_m_a.html#ga9c5dfde9fc934940ba9aac298be440b8">DL_DMA_EVENT_IIDX</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga67245fc9852a0485d0458354ece6a686">DL_DMA_getPendingInterrupt</a> (const DMA_Regs *dma)</td></tr>
<tr class="memdesc:ga67245fc9852a0485d0458354ece6a686"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get highest priority pending DMA interrupt.  <a href="group___d_m_a.html#ga67245fc9852a0485d0458354ece6a686">More...</a><br /></td></tr>
<tr class="separator:ga67245fc9852a0485d0458354ece6a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba40ff3839e6875dd516e44320d81b48"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaba40ff3839e6875dd516e44320d81b48">DL_DMA_clearInterruptStatus</a> (DMA_Regs *dma, uint32_t interruptMask)</td></tr>
<tr class="memdesc:gaba40ff3839e6875dd516e44320d81b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending DMA interrupts.  <a href="group___d_m_a.html#gaba40ff3839e6875dd516e44320d81b48">More...</a><br /></td></tr>
<tr class="separator:gaba40ff3839e6875dd516e44320d81b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa446d2272505e089f35ecc02e3c9d105"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa446d2272505e089f35ecc02e3c9d105">DL_DMA_setPublisherChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a> index, uint8_t chanID)</td></tr>
<tr class="memdesc:gaa446d2272505e089f35ecc02e3c9d105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event publisher channel id.  <a href="group___d_m_a.html#gaa446d2272505e089f35ecc02e3c9d105">More...</a><br /></td></tr>
<tr class="separator:gaa446d2272505e089f35ecc02e3c9d105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c3f8684aaa872da592dd094f52dc76"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaa1c3f8684aaa872da592dd094f52dc76">DL_DMA_getPublisherChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#ga977dac008eaf9d11e29441be2fe54339">DL_DMA_PUBLISHER_INDEX</a> index)</td></tr>
<tr class="memdesc:gaa1c3f8684aaa872da592dd094f52dc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event publisher channel id.  <a href="group___d_m_a.html#gaa1c3f8684aaa872da592dd094f52dc76">More...</a><br /></td></tr>
<tr class="separator:gaa1c3f8684aaa872da592dd094f52dc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga615709a678c64c1fe7b846b8c34a1be2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga615709a678c64c1fe7b846b8c34a1be2">DL_DMA_setSubscriberChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a> index, uint8_t chanID)</td></tr>
<tr class="memdesc:ga615709a678c64c1fe7b846b8c34a1be2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the event subscriber channel id.  <a href="group___d_m_a.html#ga615709a678c64c1fe7b846b8c34a1be2">More...</a><br /></td></tr>
<tr class="separator:ga615709a678c64c1fe7b846b8c34a1be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3620aa4d2313a830424e0b68cf23e8b1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga3620aa4d2313a830424e0b68cf23e8b1">DL_DMA_getSubscriberChanID</a> (DMA_Regs *dma, <a class="el" href="group___d_m_a.html#gaa5cab158d8d96858b0905b602c0a846a">DL_DMA_SUBSCRIBER_INDEX</a> index)</td></tr>
<tr class="memdesc:ga3620aa4d2313a830424e0b68cf23e8b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the event subscriber channel id.  <a href="group___d_m_a.html#ga3620aa4d2313a830424e0b68cf23e8b1">More...</a><br /></td></tr>
<tr class="separator:ga3620aa4d2313a830424e0b68cf23e8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdf9497abdf21d3a41ef99a83df9858"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gaccdf9497abdf21d3a41ef99a83df9858">DL_DMA_enableEvent</a> (DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gaccdf9497abdf21d3a41ef99a83df9858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA event.  <a href="group___d_m_a.html#gaccdf9497abdf21d3a41ef99a83df9858">More...</a><br /></td></tr>
<tr class="separator:gaccdf9497abdf21d3a41ef99a83df9858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7de6452ad39c191de7c258be905364"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga5d7de6452ad39c191de7c258be905364">DL_DMA_disableEvent</a> (DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga5d7de6452ad39c191de7c258be905364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA event.  <a href="group___d_m_a.html#ga5d7de6452ad39c191de7c258be905364">More...</a><br /></td></tr>
<tr class="separator:ga5d7de6452ad39c191de7c258be905364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2dff170c1cbf053e4c40f80e13a6453"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gae2dff170c1cbf053e4c40f80e13a6453">DL_DMA_getEnabledEvents</a> (const DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gae2dff170c1cbf053e4c40f80e13a6453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check which dma events triggers are enabled.  <a href="group___d_m_a.html#gae2dff170c1cbf053e4c40f80e13a6453">More...</a><br /></td></tr>
<tr class="separator:gae2dff170c1cbf053e4c40f80e13a6453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1570a3851d8020cb3f395bcc28618bff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#ga1570a3851d8020cb3f395bcc28618bff">DL_DMA_getEnabledEventStatus</a> (const DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:ga1570a3851d8020cb3f395bcc28618bff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of enabled dma event.  <a href="group___d_m_a.html#ga1570a3851d8020cb3f395bcc28618bff">More...</a><br /></td></tr>
<tr class="separator:ga1570a3851d8020cb3f395bcc28618bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad499b03ad73e1ff795583f803c719a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gabad499b03ad73e1ff795583f803c719a">DL_DMA_getRawEventsStatus</a> (const DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gabad499b03ad73e1ff795583f803c719a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check event flag of any dma event.  <a href="group___d_m_a.html#gabad499b03ad73e1ff795583f803c719a">More...</a><br /></td></tr>
<tr class="separator:gabad499b03ad73e1ff795583f803c719a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece913351c1ce0970329bbe7f819432"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a.html#gafece913351c1ce0970329bbe7f819432">DL_DMA_clearEventsStatus</a> (DMA_Regs *dma, uint32_t eventMask)</td></tr>
<tr class="memdesc:gafece913351c1ce0970329bbe7f819432"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear pending dma events.  <a href="group___d_m_a.html#gafece913351c1ce0970329bbe7f819432">More...</a><br /></td></tr>
<tr class="separator:gafece913351c1ce0970329bbe7f819432"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">© Copyright 1995-2025</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
