verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/ec67/hdl" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/f42d/hdl" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/80cc/hdl/verilog" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/22b9/hdl/verilog" \
"../../../bd/intellight/ip/intellight_xlconstant_0_1/sim/intellight_xlconstant_0_1.v" \
"../../../bd/intellight/ip/intellight_xlconstant_0_0/sim/intellight_xlconstant_0_0.v" \
"../../../bd/intellight/ip/intellight_blk_mem_gen_0_0/sim/intellight_blk_mem_gen_0_0.v" \
"../../../bd/intellight/ip/intellight_RAM0_0/sim/intellight_RAM0_0.v" \
"../../../bd/intellight/ip/intellight_RAM1_0/sim/intellight_RAM1_0.v" \
"../../../bd/intellight/ip/intellight_RAM2_0/sim/intellight_RAM2_0.v" \
"../../../bd/intellight/ip/intellight_const_1_0/sim/intellight_const_1_0.v" \
"../../../bd/intellight/ip/intellight_RAM0_1/sim/intellight_RAM0_1.v" \
"../../../bd/intellight/ip/intellight_RAM1_1/sim/intellight_RAM1_1.v" \
"../../../bd/intellight/ip/intellight_RAM2_1/sim/intellight_RAM2_1.v" \
"../../../bd/intellight/ip/intellight_RAM3_0/sim/intellight_RAM3_0.v" \
"../../../bd/intellight/ip/intellight_processing_system7_0_0/sim/intellight_processing_system7_0_0.v" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/sim/bd_0108.v" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_0/sim/bd_0108_one_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/ec67/hdl" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/f42d/hdl" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/80cc/hdl/verilog" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/22b9/hdl/verilog" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_2/sim/bd_0108_arsw_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_3/sim/bd_0108_rsw_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_4/sim/bd_0108_awsw_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_5/sim/bd_0108_wsw_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_6/sim/bd_0108_bsw_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_7/sim/bd_0108_s00mmu_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_8/sim/bd_0108_s00tr_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_9/sim/bd_0108_s00sic_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_10/sim/bd_0108_s00a2s_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_11/sim/bd_0108_sarn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_12/sim/bd_0108_srn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_13/sim/bd_0108_sawn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_14/sim/bd_0108_swn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_15/sim/bd_0108_sbn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_16/sim/bd_0108_m00s2a_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_17/sim/bd_0108_m00arn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_18/sim/bd_0108_m00rn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_19/sim/bd_0108_m00awn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_20/sim/bd_0108_m00wn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_21/sim/bd_0108_m00bn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_22/sim/bd_0108_m00e_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_23/sim/bd_0108_m01s2a_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_24/sim/bd_0108_m01arn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_25/sim/bd_0108_m01rn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_26/sim/bd_0108_m01awn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_27/sim/bd_0108_m01wn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_28/sim/bd_0108_m01bn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_29/sim/bd_0108_m01e_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_30/sim/bd_0108_m02s2a_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_31/sim/bd_0108_m02arn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_32/sim/bd_0108_m02rn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_33/sim/bd_0108_m02awn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_34/sim/bd_0108_m02wn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_35/sim/bd_0108_m02bn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_36/sim/bd_0108_m02e_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_37/sim/bd_0108_m03s2a_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_38/sim/bd_0108_m03arn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_39/sim/bd_0108_m03rn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_40/sim/bd_0108_m03awn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_41/sim/bd_0108_m03wn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_42/sim/bd_0108_m03bn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_43/sim/bd_0108_m03e_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_44/sim/bd_0108_m04s2a_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_45/sim/bd_0108_m04arn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_46/sim/bd_0108_m04rn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_47/sim/bd_0108_m04awn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_48/sim/bd_0108_m04wn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_49/sim/bd_0108_m04bn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_50/sim/bd_0108_m04e_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_51/sim/bd_0108_m05s2a_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_52/sim/bd_0108_m05arn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_53/sim/bd_0108_m05rn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_54/sim/bd_0108_m05awn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_55/sim/bd_0108_m05wn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_56/sim/bd_0108_m05bn_0.sv" \
"../../../bd/intellight/ip/intellight_axi_smc_0/bd_0/ip/ip_57/sim/bd_0108_m05e_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/ec67/hdl" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/f42d/hdl" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/80cc/hdl/verilog" --include "../../../../optimized_intellight.gen/sources_1/bd/intellight/ipshared/22b9/hdl/verilog" \
"../../../bd/intellight/ip/intellight_axi_smc_0/sim/intellight_axi_smc_0.v" \
"../../../bd/intellight/ip/intellight_QA_0_0/sim/intellight_QA_0_0.v" \
"../../../bd/intellight/ip/intellight_RD_0_0/sim/intellight_RD_0_0.v" \
"../../../bd/intellight/ip/intellight_MII_0_0/sim/intellight_MII_0_0.v" \
"../../../bd/intellight/ipshared/92a8/hdl/intellight_v1_0_S00_AXI.v" \
"../../../bd/intellight/ipshared/92a8/hdl/intellight_v1_0.v" \
"../../../bd/intellight/ip/intellight_intellight_0_0/sim/intellight_intellight_0_0.v" \
"../../../bd/intellight/ip/intellight_SD_0_0/sim/intellight_SD_0_0.v" \
"../../../bd/intellight/ip/intellight_PG_0_0/sim/intellight_PG_0_0.v" \
"../../../bd/intellight/ip/intellight_CU_0_0/sim/intellight_CU_0_0.v" \
"../../../bd/intellight/sim/intellight.v" \

verilog xil_defaultlib "glbl.v"

nosort
