Running in Lattice mode

Starting:    C:\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\lscc\diamond\3.10_x64\synpbase
Hostname:    HADES
Date:        Thu Dec 27 09:46:56 2018
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -tcl D:/Workspace/Lattice/MachXO2/Examples/VHDL/LED_Blinky/LED_Blinky/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
TCL script complete: "D:/Workspace/Lattice/MachXO2/Examples/VHDL/LED_Blinky/LED_Blinky/launch_synplify.tcl"
log file: "D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky.srr"
Running: LED_Blinky in foreground

Running LED_Blinky_syn|LED_Blinky

Running: compile (Compile) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:37 2018

Running: compile_flow (Compile Process) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:37 2018

Running: compiler (Compile Input) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:37 2018
Copied D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\synwork\LED_Blinky_comp.srs to D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky.srs

compiler completed
# Thu Dec 27 09:47:40 2018

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:40 2018

multi_srs_gen completed
# Thu Dec 27 09:47:40 2018

Return Code: 0
Run Time:00h:00m:00s
Copied D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\synwork\LED_Blinky_mult.srs to D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky.srs
Complete: Compile Process on LED_Blinky_syn|LED_Blinky

Running: premap (Pre-mapping) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:40 2018

premap completed with warnings
# Thu Dec 27 09:47:42 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Compile on LED_Blinky_syn|LED_Blinky

Running: map (Map) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:42 2018

Running: fpga_mapper (Map & Optimize) on LED_Blinky_syn|LED_Blinky
# Thu Dec 27 09:47:42 2018
Copied D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\synwork\LED_Blinky_m.srm to D:\Workspace\Lattice\MachXO2\Examples\VHDL\LED_Blinky\LED_Blinky\LED_Blinky.srm

fpga_mapper completed with warnings
# Thu Dec 27 09:47:44 2018

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on LED_Blinky_syn|LED_Blinky
Complete: Logic Synthesis on LED_Blinky_syn|LED_Blinky
0exit status=0
