$date
	Fri Apr 07 16:40:41 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_RegisterFile $end
$scope module register $end
$var wire 1 ! clk $end
$var wire 3 " ra1 [2:0] $end
$var wire 3 # ra2 [2:0] $end
$var wire 8 $ rd1 [7:0] $end
$var wire 8 % rd2 [7:0] $end
$var wire 1 & rst $end
$var wire 3 ' wa3 [2:0] $end
$var wire 8 ( wd3 [7:0] $end
$var wire 1 ) we3 $end
$var parameter 32 * N $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 *
$end
#0
$dumpvars
1)
b0 (
b1 '
1&
b0 %
b0 $
b0 #
b0 "
0!
$end
#1
b100 '
b10101011 (
#2
1!
#3
b10101011 %
b100 #
bx $
b1 "
b1011100 (
#4
0!
#6
b1011100 %
1!
#8
0!
#10
1!
#12
0!
