/*
 * libbinrec: a recompiling translator for machine code
 * Copyright (c) 2016 Andrew Church <achurch@achurch.org>
 *
 * This software may be copied and redistributed under certain conditions;
 * see the file "COPYING" in the source code distribution for details.
 * NO WARRANTY is provided with this software.
 */

#include "tests/guest-ppc/insn/common.h"

static const uint8_t input[] = {
    0x10,0x23,0x21,0x0E,  // psq_stx f1,r3,r4,0,2
};

static const unsigned int guest_opt = 0;
static const unsigned int common_opt = 0;

static const bool expected_success = true;

static const char expected[] =
    "[info] Scanning terminated at requested limit 0x3\n"
    "    0: LOAD_ARG   r1, 0\n"
    "    1: LOAD_ARG   r2, 1\n"
    "    2: GET_ALIAS  r3, a4\n"
    "    3: GET_ALIAS  r4, a2\n"
    "    4: GET_ALIAS  r5, a3\n"
    "    5: ADD        r6, r4, r5\n"
    "    6: ZCAST      r7, r6\n"
    "    7: ADD        r8, r2, r7\n"
    "    8: LOAD       r9, 904(r1)\n"
    "    9: BFEXT      r10, r9, 0, 3\n"
    "   10: ANDI       r11, r10, 4\n"
    "   11: GOTO_IF_NZ r11, L2\n"
    "   12: VFCAST     r12, r3\n"
    "   13: VEXTRACT   r13, r12, 0\n"
    "   14: BITCAST    r14, r13\n"
    "   15: BFEXT      r15, r14, 23, 8\n"
    "   16: ANDI       r16, r14, -2147483648\n"
    "   17: BITCAST    r17, r16\n"
    "   18: SELECT     r18, r13, r17, r15\n"
    "   19: STORE_BR   0(r8), r18\n"
    "   20: VEXTRACT   r19, r12, 1\n"
    "   21: BITCAST    r20, r19\n"
    "   22: BFEXT      r21, r20, 23, 8\n"
    "   23: ANDI       r22, r20, -2147483648\n"
    "   24: BITCAST    r23, r22\n"
    "   25: SELECT     r24, r19, r23, r21\n"
    "   26: STORE_BR   4(r8), r24\n"
    "   27: GOTO       L1\n"
    "   28: LABEL      L2\n"
    "   29: SLLI       r25, r9, 18\n"
    "   30: SRAI       r26, r25, 26\n"
    "   31: SLLI       r27, r26, 23\n"
    "   32: ADDI       r28, r27, 1065353216\n"
    "   33: BITCAST    r29, r28\n"
    "   34: ANDI       r30, r10, 2\n"
    "   35: SLLI       r31, r30, 14\n"
    "   36: ANDI       r32, r10, 1\n"
    "   37: XORI       r33, r32, 1\n"
    "   38: SLLI       r34, r33, 3\n"
    "   39: LOAD_IMM   r35, 0\n"
    "   40: LOAD_IMM   r36, 65535\n"
    "   41: SUB        r37, r35, r31\n"
    "   42: SUB        r38, r36, r31\n"
    "   43: SRA        r39, r37, r34\n"
    "   44: SRA        r40, r38, r34\n"
    "   45: FGETSTATE  r41\n"
    "   46: VFCVT      r42, r3\n"
    "   47: VEXTRACT   r43, r42, 0\n"
    "   48: FMUL       r44, r43, r29\n"
    "   49: BITCAST    r45, r44\n"
    "   50: FROUNDI    r46, r44\n"
    "   51: SLLI       r47, r45, 1\n"
    "   52: SRLI       r48, r45, 31\n"
    "   53: SELECT     r49, r39, r40, r48\n"
    "   54: SGTUI      r50, r47, -1895825409\n"
    "   55: SELECT     r51, r49, r46, r50\n"
    "   56: SGTS       r52, r51, r40\n"
    "   57: SELECT     r53, r40, r51, r52\n"
    "   58: SLTS       r54, r51, r39\n"
    "   59: SELECT     r55, r39, r53, r54\n"
    "   60: VEXTRACT   r56, r42, 1\n"
    "   61: FMUL       r57, r56, r29\n"
    "   62: BITCAST    r58, r57\n"
    "   63: FROUNDI    r59, r57\n"
    "   64: SLLI       r60, r58, 1\n"
    "   65: SRLI       r61, r58, 31\n"
    "   66: SELECT     r62, r39, r40, r61\n"
    "   67: SGTUI      r63, r60, -1895825409\n"
    "   68: SELECT     r64, r62, r59, r63\n"
    "   69: SGTS       r65, r64, r40\n"
    "   70: SELECT     r66, r40, r64, r65\n"
    "   71: SLTS       r67, r64, r39\n"
    "   72: SELECT     r68, r39, r66, r67\n"
    "   73: FSETSTATE  r41\n"
    "   74: ANDI       r69, r10, 1\n"
    "   75: GOTO_IF_NZ r69, L3\n"
    "   76: STORE_I8   0(r8), r55\n"
    "   77: STORE_I8   1(r8), r68\n"
    "   78: GOTO       L1\n"
    "   79: LABEL      L3\n"
    "   80: STORE_I16_BR 0(r8), r55\n"
    "   81: STORE_I16_BR 2(r8), r68\n"
    "   82: LABEL      L1\n"
    "   83: LOAD_IMM   r70, 4\n"
    "   84: SET_ALIAS  a1, r70\n"
    "   85: RETURN\n"
    "\n"
    "Alias 1: int32 @ 956(r1)\n"
    "Alias 2: int32 @ 268(r1)\n"
    "Alias 3: int32 @ 272(r1)\n"
    "Alias 4: float64[2] @ 400(r1)\n"
    "\n"
    "Block 0: <none> --> [0,11] --> 1,2\n"
    "Block 1: 0 --> [12,27] --> 5\n"
    "Block 2: 0 --> [28,75] --> 3,4\n"
    "Block 3: 2 --> [76,78] --> 5\n"
    "Block 4: 2 --> [79,81] --> 5\n"
    "Block 5: 4,1,3 --> [82,85] --> <none>\n"
    ;

#include "tests/rtl-disasm-test.i"
