Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 563258c82d5a41f397ab26e956092e69 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot top_fifo_16_byte_disttributed_RAM_TB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.top_fifo_16_byte_disttributed_RAM_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "top_fifo_16_byte_disttributed_RAM_TB_time_impl.sdf", for root module "top_fifo_16_byte_disttributed_RAM_TB/UUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "top_fifo_16_byte_disttributed_RAM_TB_time_impl.sdf", for root module "top_fifo_16_byte_disttributed_RAM_TB/UUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.Inst_N_bits_ascending_counter_pt...
Compiling module xil_defaultlib.Inst_N_bits_ascending_counter_pt...
Compiling module simprims_ver.FDPE_default
Compiling module xil_defaultlib.empty_fifo_flip_flop
Compiling module simprims_ver.FDCE_default
Compiling module xil_defaultlib.full_fifo_flip_flop
Compiling module xil_defaultlib.Inst_ctrl_fifo
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.dual_port_distributed_ram_async_...
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.top_fifo_16_byte_disttributed_RA...
Compiling architecture behavior of entity xil_defaultlib.top_fifo_16_byte_disttributed_ra...
Built simulation snapshot top_fifo_16_byte_disttributed_RAM_TB_time_impl
