0.7
2020.1
May 27 2020
20:09:33
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU64bit.v,1713245116,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU_Control.v,,ALU64bit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/ALU_Control.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Adder.v,,ALU_Control,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Adder.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Branch_unit.v,,Adder,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Branch_unit.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Control_Unit.v,,Branch_unit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Control_Unit.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Data_Memory.v,,Control_Unit,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Data_Memory.v,1713283756,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Imm_Gen.v,,Data_Memory,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Imm_Gen.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v,,Imm_Gen,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Memory.v,1713418724,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v,,Instruction_Memory,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Instruction_Parser.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_2x1.v,,Instruction_Parser,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Mux_2x1.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Program_Counter.v,,Mux_2x1,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/Program_Counter.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v,,Program_Counter,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RISCV_Processor.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RegisterFile.v,,RISCV_Processor,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/RegisterFile.v,1713088399,verilog,,C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v,,RegisterFile,,,,,,,,
C:/Users/Dell/Documents/uni_docs/cs/computer architecture/final_project/final_project/final_project.srcs/sources_1/new/testbench_RISCV.v,1713088399,verilog,,,,testbench_RISCV,,,,,,,,
