{"vcs1":{"timestamp_begin":1705823153.711431405, "rt":9.00, "ut":0.35, "st":0.05}}
{"vcselab":{"timestamp_begin":1705823162.747659177, "rt":1.44, "ut":0.13, "st":0.01}}
{"link":{"timestamp_begin":1705823164.208590379, "rt":0.13, "ut":0.10, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1705823153.508275623}
{"VCS_COMP_START_TIME": 1705823153.508275623}
{"VCS_COMP_END_TIME": 1705823165.798820616}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv LASER_syn.v +define+USECOLOR+SDF +access+r +vcs+fsdbon +fsdb+mda +fsdbfile+LASER.fsdb -v /cad/CBDK/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 287508}}
{"vcselab": {"peak_mem": 157092}}
