<ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247236109/Ncore+3.4_Features+List" data-linked-resource-id="247236109" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.4_Features List</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365815/Ncore+3.4_Documentation" data-linked-resource-id="247365815" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_Documentation</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365829/Ncore+3.4_Architecture+Documentation" data-linked-resource-id="247365829" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_Architecture Documentation</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365847/Ncore+3.4_Library+Documentation" data-linked-resource-id="247365847" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_Library Documentation</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247562328/Ncore+3.4_Micro-Architecture+Specifications" data-linked-resource-id="247562328" data-linked-resource-version="28" data-linked-resource-type="page">Ncore 3.4_Micro-Architecture Specifications</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16165186/Ncore+3.4_CHI-AIU+Micro-Architecture+Specification" data-linked-resource-id="16165186" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CHI-AIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163335/Ncore+3.4_DCE+Micro-Architecture+Specification" data-linked-resource-id="16163335" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_DCE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/43254072/Ncore+3.4_DVE+Micro-Architecture+Specification" data-linked-resource-id="43254072" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_DVE Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16164545/Ncore+3.4_IOAIU+Micro-Architecture+Specification" data-linked-resource-id="16164545" data-linked-resource-version="8" data-linked-resource-type="page">Ncore 3.4_IOAIU Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/218497025/Ncore+3.4_DII+Micro-Architecture+Specification" data-linked-resource-id="218497025" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.4_DII Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/53182465/Ncore+3.4_DMI+Micro-Architecture+Specification" data-linked-resource-id="53182465" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.4_DMI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170605/Ncore+3.4_Performance+Monitor+Micro-Architecture+Specification" data-linked-resource-id="16170605" data-linked-resource-version="8" data-linked-resource-type="page">Ncore 3.4_Performance Monitor Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/24510772/Ncore+3.4_Trace+and+Debug+Micro-Architecture+Specification" data-linked-resource-id="24510772" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_Trace and Debug Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/38764600/Ncore+3.4_Split+skid+buffer+and+Software+credit+management+Micro-Architecture+Specification" data-linked-resource-id="38764600" data-linked-resource-version="4" data-linked-resource-type="page">Ncore 3.4_Split skid buffer and Software credit management Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163340/Ncore+3.4_QOS+Micro-Architecture+Specification" data-linked-resource-id="16163340" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.4_QOS Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247365641/Ncore+3.4_CSTI+Micro-Architecture+Specification" data-linked-resource-id="247365641" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4_CSTI Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247562261/Ncore+3.4_GRB+Micro-Architecture+Specification" data-linked-resource-id="247562261" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.4_GRB Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/221872164/Ncore+3.4_LEGATO+Micro-Architecture+Specification" data-linked-resource-id="221872164" data-linked-resource-version="5" data-linked-resource-type="page">Ncore 3.4_LEGATO Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45711361/Ncore+3.4_Functional+Safety+Enforcement+Micro-Architecture+Specification" data-linked-resource-id="45711361" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_Functional Safety Enforcement Micro-Architecture Specification</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167313/Ncore+3.4_System+Connectivity+discussion" data-linked-resource-id="16167313" data-linked-resource-version="6" data-linked-resource-type="page">Ncore 3.4_System Connectivity discussion</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169821/Ncore+3.4+System+Connectivity+example+for+hexDceDmiRbOffset" data-linked-resource-id="16169821" data-linked-resource-version="3" data-linked-resource-type="page">Ncore 3.4 System Connectivity example for hexDceDmiRbOffset</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16169956/Ncore+3.4+System+Connectivity+Architecture+Spec+0.83+Interleaved+System+Example" data-linked-resource-id="16169956" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4 System Connectivity Architecture Spec 0.83 Interleaved System Example</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170060/Ncore+3.4+System+Connectivity+example+for+a+two-way+interleaved+system" data-linked-resource-id="16170060" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4 System Connectivity example for a two-way interleaved system</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16167337/Ncore+3.4_InterfaceSysUnitId.interface.cpr+Use+Cases" data-linked-resource-id="16167337" data-linked-resource-version="7" data-linked-resource-type="page">Ncore 3.4_InterfaceSysUnitId.interface.cpr Use Cases</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/33554817/Ncore+3.4_Design+Release+Notes" data-linked-resource-id="33554817" data-linked-resource-version="17" data-linked-resource-type="page">Ncore 3.4_Design Release Notes</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/227115035/Ncore+3.x_Address+Map+CSR+Programming+Guide" data-linked-resource-id="227115035" data-linked-resource-version="17" data-linked-resource-type="page">Ncore 3.x_Address Map CSR Programming Guide</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/227704873/Ncore+3.x_Credit+Control+Register+Programming+Guide" data-linked-resource-id="227704873" data-linked-resource-version="15" data-linked-resource-type="page">Ncore 3.x_Credit Control Register Programming Guide</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/236683330/Ncore+3.4_DVM+Credit+Configuration+Guide" data-linked-resource-id="236683330" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_DVM Credit Configuration Guide</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367339/Ncore+3.4_feature+reviews" data-linked-resource-id="247367339" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_feature reviews</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367373/Ncore+3.4_apb_async_adapter+Review+2022_04_12" data-linked-resource-id="247367373" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_apb_async_adapter Review 2022_04_12</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367391/Ncore+3.4_DMI+Possible+deadlock+with+shared+AXI+rd+wr+response+channels+Review" data-linked-resource-id="247367391" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_DMI Possible deadlock with shared AXI rd/wr response channels : Review</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367416/Ncore+3.4_smi_async_adapter+Review+2022_04_12" data-linked-resource-id="247367416" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_smi_async_adapter Review 2022_04_12</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247367434/Ncore+3.4_sym_nRate_adapter+Review+2022_04_22" data-linked-resource-id="247367434" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_sym_nRate_adapter Review 2022_04_22</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565045/Ncore+3.4_RTL+Code+Reviews" data-linked-resource-id="247565045" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_RTL Code Reviews</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565059/Ncore+3.4_apb_async_adapter+RTL+code+review+2022_06_03" data-linked-resource-id="247565059" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_apb_async_adapter RTL code review 2022_06_03</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565083/Ncore+3.4_smi_async_adapter+RTL+code+review+2022_06_07" data-linked-resource-id="247565083" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_smi_async_adapter RTL code review 2022_06_07</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565101/Ncore+3.4_sym_nRate_adapter+RTL+code+review+2022_05_31" data-linked-resource-id="247565101" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_sym_nRate_adapter RTL code review 2022_05_31</a></li></ul></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564977/Ncore+3.4_performance+study" data-linked-resource-id="247564977" data-linked-resource-version="2" data-linked-resource-type="page">Ncore 3.4_performance study</a><ul class='childpages-macro'><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247564997/Ncore+3.4_Basic+warm+up+and+snoop+test" data-linked-resource-id="247564997" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_Basic warm up and snoop test</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565019/Ncore+3.4_Configuration" data-linked-resource-id="247565019" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_Configuration</a></li><li><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/247565035/Ncore+3.4_Scenario" data-linked-resource-id="247565035" data-linked-resource-version="1" data-linked-resource-type="page">Ncore 3.4_Scenario</a></li></ul></li></ul>