strict digraph "compose( ,  )" {
	node [label="\N"];
	"Leaf_16:AL"	[def_var="['r_reg']",
		label="Leaf_16:AL"];
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4a9473dd10>",
		def_var="['q']",
		fillcolor=deepskyblue,
		label="19:AS
q = r_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['r_reg']"];
	"Leaf_16:AL" -> "19:AS";
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f4a947233d0>",
		def_var="['r_next']",
		fillcolor=deepskyblue,
		label="15:AS
r_next = (reset == 1'b1)? r_reg : feedback_value ^ r_reg[2] ^ r_reg[4];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset', 'r_reg', 'feedback_value', 'r_reg', 'r_reg']"];
	"Leaf_16:AL" -> "15:AS";
	"16:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f4a94731550>",
		clk_sens=True,
		fillcolor=gold,
		label="16:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['r_next']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f4a94723890>",
		fillcolor=turquoise,
		label="16:BL
r_reg <= r_next;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4a94731250>]",
		style=filled,
		typ=Block];
	"16:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"15:AS" -> "16:AL";
	"16:BL" -> "Leaf_16:AL"	[cond="[]",
		lineno=None];
}
