<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Apr  7 10:09:14 PDT 2017</date>
  <user>vnandaku</user>
  <sip_name>47</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2017WW14</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr19</sip_relver>
  <sip_relname>ALL_2017WW14_R1p0_PICr19</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>0</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
<dd>1. <a href="https://hsdes.intel.com/appstore/article/#/1405320842">1405320842: "TFM: SBR EIG 1713 Tool-lock and CTECH: "</a>
        Sideband Fabric is now compatible with the 1713 HDK tool lock version.
      </dd>
<dd>2. <a href="https://hsdes.intel.com/appstore/article/#/1209549625">1209549625: "FWD (PCR) SBR Debug Enhancements: Debug TAP Registers (BETA-sanity validation only): "</a>
        Added Debug TAP register to help debug of system-level sideband transactions in Pre and Post Silicon.
      </dd>
<dd>3. <a href="https://hsdes.intel.com/appstore/article/#/1208256901">1208256901: "FWD (PCR) SAI Tunneling: Add SrcID check to SBR ingress port (BETA-does not support hierarchical fabrics): "</a>
        Added capability to check valid SrcID for all the Sideband router ingress ports. This is parameterized so that IOSF-SB segments not supporting SAI Tunneling do not need to implement SBR SrcID checking (for backward compatibility).
      </dd>
<dd>4. <a href="https://hsdes.intel.com/appstore/article/#/1405618594">1405618594: "SGDFT Reported at SBR for p1274: "</a>
        Fixed the SGDFT issue in SBR for p1274.
      </dd>
<dd>5. <a href="https://hsdes.intel.com/appstore/article/#/1405566084">1405566084: "FWD (PCR) Enhance IOSF-SB Router To Have Parameterizable Number Of Parity Error Pins On Each Router (server): "</a>
        The router can now support programmable number of parity error input pins “or”d to generate the required parity behavior.
      </dd>
<dd>6. <a href="https://hsdes.intel.com/appstore/article/#/1207049429">1207049429: "cgovrd/cgctrl pins not working as described in Integration guide? Writing assertion to confirm or deny: "</a>
        Added assertions to check the programming of the CG pins.
      </dd>
    </dl>
    
   <h2>Backend Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>

   <h2>Validation Updates:</h2>
   <dl>
      <dt>General Updates: </dt>
   </dl>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
<dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
   <h2>Integration Notes:</h2>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</p>
   <p><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</p>]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
   <p>This SBR release uses the "IOSF_SVC_2017WW13" version of SVC in IRR with constraints on hierarchical headers insertion.</p>
   <p>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip</a></p>
   <p>The first endpoint release with support for parity pins is IOSF_Sideband_Endpoint_ALL_2014WW31_R1p0_v5.</p>
   <p>The Zircon scores are uploaded to the IPDS dashboard for the SBR IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=all&IP_id=17319&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></p>  ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
