module top_module ( input clk, input d, output q );

    wire wirex, wirey;
    my_dff uut1 (.clk(clk), .d(d), .q(wirex));
    my_dff uut2 (.clk(clk), .d(wirex), .q(wirey));    
    my_dff uut3 (.clk(clk), .d(wirey), .q(q));    
    
endmodule
