Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,108
design__inferred_latch__count,0
design__instance__count,257
design__instance__area,3748.55
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00018163942149840295
power__switching__total,0.00004490904029808007
power__leakage__total,0.0000015958302128638024
power__total,0.00022814430121798068
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2510763334972393
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2518775814767721
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1980886621912095
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.353802219757775
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.198089
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.148968
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25200811595258416
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2539253046368799
timing__hold__ws__corner:nom_slow_1p08V_125C,0.8104422362601292
timing__setup__ws__corner:nom_slow_1p08V_125C,14.780730835412873
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.810442
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,15.914886
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2514066526119829
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2526843528160086
timing__hold__ws__corner:nom_typ_1p20V_25C,0.4240592996779576
timing__setup__ws__corner:nom_typ_1p20V_25C,15.139264492768506
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.424059
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.349480
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2510763334972393
clock__skew__worst_setup,0.2518775814767721
timing__hold__ws,0.1980886621912095
timing__setup__ws,14.780730835412873
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.198089
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,15.914886
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,257
design__instance__area__stdcell,3748.55
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.129522
design__instance__utilization__stdcell,0.129522
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,13
design__instance__area__class:inverter,74.3904
design__instance__count__class:sequential_cell,27
design__instance__area__class:sequential_cell,1273.71
design__instance__count__class:multi_input_combinational_cell,136
design__instance__area__class:multi_input_combinational_cell,1335.4
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,73
design__instance__area__class:timing_repair_buffer,999.734
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,6403.75
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,46
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,302
route__net__special,2
route__drc_errors__iter:0,146
route__wirelength__iter:0,7041
route__drc_errors__iter:1,105
route__wirelength__iter:1,6945
route__drc_errors__iter:2,107
route__wirelength__iter:2,6987
route__drc_errors__iter:3,10
route__wirelength__iter:3,6886
route__drc_errors__iter:4,0
route__wirelength__iter:4,6885
route__drc_errors,0
route__wirelength,6885
route__vias,1685
route__vias__singlecut,1685
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,154.14
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000140526
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000120693
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000240444
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000120693
design_powergrid__voltage__worst,0.0000120693
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000140526
design_powergrid__drop__worst__net:VPWR,0.0000140526
design_powergrid__voltage__worst__net:VGND,0.0000120693
design_powergrid__drop__worst__net:VGND,0.0000120693
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00000269999999999999998369902033668044083469794713892042636871337890625
ir__drop__worst,0.00001410000000000000052661867921965921368609997443854808807373046875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
