INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:167]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWADDR, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:168]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLEN, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:169]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWSIZE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:170]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWBURST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:171]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWLOCK, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:172]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWCACHE, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:173]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWPROT, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:174]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWQOS, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:175]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:176]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_AWVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:177]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WDATA, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:179]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WSTRB, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:180]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WLAST, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:181]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WUSER, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:182]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_WVALID, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:183]
INFO: [VRFC 10-2458] undeclared symbol M_AXI_BREADY, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:185]
INFO: [VRFC 10-2458] undeclared symbol write_size_bytes, assumed default net type wire [A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sources_1/new/simple_AXI.v:204]
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.srcs/sim_1/new/simple_AXI_TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_AXI_TestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/COMP_ARCH/PYNQ_Projects/Vivado_prj/1ARREADY_for4addrs_prefetch/1ARREADY_for4addrs_prefetch.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
